#include "ll_aton_NN_interface.h"
#include "ll_aton.h"
#include "ll_aton_ec_trace.h"

#if 0
// Workaround: the tracer does not know the target at this moment
// and cannot call the functions since are used in static code
#define __LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) LL_Address_Physical2Virtual(address)
#define __LL_ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) LL_Address_Virtual2Physical(address)
#else
#define __LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(address) (address)
#define __LL_ATON_LIB_VIRTUAL_TO_PHYSICAL_ADDR(address) (address)
#endif


mpool_reloc_info_t mpool_reloc_info[] = {
  {"AXISRAM6", "_mem_pool_AXISRAM6_Default", 0x34350000, 1, 0},
  {"AXISRAM5", "_mem_pool_AXISRAM5_Default", 0x342e0000, 1, 0},
  {"AXISRAM4", "_mem_pool_AXISRAM4_Default", 0x34270000, 1, 0},
  {"AXISRAM3", "_mem_pool_AXISRAM3_Default", 0x34200000, 1, 0},
  {"xSPI1", "_mem_pool_xSPI1_Default", 0x90000000, 1, 0},
  {"xSPI2", "_mem_pool_xSPI2_Default", 0x70380000, 1, 0},
  {"AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6", "_mem_pool_AXISRAM3_AXISRAM4_AXISRAM5_AXISRAM6_Default", 0x34200000, 1, 0},
  {NULL, NULL, 0, 0, 0}
};


static const uint64_t __blob_Quantize_8_1742_requantize_zero[] = {
  0x0000000000000000ULL,
};

static const uint64_t __blob_Conv2D_11_zero_off_2[] = {
  0x0000000000000000ULL,
};

static const uint64_t __blob_Conv2D_11_mul_scale_5[] = {
  0x1B7A123A4C821AA7ULL,0x0D101CF212C52042ULL,0x3E0133121557171FULL,0x133007891AE531E3ULL,
};

static const uint64_t __blob_Conv2D_11_off_bias_8[] = {
  0x000DB4B9000B4140ULL,0x0019DC5F00178C46ULL,0x000B22C300B27DE6ULL,0x004D0CF50088A51AULL,0x000BDB270025FFD8ULL,0x002DA554004DE25BULL,0x001A776EFFDBBFF1ULL,0x0021D3EFFF829866ULL,
};

static const uint64_t __blob_Sigmoid_14_activ_ROM0[] = {
  0xC706050403020100ULL,0x191817161514138FULL,
};

static const uint64_t __blob_Sigmoid_14_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC00000000000C000ULL,0x0000C00000000000ULL,0x00000000C0000000ULL,0xC80004000000C000ULL,0x0000C08000000000ULL,0x0C000000C7000400ULL,
  0xE70020000000D200ULL,0x0000038044000000ULL,0x7800000019806C00ULL,0x1C606000B0001E00ULL,0xF8002B202400F000ULL,0x0000000033101400ULL,0x3F80000000003F80ULL,0x00003F8000000000ULL,
  0x000000003F800000ULL,0x3F80000000003F80ULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_19_mul_scale_14[] = {
  0x3BDE67F32ED6557EULL,0x3E7B30C8430F4CC7ULL,0x1F1174E9681B3DC7ULL,0x197B256A53E6202FULL,0x59081FF267003296ULL,0x3B164FFA35E0244CULL,0x345837731846469BULL,0x70071BAF28E437D2ULL,
};

static const uint64_t __blob_Conv2D_19_off_bias_17[] = {
  0xFFB22B80FFB236A4ULL,0xFFD7979FFFEFE1BDULL,0xFFE249E3FFBD01EDULL,0xFFA08134FFEC6C6CULL,0xFFF72A4CFF9CC74CULL,0xFFD4A8EF0001B962ULL,0xFFE3C06BFFB9790CULL,0xFFD556DBFFDA3FCAULL,
  0xFFDA6F14FFC5DFB5ULL,0xFFB663B7FFA8101CULL,0xFFCCA7B0FFB1E126ULL,0xFFAFBB4BFFB69336ULL,0xFFA80D0AFFB7A1F5ULL,0xFFEABA180008E1B1ULL,0xFFDBD0440005DA3DULL,0xFFEEBD920000D10AULL,
};

static const uint64_t __blob_Sigmoid_22_activ_ROM0[] = {
  0xC706050403020100ULL,0x161514131211100FULL,
};

static const uint64_t __blob_Sigmoid_22_activ_ROM1[] = {
  0x0000E00000000000ULL,0x00000000E0000000ULL,0xE00000000000E000ULL,0x0000E00000000000ULL,0x00000000E0000000ULL,0xE00000000000E000ULL,0x0000E00000000000ULL,0x04000000E0000000ULL,
  0x048022000000E540ULL,0x00004EC07E000000ULL,0x0E00000035C04C00ULL,0x1FC0000000002100ULL,0x00001FC000000000ULL,0x000000001FC00000ULL,0x1FC0000000001FC0ULL,0x00001FC000000000ULL,
  0x000000001FC00000ULL,0x0000000000001FC0ULL,
};

static const uint64_t __blob_Conv2D_26_zero_off_20[] = {
  0x0000000000000000ULL,
};

static const uint64_t __blob_Conv2D_26_mul_scale_23[] = {
  0x104E148D2FDC1292ULL,0x0F2724E80FBE1D05ULL,0x20FD155112A8232CULL,0x4E242664183F2A26ULL,0x19C217A532D9079FULL,0x10091AAA0BF10B85ULL,0x132B187309241A71ULL,0x0F6920C607D61555ULL,
};

static const uint64_t __blob_Conv2D_26_off_bias_26[] = {
  0x0476E10C048F2265ULL,0x04A113FB046AACC5ULL,0x04AA998E04729F26ULL,0x047D211C0437191FULL,0x04630E4E045C4779ULL,0x046FDBEF0467613FULL,0x047DA95904931ABAULL,0x046A3492048EFBC0ULL,
  0x048569920469F1EBULL,0x047A1553043CBC27ULL,0x047C513E0461F802ULL,0x0469E778044EDE1FULL,0x04609CF50453B09AULL,0x04514A37047F97EEULL,0x047323F7046F4752ULL,0x04B3CCF1044AF102ULL,
};

static const uint64_t __blob_Sigmoid_29_activ_ROM0[] = {
  0x0706050403020100ULL,0x1D1C1BD3CB0A0908ULL,
};

static const uint64_t __blob_Sigmoid_29_activ_ROM1[] = {
  0x0000FC0000000000ULL,0x00000000FC000000ULL,0xFC0000000000FC00ULL,0x0000FC0000000000ULL,0x00000000FC000000ULL,0xFC0000000000FC00ULL,0x0000FC0000000000ULL,0x00000000FC000000ULL,
  0xFC0000000000FC00ULL,0x0000FC0000000000ULL,0x00000000FC000000ULL,0xFA4002000000FC00ULL,0x0000FA3802000000ULL,0x0C000000F8580400ULL,0xDEC81E000000F0A8ULL,0x0000C0183C000000ULL,
  0x2E000000B5A04600ULL,0xECB814000000CFB8ULL,0x0000FA7808000000ULL,0x0000000001880200ULL,0x03F80000000003F8ULL,0x000003F800000000ULL,0x0000000003F80000ULL,
};

static const uint64_t __blob_Conv2D_36_mul_scale_32[] = {
  0x255742A025A1313EULL,0x21B2240820AE24C0ULL,0x22EB3B2122FD4228ULL,0x2495264D25012D8EULL,
};

static const uint64_t __blob_Conv2D_36_off_bias_35[] = {
  0x018E59BD016B1FEEULL,0x00FFF5DA0135B0F8ULL,0x0173D9CD01833CE5ULL,0x017DC0FEFF4CEE82ULL,0x029D538801415919ULL,0x019005B301396F9CULL,0x009892A101F72533ULL,0x023973FD015EA2D1ULL,
};

static const uint64_t __blob_Sigmoid_39_activ_ROM0[] = {
  0x11100FC783020100ULL,
};

static const uint64_t __blob_Sigmoid_39_activ_ROM1[] = {
  0x0000E00000000000ULL,0x00000000E0000000ULL,0xE00000000000E000ULL,0x0000E00000000000ULL,0x0B001333E0E600CDULL,0xE3F00C004000E3D0ULL,0x2000E57802006000ULL,0x6E00C000DD482200ULL,
  0xBFC06E00C000BF80ULL,0xE000C2106C00C000ULL,0x4000E000E2F83E00ULL,0x1BC402B6FF1DDF48ULL,0x00001FC000000000ULL,0x000000001FC00000ULL,
};

static const uint64_t __blob_Conv2D_44_mul_scale_41[] = {
  0x27991A1238DA3158ULL,0x345755E21EEB2E21ULL,0x3B99366D2D842E76ULL,0x198826FF2E452ECEULL,
};

static const uint64_t __blob_Conv2D_44_off_bias_44[] = {
  0x0226F65401D9F565ULL,0x017DEE4B0253FB73ULL,0x01C144BE0234B69AULL,0x0283FFF10279B1DCULL,0x01C330F001272FC1ULL,0x0297E7590211CA2BULL,0x02AD64B50297A205ULL,0x02D545FD01C0A4DAULL,
};

static const uint64_t __blob_Sigmoid_47_activ_ROM0[] = {
  0x11108CC403020100ULL,
};

static const uint64_t __blob_Sigmoid_47_activ_ROM1[] = {
  0x0000F00000000000ULL,0x00000000F0000000ULL,0xF01B004B0089F000ULL,0x0000F01801000000ULL,0xFA002000EFC00200ULL,0xF1ACFA002000F1BCULL,0x4000F7C8EC004000ULL,0x1C000000F558EE00ULL,
  0x8C646F00A000D440ULL,0xF333BC393FB3CEEFULL,0x0D00F800F2601366ULL,0x0FE000000000FAC9ULL,0x00000FE000000000ULL,0x000000000FE00000ULL,
};

static const uint64_t __blob_Conv2D_55_mul_scale_50[] = {
  0x20E81C1C33D31364ULL,0x395626B8289114A9ULL,0x45A420BD302021DCULL,0x58854C1825531D7DULL,0x32F023922B082530ULL,0x5B3764191EC43D13ULL,0x38B41E7C307A7255ULL,0x544B7BA732087704ULL,
};

static const uint64_t __blob_Conv2D_55_off_bias_53[] = {
  0x04060BE603A7EC04ULL,0x034B40FA049B1B27ULL,0x04006898045530B7ULL,0x04976686048F6A81ULL,0x03AEE79E0449F897ULL,0x0403156E03D0F51FULL,0x0443152D04FB5F8DULL,0x03C92689042D4774ULL,
  0x0391C6BE0391F34AULL,0x03BDED32039B9BABULL,0x0309DAD104D64ACDULL,0x045659E103CD4CFDULL,0x03E682D70335F833ULL,0x0347986C0310BFC0ULL,0x0382537003957A38ULL,0x03E70F4803638031ULL,
};

static const uint64_t __blob_Sigmoid_58_activ_ROM0[] = {
  0x000000000000C100ULL,
};

static const uint64_t __blob_Sigmoid_58_activ_ROM1[] = {
  0x004AF80000000000ULL,0xFBC00800F7F9002EULL,0x05D4E26B21BFF945ULL,0xF587BB924427E15CULL,0x0744FD63E7841A05ULL,0x07F000000000FDDBULL,0x000007F000000000ULL,
};

static const uint64_t __blob_Conv2D_63_mul_scale_59[] = {
  0x42EA195A3263143CULL,0x278D39FC282220C8ULL,0x362E2F78116C216EULL,0x3F322A752E2B2CB0ULL,0x4265483A199A2732ULL,0x26A9232B32F929F0ULL,0x2C7B1B1115F417A7ULL,0x25D71E4C301D2C3AULL,
  0x204328801A5C22D7ULL,0x1F7C31892F0A2C49ULL,0x22B8293D2EAD23DFULL,0x30E81F2518DD4863ULL,0x2F1432A53C3A1378ULL,0x33A1355A219B2E3EULL,0x2D8E34C615243A14ULL,0x48D32AD639F83DFBULL,
};

static const uint64_t __blob_Conv2D_63_off_bias_62[] = {
  0x03426E9802DC26FCULL,0x026EEAA8047E1619ULL,0x02A1F0AE00F2F769ULL,0x014BD34EFF9C9EACULL,0x03CF12D2FD84A145ULL,0x00C661C9017C7B42ULL,0x00F29F8C028DAB2FULL,0xFFB5F87C01A30D6FULL,
  0x0137256D02A4494EULL,0x02E1F45D0031D220ULL,0x01FAAB97FF778203ULL,0x023CF33100BCE083ULL,0x01A8848B01DA1DFBULL,0x028E90F001AE1648ULL,0x01F4F9F00079C71CULL,0x014452E001011E1AULL,
  0x0356922E017F3A8BULL,0x02E3478101DEE372ULL,0xFF310ACE025CA583ULL,0x05239EA9026AAC52ULL,0x01D00417013B42A3ULL,0x020C8896033E2CB8ULL,0x03DBC4AEFF547B11ULL,0x012631CD034A8A27ULL,
  0x009D4B9903C86354ULL,0x018D0C5300F43506ULL,0x03395DF20108DF11ULL,0x005C7E8601E69236ULL,0x033DDB7B014B8749ULL,0x01718E5F0071B9EFULL,0x01D7115C017642BCULL,0x00EFCF1B00AB6EF0ULL,
};

static const uint64_t __blob_Sigmoid_66_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_66_activ_ROM1[] = {
  0xFFE8C00000000000ULL,0x11A30117C086FF1FULL,0xDF832B530469D2DAULL,0xFCDBDFC630D0040BULL,0x6229FA3DD74B4F3BULL,0xDF464D35FBF0CEE5ULL,0xFF17FFD72C80FE00ULL,0x11C1FF64197E1768ULL,
  0x3F80000000001F79ULL,
};

static const uint64_t __blob_Conv2D_70_mul_scale_68[] = {
  0x510B38C836DA525BULL,0x361C1F72266C4305ULL,0x359A266B4D543B3FULL,0x2B641E923E27471FULL,0x4A21483A2AE92958ULL,0x1F5436AE1FA83E77ULL,0x4841264831223266ULL,0x38441FF51F703408ULL,
  0x10B21D830F1A15D8ULL,0x17061B2A199510E0ULL,0x24AC0D0E0D580DD7ULL,0x11A8133216C311EAULL,0x132E19FC12810A9BULL,0x17103B5F127E0D55ULL,0x0DAB10E71A29171BULL,0x1F0510E80E950F66ULL,
};

static const uint64_t __blob_Conv2D_70_off_bias_71[] = {
  0x012659050239BD7AULL,0x00097896038C6C69ULL,0xFF7A014302DA330DULL,0x00346DE60131BFD5ULL,0xFFAEA7F600EC67CEULL,0x00DA627C00E10D46ULL,0xFFBF8CC8FF8E2127ULL,0xFEDCE2BC01EFC7BBULL,
  0xFF836FCFFF7442BDULL,0xFCC4DF0B008C3FD0ULL,0x033BEF27FFF6BAC4ULL,0x0242997F002DCF5FULL,0x03049E7200B85B8DULL,0xFE6F76660222641DULL,0x0187F5B7FF53F4C7ULL,0xFE542A9D0424B5E7ULL,
  0x0206BAA103CD084EULL,0x0195D52401D3D0C5ULL,0x019DDAA20252744DULL,0x02CE83600140FF0DULL,0x0202A6AF01F2C5EBULL,0x014AA6E101E3711FULL,0x02CDDC0B013AE050ULL,0x02F83B2D020A6CD4ULL,
  0x01D9A53A0237450CULL,0x0075253E014CBD9CULL,0x0056F31701C746E0ULL,0x00141D40FF7D5CC8ULL,0x021CBAEE025BC66AULL,0x01C2675802C4D9A9ULL,0x00EF7BF2031214F5ULL,0x00A6C5FB02253CDAULL,
};

static const uint64_t __blob_Sigmoid_73_activ_ROM0[] = {
  0x000000000BC34100ULL,
};

static const uint64_t __blob_Sigmoid_73_activ_ROM1[] = {
  0x00F1C4C301A20022ULL,0x15C3051FCD0106D3ULL,0xDACE1A39071CDA71ULL,0x0000D9131FDE0222ULL,0x2BBCFD28D6002555ULL,0xAC8D5266F333D29FULL,0xF8E4C1843E00F800ULL,0x5600F555C9DC3872ULL,
  0x292E06CBFF7E8E0BULL,
};

static const uint64_t __blob_Conv2D_79_mul_scale_77[] = {
  0x4C553F4257C93224ULL,0x47BE42DA451879BFULL,0x6F35454356C441CBULL,0x4C1D56F735433776ULL,0x4F9341624FB6600DULL,0x53BD4D90629A4B26ULL,0x555048EB6D8E4841ULL,0x357A44751F9A6EA0ULL,
};

static const uint64_t __blob_Conv2D_79_off_bias_80[] = {
  0x02043F2602D97C02ULL,0x01B46B2B03A6153FULL,0x01D074D402E80CB8ULL,0x01971E7C02E45EFAULL,0x01ABD870014C145DULL,0x045F514400CFDA4DULL,0x030E14F1005F313DULL,0x027E00F901C3D5E6ULL,
  0x004069CC01B3DB16ULL,0x00D55191FF50FE3AULL,0x02B0934105933469ULL,0x01DBA01B028676ACULL,0xFF7746F302C81F12ULL,0x026DCA250290FF9AULL,0x050C9171017B9004ULL,0x0228B02D01FF33F8ULL,
};

static const uint64_t __blob_Sigmoid_82_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_82_activ_ROM1[] = {
  0x0000C00000000000ULL,0x0C8A00B5C25A00BAULL,0xD8241EB9030CCEE8ULL,0xFC61D82322FA0306ULL,0x39ABFDC7C0D9541EULL,0x1CE1104DFF85DF43ULL,
};

static const uint64_t __blob_Conv2D_87_mul_scale_86[] = {
  0x2D3C29B26E6F450AULL,0x25B7365646E339E2ULL,0x2BD439EA3F076D50ULL,0x6B762EE12D352545ULL,0x7A0955754F8953C3ULL,0x3948649C3564682DULL,0x5BE4408C515A3147ULL,0x3267539130C42ED3ULL,
};

static const uint64_t __blob_Conv2D_87_off_bias_89[] = {
  0x009CF053FF95C1E2ULL,0x003BEEC7015D7CDEULL,0x01AA6A8A0107EA61ULL,0x02C95EF602C8736BULL,0x009E514900DA3899ULL,0x025292DFFFE54609ULL,0x00E0F10501F10483ULL,0x003141BF011A8CACULL,
  0xFFDD9DC000A8B70FULL,0xFFAC6774014A87FDULL,0x02034A81FF68BE80ULL,0xFF79F46100804882ULL,0x0013FF26030068E8ULL,0x015101BF00FB18ADULL,0x005B9A4001C7F0E0ULL,0x01E231D8012B31A3ULL,
};

static const uint64_t __blob_Sigmoid_90_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_90_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC50001C70000C080ULL,0x028FD994163D0148ULL,0x2C240407E1F82385ULL,0xE55E2E000400E4B7ULL,0xFE39E54D31450208ULL,0x4E00FC00E1DE4000ULL,
  0xDC844F77FBBCDCA2ULL,0xFED1FC922D80FE00ULL,0x01C700000DFE1E5FULL,0x3F80000000003939ULL,
};

static const uint64_t __blob_Conv2D_98_mul_scale_95[] = {
  0x557D252D35931F43ULL,0x19D344A62323302AULL,0x23233505402B2F27ULL,0x38FC2E002CE6443FULL,0x2CF5303D2E8F33A0ULL,0x4448439C333A2350ULL,0x251E406E23C747AFULL,0x23C02F1332AF1DBFULL,
};

static const uint64_t __blob_Conv2D_98_off_bias_98[] = {
  0x02E671AE03B8BF8DULL,0x00CE33BD0185129EULL,0x01E212450211D474ULL,0x044B0C340115C86DULL,0x0144054C00E7F011ULL,0x02395F6F02D91E45ULL,0x02CDB648020B584AULL,0x03C9D78D028A2B3FULL,
  0x037DEDBB0216D712ULL,0x01B85E7502DB3FABULL,0x0363A1B102313A4FULL,0x00E3245F02DA7FA8ULL,0x02C0E3480229B9F6ULL,0x02C7DBE1022B184BULL,0x010C8094022E32F5ULL,0x023F3CD3031A6239ULL,
};

static const uint64_t __blob_Sigmoid_101_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_101_activ_ROM1[] = {
  0x0000C00000000000ULL,0x086B004AC0000000ULL,0xE9F124800200CE96ULL,0x0000CBDD09EA008CULL,0x1333019AC7D00400ULL,0xD285199A0333D0DEULL,0xFD1FD2681A5A03AEULL,0x4E1EFCFDB5D45055ULL,
  0x0E5C16CDFF55BC38ULL,
};

static const uint64_t __blob_Conv2D_106_mul_scale_104[] = {
  0x410B477452655330ULL,0x4ABE45E3490F3F5BULL,0x48B2416052FC3B3CULL,0x6349789E27643C5FULL,0x4F1237174AE42FEFULL,0x4DE54ABE46453081ULL,0x2DB447F2516F52E3ULL,0x2DFC36002A1F4BE6ULL,
};

static const uint64_t __blob_Conv2D_106_off_bias_107[] = {
  0xFFDEC7BDFE55EBE6ULL,0x0042475FFE3BD10AULL,0xFF3609B9FF7B389FULL,0xFFAC77F0FE7B1AECULL,0xFDC1167DFEE3F6B4ULL,0xFE9F4F03FF517F36ULL,0x00F51B23FE8A7E13ULL,0xFEA09176FD7A9917ULL,
  0x004FAE37018DC10CULL,0xFE38DD6300D6FD8EULL,0xFEB7FDB7FFC3045FULL,0xFF03F4F1FE4A57D5ULL,0xFEDC4F1DFD99AFD4ULL,0xFEFF762FFE6A41A1ULL,0xFF0CFB25FDD76107ULL,0x006277660085C9ECULL,
};

static const uint64_t __blob_Sigmoid_109_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_109_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xB06AEFE0FF01C000ULL,0x04A1D2C1105800E9ULL,0x6D550AABF44B3CCFULL,0x0BB2613905E10CDBULL,0xFE4F0B785766F5DAULL,0x0000000029371882ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_118_mul_scale_113[] = {
  0x6C113A5C27A132B8ULL,0x38085C95393757CCULL,0x479049023E3F24ACULL,0x53A43FC93F7C394CULL,0x3EEC426B207A4422ULL,0x5073405A24CD3DF6ULL,0x358952615EF3490DULL,0x271E36E4240323D3ULL,
  0x4947476E2BA737A8ULL,0x4F7A2FD751C02C40ULL,0x4FD23BDF41D72AC0ULL,0x2BC94FA928882D30ULL,0x53CD3DE14F4660E7ULL,0x683D2C6C362D3C81ULL,0x27AE339526225745ULL,0x43CF6D4643925E0FULL,
};

static const uint64_t __blob_Conv2D_118_off_bias_116[] = {
  0x0215C75D01082F0BULL,0xFE12A6EB00C9000FULL,0xFF3E7A9F006883EDULL,0xFFEE73800112C316ULL,0x0012425500270A97ULL,0xFF7DD3E2FF31B1F1ULL,0x02FA31FE0075FC10ULL,0x01ED65D6002CED1EULL,
  0x023AADB5015182CCULL,0x017C0E84FFFAFFCEULL,0x016A8F2300F940DCULL,0x0151819A00DF5BD3ULL,0xFFF97C060287170EULL,0x008C370301365B2AULL,0x014B06590244DAB0ULL,0x01D45D2001D5857FULL,
  0xFF13408EFFEDC373ULL,0x01819AD7FF000DEAULL,0x0107E7DF00B55875ULL,0x011A4B2E01C19C68ULL,0x00B48F81016402A1ULL,0x003DEDE3031E0D50ULL,0x02306A72FFED8FD3ULL,0x01C145DE003C42DEULL,
  0xFED62E57FFA565E4ULL,0xFF7CCF71018E8B67ULL,0x03090272002D4E2BULL,0xFF5F8228002BF947ULL,0x012FF247006EE0A8ULL,0x00FD03D8013A7B37ULL,0x0072E91000C261EAULL,0x0166DD81005946DDULL,
};

static const uint64_t __blob_Sigmoid_121_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_121_activ_ROM1[] = {
  0xFFFBC00000000000ULL,0x1BB601C4C26800A9ULL,0xF264473D074ADC58ULL,0xF800F24549DFFF2BULL,0x431CFB8EECCC6200ULL,0x1809219AFE2CFD7BULL,0x0000304A0A65FF91ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_126_mul_scale_122[] = {
  0x65013A6B378C3BFBULL,0x31374DEC324E1D9AULL,0x32403F2B562B40EAULL,0x387538D443C13F4AULL,0x2ACC34A5364D20D4ULL,0x39033FD537555E47ULL,0x33AE27DE4CC32E31ULL,0x368A22D0422B378EULL,
  0x3BF81C1C379626E6ULL,0x44512DD52E4238DEULL,0x2542304E2B4647C8ULL,0x504F54BB2D222994ULL,0x4E9E3BCD41B72BBCULL,0x408F46D0349E3FB8ULL,0x423252EB36C934C6ULL,0x3D4E2E1B684B3F4FULL,
  0x3A7F23EC43A14248ULL,0x4503370F6C9D62CAULL,0x33D52E42501D2EFAULL,0x21C33ABA34FA6F4BULL,0x2FD93BE92EC22FEEULL,0x28825AC9518C3C43ULL,0x65344E0D1EBC2D43ULL,0x1D1C53B22A743FD2ULL,
  0x3506431E32613AFFULL,0x37CB47C941E340A2ULL,0x1FC727E843713EAEULL,0x446C1CF85CD226A3ULL,0x42173CE63B334B54ULL,0x2B0C30C833DC3204ULL,0x4B9236AB776036A4ULL,0x3EFE2CE359D838F5ULL,
};

static const uint64_t __blob_Conv2D_126_off_bias_125[] = {
  0x0067504D00A9C263ULL,0x003C9E8A010BF79FULL,0x00E71161020C5727ULL,0x0238FF1701094CF8ULL,0x00DAA3650087EFBCULL,0x00B30ABB00A354FDULL,0x025E6DB200763506ULL,0x0002AFE200A7F824ULL,
  0x0050C1A900445E87ULL,0x01054D85000CAA2DULL,0x00E602C90046EFA7ULL,0x006CFF0D01631D8FULL,0x0222DFF0015EDC56ULL,0x00567BF701FE7A75ULL,0x004894D202569694ULL,0x001A1FB901D612BEULL,
  0x004911B1013130DBULL,0x0043DB9C01531D99ULL,0x0083BD1201C3FFD1ULL,0x00E85D9B01DB6454ULL,0x00E315EE018EB344ULL,0x01C48EC602045F79ULL,0x016C018001E093DCULL,0xFB72136900555137ULL,
  0x002A0EBF00EEE690ULL,0x004F1F3C01BCCB4AULL,0x0039008C00EEE06EULL,0x01943733FFEFA310ULL,0x0190D712020F6D3DULL,0xFFC41EEBFFF87B9CULL,0xFFAED11D00C404C2ULL,0xFFDA074D000C147FULL,
  0x0275269B007CF5B8ULL,0x00DD09D401858B3DULL,0x00ADCC9901740CEBULL,0x0204BE54FFC17CDEULL,0x01DB66FFFFFDDBF7ULL,0x010A158CFFF70581ULL,0x007F92B800A2E441ULL,0x018AAB0E015B2E3BULL,
  0x014EF1B301115679ULL,0x01F5E867FFE4BA90ULL,0xFFFA5C5B0143602CULL,0x0170E68D01EECC9FULL,0x026E418100FC032BULL,0x018E6DE3FFF01CB3ULL,0x011DAB1502FAD4AFULL,0x01E43AE4009711F8ULL,
  0xFFF5B25E019D958FULL,0x00E1396000598A43ULL,0x001F4AC9014FDD9BULL,0x00C7FD87001768F1ULL,0x0050C6CD01DA63A1ULL,0x00FAAE53008C76A5ULL,0x00F159CC0216849CULL,0x0134D8C70170BB6AULL,
  0x00A1F4DE01BF9767ULL,0x0081E9CB020666ECULL,0x0017782300FD3DD2ULL,0x007826E900FD53B4ULL,0x012BF6B80172F839ULL,0x0153AAA000B31356ULL,0x01A5453700FE3E6BULL,0x00F618FF024957C5ULL,
};

static const uint64_t __blob_Sigmoid_129_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_129_activ_ROM1[] = {
  0xFFDFC00000000000ULL,0x11E90117BFC5FE7AULL,0xE1172D5504A3D368ULL,0xFCABE147321F03EBULL,0x606BFA46D9444FABULL,0xE440490AFC2DD21EULL,0xFF4A0F3D1F83FEB2ULL,0x1BC3FF01208F12ABULL,
  0x3F80000000000F6AULL,
};

static const uint64_t __blob_Conv2D_133_mul_scale_131[] = {
  0x1F3118DD1D481F16ULL,0x242D1CC226BA22D1ULL,0x3C691F9331823040ULL,0x231D211820811CB5ULL,0x2C721D082AD225AAULL,0x221B16F917271C4CULL,0x1BB02E36244F1DBFULL,0x1B7B32EC1E6124ABULL,
  0x21D621EA20CE14F3ULL,0x1FC649C42FE51653ULL,0x510A1E4824262A7CULL,0x20B124CB1DA92A25ULL,0x1A22216221F5303DULL,0x3F14207B12531B91ULL,0x25321B1E5B141252ULL,0x4B67219E1E363428ULL,
  0x1294145F10C90D40ULL,0x0FB013340CE10CA5ULL,0x112512EF0B091642ULL,0x0D7914F30EA813B0ULL,0x180A085009C10D31ULL,0x0A2B15F711170E27ULL,0x411013410CA10CD2ULL,0x0C360F81148E0BB0ULL,
  0x0B4E1AAF10640B63ULL,0x202C167113490BE5ULL,0x114D0E131F581C8BULL,0x0CED0DB90CBC0E6BULL,0x1299175E0A3620CDULL,0x0FAA0A9E10DD13B8ULL,0x129B18531B2F23D9ULL,0x08550ABB160F1072ULL,
};

static const uint64_t __blob_Conv2D_133_off_bias_134[] = {
  0x02DDA57A02AE1DFEULL,0x022C6432022816C6ULL,0x0279197600ECCD65ULL,0x0250B5A102BB8EE3ULL,0x020B858C010BFD1FULL,0x0175B17B02D17398ULL,0x0348748702510A53ULL,0x026B90BF02F7902BULL,
  0x0145C8F2022421E3ULL,0x0242FA700282CFF0ULL,0x02771F88026CA79CULL,0x02FA927D039F8A7BULL,0x025923D902E6BF2DULL,0x01DDF315021BACEBULL,0x02668AB60195CA01ULL,0x01B69F4802C8A8ACULL,
  0x02AD8FEF02F912F4ULL,0x029A7654027C922DULL,0x026228EF02DC64E9ULL,0x036E61CB029A3F74ULL,0x025CF57C025D91C0ULL,0x0313E91801FEF99EULL,0x02E1CE73034CEB0CULL,0x02E55352019B957BULL,
  0x025045AA027BC6CCULL,0x02F4555501C51CC6ULL,0x0403761402650A5AULL,0x02C4A87C0236B09AULL,0x01D1EBDE02BB1A54ULL,0x02079D27023F3DFDULL,0x02F3979E0340C095ULL,0x01933F2F0353860CULL,
  0x02D1802A03389FACULL,0x0228FEE402748394ULL,0x027C57160280D7E8ULL,0x02A916F7024F223CULL,0x02EA414F0295F395ULL,0x02407CC902FE6194ULL,0x02B97FDB0246D8A4ULL,0x031C03B602E5AEAFULL,
  0x038EA203033160D3ULL,0x020C46D20316A17EULL,0x02D5D511025F9800ULL,0x02C0F18D030B7B6FULL,0x027E38690335A6ABULL,0x0097DEAD01D184ABULL,0x02D40A5502AC6D06ULL,0x03161CEC02E39975ULL,
  0x025FD76102DDC39EULL,0x02AAECD4021B07E6ULL,0x02800E60033653D0ULL,0x01B6617A024D5662ULL,0x02EC9E46029CE9CFULL,0x02FD60C90303E789ULL,0x02E3116302E12863ULL,0x030C2E37038B2247ULL,
  0x02AA074002B0B9ADULL,0x027FF63A03079A7AULL,0x0200323F028E980DULL,0x028282B702AD6129ULL,0x0269400A0262A055ULL,0x025601190246E665ULL,0x0276D568033AB70DULL,0x033A82A7030DE85CULL,
};

static const uint64_t __blob_Sigmoid_136_activ_ROM0[] = {
  0x000000000000C240ULL,
};

static const uint64_t __blob_Sigmoid_136_activ_ROM1[] = {
  0x0056E00000000000ULL,0x013204FDE0EF00DCULL,0xE676F7380ED5E11AULL,0xF0C3C6D713D701ECULL,0x2472F8E4813B44ABULL,0xFF040AC7FE39C139ULL,0x00001FC000000000ULL,0x000000001FC00000ULL,
};

static const uint64_t __blob_Conv2D_142_mul_scale_140[] = {
  0x5BC61EAC239D22EAULL,0x267627F31CAE2883ULL,0x4F03204A25692D98ULL,0x1D49220B637C2B3FULL,0x23A719512DB62BACULL,0x11B21DFB19973C72ULL,0x432C4D16221826A4ULL,0x31BF3BC723AA2672ULL,
  0x2DCD3EBC1B501EECULL,0x3B2E1ADF277E447DULL,0x23931FD2348824EDULL,0x21D02A152CE827DFULL,0x253C3FB620851E17ULL,0x217F371830441A92ULL,0x313823072E26250CULL,0x157D24D5245A5BEFULL,
};

static const uint64_t __blob_Conv2D_142_off_bias_143[] = {
  0xFE213A8BFF333071ULL,0xFF260F0F0207F1A1ULL,0x00FAA210FF79BEAFULL,0x0144037900036255ULL,0xFF43AB40FEAAEE55ULL,0xFFF28D7FFF53C74FULL,0xFFC7D7FD0074ABEEULL,0x00799E6A00CAB430ULL,
  0xFCB73811FE700CB8ULL,0xFDC4FAA800E21857ULL,0xFFA6DA76FFDDDC57ULL,0x02637F6BFF6CC705ULL,0x000D1040FF3352B2ULL,0xFE6E2572FF9C66D9ULL,0xFFAF303800B22DA1ULL,0xFD46053300405CE0ULL,
  0x00E653EE0022A932ULL,0xFED2DF6000CF6B37ULL,0xFF1863DBFE86F6DDULL,0xFFE7E1D9001684FDULL,0x00942B9BFF915EE4ULL,0xFE564C8CFEEE0922ULL,0xFF79210501020B0FULL,0xFF5D14A6FEC5B29EULL,
  0x00DC9E060028C675ULL,0xFF935FBDFF9D96E6ULL,0xFEDF4DB400E7D5ADULL,0xFFBBDA5B007B76B3ULL,0x02F15578FF322AB8ULL,0x0115FD2D000DEF31ULL,0x010981F9000D511CULL,0x01C04F81FE3052A8ULL,
};

static const uint64_t __blob_Sigmoid_145_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_145_activ_ROM1[] = {
  0x0042B95310370092ULL,0x2454022696A806CAULL,0xF14640B50546D103ULL,0xFCA6F02A42F2FC66ULL,0x10CDFF4A03123831ULL,0x7F00000000004D07ULL,
};

static const uint64_t __blob_Conv2D_150_mul_scale_149[] = {
  0x1B3B1C38139F1F3BULL,0x10E81A2B10C30F9BULL,0x1D320CF41B1C125DULL,0x10DF1CE80B352091ULL,0x1DD1185A0FD5126AULL,0x3E22103613243C5BULL,0x1B981AE920F32548ULL,0x165A1563185D1EECULL,
  0x1B051FB00FFF280DULL,0x1C1A113019611513ULL,0x1C5619170DCA1A6BULL,0x29B7132717C717BFULL,0x36620E3710E62C79ULL,0x1A9B15DC158F1243ULL,0x18CD192540BE1703ULL,0x133E196D16A82075ULL,
};

static const uint64_t __blob_Conv2D_150_off_bias_152[] = {
  0x011227E10246A4AEULL,0x02458EA801741C15ULL,0x0236BC9B02634B6CULL,0x0204365602EF6F95ULL,0x00E9FF7401387367ULL,0x0142FC92026ABEA9ULL,0x01FEEBC601589DAFULL,0x01E820AF0157575FULL,
  0x022AC88401DAAD98ULL,0x0194267E01C46229ULL,0x025A031F014379E6ULL,0x016736F001455ED0ULL,0x011CCCB100E16A69ULL,0x0127514501185C90ULL,0x016AB3B2015F4236ULL,0x01A1F179021B1C8BULL,
  0x02CB6C5A0141AB0AULL,0x023CDAC3021140BFULL,0x026F36B701B0A140ULL,0x01E33DA2029C36A4ULL,0x01BA1D0C0140E1C9ULL,0x0213534901E39086ULL,0x0132AF820128E653ULL,0x0146451E02BDC85FULL,
  0x01E93203008EA4F1ULL,0x00FB4E85018C45BDULL,0x019E6FE302294349ULL,0x01314B3601B3E213ULL,0x006713F801AE650EULL,0x01B8580001AC7A3EULL,0x00F1502401AC265FULL,0x024D49150191929CULL,
};

static const uint64_t __blob_Sigmoid_153_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_153_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00920000C0000000ULL,0xCA3E09660279C20EULL,0xF84ECA5E0B7B07CCULL,0x1D4FFD848BEF4937ULL,0x1E90094EFF59E84DULL,
};

static const uint64_t __blob_Conv2D_161_mul_scale_158[] = {
  0x0EE720521AA22FD0ULL,0x2180389A2DDF25ACULL,0x265631B21FCA0B01ULL,0x31942FB628B12347ULL,0x3367302D23C02A1BULL,0x2CF72CC91F5F194CULL,0x331326002D782CF4ULL,0x29BE1F753F302786ULL,
  0x30312A2D206631EBULL,0x2EA536A722472643ULL,0x2BD6291B2C4C4380ULL,0x165C194C35771EE8ULL,0x205622BB226F25E6ULL,0x25CF38A121602372ULL,0x25A85C9534BC25CEULL,0x23791D3238D0360BULL,
};

static const uint64_t __blob_Conv2D_161_off_bias_161[] = {
  0x00335E6AFF51F599ULL,0x00E48B5CFF066645ULL,0xFFAB16B500BED00BULL,0xFF593F63FFE1FA4AULL,0x000A8F90014FE7A0ULL,0xFF4E2C93FFE3E78CULL,0xFFA07249FFE76641ULL,0xFF51B46A00B19A5EULL,
  0xFEDD23A7FF75FB9EULL,0xFEBA3ED5FFD154CAULL,0xFFBE92B3FF32DA2DULL,0x0031B2FAFF0D254DULL,0xFFACBF3D003A5F95ULL,0xFFF8D6B700B78D82ULL,0x003D438FFFE6CB87ULL,0x002DFF660089E39FULL,
  0xFF826623FEED775AULL,0x000C4E3FFFD4BB5FULL,0xFF119917FE4ED552ULL,0xFF7C3933FFBA67A7ULL,0xFF8700F9FEDC2A7BULL,0xFF5885AA00DE390EULL,0xFF1C3EDE00273A18ULL,0x0011E15CFFE19DDFULL,
  0xFFBCFD6DFFA34136ULL,0xFF7F75A900939074ULL,0xFF87D4BA00321416ULL,0xFFD11072FE5A9618ULL,0xFE5C5FAEFF88995BULL,0xFFE26D19FEFC3A01ULL,0xFF4D7553005DAFAFULL,0x0061E917FEF9ECEFULL,
};

static const uint64_t __blob_Sigmoid_164_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_164_activ_ROM1[] = {
  0xFFEAC00000000000ULL,0x23EE023FC115FF6AULL,0x007C53E10780E53DULL,0xFD7CFF965388F895ULL,0x0E81FF4C180A2767ULL,0x3F80000000002D04ULL,
};

static const uint64_t __blob_Conv2D_169_mul_scale_167[] = {
  0x20F835232916207BULL,0x20421A3926CD1FDBULL,0x658C209D29591C5FULL,0x298C20B8200525CDULL,0x231A2C46232527D4ULL,0x23D71A702E5F2502ULL,0x245C1BF42B452DFFULL,0x24D3228B2BE22354ULL,
  0x179023BE1ED62804ULL,0x13171C5235DC2A54ULL,0x23231F5C3D6C2829ULL,0x2DAC0D281BD23BA1ULL,0x248D34111B6C1D83ULL,0x35EC1B5F228422EFULL,0x28232B0D251D1D15ULL,0x1F8A220F2EDB24F3ULL,
};

static const uint64_t __blob_Conv2D_169_off_bias_170[] = {
  0xFFDF0E29002A5430ULL,0xFFE969A1009C6712ULL,0xFFBB57B7006C96FDULL,0xFFBC628F003D14CEULL,0xFF910CF0FDBCE782ULL,0xFF06F40500993681ULL,0xFE77C204FFC3CB0BULL,0x004BE4120033D2A3ULL,
  0xFEA73A3EFF8500FCULL,0xFEB4EF4FFF7E1626ULL,0xFFBFDF8B009C1D8DULL,0x0070088B00A742CEULL,0x0013F83A00A6B659ULL,0x00288E06FED442C8ULL,0xFF81AD8600703337ULL,0xFF24861AFF8E376DULL,
  0x0075625CFEBE8196ULL,0x010856180117DCFBULL,0xFFAEA57FFF3EFE51ULL,0x00BBF61D0113F1DBULL,0xFFBAB602FFD53212ULL,0x002C427E0101B158ULL,0x008942F501310F29ULL,0x0086387BFFF6CC1EULL,
  0xFFF2B03D009165FAULL,0x0036C9B7FEAF44F3ULL,0xFDF916DCFFB34AE0ULL,0xFF0281A7007B3F4BULL,0xFE30586AFFAEC20CULL,0xFFC56CA1FF57C05EULL,0xFE6FE7AE00795621ULL,0x007695410110F1C1ULL,
};

static const uint64_t __blob_Sigmoid_172_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_172_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC00000000000C000ULL,0x0148C3C802000000ULL,0x46000800CEBD111FULL,0xF30D68EF0FAEE924ULL,0xF249F29A7055F955ULL,0x34CDFBBCF2AE7D25ULL,
  0x2FB70FE0FF0415AFULL,0x00003F8000000000ULL,0x000000003F800000ULL,0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_181_mul_scale_176[] = {
  0x36F2142B156011AFULL,0x203A3A53163D38E1ULL,0x27DD254123F93AFDULL,0x3CFA3A282AD8248FULL,0x19932AB242DB4B33ULL,0x1FC61D7E297720E4ULL,0x22AF32B2231F12A3ULL,0x249739262B4627A6ULL,
  0x211133732E9E50E6ULL,0x23B11AFE2A3924FBULL,0x213E1C1E339C4346ULL,0x27522B7326702100ULL,0x33832BD625D656C0ULL,0x315E33A734762D5AULL,0x23A826DC22832D8AULL,0x30F72BA42285328BULL,
  0x2BBD22DE37313242ULL,0x381224012EA82DDEULL,0x4411366428A23FCAULL,0x24B4330442D6278FULL,0x2F6F3D423D571F68ULL,0x3487290B2D1214B6ULL,0x29371C841DB05406ULL,0x217B27001CE21ABCULL,
  0x1A7F2BA547A62366ULL,0x39542E2426032251ULL,0x2D4B250C1B621F83ULL,0x1EBC23D5493D5900ULL,0x3B662CCA3E552D13ULL,0x2DA126A623FB1F45ULL,0x29AC275526594935ULL,0x2BA81BAB3F0631B8ULL,
};

static const uint64_t __blob_Conv2D_181_off_bias_179[] = {
  0x008C91A20096745DULL,0xFFC92BD9014302B3ULL,0x00FEB384006B3B30ULL,0x008875DE00CB162BULL,0x00A37D28FF700031ULL,0x000DB604003EF043ULL,0xFFB4363A0094067EULL,0x000B6DE9FF74FD1FULL,
  0x0015B6C0FED12255ULL,0x005E70A2FF64BFACULL,0xFF613A22FF657CF0ULL,0x000F9E67006FAD3BULL,0x0022E78401318DA1ULL,0x0059F405FFF3B03AULL,0x007D6247FF7BF0FEULL,0x00513B5AFEFB8D8AULL,
  0xFDEEFCDF012A8548ULL,0x00EE34B7FF774544ULL,0x00A1B8C70054FAFCULL,0x00B6C3FD00C868ACULL,0x0029A1D2FFDB3CA5ULL,0x004AD77B00FF733CULL,0x002C3F83007B242FULL,0x002C21940038F0C6ULL,
  0x00F29C37FFDAD066ULL,0xFEFD1BE2FF80C057ULL,0x002B9896006E1063ULL,0x005687E9FFBDFE22ULL,0x002DB902FF6562F5ULL,0x00E3788B002331A0ULL,0x0003557400CEC405ULL,0xFF6A96890025853FULL,
  0x0076A452FF940D71ULL,0x00E8257B0053F3F0ULL,0x000684D8FF8381C2ULL,0xFFB4061900B0D3F1ULL,0x012A77B800210E55ULL,0x00CAF878FFE434DEULL,0xFDD77A8A011B1B8DULL,0x0003E3DEFDDF0BCEULL,
  0xFF959E780147E2C8ULL,0xFF78208300DE0749ULL,0xFFB286170048FEF2ULL,0xFFB87365FEE104E8ULL,0x00FB6A430010A2E6ULL,0xFFAD499100EE4B8FULL,0x00620619007D5787ULL,0x004C10F3FFF91AD4ULL,
  0x00BB98A00056E800ULL,0x00E03E2201382A56ULL,0x009E706E004918F9ULL,0xFFFDE201FF721C4DULL,0x017B029900552EF1ULL,0x01069D5800F24DAFULL,0x00DA4AC000373A5AULL,0x00AFFD610131F102ULL,
  0xFE841033FEE2CDCBULL,0xFF6767F7FF90FD04ULL,0x00443AAF0043D3CEULL,0x005CAE520027AF82ULL,0x00ADA611001D6BB9ULL,0xFF86140DFF6E8DE9ULL,0x012BCFB4FFC4962DULL,0x000BC71D004C9E5AULL,
};

static const uint64_t __blob_Sigmoid_184_activ_ROM0[] = {
  0x0706050403020100ULL,0x1211100F0E0D8908ULL,
};

static const uint64_t __blob_Sigmoid_184_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0x8583E525FCF4C000ULL,0x0265C9D903690047ULL,0x28000821E075113DULL,0xF8DB29DF08A3F782ULL,0x0000F8502A0BFBF9ULL,0x7000E00002201C00ULL,
  0xB8F07C00E000CB10ULL,0xFAAB140010000000ULL,0x0C06FE9F03F822ABULL,0x273009E4FF0124D0ULL,0x00003F8000000000ULL,0x000000003F800000ULL,0x0000000000003F80ULL,
};

static const uint64_t __blob_Conv2D_189_mul_scale_185[] = {
  0x32B11FCE2CAD32FAULL,0x37133DE03D2D2050ULL,0x214329592DB539C1ULL,0x375726CA289C382DULL,0x3AB61EE427A643C1ULL,0x354B234520C9196BULL,0x26982FB92623302CULL,0x275521B429E4430FULL,
  0x334939621FCD37D6ULL,0x250C3F8D25BA28BFULL,0x3A2C24352DDF2CDBULL,0x2B0F2BEC2B952993ULL,0x2E93272033242567ULL,0x331D1FA8323E2A2CULL,0x23D31F8F3B973850ULL,0x2E893AEA39AB3F06ULL,
  0x3A7F294B23CC39D7ULL,0x478B2571391F33BAULL,0x2EF63A6F29FC3DA1ULL,0x2EDF251E37A22BC5ULL,0x26232CD82DFE2C87ULL,0x2BB828F72A03366AULL,0x3AC327A92EB12A5DULL,0x296A26FA2B9B3880ULL,
  0x31032BB8310A2C2BULL,0x2C8239824C612D03ULL,0x35DF2A75339F391FULL,0x360738E4360D231EULL,0x29902B4B45EB2CE5ULL,0x3341214528CD226AULL,0x2D09265525552FDAULL,0x37632CDE32E42A73ULL,
  0x404029FD25B228A2ULL,0x32A22A8D3C1733FBULL,0x42202EA5281C305EULL,0x691C1FD93B0C30C4ULL,0x2C88313435133839ULL,0x21D92E282AC044EAULL,0x2EED2D525C2D2D06ULL,0x39672A0222493FB7ULL,
  0x360C3AFC2861337DULL,0x3CC029A6475E2856ULL,0x29A2362033AE228AULL,0x4AE32D06287221D6ULL,0x36591FD7526325C7ULL,0x2C3D28F13C223005ULL,0x23D62A3E2206246FULL,0x328A2996233141A3ULL,
  0x3D622A812D933201ULL,0x34EF2D07327B47E2ULL,0x395022232C8F2ACEULL,0x2AB31FF22EA83BDAULL,0x20EF33E4330528AAULL,0x27722DF2241A31AEULL,0x2EE027B02E292607ULL,0x5DBD42C21ECE2BEAULL,
  0x343532FA1BC4254DULL,0x34C124FE344A2356ULL,0x23001F2A2A642547ULL,0x2159463B21524497ULL,0x1E362FA227732611ULL,0x3AB32B662F8F1E59ULL,0x293623CB24072D80ULL,0x242E2FC8224A29ACULL,
};

static const uint64_t __blob_Conv2D_189_off_bias_188[] = {
  0x00FCA650018496A1ULL,0x009B66F601041739ULL,0x00D9BD2B011777D4ULL,0x01070742FFBFFC53ULL,0x0078FB7B01188CFDULL,0x00D81C1F00DD6A35ULL,0x0177870B013FB932ULL,0x01BDD7F2016109B0ULL,
  0x0125336C01791EBEULL,0x00846D7501BE9D26ULL,0x01133EEC0213D747ULL,0x012D6B08009148A1ULL,0x00B833AE009ABC6DULL,0x0157037600E29C16ULL,0x01B6793A009AC627ULL,0x01DD2F60019FB193ULL,
  0x0128252500C479C7ULL,0x013367DA00BB7652ULL,0x00E9A6F500CF9DE9ULL,0x00666976FFF0650CULL,0x02B7BF810139F225ULL,0x009F4EFD018CD598ULL,0x00F26B0A00E1BE9DULL,0x013E2F12014BAE76ULL,
  0x0116224F00D47594ULL,0x00CABD6B009B4E63ULL,0x014B196200BAF13CULL,0x010E952901CEAD50ULL,0x0164DE190162E16BULL,0x0167B474015052FEULL,0x00D0CAAF00A93368ULL,0x011AD82601190011ULL,
  0x01BA03D600BCF534ULL,0x014073B101775364ULL,0x0199446400959E6DULL,0x00EC6908018DE00DULL,0x014061BD01A4B4B5ULL,0x012FBAFA008F3EBFULL,0x011DA80A00B6DE1BULL,0x01A75E8D013139ADULL,
  0x016E325C011FD9EDULL,0x00F0461F0161AA09ULL,0x01BE976000BD1EB1ULL,0x013C2BD400D04846ULL,0x01036EB101043580ULL,0x00FC5D5A0121FB72ULL,0x0173020F010C52B4ULL,0x014F37290120A639ULL,
  0x0148513F02111FABULL,0x00CD021200FD009BULL,0x00E8974B011BAD17ULL,0x0180884E010DE5BEULL,0x015082440097C75CULL,0x014EDE3C010573BEULL,0x01358FD7012CE815ULL,0x011457AF01749FF2ULL,
  0x011633B00099CDDFULL,0x01898943015D6D7FULL,0x00778A0701B5C609ULL,0x01106726011C075AULL,0x01730DB5014F092FULL,0x013CB7BE00A97890ULL,0x00D7ABC901E53BCBULL,0x01B5301F01415AC1ULL,
  0x0118F248016FA0F0ULL,0x00A1321301143D5AULL,0x009E5BAC011DB4B8ULL,0x0151849B004C1C6FULL,0x00ECCD3301396388ULL,0x00F5F33A012051C9ULL,0x013DFE94015342A8ULL,0x015DACFA010A47F5ULL,
  0x00E317DD0110B687ULL,0x00BA980901595347ULL,0x01E7BA8700797F6DULL,0x00B975F901B4BCEAULL,0x0035A89B017CC160ULL,0x0144C2DF00CACAA4ULL,0x0107B74E0149DD8FULL,0x010DA0DD00D36333ULL,
  0x008DAF8400D6D670ULL,0x00C5DE3501165257ULL,0x0106FA8C010F81BAULL,0x01845368010134D7ULL,0x007765AB01439E08ULL,0x0165681D00004884ULL,0x00A14F0A0199DC80ULL,0x00D168FF014FC49AULL,
  0x008F06FB00CA6060ULL,0x010322E40082F84AULL,0x00A645DD00AB3B57ULL,0x00995B3100C1B23EULL,0x0160574400D59A90ULL,0x00FE9460012E975BULL,0x011B7CA5015180E8ULL,0xFFF772F7003E4727ULL,
  0x018BEABF00C7671AULL,0x0129ED8501361194ULL,0x00BCD43900F1950AULL,0x0161854B016A4478ULL,0x0079B52900BD0433ULL,0x013F11B001E6E689ULL,0x018E365A00F0D702ULL,0x0096FD58015C1118ULL,
  0x007BDE5101678B18ULL,0x01E9C35100CC4D24ULL,0x0081892B002B3831ULL,0x016B580100B276FBULL,0x01854E27018E9CA0ULL,0x01403DEB002BDCAFULL,0x00E4DEFE014461BCULL,0x01203A6001084EDFULL,
  0x01DC2A6A00B289D3ULL,0x011BFF1EFFD06081ULL,0x01019B32018C1CD8ULL,0x00C9B35E0147EF9AULL,0x0134CAEC0192ABB0ULL,0x01DA4A5E01ADEA85ULL,0x011940DD008AC5D8ULL,0x01051659009D9E5EULL,
  0x00E311B1011DFC31ULL,0x0236ECF100EA5816ULL,0x016C1B5501605E1DULL,0x00C0D125017FDB9BULL,0x00E3B9C80105ED3BULL,0x01021C84013D81A2ULL,0x01184A0B00F31C95ULL,0x00EC958D0156B6BCULL,
};

static const uint64_t __blob_Sigmoid_192_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_192_activ_ROM1[] = {
  0x0000E00000000000ULL,0x034D0089E0000000ULL,0xE420096302D9E271ULL,0x00C7E4A10C771044ULL,0x7084EF38D90C32C3ULL,0xF2632AF1FAD9BE08ULL,0x0000118A0B11FEEFULL,0x000000001FC00000ULL,
  0x1FC0000000001FC0ULL,
};

static const uint64_t __blob_Conv2D_196_mul_scale_194[] = {
  0x27082CDB21612B07ULL,0x2813248F1BFF1DC5ULL,0x206E1BFD32F7243AULL,0x26831C8B203E2212ULL,0x1C001BDD255E2917ULL,0x22A8313F19072EBDULL,0x23B524132472365FULL,0x22B91E2A331723CAULL,
  0x25EC350B1E732880ULL,0x2FF92A9720AB3022ULL,0x26BB42281C421CDCULL,0x2A961E8822701C04ULL,0x243721991C452382ULL,0x38ED23C018F820EEULL,0x238423262FA7326AULL,0x3BC72732253E237CULL,
  0x1D9A1C6D26A8386CULL,0x32C61D951F392DA9ULL,0x296121B1273924A2ULL,0x1CE62628232A1EEBULL,0x24082336290F1973ULL,0x201627AC2EB323DBULL,0x256424052D5F2CCDULL,0x1D49250F1A8F224BULL,
  0x1C243D1120B81DF7ULL,0x27CB2A9330EB1E11ULL,0x2A9121E824D41FF2ULL,0x1B6217F1376E264AULL,0x21BF29C421412695ULL,0x28B5227721FB2345ULL,0x29AF2D8C22E9293BULL,0x2FDC1DB21ACC348CULL,
  0x12601B91190714B6ULL,0x18C70B0720A51C5BULL,0x1BF415CA1D0916DAULL,0x11F01533167D1DA4ULL,0x1BF0141E20181C2EULL,0x1528120D1CDF2210ULL,0x0B111ED8143C1A9FULL,0x26FD152C0FFC0AE0ULL,
  0x0FAB1260164D100DULL,0x2014128918991D0FULL,0x0FAF0F650996176BULL,0x119511752114114CULL,0x0C4B0F9D168414B8ULL,0x10C7105A0C0918D9ULL,0x1CC316FE25F815D3ULL,0x165D13BB15D618F7ULL,
  0x0F6728D41DA11550ULL,0x14FF15C714E7206BULL,0x1B1714A019AA1F8BULL,0x12C3104A18362232ULL,0x11A60F5C154E11D6ULL,0x18141C3C0A6313D9ULL,0x17C61B511A630DAAULL,0x14D014201721121AULL,
  0x1649153B1C991B62ULL,0x1F2A21370EC812F9ULL,0x1CD40FCF1C061A03ULL,0x15231AE31990153FULL,0x1CFC16BF10E71CFDULL,0x10E627A205DE154FULL,0x0E2A21790D191BA6ULL,0x2C0E145114051347ULL,
};

static const uint64_t __blob_Conv2D_196_off_bias_197[] = {
  0xFFD57A47FF6D7621ULL,0x00123811FF93EA9EULL,0xFFE2FB0CFFEA1881ULL,0xFF70C515FFE1654DULL,0xFFA737EE000DE07FULL,0x0048E7F5FFAC4D6FULL,0x0032ED0AFFF19140ULL,0xFF89F5F0FFDFB57AULL,
  0xFFF7DD1CFFEE11DFULL,0x0010A17CFFF5B818ULL,0xFFC3C9DF00609750ULL,0xFFB0AC1B0005C435ULL,0x00306781002796FEULL,0xFFD73118FFD6CBFAULL,0xFFE34CE1FFF0B484ULL,0xFFC64568FFD76694ULL,
  0x002700280029D531ULL,0x0047B727FFFDE840ULL,0xFF95ADD4FF9F25D5ULL,0xFFB0349BFF81D63FULL,0x000F44AD002B4C89ULL,0xFFEE12390017C76AULL,0xFFBD1AF7FFB32B27ULL,0x0010199B002376A5ULL,
  0xFFE27A66FFBE1BADULL,0x002CE7AA0010AEA3ULL,0x0017F1FE001058BBULL,0xFFD64AB0FFB0DDF0ULL,0x0016259B000069B4ULL,0xFFFF8AE7FFC5E7F5ULL,0x0063ED9BFF94A752ULL,0x003C1E0C00007C68ULL,
  0xFFF58657FFCA8987ULL,0x0044ADF30001C18EULL,0xFFBA9ECAFFFFAB38ULL,0xFFA6311FFFB22584ULL,0xFFC7F675FFCAA8F6ULL,0xFFC88E8600445835ULL,0x000AA929FFF05E68ULL,0x002CF44AFFF0866FULL,
  0x0036642BFFEE5E9EULL,0xFFF36423002C9C40ULL,0x004CD31BFFBE54EBULL,0xFFAB0037FFBFE963ULL,0xFFC3C081001D5B9CULL,0x00483B69FFC599C9ULL,0x00130FF0000072F0ULL,0xFFF6CAA1FFE4DF35ULL,
  0xFFF1A347FFDC06CDULL,0x00016B8700430FF9ULL,0xFFA6C2660018151EULL,0xFF974784FFAA2FCAULL,0xFFCADED7FFBDC638ULL,0xFFFBEAB1FFC63659ULL,0xFF4FBC7BFFEBE223ULL,0x000F38C1FFF3DBCAULL,
  0xFFB606E3FFF3BF90ULL,0xFFB9BE35000810E2ULL,0xFFC45B56FFF8A5DEULL,0x0007D4A7FFC7A704ULL,0xFFD6306EFFAC9B51ULL,0xFFCB9938001D642DULL,0x00120AB8FF95DE85ULL,0xFFACD93FFF713F79ULL,
  0xFF6F2633FFB811CAULL,0xFFEC33FAFF10A0BAULL,0x0027F59EFF8D263CULL,0x008B74B8002A651AULL,0xFF8B7F2DFFE33688ULL,0xFF6EACEFFFACD083ULL,0xFF827709FF898F09ULL,0xFFC4BE030011EFA7ULL,
  0x00381B2EFF55C544ULL,0x00225634FF6E4AB2ULL,0xFF6069FEFF5A5FD6ULL,0xFF8C27D5FFDEC56EULL,0xFFB3C27AFF8F6E21ULL,0x00295B90FF49C2A1ULL,0xFFCE507E0040392DULL,0xFF359F14FFB5AB4EULL,
  0xFF7652ACFFFD42ACULL,0xFFF26285FF53390EULL,0xFF9E6896FF843727ULL,0x0007DA58FF7BADDEULL,0x00BF9930FFF9F916ULL,0xFFEA248DFF92F0A0ULL,0xFEF77796FFE50187ULL,0xFFC4234FFFC6D1DDULL,
  0xFFD065DDFFBF6293ULL,0x00482480FFD84794ULL,0x003F102FFF51A6B1ULL,0xFFC8A85BFFE2ECFBULL,0xFF2A90FDFFE054CFULL,0xFF810BA7FFC391CAULL,0xFFC0B60AFF5279F8ULL,0xFF8AE430FFC2691AULL,
  0xFF79E5EAFFC56ADEULL,0x001DFF5E0026978AULL,0xFF98E0F10005E825ULL,0xFFDCAD32FFBD42F0ULL,0xFFB36E41FF718463ULL,0xFF8B20DFFFCD5D91ULL,0xFF91EC19001E0391ULL,0xFF64CB42FFE2F72AULL,
  0xFFDF2F91FFEE6755ULL,0xFFE8AD54FF9CE00EULL,0x0022F0C8FF7CF5E6ULL,0xFF73CFD6FFB19790ULL,0xFFC9A6D2FFDECFD0ULL,0xFF7A2E7BFF25D91FULL,0xFF349AFEFFA7315AULL,0xFF9C5E0AFF52AE8DULL,
  0xFF730674FFECBFBAULL,0x00150ADBFFC377FCULL,0xFFE49E03FFC60D27ULL,0xFF4B3F9EFFB0917BULL,0xFF26BC77FF5D0A5DULL,0xFF87A5BCFFE015EFULL,0xFF8A43190021E45AULL,0xFFD591BCFF944496ULL,
  0xFFC9C56AFF968D1EULL,0xFF2301C1FF8EFF75ULL,0x013A6503FFC8A7BBULL,0xFFA6F91EFF89247DULL,0x001F9CEAFFA7760AULL,0xFFE6E6FEFFB7AAF2ULL,0x00258FC0FFC37F61ULL,0xFF5B8BADFFC1AABBULL,
};

static const uint64_t __blob_Sigmoid_199_activ_ROM0[] = {
  0x0000000011C9C100ULL,
};

static const uint64_t __blob_Sigmoid_199_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC5D002000000C000ULL,0x0444C55002000000ULL,0x21110889D62612EFULL,0xF166419A199AE1B3ULL,0x0000EF703A001000ULL,0x5148EB85F0004000ULL,
  0xEFBD4E14EB85ECA4ULL,0xFBBC0BA2299AF777ULL,0xF68902221F511733ULL,0x3F80000000004913ULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_205_mul_scale_203[] = {
  0x25D6417E2C294631ULL,0x3E502BB434B13118ULL,0x4542340C37C14707ULL,0x3AA82D4238EA30F2ULL,0x283850F82C4040C3ULL,0x30C225E137AD3657ULL,0x466333AB228B2FE0ULL,0x38F2400F34BA480BULL,
  0x4A082C8723DD42C7ULL,0x2CB8357F35692809ULL,0x25F4372953A32DF7ULL,0x3E8D2DED29022A6BULL,0x3276291E31C0351FULL,0x29BD38933E6D32CAULL,0x2B9A0D3636065599ULL,0x460445AD35EA412FULL,
  0x4ACC5C8832173F6FULL,0x39133A4617E53BDCULL,0x26FE603F3C315130ULL,0x237E433455AF45B7ULL,0x335163C843A126CCULL,0x3D9953092F0B2B85ULL,0x4E4D2363244A4328ULL,0x5ADA49A149B33D04ULL,
  0x284E633B3A2732B9ULL,0x362849B33F104680ULL,0x3D752F413DE64054ULL,0x3E9756B1308C52A1ULL,0x36165B2F30CC32A5ULL,0x3C352DE72E9632AEULL,0x407950AF63222EADULL,0x3BC73DC0324B2978ULL,
};

static const uint64_t __blob_Conv2D_205_off_bias_206[] = {
  0xFFD6B6B0FEFF630AULL,0xFFD2E68C016E08A8ULL,0x0056DA05002E8E9EULL,0x0017CA48FFE37F5DULL,0xFE75A3CFFE16F635ULL,0xFDED4174FF3217FBULL,0x001508ACFF925A69ULL,0xFFDA40FD004357DAULL,
  0xFF5B5CAEFEA5770DULL,0xFF2B70BA00169489ULL,0x009D2DFCFD3D389EULL,0x004F49EA00F63F5FULL,0x0010ADDBFF0D7D3AULL,0xFF412DCAFFA43B13ULL,0x0028065D00297490ULL,0xFFFB1BB600230116ULL,
  0x00F4FBBBFFDF52A2ULL,0xFF56A707014D769FULL,0x00A9DE43FF908FDCULL,0x003739F9FF3F7BA0ULL,0xFD467B1DFE5AD91AULL,0x00EF39C2FF48F150ULL,0xFFA9C12101B12DC6ULL,0xFF22C02AFF6D3AF8ULL,
  0xFFBC05ABFFAD8B8EULL,0xFF446342FFCC5CFDULL,0xFF9614CCFF0DE90AULL,0xFEC7806D009B92AAULL,0xFFE84471FC8454F4ULL,0x007A18A9021391ACULL,0x00760747FF8F1182ULL,0xFF4423E200787CF0ULL,
  0xFFC942A5FF0A36F3ULL,0x00041778FE828133ULL,0x00FBC7A30006F4DEULL,0xFF5C3095FF1E905AULL,0x0070C0DBFD134F0DULL,0x00A41B2BFEA6B89EULL,0xFEABB59CFFF8E4CCULL,0x00C248B6FFC2DF12ULL,
  0x00E48F6A003AD39BULL,0xFFD76E1CFFC63B6BULL,0x015F778000CE48F9ULL,0x01AFD95FFFE87A4DULL,0xFF20E320FF5F1985ULL,0xFF3149B600503705ULL,0x0011921EFD5980C1ULL,0xFF9239B1FF807596ULL,
  0x014DA927FF016CDAULL,0xFFC316C6FDC72DCEULL,0xFE5ACA83FEA608EFULL,0xFFEF5843FE2B6893ULL,0xFED6999D00703DD6ULL,0x00366FB0FFEEFCE8ULL,0xFE7018CAFF7BA5C5ULL,0xFF1FB0E1FF3ABA97ULL,
  0x01270945005136D0ULL,0xFF7DF293FED3B0F5ULL,0xFF25A7C2FE70E497ULL,0x00B478F8FFEA9905ULL,0xFDBDAF75FEB3100FULL,0xFF134A51FEFE0367ULL,0xFED9EAAF00231CE0ULL,0xFE47BF65008DCEB9ULL,
};

static const uint64_t __blob_Sigmoid_208_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_208_activ_ROM1[] = {
  0x0011C00000000000ULL,0x16840166C46A025DULL,0xEFDE464E076FD776ULL,0xF800EFBA4B84FF08ULL,0x5280FA00EA546400ULL,0x0DE32D55FD55F3E6ULL,0x0000304A0A65FF91ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_213_mul_scale_212[] = {
  0x1B3218452AE9112EULL,0x2815193E148313FFULL,0x10641D5B23001CA7ULL,0x22215EB712071E4AULL,0x1C49147F176C15C9ULL,0x1C6D182425FD1EC8ULL,0x1D3C120F10E21BA2ULL,0x2EE918D711A515C2ULL,
  0x352C11B90B810FEEULL,0x10F9163C189F11E0ULL,0x12DE1DC90ECA1910ULL,0x1DD120D3156A1430ULL,0x22D115EC1A6012CDULL,0x0EB31FBC19F01090ULL,0x12A815A624532DF3ULL,0x180E18A412C548DEULL,
  0x1335111211DC1386ULL,0x16EF12360DA92516ULL,0x1A1316F820621669ULL,0x0E1016661B291405ULL,0x2CAE1B3117502C8EULL,0x12E619810C201A02ULL,0x165413DE20071B18ULL,0x10E516CF13CE1AB7ULL,
  0x127F1DDB16C72488ULL,0x19640FED14601467ULL,0x22DB1646149422AEULL,0x13D31CC716BD30A1ULL,0x10BF13070EE7116FULL,0x0F9A15471B51174AULL,0x1DE8195C138D1767ULL,0x2FC91CF8152713E3ULL,
};

static const uint64_t __blob_Conv2D_213_off_bias_215[] = {
  0x01C6281F006032F6ULL,0x00CA1BF300CAC910ULL,0x00A8960A00C78C18ULL,0x012B7E10004B739DULL,0x000E4A030082CFE2ULL,0x010F2749FF97DF5FULL,0x00A017DE018B9807ULL,0x02D5DC45FFAD6FF4ULL,
  0x000A27AE0095552EULL,0x00B633AF005DC8F4ULL,0xFFD8851600FFE502ULL,0x009DE92D00E42C11ULL,0x00A710DC0111E4A0ULL,0x01677D6F0130A8FEULL,0x01003FF500EDCA8AULL,0x01347623008D2CDAULL,
  0x00F354700186926FULL,0x011455FC0127653DULL,0x00F1E78B00218A0BULL,0x00BF23FF00FCA2BCULL,0x0189BC6E0070485BULL,0x00D1FDA000495C42ULL,0x01588E890051B38CULL,0x0065578DFFFACD77ULL,
  0x008086B4013A9018ULL,0x015F81EF00F2A2B1ULL,0x00CCE72200F293AEULL,0x00EA3D7101196D5FULL,0xFFD8C218FFEA148EULL,0x0113163A00A28134ULL,0x00FEC81A01C85654ULL,0x0123A87D00974E62ULL,
  0x00A2D46A00C17D27ULL,0x00477862005CE5C4ULL,0x00CA470F0073977CULL,0x0168205601139DEEULL,0xFFBD4E870148DA6CULL,0x00B7B46E01B3E1A1ULL,0xFFC5457A00B1EEBFULL,0x004B722D00FBD15DULL,
  0x0157912D0151D1A1ULL,0x00A0C066003784DBULL,0x013C4221FFCBE4A9ULL,0x00B7CF610083B7F5ULL,0x002AF42C007E675BULL,0x011D8A83008A4BFAULL,0x010D83E1013BF424ULL,0x01457C3200DE9F7EULL,
  0x00F4690D00B8B2D9ULL,0x01252626014B5B11ULL,0x01348A84010B1D6FULL,0x00A5AE8C00959ABBULL,0x001089FE00CF6EA3ULL,0x0076CD350153AD15ULL,0x00772351010A01B0ULL,0x00943A63008B27EBULL,
  0x00846D4200D7FD84ULL,0x00F08AA3011CB515ULL,0x0069E44E002BF418ULL,0x00DB813200C3DC23ULL,0x019B0D8D00FA8EBDULL,0x0118EAB700DB8C66ULL,0x0110017800A64210ULL,0xFFA081F2FF076EC1ULL,
};

static const uint64_t __blob_Sigmoid_216_activ_ROM0[] = {
  0x000000000DC58100ULL,
};

static const uint64_t __blob_Sigmoid_216_activ_ROM1[] = {
  0x0000C00000000000ULL,0x061800FCC0000000ULL,0xD06E0CC1029BC9B5ULL,0x1000DCA622660CCDULL,0x32000222DD202400ULL,0xC8E05400F000D94BULL,0xF333C9285400F000ULL,0x4D9AF333D31A48CDULL,
  0x30E004000000C700ULL,0x00003900019A0000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_225_mul_scale_221[] = {
  0x27E2208D20921CD9ULL,0x204624E322AD3C5BULL,0x2315323B29041E20ULL,0x312724D41B942DDCULL,0x1CDF2AB02B861A06ULL,0x314F330731EF1DD3ULL,0x255527EC2CC43162ULL,0x26EC23FA23CC16EFULL,
  0x1AE630A41A711ABAULL,0x1CA93966196F2756ULL,0x1B861FD324EF2354ULL,0x28D61DEF25FF2611ULL,0x2BEE1DF926EA3522ULL,0x24CC52731EE228D1ULL,0x1AE72680224027BDULL,0x1D1C187420B61B04ULL,
  0x324528AC24C61CBFULL,0x287C1B7228361DECULL,0x21D31641191D26E4ULL,0x24712B2C1ACE1AE6ULL,0x22D915C724EC1BCBULL,0x25662835245B20D3ULL,0x2AB71EBC26384A1CULL,0x1A011DE71BFA1E14ULL,
  0x2B57275635962A2FULL,0x22461FED1F53217AULL,0x33441F9D2F081FDAULL,0x30D8260A201B27BAULL,0x1CBF1F5E1C3117A0ULL,0x275A575227EB1D11ULL,0x31CE1F3F1A0A1AE3ULL,0x1BCC23A729642CAFULL,
  0x1D762A911EA61DEEULL,0x26EE2C92209F2351ULL,0x1F2321C51F901A2CULL,0x1DF32846321D1B03ULL,0x1B153E6024891EF0ULL,0x2D161CF828C920D7ULL,0x2038296B1EE7369CULL,0x2F1617F92E6B2E8AULL,
  0x221D163826AC1F74ULL,0x3AE4181E225A25B8ULL,0x202D181D1E511F0EULL,0x299D2EFB28331ADCULL,0x2EDB24AF27171658ULL,0x28082C1D1FE41E79ULL,0x2E1425FB25841EEAULL,0x218933311DFF1D82ULL,
  0x19F924A823C02548ULL,0x1E1C284421A125A6ULL,0x248B1FF527772BA9ULL,0x20191C781CBF275CULL,0x263C198A2F0E2A73ULL,0x3DD61E4F3A291E1BULL,0x1C691AB1217552AFULL,0x3367287B32962493ULL,
  0x1FFB1F20238C1B1DULL,0x1AEF24911BC2242FULL,0x275621AB1F091CD0ULL,0x242F19C433A51D6BULL,0x20852DE5217A2829ULL,0x1D67225429381D62ULL,0x396B2DC51E732025ULL,0x233C31D01C0A2152ULL,
};

static const uint64_t __blob_Conv2D_225_off_bias_224[] = {
  0xFF37FAE8FFA41C7AULL,0x001E3B83FFA6A455ULL,0xFFAB730B001C20C1ULL,0xFFEB1FD7FF87F0DBULL,0xFFD0A85DFF98EA67ULL,0xFFB5B4B400142C81ULL,0xFFB431B1FF84107CULL,0xFF9F7183FFC6F4D2ULL,
  0xFFD08440FF51859CULL,0xFFBF297AFFB7AE97ULL,0xFF745AC4FF895E97ULL,0xFF5F26B100101FD6ULL,0xFFA041F8FFCFDB7FULL,0x005EF331FFC01521ULL,0xFFE875FDFFC952D8ULL,0xFFB6C51BFFA8281FULL,
  0xFFBF0E47FFBA6CB1ULL,0xFF5B5E1CFF6AAB4CULL,0x00152C65FFAFC8D9ULL,0xFFFDF907FF9892EAULL,0xFF67BAC0FFCFAA95ULL,0x0039CB28FFF05C40ULL,0xFFCDD0A40085C2FFULL,0x001A9450FF7B308DULL,
  0x00159167FFBE2B68ULL,0xFF748FA0FF8F0B55ULL,0xFFC4923B001CAEF8ULL,0x003BAC03FF9EB2C0ULL,0xFFE8199DFF6D24F0ULL,0xFFB20FB2FFA25082ULL,0xFFEAE377FFEA0A26ULL,0xFF4242960028C4F4ULL,
  0xFF86C7BCFFA515FBULL,0xFFB48B41FFC6E224ULL,0xFFF04C98FF938F3BULL,0xFFAEF23AFFA92CD5ULL,0x001195AFFFD95710ULL,0xFFAE0D3C0014299EULL,0x003FA9A000285CAEULL,0xFF9DC8F3FFE0058FULL,
  0xFFC9A849FFD7D9AFULL,0x001394C4FFEAA361ULL,0xFF904DC90048F321ULL,0xFF5ACEEFFFF0DF1DULL,0xFF86CF39FF230A05ULL,0xFF5BD40DFFB23726ULL,0xFF319370FF846E51ULL,0xFF704E7D007DA980ULL,
  0xFFDA739CFFF1BBB5ULL,0xFFC65BB2FF5464F5ULL,0x000ABE590022FA34ULL,0xFF4B32A6FF9245C3ULL,0xFF742DF9FFD61008ULL,0xFFE4BD02FFCAE54AULL,0xFFA8BAAB000E85E9ULL,0xFF41D150FFA4B876ULL,
  0x00025BE2FFB753F3ULL,0xFFD6A620FF91667AULL,0xFFFBF884000FE59EULL,0xFFF6779B01154FD7ULL,0xFFEF4CFF0009F06FULL,0xFFE6B3F2005170C5ULL,0xFFB2B245002D90C8ULL,0xFFDCBAA20008E140ULL,
  0xFF232431FF590439ULL,0xFFAB7665FFFB5C4CULL,0xFFA40BA500171C52ULL,0x0035006FFF9B12FCULL,0xFF936EB6FF93BFB6ULL,0xFFCA37A3FFD9B94FULL,0xFFD1644BFFDFDE0FULL,0x000D8A79000BB6ABULL,
  0xFFCEFCA6FFBA615CULL,0x0039D18FFFD5EDD8ULL,0xFFAA18A7FFD9FF16ULL,0x000F7664FFFCA6CDULL,0xFFEF171AFFDFA882ULL,0xFFE470F2000D7DD5ULL,0xFF757A2FFF48CD02ULL,0x000844180002B2F6ULL,
  0xFFBDE4DBFFE5DD56ULL,0xFFAA78CBFFB2E229ULL,0xFF8C8C8A000838FCULL,0xFFA1D9290058A29EULL,0xFFDB350BFF8ECA2CULL,0xFFCC0149FFD52273ULL,0xFFB88591FFBA34A7ULL,0xFF55A1E9FFD7B684ULL,
  0xFF92B8740047B553ULL,0xFFA38B06FF9182C5ULL,0xFF5A1E04FFBB2FCDULL,0x0074B787FFD45F03ULL,0xFF63EC7AFFC8E520ULL,0xFF91DBE6FF6C7072ULL,0xFFF7A310FFFCB98AULL,0xFFA9D3A8FFECEB64ULL,
  0xFFB7E5C3003BA8C6ULL,0xFFDDB094FF969C45ULL,0xFFB561DAFFA88B0DULL,0xFF983988FFE05108ULL,0x001527A80112CFA8ULL,0xFF7B1612FFA3400BULL,0xFF70E7DFFFE2F5E7ULL,0x001732D80035CBE2ULL,
  0xFF814140FFFC6319ULL,0xFF7D4690FFAAB306ULL,0xFF891912FFAD199FULL,0xFFC12630FFB2FE08ULL,0xFFAFF3D2FFED90DAULL,0xFFC214B1FF9DD433ULL,0xFFE8C42AFF7AE5ECULL,0x010AC8DDFF752897ULL,
  0xFFA22025FFFCC371ULL,0x00A6C240FFA76676ULL,0xFFB6BCE9FFF3E5DDULL,0xFFA4209BFF94E5DBULL,0xFFAF41DCFFA4CF4FULL,0xFFB67B1B0050CC60ULL,0xFFDFF5E6FF078D55ULL,0xFFC80C720004F8E4ULL,
  0xFF4BF7EBFF9519D5ULL,0xFF8E14C9FFE32450ULL,0xFFB007F0FFAE97A8ULL,0x00176B81FEEEBD55ULL,0xFFA4D4BAFFC5FA66ULL,0xFFDC6BCAFFD195FEULL,0x00209591FFC3AD2BULL,0xFF925E84FFB30500ULL,
};

static const uint64_t __blob_Sigmoid_228_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_228_activ_ROM1[] = {
  0x0092C00000000000ULL,0x1CF001F8CEB90BAAULL,0x03B76D200C0EDB2AULL,0xFE2C030166A3F410ULL,0x0000000027D01A49ULL,0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_232_mul_scale_230[] = {
  0x0C8B0CD7123D0F4FULL,0x42790AB10C02147BULL,0x10C21DE11591169BULL,0x11060F101F980AD5ULL,0x108612E814AE160BULL,0x0C0F0D3514631B42ULL,0x0D3319430C1E0EE2ULL,0x0E661804136E1AECULL,
  0x10DE13E4105125ADULL,0x0C0610EC1406125BULL,0x0CEB10D10C021444ULL,0x1DE326AC125418D2ULL,0x0CF80E370E9B0A12ULL,0x51C313140F5F1343ULL,0x143210FD0DCF0ED4ULL,0x0F9F278115D30D0BULL,
  0x0E121332199113D7ULL,0x15060E4115EC1366ULL,0x127714DD0EA31295ULL,0x0FE00E9411580FCEULL,0x13CD0F7B18674BE9ULL,0x10D00F340E9E1476ULL,0x0CDE163711AB18A1ULL,0x160711F6101531E8ULL,
  0x123E0C4F10530BA9ULL,0x20CE0EE20A730C6BULL,0x158B131425560E26ULL,0x10DF0E2F1033138BULL,0x1E54114E0F0F142FULL,0x216410E911121320ULL,0x0BFB13DD0DAF0BAFULL,0x109F13AC13B61F41ULL,
};

static const uint64_t __blob_Conv2D_232_off_bias_233[] = {
  0x0172D31E01F991ACULL,0x0287025A023BB47DULL,0x01993C870297A7D5ULL,0x00AFF6590242DA1CULL,0x01DEEFF702BBF6FFULL,0x024E368E01632CEAULL,0x0225295F01A0F6C5ULL,0x023134AD023A7D65ULL,
  0x029C1304021D72A8ULL,0x021C5E3E01C36860ULL,0x02083C070273E7DEULL,0x01B54988028E845BULL,0x01FB90360254447DULL,0x0238D8BC028B45E8ULL,0x021A0E310263C5FCULL,0x0220CC97027321ABULL,
  0x02772C2801804DD7ULL,0x01A752B201D33178ULL,0x01FB45DC01A5071AULL,0x01F4C53202465CABULL,0x012222A602705C71ULL,0x024DE99701CF1A70ULL,0x02698A26021FB9CAULL,0x01CB8AFD0246189FULL,
  0x0257ECCB01B29F02ULL,0x02361831022F27DEULL,0x029EB4A202498031ULL,0x014D3AAA00AC6E49ULL,0x01A8FA8F027409BDULL,0x01C1A9A402580C94ULL,0x00F81C6402A97DD9ULL,0x02667EDE0189B26BULL,
  0x0248AA2B0294A55AULL,0x01EBBF4D01D40DB3ULL,0x0248C63402AB826DULL,0x01C8AFF6018C2B12ULL,0x01938A3D027ADCC5ULL,0x01B678B3023FEB6AULL,0x02570324021C5108ULL,0x02A376560261F069ULL,
  0x025A2113012A94B9ULL,0x029692AA026ACAFAULL,0x0218DD02028088B6ULL,0x0249472F01C699D4ULL,0x02347B7501A3B105ULL,0x01A09A33031B9E37ULL,0x025442DC01570C47ULL,0x01F579920170927EULL,
  0x02390730016237DFULL,0x02132A5301E81C24ULL,0x01E2E367021485E8ULL,0x0218CD7401D4F775ULL,0x010FB331025EF99EULL,0x01D347D2023F32AAULL,0x0245F9610283FE47ULL,0x01E725F10133FF3DULL,
  0x0201911F0273021AULL,0x023260AF01CECC3FULL,0x01FF6E7B01C277DBULL,0x02B421CF024616ADULL,0x01B7106E0216D394ULL,0x023F6F110286F62BULL,0x0268BE01023541B5ULL,0x0247BF2C023D240DULL,
};

static const uint64_t __blob_Sigmoid_235_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_235_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC00000000000C000ULL,0x00E9B77BF3DDFF01ULL,0x28920492CB7F0CB2ULL,0xDDD83C9F09F5D912ULL,0xF6DBDDB343060678ULL,0x79DEF6EFCF127EDBULL,
  0x040236DEFCC5D39EULL,0x00002AA90F77FF4AULL,0x000000003F800000ULL,0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_243_mul_scale_239[] = {
  0x16EC0EA824590942ULL,0x1F9522E5145E26DCULL,0x15750A9B17411053ULL,0x076B108F0C13100EULL,0x18020F420D9A1240ULL,0x141716EF1A9A0E36ULL,0x1AFB15DA1D1115C7ULL,0x14C6084C17691251ULL,
  0x1CA232220BFD1512ULL,0x10A4153D1C0F1F96ULL,0x0A1C1ECD0BD411C5ULL,0x0CF414EA18F60E84ULL,0x11290C3112460917ULL,0x0DCE0CFC0A081AD6ULL,0x145209EC245E0A68ULL,0x1A58186E0DF9189CULL,
  0x317911610E2F0C02ULL,0x0A3607FB24D01415ULL,0x11DD14BF20F90F21ULL,0x0AED41B40B511F68ULL,0x179B0B5814140AE6ULL,0x15A118AF0FB80D31ULL,0x11483A8D14A10C11ULL,0x0C2010BA0825158FULL,
  0x16D40FD21C2D104FULL,0x0D011955134211E1ULL,0x0C270D5F140B17ECULL,0x0C4C1AD51EA206D4ULL,0x1AE52486103A1333ULL,0x0C4F0ABE2AF30F67ULL,0x0CDF20641E980EA2ULL,0x0A970FF514ED0D26ULL,
  0x0F7C0B87120F0B5CULL,0x0DA512450F761B2AULL,0x09180E4B35000A39ULL,0x1207117724CC1143ULL,0x16A50CAD0C4A0629ULL,0x12E40F061B081D70ULL,0x1F86163D1E3122F2ULL,0x1D2912E92D0A1DF6ULL,
  0x187C0F8A0CA51242ULL,0x118D13140D294BD0ULL,0x11D612DD136C1B55ULL,0x0C7E0B2110CB13ACULL,0x175614ED0E1B150CULL,0x1F81124214CC1592ULL,0x0D260E7C0EA11528ULL,0x0DF5139F10741E01ULL,
  0x11240BE5192311A0ULL,0x1622091F187E1B14ULL,0x15A61AB30CCD1356ULL,0x0EA0102710411BB9ULL,0x110211F609E1108CULL,0x093A0A861AC112CDULL,0x149D1B5C2CAF1DE9ULL,0x12F6080A0EDD25CEULL,
  0x0AF9082F109B1539ULL,0x140010D5122F0B44ULL,0x26A913FB0A2F0B5AULL,0x12C0250D0E981782ULL,0x17851C7018C81965ULL,0x12110CDC0C2713A2ULL,0x13C70F621019167DULL,0x1B0B0A8D185A1499ULL,
};

static const uint64_t __blob_Conv2D_243_off_bias_242[] = {
  0xFB6839FC0472BE1AULL,0x03D85777060C4E50ULL,0x01558CAE04411D2AULL,0x01567910FEDFA690ULL,0xFB6CAE2807BBBCA0ULL,0xFCD936690869783CULL,0x0543E4ECFE144A56ULL,0x056B830AFFFC4A8DULL,
  0x00D5C4DD006D40A2ULL,0x02F563D7FF31887BULL,0x077CD3CB03E38A1BULL,0xFDEDB998092A0EA0ULL,0x03001303023BDC00ULL,0xF753CA79FDE399F4ULL,0x06E799ADF8CB10D6ULL,0x068666E0075313E3ULL,
  0x05A2A84CFE2B334BULL,0x0B19C569F440307AULL,0x005EF1FEFC4F6EBAULL,0x05F166D1FA755515ULL,0xFAC6D459FF96BE19ULL,0x082FB5AC09469D10ULL,0x0A061FE9FE89A6C6ULL,0x00467CE1F5989158ULL,
  0x05845D3704342EE9ULL,0x06602073078C583DULL,0xFFC1EFB4006324D2ULL,0x0A394D4F03508B24ULL,0xFEE2740609CB9FE6ULL,0xF96B04C60A4F5518ULL,0x045A92A50E7AC55FULL,0x0D8B5F5C0743E260ULL,
  0x07611FFB07190503ULL,0x03EA9B3DFF95275DULL,0xFA2B714C02F38B46ULL,0x0879AA1A0147235AULL,0xF95B5DFD058D5A64ULL,0xF9243D25FBCCAA37ULL,0x00EEEB2F08F0BEF8ULL,0xFEF9A37605ED2475ULL,
  0x00A64425035128A0ULL,0x079E8938FBB9A142ULL,0x055649B005744C3AULL,0x05EC620715ACFB26ULL,0x0782981805356E90ULL,0x09074B98FAA0577BULL,0x042986C9FBF277B6ULL,0x0A1E09EAFDED7D22ULL,
  0x0290E6B30B8D92D2ULL,0xFC87DA8A04B013A1ULL,0x05D7BC7E036E0858ULL,0x011820F306818D3DULL,0x0813892AFF34F9C2ULL,0x0503941704287BB6ULL,0x0690E7B004E7A158ULL,0x0033E4B3FBCA2F0CULL,
  0xFEA440E2FAF843C4ULL,0x0064E1C6037EE00DULL,0xF698ED2AFA513E1FULL,0x09CC0F78FC2E8BDDULL,0x0B0ADF770426B00EULL,0x01E80881FAA8A3EDULL,0xFE3D17D0044614E6ULL,0x02F0AEF9041199BAULL,
  0x0F9E150C05D02114ULL,0x0B18A28300FDB00CULL,0x028C9AC805DF1E73ULL,0x00ED71C7FC242DEAULL,0xF96C41F903F676D5ULL,0x036465BD065BCC37ULL,0xF3C6E68FFE1AD8F4ULL,0x04F76EFB019B19E8ULL,
  0xFEA8FAC301F1310FULL,0xFA667C7005A92F8BULL,0xFB80AA8C089617EBULL,0x0380793300026C86ULL,0x047B372CFA2EF458ULL,0xFC6D634E06848022ULL,0xFDEF9AC203BCE2BCULL,0xFEF3F7890666DFFAULL,
  0x028988FF07273E42ULL,0xFCB0E6F703E2B4EEULL,0x0B1522F50DE0F62EULL,0xFCC2102405B52447ULL,0x02E23E4D026E7CD8ULL,0x01CE1079040828E3ULL,0xFEADB8C70661A40FULL,0x08C7246E07AD382DULL,
  0x0988F3370454D44AULL,0x0509F626F8506660ULL,0x037E4FD0F758FB11ULL,0xFA38AC6C07B42514ULL,0x05D34B81F47DDB50ULL,0x01CED1D605A60241ULL,0xF73B44970305DA7CULL,0x00E17D7F052B1F27ULL,
  0x0D2E18B80A228D51ULL,0x08629E30FF00337DULL,0x02CFC5D6F41744D3ULL,0x0544A637032CF4DCULL,0x0C408269074B6DC0ULL,0x0DE912CC0590B93DULL,0x06390956FA7CF7A6ULL,0x03CCBE0E0466188EULL,
  0x039D03BA038DC924ULL,0xFFDDACA3039C10D4ULL,0x062F86CCFAED51E1ULL,0x04D02CBB012A4097ULL,0xF958081800583210ULL,0x01E913EDFDC20554ULL,0x0839D1DE063011B6ULL,0x0D869E3D050FF64DULL,
  0x03E4A87E0117664AULL,0x03C5A2FF02AB1841ULL,0xFD3397EE0C87442FULL,0x019985A3FE113E27ULL,0x03ED4920FF3352F1ULL,0x03F2DB6FFE1D1581ULL,0x0F6BCB3604FD94AFULL,0x03180868FC703D82ULL,
  0x0783D424FBE824A7ULL,0x0140EB680A67D0CEULL,0x0203EABA01C470B4ULL,0x0471A67701E8D2B0ULL,0x0395C73208AD22A7ULL,0xFFF513AE006112EFULL,0xF66DAD8906884F6DULL,0xF504552A035D5481ULL,
};

static const uint64_t __blob_Sigmoid_246_activ_ROM0[] = {
  0x000000000000C240ULL,
};

static const uint64_t __blob_Sigmoid_246_activ_ROM1[] = {
  0x00ADC17D0025FFFBULL,0x0A8C02E9CB6F0A71ULL,0xCB970CCD0222CC00ULL,0x015BCAC60E4E01F0ULL,0x3A39FED1C7671410ULL,0x844C5362FD8AA35FULL,0xFEB8996A45B0FE1BULL,0x00000000BB85335CULL,
};

static const uint64_t __blob_Quantize_252_2023_requantize_zero[] = {
  0x0000000000000000ULL,
};


static const uint64_t __blob_Conv2D_256_mul_scale_248[] = {
  0x2AF71B8118401DB1ULL,0x0F9619D023491C6CULL,0x1613236813B8209CULL,0x14941C7E1C4B39F8ULL,0x1C8E31791F9B17D0ULL,0x23330D2615DB199CULL,0x17052C151CB21D85ULL,0x190329A41CF021EBULL,
  0x1EEC1F71186C2B05ULL,0x0FC9201C136F181DULL,0x23D41C29226B1F54ULL,0x15C00DB8188418E1ULL,0x10861AD72C262299ULL,0x236011E1158C14D5ULL,0x263B23A713752007ULL,0x203D1EEA0F922903ULL,
  0x20561774238C1698ULL,0x4D9B0B891DEF19E4ULL,0x322F22E91C9C1494ULL,0x23C01DEA22C91447ULL,0x18A9273F17ED15DAULL,0x1B744AA71CAF1F6AULL,0x103720A82538199EULL,0x1E9E1B1242B11A63ULL,
  0x1674223723E51E9AULL,0x1ADD1B90105F211DULL,0x13A718371B121E54ULL,0x17AC14B71D5111CBULL,0x14D662D121952203ULL,0x150418791FAE1AD4ULL,0x2029132F146417B9ULL,0x191A1EED13811812ULL,
};

static const uint64_t __blob_Conv2D_256_off_bias_251[] = {
  0xFFFD6E8AFDFCC8DEULL,0xFD6855D1FF32A6F8ULL,0xFF18241CFF90654FULL,0x005DABB500A44D34ULL,0x003A9C3AFEE5BE92ULL,0xFFD0D581FE8A098CULL,0xFE993194FFC8550EULL,0x00C32D77008D797EULL,
  0xFF232C6CFFE2E929ULL,0x001EE1FDFCA181B8ULL,0xFF2FE6E2FFD4B27CULL,0xFDDA8A1D0092DE4FULL,0xFFF3306DFD87B054ULL,0xFFE53CBD0071E2F0ULL,0xFF597A26FE9C5F16ULL,0x0071F7E4FF0E8B34ULL,
  0x0006AF0EFDECDAF1ULL,0xFF105F90FD791C91ULL,0x00D65879FFB430A4ULL,0x00874CCDFED880D7ULL,0xFDA76A85FF56C8BCULL,0xFE8BD98BFF933E28ULL,0x00801211FF029E7CULL,0x0127C7FA008B61CBULL,
  0xFF18FF52FEEA3173ULL,0x0010B0ACFF69BFA3ULL,0xFF896B3F0023EBF3ULL,0xFEF030A6002F9E97ULL,0x004FD909FE74733DULL,0xFDEA7D6DFF6C1FFCULL,0x013FF6930003BE64ULL,0xFDEF19A9FFA3710DULL,
  0xFF007570FF1121F3ULL,0xFEDDEE1AFF691571ULL,0xFEF92ECFFEC7E0EAULL,0xFCD045BC019286FDULL,0x01BC0701005B7E25ULL,0xFE5AC5C5FE8CDA1EULL,0xFF943BBB0112A772ULL,0xFE84344EFE787C0AULL,
  0xFE5B7F62FEBF5D79ULL,0x018397D2FE005FCEULL,0xFEEF878AFE44C5E5ULL,0xFF94EFF4FFDE223EULL,0x00FBE92CFE8E66CDULL,0x0077E321005DD8E7ULL,0x0030B270FF8F55ADULL,0xFF7ABDFFFFBC4C2BULL,
  0xFE486F97FF175F40ULL,0xFF80DF3CFD812344ULL,0x00254522FDDC0F0EULL,0xFEADC9C9FFDD4B44ULL,0xFEDB5373FF34DA1EULL,0x01257808FF854240ULL,0xFF5CBB390183B2B4ULL,0x02064B300037B5A9ULL,
  0xFFA61696FEBDA17CULL,0x015A48B4FF14D2CAULL,0xFDD871C7FF7BF363ULL,0x00329E78FFBA4B56ULL,0xFF688C91FF1B36C3ULL,0x00FBE46800319B2BULL,0x007FA10F0032A2A3ULL,0x008761C1FEDCA882ULL,
};

static const uint64_t __blob_Sigmoid_259_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_259_activ_ROM1[] = {
  0x0024C00000000000ULL,0x1BCE01CDC63903DCULL,0xF632512308AFDBA9ULL,0xF600F5C95555FB8EULL,0x3F6EFB6EF11B6980ULL,0x1EC21E39FE3905EEULL,0x00002EC90CE0FF64ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_265_mul_scale_257[] = {
  0x211C24F23F491C7FULL,0x2AB826EA29641D8CULL,0x231739572A542B52ULL,0x2D062D742FB73001ULL,0x3F143CA725DD4E66ULL,0x2E6E335039F04213ULL,0x29491CDD2CB44290ULL,0x2E55335A171F30A1ULL,
  0x288634A24F312C30ULL,0x38C9624930232EE4ULL,0x2F2733A3592A1F7AULL,0x26FA23122E07327DULL,0x30BB19EE3EB6315FULL,0x1A1132252D5C5C0AULL,0x22D718BA41AE298CULL,0x423C2DA42AB331F6ULL,
};

static const uint64_t __blob_Conv2D_265_off_bias_260[] = {
  0xFFCD394100E7545EULL,0xFF6DBF16FF9EC919ULL,0xFFAC4AEA006666FDULL,0xFF5B68680046ED46ULL,0xFF8524910009C067ULL,0xFFD576CCFE23AC5AULL,0xFF64CD910058C9D4ULL,0x0135100CFFD62B62ULL,
  0xFFFD8347FEDEEE47ULL,0xFFDEFC72005DE19CULL,0xFEB526B9FF7D17ECULL,0xFE4FBC75FF42515AULL,0xFF586743FFD27003ULL,0xFF14A91E0044876AULL,0x008957ACFF8C6B98ULL,0xFF556638FF4BC503ULL,
  0xFFA21406FF7CC687ULL,0x005F6F6DFE801F3AULL,0xFF86F5E0FFAA9178ULL,0xFF367725005A0C49ULL,0xFF7061C600282F61ULL,0xFF850620FE95F6F8ULL,0x007E93B8FE9A6906ULL,0xFF37E1DE00980731ULL,
  0xFE9A7434FFDEE8CBULL,0x00792FDBFFB419DCULL,0xFEFEC172FEF8D1C8ULL,0xFFDD78E300027848ULL,0xFF6FB7A7FF6A6635ULL,0x00E750370127F94EULL,0xFF6E87A7FFDCC5A4ULL,0xFED277ABFFF92CC5ULL,
};

static const uint64_t __blob_Sigmoid_268_activ_ROM0[] = {
  0x000000000BC34100ULL,
};

static const uint64_t __blob_Sigmoid_268_activ_ROM1[] = {
  0x02138A3602C20017ULL,0x4E77074EC74221B9ULL,0xF69C4D55F8E4F815ULL,0xFD28FB0040000000ULL,0x5C00F800FE8E41C7ULL,0xF0B95639F8E4ED08ULL,0xFBBC52600C000000ULL,0x0555000004B33F77ULL,
  0x6DF00597FFC767ABULL,
};

static const uint64_t __blob_Conv2D_273_mul_scale_266[] = {
  0x22C92E3D21A82228ULL,0x29AA166018EA1721ULL,0x35D224F831D92981ULL,0x31CA14671DDF47CDULL,0x273E1C2C1A7D13CCULL,0x244B2F3628113A50ULL,0x359218FD36632D4AULL,0x2F6528C239341E59ULL,
  0x2E97312C1E332522ULL,0x3333172B1A0C241DULL,0x297520FD2D736684ULL,0x1EDF3216262829F8ULL,0x2A3D1C0345CD273FULL,0x255416752A0117D1ULL,0x4C362220274B21E0ULL,0x1930295C30195419ULL,
};

static const uint64_t __blob_Conv2D_273_off_bias_269[] = {
  0xFD2C9115FEA13B4DULL,0xFDC845F5FD870CA6ULL,0xFE9DF1EEFE5D0646ULL,0xFD43CD9BFEC31F60ULL,0xFE1F25E4FDDA630CULL,0xFDDCCB41FD0989BDULL,0xFDFDB7B0FDA5F4A2ULL,0xFE09A355FEA27FC2ULL,
  0xFF1F340FFE260F28ULL,0xFDF63DB2FDD7C26DULL,0xFDAF06B6FD89C64DULL,0xFD5F3B16FD8F0FFBULL,0xFC965D7DFD808903ULL,0xFDE301F4FDE1901DULL,0xFDCD331EFDFF14C4ULL,0xFDBD46F1FD92F787ULL,
  0xFDDEAA75FDF42BC3ULL,0xFDFEB78DFE197A77ULL,0xFED5C3CAFE2753D6ULL,0xFD9A64F0FEDDCD48ULL,0xFDB88268FE4222D9ULL,0xFD709CAAFE047F74ULL,0xFE692A1AFDE91199ULL,0xFE80C45AFD2D2223ULL,
  0xFDEC4CA5FE6F9FB5ULL,0xFDEAD0B6FDC073B6ULL,0xFD9E7465FE8DF5F8ULL,0xFE542D6EFEBF37F9ULL,0xFD5B13E5FD99F75AULL,0xFD32B370FDFC822FULL,0xFD6CF022FD568B04ULL,0xFE8E636CFDDB4978ULL,
};

static const uint64_t __blob_Sigmoid_276_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_276_activ_ROM1[] = {
  0x0000E00000000000ULL,0x00BA0000E0000000ULL,0xFE8016AB0222E246ULL,0x0D552E5646000800ULL,0x1400F7DB4C1669ABULL,0x1C6A0666F3332122ULL,0x00001CE706D3FDEAULL,0x000000001FC00000ULL,
  0x1FC0000000001FC0ULL,
};

static const uint64_t __blob_Conv2D_282_mul_scale_275[] = {
  0x16BC1DCC19BD36A0ULL,0x0EC41A703051192DULL,0x1ECC1F3110AC1375ULL,0x20D51B9B140A1A35ULL,0x0D2320C60C7D149CULL,0x1C4320111A372D72ULL,0x1566244318702077ULL,0x19341740167D1BE6ULL,
  0x20CF1CAB16E71469ULL,0x186A17C41F651B1DULL,0x0B781FA0133C1AE6ULL,0x12792B461BA21224ULL,0x280728312D3529C6ULL,0x0F1722BA25CE28FFULL,0x0C6524F41458218EULL,0x29FA173238400DCAULL,
  0x0ED819141055228CULL,0x149D12F718401181ULL,0x29FC3C0C12E21A09ULL,0x21A412150D730B3AULL,0x16DA11C8144A1BCFULL,0x1A391E621CFB1E9FULL,0x14CD1F85203D19D2ULL,0x1E3515F714331635ULL,
  0x17B0175421DF1AD4ULL,0x1EFF19E627801A26ULL,0x2D8B0C2D1A521F4CULL,0x10863160219B172EULL,0x19D8193519B01B25ULL,0x1A9410A114EA168AULL,0x2B07252915C71297ULL,0x11F3140574542A1BULL,
};

static const uint64_t __blob_Conv2D_282_off_bias_278[] = {
  0x02EA4AAE03264EE4ULL,0x03350E44032EF4E4ULL,0x02F94E0F038D67E8ULL,0x03CE3B68032777E9ULL,0x0361169803592C41ULL,0x0329F3CD02D00E7FULL,0x034687C403255671ULL,0x0330B517034234FCULL,
  0x03D53C2C031DE263ULL,0x03AD1ED3031A56E1ULL,0x02BC421F03121366ULL,0x02FB3A8603A1834CULL,0x0317BCB103685132ULL,0x0348A4A102FEBB3AULL,0x03C3FAC002C88B84ULL,0x032A91670322920DULL,
  0x02FD81DD038CAE19ULL,0x02C3099502A392C3ULL,0x036B2F6903F31201ULL,0x03248CC70312DF19ULL,0x034BCA20034B868EULL,0x03C7C9DA02EBD6EAULL,0x034F4EA70373C115ULL,0x037E73CB033011ACULL,
  0x033FACA302A0BC09ULL,0x03A49D04028F3D4EULL,0x038B233A02F5D3E3ULL,0x0402BFA003020F0EULL,0x03565D8A03297977ULL,0x0409654302B87E44ULL,0x02C55A5C039FE61AULL,0x02C666210325C590ULL,
  0x036ACDBF02C191EBULL,0x034A437303B0953BULL,0x032B0A2C0350786CULL,0x033B80470394DFB1ULL,0x037254F403C45170ULL,0x031E659602BCE2A3ULL,0x03945E4C03A3E023ULL,0x035540A00352DB5CULL,
  0x0331380102EC15C6ULL,0x0346BB4603506A25ULL,0x031C5FDA034010CCULL,0x02EBD070029CCC12ULL,0x026952E803487EEBULL,0x03D36D3502CBB276ULL,0x0326A780030EF75FULL,0x03363187033D6925ULL,
  0x02F4AF9B02C7CD2AULL,0x03767008033138C1ULL,0x034F9481032A662BULL,0x0300E47003192588ULL,0x0364E8890382AB11ULL,0x0333B30503DA341CULL,0x02F2FB1902A67081ULL,0x03E2DFEB02CAE8D5ULL,
  0x03495F4A03043768ULL,0x02C7044D03635700ULL,0x0337C3DD033199ECULL,0x0329BCE7036C56A5ULL,0x039559BD038DA6FFULL,0x0347C777026DA522ULL,0x0309DA360331522DULL,0x035FD9A9036760D3ULL,
};

static const uint64_t __blob_Sigmoid_285_activ_ROM0[] = {
  0x000000008AC20100ULL,
};

static const uint64_t __blob_Sigmoid_285_activ_ROM1[] = {
  0x0000F00000000000ULL,0x01000000F0000000ULL,0xF02BFEEF02D8EFF4ULL,0x0800F043FF000222ULL,0xE7001000F369F680ULL,0x08C0D000199AFAFCULL,0xF333E0BF05000800ULL,0x5AB4EE62A4E64B9AULL,
  0xE8EB1A3CFB919A02ULL,0x00000FE000000000ULL,0x000000000FE00000ULL,
};

static const uint64_t __blob_Quantize_291_2071_requantize_zero[] = {
  0x0000000000000000ULL,
};


static const uint64_t __blob_Conv2D_295_mul_scale_284[] = {
  0x21A3280C16BE120DULL,0x29CF2457144B6B85ULL,0x1E8C1C8C36F81A61ULL,0x270626B6319B29F0ULL,0x1CE9164251293A26ULL,0x22CA1C1310331FA7ULL,0x4AE1130D16C64BE6ULL,0x187830C5363016C5ULL,
  0x41E83A1E17B53E56ULL,0x33F238E131332D46ULL,0x3D091795635D20B1ULL,0x2A1C1DCE2B883F27ULL,0x4C5752252A043D83ULL,0x1E573C7E1A852CEEULL,0x528F1CC9436C2B47ULL,0x493619DC25393985ULL,
};

static const uint64_t __blob_Conv2D_295_off_bias_287[] = {
  0x04F3FE170430B8EDULL,0x0371155603B4F7BAULL,0x03D907E100B9C636ULL,0x03348FF404205C1CULL,0x01C8703203C196E7ULL,0x0354365B0387F0CFULL,0x02B0F61502CA65B3ULL,0x0331581803083735ULL,
  0x01E569720378AD2BULL,0x0411FDB9044CFB45ULL,0x03F6ACE103D7AD05ULL,0x0397C06A0395BDF9ULL,0x03EACD3001AF0C42ULL,0x022A9DC604DCBE07ULL,0x0359605003B42B97ULL,0x0423418C04343B42ULL,
  0x04886A7F02532AB1ULL,0x02B1B6BF02D36615ULL,0x0330080C026D3630ULL,0x029B7F9602906EDFULL,0x02E501E603AF6B79ULL,0x01D0CDFE05098035ULL,0x02E86AD6040E7F63ULL,0x0390B2A9043565CFULL,
  0x0461277F03676AFAULL,0x021B6F610172B225ULL,0x042816BD026CF625ULL,0x04DA39390474ED81ULL,0x03F3F2B8049566CDULL,0x01F37DF0045E18F9ULL,0x046DE82E01ECBD08ULL,0x02A07B5C04A4898EULL,
};

static const uint64_t __blob_Sigmoid_298_activ_ROM0[] = {
  0x000000004AC20100ULL,
};

static const uint64_t __blob_Sigmoid_298_activ_ROM1[] = {
  0x0068E00000000000ULL,0x02AB0555E1DF0274ULL,0xE312FD000800E214ULL,0x0555E26D01DE0444ULL,0xEA000AABE22C00ABULL,0xF4F0E4AB0AABEE3BULL,0xF800C966219A0000ULL,0x4A48FA3595EE5B00ULL,
  0xF1C31709FE8CA5F1ULL,
};

static const uint64_t __blob_Conv2D_304_mul_scale_293[] = {
  0x38862C0E0DCE1D56ULL,0x399A38DD2D8C2BC3ULL,0x237731F229B73582ULL,0x24250D69173743BBULL,0x294F2A3F2C012949ULL,0x24031C1A28D837B7ULL,0x4CED32B3257221E9ULL,0x39C231833F272B43ULL,
};

static const uint64_t __blob_Conv2D_304_off_bias_296[] = {
  0x0414CB8E0036DE71ULL,0x0019324700B0D2FFULL,0xFF63A72EFD880FBDULL,0x028FD921FFFDE726ULL,0xFE1BF820FE857FB1ULL,0x01C02AF601F07AA2ULL,0xFF4D5A0D00A1379BULL,0x01C9AC62034CB35AULL,
  0x02358577FCFD9198ULL,0x003890E7FE9246F1ULL,0x002B0CC6FC997A45ULL,0xFC85727AFF9A2364ULL,0x0268641B01551CDEULL,0x0009337300316A75ULL,0x016ADE770131B4CFULL,0x00EC07B5005A1E06ULL,
};

static const uint64_t __blob_Sigmoid_307_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_307_activ_ROM1[] = {
  0x00B08E7D04A10009ULL,0x457B01C7BDF523FEULL,0xE694532C0277DE3AULL,0xFDB1E5A4572DFF30ULL,0x46B1FEADE1646776ULL,0x412A1C8DFF95038EULL,
};

static const uint64_t __blob_Conv2D_312_mul_scale_302[] = {
  0x359B30E31BF33357ULL,0x1A213730302F4068ULL,0x3CA22BF33A7A3798ULL,0x3E6D36C7350B2D61ULL,0x3A832F12318930C9ULL,0x3E003C332A611642ULL,0x17F3257132B03620ULL,0x209A356737AD3D5AULL,
};

static const uint64_t __blob_Conv2D_312_off_bias_305[] = {
  0x01326228FF44C721ULL,0x010590C4FFBECED0ULL,0xFEBA9EBAFE90F0D9ULL,0x02DF9BB2FE860ADBULL,0x003BA846FF5358EBULL,0xFFBF44AEFE44C62DULL,0xFE689986FE89689BULL,0xFF269C1F001CCF9EULL,
  0xFE3A7156FF099368ULL,0xFEC4601C00169E24ULL,0x006E548F0012E939ULL,0xFF626F7DFFB48C92ULL,0x0043D6C1005AB24CULL,0x013E17FD016C1F38ULL,0xFFB92165FE395BB0ULL,0x03B234D2FF479A6EULL,
};

static const uint64_t __blob_Sigmoid_315_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_315_activ_ROM1[] = {
  0x0095B95310370092ULL,0x2C9102B2A68A0D2CULL,0x010546AB0555E156ULL,0xFD17FF63456EFB07ULL,0x0E77FF5B1A742F46ULL,0x7F0000000000564BULL,
};

static const uint64_t __blob_Conv2D_321_mul_scale_311[] = {
  0x62442F5057192227ULL,0x4A963BC0557422B2ULL,0x2A0926694A871EC9ULL,0x427128C634FA4EAEULL,0x2EB81B0360B12415ULL,0x3EC94D241DD74898ULL,0x2715171A305C2634ULL,0x2AAE5D6E166E3973ULL,
  0x46E956E9212D6388ULL,0x5D7222B45F4C59ACULL,0x17D322BB31795069ULL,0x5BEF313142E61E0BULL,0x209D1D0930FF5293ULL,0x2A4935B24FA35A37ULL,0x1D6030BE26CF4584ULL,0x652539167BA52E81ULL,
};

static const uint64_t __blob_Conv2D_321_off_bias_314[] = {
  0x0173D3A001898B18ULL,0xFFEFCD2501FD016AULL,0x02846A4402B861DFULL,0x0002AEF800A67104ULL,0x032DC9A200AAC833ULL,0x00DE304E025F8DECULL,0x02FDD72BFEAFEBBAULL,0x0058590D02769BE3ULL,
  0x00637A1101C63621ULL,0x01F4C7F40308B2DFULL,0x02B2450E01CAE4C8ULL,0x0117447C00053B63ULL,0x01A9CF6A029A069AULL,0x00B70706016DB1DDULL,0x01E17DD601E36224ULL,0x02BAF1D701AB1000ULL,
  0x01C84E1F005E5907ULL,0x01F51EE30249F7A2ULL,0x001CCCB201EBE15BULL,0x02179EC102370542ULL,0x0483E228018180BAULL,0x0142989A01726A47ULL,0x001D5C9902DCD3A8ULL,0x02635F290267C90EULL,
  0x03C1A4FB017C8E80ULL,0x015E2F6F0202BC58ULL,0x015DBABC02FE4B81ULL,0x018E437101306A4AULL,0x023CC7CC0112AB3CULL,0x011B6D0701226C9AULL,0x0163EC5F031C3B11ULL,0x0289D4B40236ED07ULL,
};

static const uint64_t __blob_Sigmoid_324_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_324_activ_ROM1[] = {
  0x00C2C00000000000ULL,0x0AEA00B0D4AA0FE8ULL,0xD7BF24CD0435CB6EULL,0xFF46D848284C0773ULL,0x7577F911D0624746ULL,0xC52E6755FA46BABAULL,0xFF87FAB53000FDDEULL,0x5062FCF426C60DCFULL,
  0x3F8000000000BB2EULL,
};

static const uint64_t __blob_Conv2D_362_mul_scale_365[] = {
  0x333D1AC53A901BDFULL,0x256D32551A8D242FULL,0x345F14A71EFF2BD5ULL,0x22821196213227D7ULL,0x56491863265B0F47ULL,0x135718CA161F2AE9ULL,0x09A32C881ABD16BBULL,0x16011339081E15FAULL,
  0x1C600C731B26111CULL,0x2B4918F41CBE1774ULL,0x1E54181A1C5F2BEFULL,0x21D428E321AC37C9ULL,0x341E15E121940E82ULL,0x35C51339119C12FAULL,0x28B0146116ED2582ULL,0x2F9B194033FD2283ULL,
};

static const uint64_t __blob_Conv2D_362_off_bias_368[] = {
  0x02F29F890248821FULL,0x0287924A01CFC67DULL,0x0233E0EA01BB9AD4ULL,0x01B56FB2013C4B17ULL,0x00EED17A022062FBULL,0x026EA47F013E7894ULL,0x01EAED2A025A3ACEULL,0x02A8463A035FA4E5ULL,
  0x02E891A8034C381CULL,0x00B85EC802F348A5ULL,0x01C871B601C49426ULL,0x03211D16018FC0D0ULL,0x01A8DEAA0290E969ULL,0x0252BA8401BA2983ULL,0x030401FD035DB951ULL,0x027101D402176AFCULL,
  0x016086E802524F90ULL,0x02635F89034D1F7EULL,0x01530D6E0243A263ULL,0x01DA030202325B7CULL,0x017F43D702306F1AULL,0x0250968F02E3B759ULL,0x02C55CD6016D4AF2ULL,0x03528DAE017A2607ULL,
  0x024DB88E033EE060ULL,0x02556B500109F867ULL,0x02D84DC6027A9F62ULL,0x019A2118021AD0DBULL,0x02B37D4B020DEC14ULL,0x02E8AF67025406C4ULL,0x015D4BF500587FAAULL,0x01F87EB801297A61ULL,
};

static const uint64_t __blob_Sigmoid_365_activ_ROM0[] = {
  0x000000004BC34100ULL,
};

static const uint64_t __blob_Sigmoid_365_activ_ROM1[] = {
  0x0000E00000000000ULL,0x04190125E0000000ULL,0xE21205000800E1F7ULL,0x1333E22E04000800ULL,0xFA660CCDE8EAEB9AULL,0xD1BA216C02D8E4D3ULL,0xF333B3C45239F8E4ULL,0x52ABF7779CC07266ULL,
  0xF0012126FD1DBA00ULL,0x00001FC000000000ULL,
};

static const uint64_t __blob_Conv2D_329_mul_scale_320[] = {
  0x25C220A42FFB4DA1ULL,0x33DD39F92ACA2015ULL,0x586F30F5277E683EULL,0x5D6F4C51271963D7ULL,0x241D313E339244CAULL,0x393D3AC72A363CB5ULL,0x6BFC556A4AD81F42ULL,0x2D9F1F71591D2F3FULL,
  0x360427C1580126E6ULL,0x24EE5B3929CC20C7ULL,0x72E6540721682CEFULL,0x190920B67B9C34D0ULL,0x691027861C36230EULL,0x46911EB63B031945ULL,0x7C852D9C253C2A7FULL,0x350E3A6C46453557ULL,
};

static const uint64_t __blob_Conv2D_329_off_bias_323[] = {
  0xFE87E30FFF4A8A1EULL,0xFEC96B33FF8EA0C1ULL,0xFEA305ECFE73059BULL,0xFEC534FFFED3F83CULL,0xFE9253CAFF20480CULL,0xFF23AD81FFE68DF9ULL,0xFF3FD105FF790D16ULL,0xFEC47348FE0F627CULL,
  0xFEF14048FF0B575CULL,0xFF318196009F7F7AULL,0xFE0D96C8FEBAE421ULL,0xFEDB18BEFF2E3F99ULL,0xFEDC6141010AE0A8ULL,0xFE8ADB7BFED34426ULL,0xFF762EF2FEC91C05ULL,0xFE50D8C2FED64AA0ULL,
  0xFEF9B6DEFEC05D45ULL,0xFDE425B1FF1647D7ULL,0xFF248F40FEA9FD4EULL,0xFEE2292AFE6A97EEULL,0xFFEA80D4FED7B64AULL,0xFEE8031EFF987EE6ULL,0xFF4C8C11FF884C5BULL,0xFE7265B6FE148FF0ULL,
  0xFD070DECFEA93FFCULL,0xFEAF047DFF071CE6ULL,0xFED0D6F5FEED540FULL,0xFF31E65C000CC5FFULL,0xFDC6859EFEE498B3ULL,0xFEE6421CFEAF4EF4ULL,0xFEA45154FE2EF56EULL,0xFECD436AFEF04399ULL,
};

static const uint64_t __blob_Sigmoid_332_activ_ROM0[] = {
  0x000000000D89C100ULL,
};

static const uint64_t __blob_Sigmoid_332_activ_ROM1[] = {
  0x0000E00000000000ULL,0x13000555E0400000ULL,0x1E73279A0CCD0241ULL,0x1D71204628660CCDULL,0x279A044446B34C33ULL,0x1C0D08CDE6662C02ULL,0xF7F71B8B08ABEAABULL,0x0415FD631BAA07AEULL,
  0x1FC0000000001CA7ULL,0x00001FC000000000ULL,0x000000001FC00000ULL,
};

static const uint64_t __blob_Conv2D_386_mul_scale_392[] = {
  0x326432A53C942934ULL,0x40B72BE21AA5499AULL,0x1ECD3F002A343441ULL,0x4C8F30572C1559E1ULL,0x4AE32D88201D2EF7ULL,0x440F39C41C233597ULL,0x42332C8228C22C56ULL,0x22266171221135C9ULL,
  0x50232E872AB4285DULL,0x3AB02BC52B0F5019ULL,0x3E702E293CF23172ULL,0x2ED929A554634538ULL,0x31CC376E20362D55ULL,0x2C534A3E47923F24ULL,0x20E73DC82B7F1E0EULL,0x326674A5313A4650ULL,
};

static const uint64_t __blob_Conv2D_386_off_bias_395[] = {
  0xFD795550FC05B42FULL,0xFD5F637DFD466E2BULL,0xFF22042AFC3E18E8ULL,0xFB801BF5FBF2E00FULL,0xFE15C49EFDE8B049ULL,0xFBED2BC0FD615A2DULL,0xFD4898FFFEA84A39ULL,0xFE13443CFC83AFB4ULL,
  0xFE9AF340FCADCE59ULL,0xFD67E7A7FDF39251ULL,0xFDAC17B8FE73E20EULL,0xFD4EEB75FD0FBE83ULL,0xFD18041BFC71E2C6ULL,0xFD66047AFDF2E41CULL,0xFBEB8A9DFCC6DCF6ULL,0xFD31D49FFD3E9778ULL,
  0xFDD22377FCD57460ULL,0xFCF13587FED220C3ULL,0xFE0C997DFD564DDDULL,0xFDEA8B84FDE26C65ULL,0xFD6A4443FC507D95ULL,0xFE031C48FCC32B41ULL,0xFCB44540FDC9F963ULL,0xFC88661BFCA0B8D5ULL,
  0xFD0DB0A1FDAE4654ULL,0xFCE7B7D2FBC4970BULL,0xFD084468FDB0B058ULL,0xFC5F3CC1FE143290ULL,0xFDC5EC73FE0250A0ULL,0xFD400B27FD960E25ULL,0xFD16DA3DFF20E6A3ULL,0xFCA179A1FD8F5D17ULL,
};

static const uint64_t __blob_Sigmoid_389_activ_ROM0[] = {
  0x0E0D0C0B0AC20100ULL,
};

static const uint64_t __blob_Sigmoid_389_activ_ROM1[] = {
  0x037FF12C00270000ULL,0x430020000EF90A58ULL,0x0B60060000007FC4ULL,0x20000EF807000000ULL,0xDB00E00063843B00ULL,0x1AF80B000000D35CULL,0xE00018600A000000ULL,0x00BBF75FF464E800ULL,
  0x0EBE0150FE6C0E93ULL,0x00000FE000000000ULL,0x000000000FE00000ULL,0x0000000000000FE0ULL,
};

static const uint64_t __blob_Conv2D_336_mul_scale_329[] = {
  0x306836593B3A3EFEULL,0x5EC339F8297E3B94ULL,0x47D461B85D593FE7ULL,0x3F55575434B448C3ULL,0x4C9330802E0538C6ULL,0x3D48449731C839F6ULL,0x30444B3B4F865441ULL,0x49BF6730529E2FAAULL,
  0x40E6351631944B7CULL,0x448C4AFC38293C36ULL,0x39EC35F8498F45D9ULL,0x37E742EF4C513ABDULL,0x52734ECC40476C9BULL,0x3FF1430843963924ULL,0x29E35F4B2FF52AFBULL,0x5CC64703350750A1ULL,
};

static const uint64_t __blob_Conv2D_336_off_bias_332[] = {
  0xFFE91C63FF7A5732ULL,0xFF973B4EFFF1065DULL,0x0002043EFF63F4ACULL,0xFF980482FF6F57D1ULL,0xFF7557F6FEF75E4DULL,0xFFE9247D00043BE3ULL,0xFFE4844300145904ULL,0xFF72F5D6FFFB6583ULL,
  0xFFB2C3CEFFD589BBULL,0xFF8956C4FFA115A8ULL,0xFF9F5500FFCBC4DFULL,0x002A0198FF7C4266ULL,0xFFC4D060FF669876ULL,0x003033F8FFDE6B3FULL,0xFF98ABD0FFC375F6ULL,0xFFEA3678FFBA89BDULL,
  0x002D2E6FFF8408C9ULL,0xFF8A2E48FF49CF06ULL,0xFFC5A291000BB902ULL,0xFFD07DBFFFB6CE5FULL,0xFF6C74D5FFAEF172ULL,0xFF5055F4FFB6B080ULL,0x0002223EFF4D1D40ULL,0xFFC16169FF8CA406ULL,
  0xFF5A60D7FF50BD9BULL,0xFF2D9F10FFE44FE3ULL,0xFFF4B0EEFF49C950ULL,0xFFC54617FFE50E35ULL,0xFFC900FD004D7793ULL,0xFFD48564FFD74458ULL,0x0023DE0BFFDA4D71ULL,0xFF8583250042E1EFULL,
};

static const uint64_t __blob_Sigmoid_339_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_339_activ_ROM1[] = {
  0x0000C00000000000ULL,0x33250249C0000000ULL,0x026538C3030C0755ULL,0x0539D88E14440111ULL,0x6F000A00FF5646DBULL,0x0FF1575502AB149BULL,0xFE790F924EDBF6DBULL,0x000000002A1916C6ULL,
  0x3F80000000003F80ULL,
};


static const uint64_t __blob_Conv2D_370_mul_scale_374[] = {
  0x306615032F071679ULL,0x2CCB2E5528EC1E7BULL,0x307D256029363028ULL,0x2E0D2D0E1CA319F0ULL,0x466F4147395E1124ULL,0x272A29EA49101A48ULL,0x168527CB39A51D11ULL,0x3F0415D9570D199DULL,
  0x33C327D13A724781ULL,0x229D14F4410C42B5ULL,0x187218A826F749E8ULL,0x116225C1362D2482ULL,0x1EC620130FA01E3AULL,0x40D1108C18B5150DULL,0x215821941C8917F5ULL,0x2F190F8D58001BD5ULL,
};

static const uint64_t __blob_Conv2D_370_off_bias_377[] = {
  0xFF686B86000668B3ULL,0xFEC5FF75002B21AFULL,0x006A6613004BA4CBULL,0x0024C208FFC246B7ULL,0x0005E051009782A3ULL,0x0005A437FFEC407BULL,0x004001B10031AFB8ULL,0xFFB2F996FFFA9693ULL,
  0x004863EF0004A906ULL,0xFEF673F7002CD710ULL,0x003DF6CE00313F55ULL,0x0040D75B001C6EB6ULL,0xFEA22262FFF0DDD6ULL,0x005D21FD0003051FULL,0x004961340003FADCULL,0xFFF4D1BB0022BB7FULL,
  0xFFBD185C00355234ULL,0x004992BEFFBF78F6ULL,0xFF508B50FF21E620ULL,0x000CEFD50024717EULL,0x003693410012EE1DULL,0x00445B26001FC065ULL,0xFFEE3C12FFE40021ULL,0x005C7D410015994BULL,
  0x0034914400433B29ULL,0x00154F53FFEAFB43ULL,0x0059F9F40009822FULL,0xFFFAC1BB00362D60ULL,0x00486CDA0042C2C2ULL,0xFFB41AC1FFB6BC5FULL,0x00399B03003F2A49ULL,0x00418DA2008A2E5BULL,
};

static const uint64_t __blob_Sigmoid_373_activ_ROM0[] = {
  0x11100F8BC3020100ULL,
};

static const uint64_t __blob_Sigmoid_373_activ_ROM1[] = {
  0x0000C00000000000ULL,0x027600C2C0000000ULL,0x39103E002000C7C9ULL,0x2000CF8004000000ULL,0x3000200011903200ULL,0x24A04C0040000C70ULL,0x00001E6048004000ULL,0x2C0000000E002800ULL,
  0x0FDA2C00CCCD1080ULL,0xF800169A1F33E666ULL,0x05DEFD28285C0D80ULL,0x3F8000000000339FULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_394_mul_scale_401[] = {
  0x1C5C289A27FB2B33ULL,0x1DD024B41F9D337BULL,0x25AD27F125872B95ULL,0x45CA207324021D9CULL,0x23E033F523CC2ED5ULL,0x59C5293223B523DCULL,0x257A300E1DC91AB9ULL,0x19301DDC2E052CF9ULL,
  0x35D52AE62FF823BFULL,0x27D5282A2C382240ULL,0x2CBE29052089240AULL,0x235B28762B981E6AULL,0x4BCA231F20782A3EULL,0x2D5B4128313D3500ULL,0x430F2ECA203B29DEULL,0x45001C6A26F0451EULL,
  0x47832D80500021A3ULL,0x360839BA1FAE1C5FULL,0x484D27EC31F23F6FULL,0x31834C5429F1373EULL,0x562442263F1A3093ULL,0x2CEC305A2A7F224EULL,0x277246202CD0375AULL,0x20B624BA585826C9ULL,
  0x2B462FB04B8E2EFDULL,0x278E4011512B3D4DULL,0x0E431E5035D728BDULL,0x4B2D19704C7028E2ULL,0x1A462B2926E3312FULL,0x265D256839EA52F6ULL,0x33D13C3743E14274ULL,0x341C4AB15B042A85ULL,
};

static const uint64_t __blob_Conv2D_394_off_bias_404[] = {
  0xFFA0CF900009BD10ULL,0xFF43E555FF403490ULL,0xFF40B764FF6DAB1AULL,0xFF235959FEC32D6AULL,0x00716E43FF3F3E5EULL,0xFF662366FF45700CULL,0xFFD09343FF412947ULL,0xFEEDED5AFF80322FULL,
  0xFF667DA1FF0544BFULL,0xFEF45A96FF62A764ULL,0xFEEBF41EFF00F25EULL,0xFFF4E6DAFF5EEDB2ULL,0x0064E77BFF550749ULL,0xFF8552EFFE17569BULL,0xFF3647CEFF0D5A7DULL,0xFFA3435BFF6A5B8BULL,
  0xFECC6CBEFF230A5CULL,0xFF00DCE8FFFB6A20ULL,0xFEC59B91FF6BC2E8ULL,0xFF765377FF6D558AULL,0xFF41CF26FF9130D0ULL,0xFEBCD144FFAD8B4CULL,0xFF676111FFD34C6EULL,0xFFA8BF94FF03BA3BULL,
  0xFFD72A83FF6CCEBCULL,0x004D54A3FF0A2683ULL,0xFE935EADFDE2A272ULL,0x0028DC2DFF1A7E55ULL,0xFFA04172FF6BEC3FULL,0x00528EFAFF15DE7FULL,0xFF79369CFFB53B04ULL,0xFF05D76AFF34E478ULL,
  0x003EF4C3FF3B9B4AULL,0xFF49DE20FEBD3D71ULL,0x0040890A00E20A1FULL,0xFF6CECD3FF7F19F3ULL,0xFE7F54D9FF22E113ULL,0x0071EE37FEF35176ULL,0xFF39440DFFFAD7F9ULL,0xFFA8CD010048E595ULL,
  0x00831859FF6CD7DCULL,0x0048519D007B46E6ULL,0xFF15678EFFFCF467ULL,0xFF8832AC00457302ULL,0xFF3612A9FFD27B3FULL,0x000EBF17FFF12BA6ULL,0x001A2236004DCA7EULL,0xFF899CF5FFF7AD9BULL,
  0x0068D0CCFF6E03E9ULL,0xFF8E45C9FEF569D2ULL,0x00A1A960FFE5DB4AULL,0x006517DDFEC91ED8ULL,0x003E2900FF471DC9ULL,0x01103377FF9F7A22ULL,0x000830ACFF0B0723ULL,0xFF78737600389937ULL,
  0xFF1DEB07FE87828CULL,0x00AA7342FFAD18F3ULL,0xFF80361F0032764DULL,0xFF8C936FFF91C0C7ULL,0xFFAFD02AFF7B7840ULL,0xFEFCB52FFF6983F7ULL,0xFED7ACDC001F6F78ULL,0xFF48804AFFFB50CFULL,
};

static const uint64_t __blob_Sigmoid_397_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_397_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xF00B2A000249C000ULL,0x030CCB5D09EA008CULL,0x68330AEFE2222800ULL,0x06A26BE70985033DULL,0xF75D05D468ABF2ABULL,0x1C44FDDE0DEC4FCFULL,
  0x18522BCFFCF427CDULL,0x00003F8000000000ULL,0x000000003F800000ULL,0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_344_mul_scale_338[] = {
  0x1F482F6B2AE81CE7ULL,0x2DF51A85252F192BULL,0x3A8B3489188C17DAULL,0x181320E222BD3BCDULL,0x2DF73BF03A702824ULL,0x25C93DBC18291802ULL,0x3130198C38841327ULL,0x24CD1AB9283453CDULL,
  0x1C0A28373EF83BB8ULL,0x35342E94529E2BDFULL,0x1DC037E0166F2E41ULL,0x23432D6B266D3D62ULL,0x15FB3A570F2D25EBULL,0x42EB3E541F711CD0ULL,0x193A270635672E47ULL,0x3E2D2CFC2A1224B2ULL,
};

static const uint64_t __blob_Conv2D_344_off_bias_341[] = {
  0xFEEEABF6FEE43FF6ULL,0xFEAB5B35FE7AFD3BULL,0xFF1B843BFF130D31ULL,0xFE97BBA3FF05429CULL,0xFE9A9D33FEA8B3A2ULL,0xFEE900C6FE9DAC83ULL,0xFE90AD53FF31AE26ULL,0xFEB2886FFEA184D5ULL,
  0xFEBBE12AFE976E3BULL,0xFEE0F916FEDCAED5ULL,0xFEB7472DFE9C10CDULL,0xFED4E33AFED5204DULL,0xFEB3D50EFE9A61DAULL,0xFE694013FE80DA8AULL,0xFE970767FED6236DULL,0xFEE13FCCFEAA3168ULL,
  0xFE95BAFDFED1CC51ULL,0xFF12B0E8FEF14D2AULL,0xFE8F10FDFE78664AULL,0xFEC90DA9FEDD570AULL,0xFF0C43EEFEA9D2ADULL,0xFEEBDB63FEC4C7B9ULL,0xFEBFDB01FEAB4832ULL,0xFEED7355FEA51937ULL,
  0xFF07D571FEDCD6D9ULL,0xFF0EC59FFE9D484DULL,0xFEB67B6BFEF2D164ULL,0xFF07F8BCFEE24742ULL,0xFEEE973EFF6005D9ULL,0xFE8DB32DFE84879EULL,0xFE7E7669FE94993CULL,0xFEAA7D08FF0ABA0FULL,
};

static const uint64_t __blob_Sigmoid_347_activ_ROM0[] = {
  0x000000000D89C100ULL,
};

static const uint64_t __blob_Sigmoid_347_activ_ROM1[] = {
  0x02D8E27E00D90023ULL,0x0FDE0444F8570BBCULL,0x1AA523000AABFDFEULL,0x199A411843001800ULL,0x2155000044CD4666ULL,0x1C7D0A14EB8529ABULL,0xF7461B300500E000ULL,0x04DBFCF41B800817ULL,
  0x1FC0000000001BF8ULL,0x00001FC000000000ULL,0x000000001FC00000ULL,
};

static const uint64_t __blob_Conv2D_377_mul_scale_383[] = {
  0x4FEC48CF3A5B3D76ULL,0x3693450750DE4B04ULL,0x287527A026DC2F19ULL,0x23C624D5259327C8ULL,0x49AA3C9B38604E42ULL,0x3CF847E947984E2BULL,0x288C2AA42E1C34A3ULL,0x253D26D62744284DULL,
  0x5EBD46D444153D82ULL,0x3ED044C2567F5651ULL,0x305C316533B13550ULL,0x2B7F2C4F2D1E2D63ULL,0x4E084535376E4FE1ULL,0x34FF3EFE48DB47BBULL,0x2BAD29CF26462C7DULL,0x22AC26B927042A9EULL,
};

static const uint64_t __blob_Conv2D_377_off_bias_386[] = {
  0x03EB227703E59807ULL,0x03C0DC9C03E2BB8DULL,0x0405362C03FFB120ULL,0x0387A8C403C48841ULL,0x034A5114036B6A72ULL,0x02D9E4DF031B4273ULL,0x02A004B802D9B6CEULL,0x02E77FFB0293C7C6ULL,
  0x03FC4B6703EE2874ULL,0x03EEE0BC03EC5FD0ULL,0x03E3FCCD03E06522ULL,0x03A9892903D2D25FULL,0x033D5BB20373BD6EULL,0x02EEE80E030E23A9ULL,0x02AEDC6802C1CF1EULL,0x02DEFAC6029B7614ULL,
  0x03F4F79B0400658BULL,0x03F3891103E3CC43ULL,0x03EF990103F27259ULL,0x0395F48003D35AEDULL,0x031F92A503604003ULL,0x02E76ED902FBC19DULL,0x02BF9C9302CA8DD6ULL,0x02E137AC029287D4ULL,
  0x03FE9EA90413E30CULL,0x03F8B6F603F5AF4EULL,0x03AFF8D603F40FF9ULL,0x03877A7703908301ULL,0x032C71FA035F9366ULL,0x02F7C9A2030D7227ULL,0x02C728C002E29F80ULL,0x02F0F15B029ABE9FULL,
};

static const uint64_t __blob_Conv2D_351_mul_scale_347[] = {
  0x604B361534AC38CAULL,0x4697408D45453AA5ULL,0x461140204E732E2AULL,0x2FBB2C6E51543CEBULL,0x41A63E6838684323ULL,0x31C24C0C41523D2CULL,0x43AA2E9833BC6127ULL,0x4349387D3D164DCCULL,
  0x405F4B53470B4C5BULL,0x324C35BA4A9A6E03ULL,0x37C639B43C255ED8ULL,0x2F873729389A3E0FULL,0x30AB34C1392F4773ULL,0x3D9C3E1C4A473E67ULL,0x4A4649A257A23C27ULL,0x4BFD376125CE33D9ULL,
};

static const uint64_t __blob_Conv2D_351_off_bias_350[] = {
  0x00292A0200187FF2ULL,0x00333268FFD32D4AULL,0xFF6B0341003F2989ULL,0x003FE91F003EF111ULL,0x00675902FFE26BC5ULL,0x002662F5FF73A9BFULL,0x0006E22D008BB2D1ULL,0x001766200014BFBFULL,
  0xFFD7841000279599ULL,0xFF2831A6000CCDA3ULL,0x0034CC41002A7F5FULL,0x00526504FFABB74FULL,0x007279B8009625F2ULL,0x002C577AFFD61346ULL,0x004C75B70023B661ULL,0x00170CDD0010D4C3ULL,
  0x006E2EF90050B5CDULL,0xFFCBFCF300103700ULL,0x00ADE7D7001AB67EULL,0xFFDEB38FFF885F50ULL,0x0030B056007C2C46ULL,0x0037C334000BB14EULL,0x001BE89100191784ULL,0x0039B02B0041BA8FULL,
  0x0029631F005800C3ULL,0xFFED90F9002EA1C9ULL,0x001A55D6006E86FDULL,0xFF7C45DF00938236ULL,0x0066BBD4FF8AA972ULL,0x00281D0F001AD9CFULL,0xFFFE1120000C064FULL,0x008342A2003AC1D9ULL,
};

static const uint64_t __blob_Sigmoid_354_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_354_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0x8583CA49FCF4C000ULL,0x0400D8C216AB0155ULL,0x6B1C0AABEFC03600ULL,0x088E5DC7060B0AA4ULL,0xFE5608655814F63FULL,0x00000000280518E4ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_403_mul_scale_410[] = {
  0x27C22FDA2F9E1A08ULL,0x2BDD383124AA34FFULL,0x22DD2E983CA826C3ULL,0x1D3630FC20F13493ULL,0x222A24003E7624C2ULL,0x27A9203115CD0702ULL,0x2A43231E1F571E41ULL,0x2BE82A4D4015177FULL,
  0x105A21F11E9C256EULL,0x1A3E2FA32D8C3509ULL,0x25A023B7305F2D1DULL,0x21CD21E11B50206FULL,0x19A148FB2AD91552ULL,0x33F81E4B1C46204EULL,0x25B223351DEC3038ULL,0x22332AAE37953546ULL,
};

static const uint64_t __blob_Conv2D_403_off_bias_413[] = {
  0x009D83FD010F139CULL,0x007B07450107234FULL,0x0020075CFFEA2E94ULL,0x0030A2CB00AD42B6ULL,0x0093B93B017E8D14ULL,0x022B40D1006C236CULL,0x00B1D5E300F6EE5EULL,0x00AF2E490105AF8FULL,
  0x011D4BAE00D64301ULL,0x01D3A5720165C2B4ULL,0x01ADA147034BFB04ULL,0x01E9252200A10B86ULL,0x00D00C0B01D0D0F9ULL,0xFFE35D410107307DULL,0x0023E4A5013E8844ULL,0x009F90590107BB3FULL,
  0x00D525D9005099E5ULL,0x019CC9D60163BBE9ULL,0x00E720DF005910D3ULL,0x00968A6601B07AE9ULL,0x0068B73D00735982ULL,0x00C0D9B900F9B6B2ULL,0xFFF99515011B18CBULL,0x0015A4D20157C8CBULL,
  0x006CA1630101D883ULL,0x00C8C03900B244DAULL,0x0166ED5301A5282FULL,0x0251B5E400044025ULL,0x009CAC8200E8BD96ULL,0x00B895EC005C5BA7ULL,0x012289E300FB865EULL,0x00A3A0F30033EB58ULL,
};

static const uint64_t __blob_Sigmoid_406_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_406_activ_ROM1[] = {
  0x0009C00000000000ULL,0x0D0300CDC39501ACULL,0xD8DF23B503DECDF7ULL,0x0000D92A28A4051FULL,0x7000F99AD3473E39ULL,0xCB84599EFB7ABA90ULL,0xFE9F0D521C00FF16ULL,0x01C7000007D722BBULL,
  0x3F80000000003947ULL,
};

static const uint64_t __blob_Conv2D_358_mul_scale_356[] = {
  0x0000000000005371ULL,
};

static const uint64_t __blob_Conv2D_358_off_bias_359[] = {
  0x000000000000F8CFULL,
};

static const uint64_t __blob_Conv2D_411_mul_scale_419[] = {
  0x1AD91AC51F9D232DULL,0x1C0917CB13C61012ULL,0x131434B808F71C6AULL,0x19B7300A19A51765ULL,0x160C1669145726E3ULL,0x1E431BE118931CA6ULL,0x2E8A11B934DC1EF4ULL,0x231A2C4C1D6C18C1ULL,
  0x1DFD20D321AC1CF9ULL,0x15E648451E3811E2ULL,0x18D624841EC11A8EULL,0x277518B222302C7EULL,0x29D5181913CD1E5FULL,0x14241DC0242E18ECULL,0x19CA18551D0E1E04ULL,0x1B841F991EC91F6EULL,
};

static const uint64_t __blob_Conv2D_411_off_bias_422[] = {
  0x00B2DA5601128A4EULL,0xFFD3614A00CF0482ULL,0x016D2CCB01969151ULL,0x00AE79F1012DA3BCULL,0x0254AD120036E72FULL,0x0256FEA8FF2D6B94ULL,0x003D647600944F86ULL,0x01A610D400641999ULL,
  0x015CCFF5017C8190ULL,0x01E60B63009D63B8ULL,0x00A6A8FC0181961EULL,0xFED0DB8901DAF4BAULL,0xFEC12C93019F34F3ULL,0xFFB64970011EA9BCULL,0x00F787F100F2D588ULL,0x00C38EF601B352CAULL,
  0x01EE9098021263D9ULL,0x007566D5FFBB6701ULL,0x02A2C02300875ABFULL,0x007F2E54FF356A56ULL,0x00D8AADCFFCF9748ULL,0x01609083FF66D05AULL,0x0269866900C52DB8ULL,0x00073DD000B49FEEULL,
  0x025D5455007AC576ULL,0xFFC5E23701D8A2FFULL,0x01B2B48F01D9E2A1ULL,0x01B2D59E004B9835ULL,0x0184102401025C47ULL,0x00B0802D025FD6BAULL,0xFFFA1F50017AC798ULL,0x0091D692012D8FCEULL,
};

static const uint64_t __blob_Sigmoid_414_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_414_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xC00000000000C000ULL,0x0000C00000000000ULL,0x079601AAC22500ABULL,0xCF74132907A6C97CULL,0xFAE1CFAC14550D55ULL,0x55A2F3B3B86E3D71ULL,
  0xE4462AF1FAD9A469ULL,0x00002DB405F5FF87ULL,0x000000003F800000ULL,0x3F80000000003F80ULL,
};


static const uint64_t __blob_Conv2D_420_mul_scale_428[] = {
  0x0DDF2D2D2E93466CULL,0x119316E01F9F0E54ULL,0x1C73241922CA14DBULL,0x2F1A0B8012C81ACDULL,0x12991E3511EC26B2ULL,0x10D41118145C15D5ULL,0x0EBA150613B31D07ULL,0x2C36378E0D1A13B3ULL,
  0x24D110742DDB331CULL,0x105A2A1124850BA0ULL,0x09DD384929D22159ULL,0x0ABC292E1D970BC8ULL,0x19FB138016662C66ULL,0x1F761D050BBD0DA1ULL,0x065F2E0A1DCF3FA6ULL,0x310F10DA1450156EULL,
  0x14CC234E12142ACCULL,0x0E9A20DF143D0DE2ULL,0x0B78213A18221866ULL,0x18F12805091A068FULL,0x12550F1B14EA2EE8ULL,0x33B5198212523253ULL,0x180D17EF24B85E10ULL,0x09410B6A19FF1723ULL,
  0x1BF9290C19CD1990ULL,0x20F3092F0E944399ULL,0x14111ACF2C532BAFULL,0x0F57272016681A66ULL,0x0C032B400F552BD8ULL,0x18080C6B0D490B9FULL,0x0909097817D80CD3ULL,0x180907A92CD31FEBULL,
};

static const uint64_t __blob_Conv2D_420_off_bias_431[] = {
  0x012CB9FB00CD2FD4ULL,0x0162B2EB01C0FA08ULL,0x0126B2A300723F4FULL,0x00DB6A74007712E0ULL,0x00C8FA5D0131FD26ULL,0x010CC15200D50019ULL,0x0095DABC020C3803ULL,0x00804B090160F4B4ULL,
  0x0113C84B010E7E14ULL,0x01FE327F0109C6D9ULL,0x013D5DBA00B95E02ULL,0x008DFD57024ED8ECULL,0x00FB4E80023C24E1ULL,0x00DCCF3B0111524BULL,0x00B397BA018C3C35ULL,0xFEFF265C0117DCFEULL,
  0x016C918C01620AE8ULL,0x01056063011C7EF6ULL,0x007E452301441AA7ULL,0x017B4D0501359ECCULL,0x0122DC9500D8A83CULL,0x00E5256F00D46014ULL,0x01B3A9AB01617649ULL,0x0298FA6600C92101ULL,
  0x011FAD95010D9F0EULL,0x0176B8CF012B302FULL,0x00E0891C011AE17CULL,0x0118EEEE00EEFBCDULL,0x0118BFC000D7516AULL,0x01B5E97900BBED0CULL,0x01383D7E01391A7DULL,0x000EAFA200550549ULL,
  0x00FAABB60120CBE8ULL,0x0120AD8F00E02A62ULL,0x00FC10C600F8BD26ULL,0x00F9CC9E0146F84EULL,0x00E2CFF500B4AC28ULL,0x01B39DEB013FDA56ULL,0x0151668D012EC8FAULL,0x014838F201B3BC1FULL,
  0x00C9DCDA013D7A6FULL,0x01559169013A1ECBULL,0x010381F20107A519ULL,0x00DB021801C9E9C4ULL,0x015CE9E4012C8216ULL,0x014CB447011AE968ULL,0x00B5A30100C4B08AULL,0x01D5AC870131BD8AULL,
  0xFF8A0320FFFC4769ULL,0x0159EE6E01158A8EULL,0x00DB74CDFFEA18DFULL,0x0153C7F1012B9970ULL,0x00EC02BF015C78EAULL,0x0131551D01199B91ULL,0x00837D2300EF9A89ULL,0x01842F0901817DABULL,
  0x00ED0BD80197807AULL,0x01DFF510015735E2ULL,0x00C90FA801541239ULL,0x008BCF0201013515ULL,0x0244F13000E3F852ULL,0x0164E20600F0A11AULL,0x01DD3AD900EF2CA1ULL,0x00DD86A801A688E4ULL,
};

static const uint64_t __blob_Sigmoid_423_activ_ROM0[] = {
  0x000000000D89C100ULL,
};

static const uint64_t __blob_Sigmoid_423_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0x8424D400F800C000ULL,0x0000D3E10EEF02D8ULL,0x04000000C5100200ULL,0xD3B31C000CCDC820ULL,0x0C31D0E617330CCDULL,0x33CBFD82D0771555ULL,
  0xA36955A2F3B3C05BULL,0xFFA3E5B92973FB1AULL,0x0000000030FB04AAULL,
};

static const uint64_t __blob_Conv2D_428_mul_scale_437[] = {
  0x1F530AFE10170CECULL,0x2A2E284C1D5B2DA5ULL,0x11AB0A83149315B4ULL,0x092815C626620BFCULL,0x12F00F2D2B120DAEULL,0x298F086219CE378FULL,0x358625F72D7E0D37ULL,0x15B00AF52F440FECULL,
  0x07F925EB08F9074DULL,0x1CBE155B1BAD19C4ULL,0x316A08C910F810B5ULL,0x0B3E0E0C0CE62CA1ULL,0x0F711BFF0D6B1858ULL,0x128917B525D51473ULL,0x19320E4B096B0BF1ULL,0x178658DE19120F0CULL,
  0x12DD10511D0A0B99ULL,0x2050116D1A622836ULL,0x11AE0AA313D32D1AULL,0x0DAB135D139F383DULL,0x129614E21E9D075FULL,0x138515A620E20C3EULL,0x104E11A20EBE115AULL,0x1D391CAF1A2E1054ULL,
  0x11EA0FF527C42165ULL,0x08761E4D33111502ULL,0x16301BB314020CB5ULL,0x173E07991FE31CB3ULL,0x0C8F079C347608B9ULL,0x200F2A94292818CCULL,0x1B8C27230B1F16BDULL,0x208D2DA10E3D1207ULL,
};

static const uint64_t __blob_Conv2D_428_off_bias_440[] = {
  0xFEC94CE6FFA369ACULL,0xFF255988FF3BB6A9ULL,0xFF3BB512FE39783FULL,0xFF3C4314006002D8ULL,0xFF2A4DBBFF561DE8ULL,0xFF6E43B4FF3D2883ULL,0x0039A99CFF7500B8ULL,0xFF5CC567FFB4A643ULL,
  0xFF53772FFF5ACA0CULL,0xFEF4CFEFFF3AB020ULL,0xFF253EE4FE8FFA8BULL,0x0054F296FF6D15EAULL,0xFF9C874600C028FCULL,0xFEBA0186FF0C0522ULL,0xFFD22EFEFEA501A1ULL,0xFF6B3DF7FF2439F6ULL,
  0xFF75A26DFF30D4ACULL,0xFF44587CFF7B4FABULL,0xFF6AEBD8FF56B8A3ULL,0xFF661521FF2C9A04ULL,0xFF31569FFF519E3EULL,0xFF400000FF6F3582ULL,0xFE9F892FFF30C5C2ULL,0xFF8BA9ADFF2B9527ULL,
  0xFF4CC84DFF3E7D5EULL,0xFF4DF5A0FEE9C868ULL,0x00151283FF68AF8DULL,0xFF3BBAB2FF088964ULL,0xFF47231AFF0A0862ULL,0xFE3CAAB5FF39DB63ULL,0xFF6AA7DFFF37CCAAULL,0x002C47D10053A4F5ULL,
  0xFF1D41C0FF319CE5ULL,0xFF80C69AFF1B5866ULL,0xFED10E30FF1458C8ULL,0x00084F71FF1F7D6FULL,0xFF2A0A5FFE648FF4ULL,0x00410571FF70671AULL,0xFF370B5CFF53AFC3ULL,0xFF2BB5A7FF3D82F8ULL,
  0xFF2C5490FF3EA930ULL,0xFF46576DFEBAC2B3ULL,0xFF4F9746FF334DEFULL,0xFF5C063FFFEEF681ULL,0xFF3DA5F7FEEB6D5FULL,0xFF3FED81FF3BDBDEULL,0xFF41DB23FF63CFF0ULL,0xFE1CCB38FEFE2A5FULL,
  0x003C24EE008C80ACULL,0xFF5F6F40FF6B68FCULL,0xFE84A2A0FF79B614ULL,0xFF1BDD30FFAABED1ULL,0xFF0C510DFF35EBE9ULL,0xFF52F9A3FF9452EBULL,0xFFBC57E1FF71FAB0ULL,0x0008EDF1FF45A7C6ULL,
  0xFFB29AE9FED31B0FULL,0xFE0E57A0FF39C327ULL,0x001E4BDAFF6F06F6ULL,0xFF6FDF73FFB8EFFCULL,0xFE8DB369FFC2DEB1ULL,0xFF7A18F3FFF403AFULL,0xFF00B85BFF4D7F9FULL,0xFFF5265FFF701ED9ULL,
};

static const uint64_t __blob_Sigmoid_431_activ_ROM0[] = {
  0x000000000000C8C0ULL,
};

static const uint64_t __blob_Sigmoid_431_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0x01E51C62030CC000ULL,0x0755D68A0AA40148ULL,0x5C9212490BCE2E6BULL,0x258A2AE9F70D3CA5ULL,0xFD2825462374F174ULL,0x0D63FD63308B0CFAULL,
  0x3F80000000002E88ULL,0x00003F8000000000ULL,0x000000003F800000ULL,0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_461_mul_scale_482[] = {
  0x4DD1379F238F2422ULL,0x391E3E0948D61CE3ULL,0x20E2441727B42110ULL,0x2FBB2A8C32E427A3ULL,0x289930712EBA1E7DULL,0x15C61F5D3FF44150ULL,0x2CFD199245881D15ULL,0x1633247429ED1CC5ULL,
  0x266D293A1DCF0B38ULL,0x290513A22D1E306BULL,0x20982E4236542A15ULL,0x18CC14324246272AULL,0x18851E0F425F2E22ULL,0x47DD44AB1B3C3427ULL,0x2EDD1B735E81299CULL,0x218133F32D8A25A5ULL,
};

static const uint64_t __blob_Conv2D_461_off_bias_485[] = {
  0x004F70F9013922F6ULL,0xFFDC3F2A012A01BDULL,0x0072A02F00DAE652ULL,0xFE2EF9A900C8E120ULL,0x00D3928D00A178CFULL,0xFFB94839FF35D344ULL,0x00B61A36FFCFAD64ULL,0x00C9D28700D0EB07ULL,
  0x001A4EFF00A175A1ULL,0x00BCDBA2007CB999ULL,0xFF98CB850088E7FDULL,0xFFC2A672006A84C1ULL,0x006BF11400C2D1A0ULL,0x00ADF20E0149FE69ULL,0x003F029600970290ULL,0x0011A98900BDFEBBULL,
  0x00FB266200FE5E0DULL,0x00889BC7FFF71A77ULL,0x004A7404000039B8ULL,0x00F33FA3004B838CULL,0xFF7E11FF001B4D27ULL,0x00744A6400E26D6CULL,0xFFF792C300C4DC4EULL,0x00835FC90129A909ULL,
  0x00CB7B8100EF31C9ULL,0xFFE250A5FFB0D98DULL,0x002F2FC4003BFA9DULL,0x006FE17500517F41ULL,0xFF5B27A800443961ULL,0x004838B20049D0BCULL,0x00271E5700840888ULL,0x00984D53FF7C75D1ULL,
};

static const uint64_t __blob_Sigmoid_464_activ_ROM0[] = {
  0x000000000DC58100ULL,
};

static const uint64_t __blob_Sigmoid_464_activ_ROM1[] = {
  0x0249C00000000000ULL,0x05CD00DFDD55106EULL,0xDB8D182E05B0C9D7ULL,0x0CCDE6142C840FADULL,0x3A66FBBCE64D2D9AULL,0xDB904E00F000E404ULL,0xFAABF51C3100F800ULL,0x10ABFDDE06D822ABULL,
  0x20ED1022FDDE1FA0ULL,0x0000CF243C00F800ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_485_mul_scale_509[] = {
  0x2933213156842878ULL,0x38D533103086329BULL,0x18013C8747A2360AULL,0x26E219F331EE3801ULL,0x388D34E144AC36D7ULL,0x2040385036553931ULL,0x3A6B2BEB3BDC3AE6ULL,0x42291EB610BD1F93ULL,
  0x2A8435E3208A28A5ULL,0x2CF4247130B21E05ULL,0x2BD12DCA1A991C95ULL,0x45B94590573058B5ULL,0x1A9A23431AE62867ULL,0x4D472EBE3A3F1D57ULL,0x175F2012319336BCULL,0x1AEF27D538BA4DF8ULL,
  0x54A12E1357C766CAULL,0x325C40662B894542ULL,0x227C39541BDE2F12ULL,0x26D51EDD41E93247ULL,0x30674527218A4E8AULL,0x22EF21D9543E326EULL,0x19702F1637441F88ULL,0x26D9336824921665ULL,
  0x298335883D1B472AULL,0x320C289A51B41C6EULL,0x474969333CE04932ULL,0x4FE72B0C1DC71A29ULL,0x4FC143D32A122F89ULL,0x1F8D33FF2DA31FAEULL,0x2BA948492A8C3A06ULL,0x392120332CA635DBULL,
};

static const uint64_t __blob_Conv2D_485_off_bias_512[] = {
  0xFE32A466FF82FF28ULL,0xFEE3E0ADFEA4E977ULL,0xFF2EDD22FF21428BULL,0xFF694BD1FF964C80ULL,0xFF0643F9FEAEDEC1ULL,0xFE4DED54FEAEF467ULL,0xFE3BEEE3FE5288A1ULL,0xFF45E480FF3DDB9AULL,
  0x00143B86FE2F244CULL,0xFE9B56F7FF15FD50ULL,0xFE99F569FEDFC8BFULL,0xFED6D83BFF3A8E79ULL,0xFF0E214EFF1278AEULL,0xFEE92728001FCA2CULL,0x00059482000A4CE6ULL,0xFEFEDB1DFFE2E813ULL,
  0xFEE3D77FFED649A6ULL,0xFE98310EFF8F22C5ULL,0xFF8716FD005280BDULL,0x0049C5B50041FEEBULL,0xFF635E99FF145D0BULL,0xFEBA9FA9FE609204ULL,0xFFCEB9E0FF7216AFULL,0xFEB7D03AFECFCFD1ULL,
  0x00B7BDD4FE6A9E05ULL,0xFF6AD74B0012DCA4ULL,0x00E3B706FEE43C77ULL,0x00891B4EFECAE0FBULL,0xFF528006FED161B9ULL,0xFF9DE2C700204844ULL,0xFF3895ADFEE03016ULL,0xFF61A9F6FEB561FEULL,
  0xFE3CF0C1FD55B644ULL,0xFFE884B4FF32AE4BULL,0x006BD54F00309D58ULL,0xFF30368FFF24DECAULL,0xFECD61C3FF0E6486ULL,0x0018B88CFE35FADDULL,0xFF005571FEE80417ULL,0xFECA639FFF8E1C00ULL,
  0xFE7ED5B2FD842B22ULL,0xFFF97F32FF98F859ULL,0xFFCB2C09FEA5DFC8ULL,0xFF5159EAFD46A0B4ULL,0xFF686385FEAD44AAULL,0xFFB8688D000CA4F7ULL,0xFF2C3F8AFFD847ADULL,0xFF2164D6003AE4C0ULL,
  0xFDDF2FF5FE43339DULL,0xFEB2C13AFED98EF8ULL,0xFFCE817A007F1211ULL,0xFF88F9E5FF38F847ULL,0xFD0C3364FFFB15D6ULL,0xFF131AD6FDD470F6ULL,0xFF8B9CEFFFAD25FEULL,0xFFE1762CFE6E0740ULL,
  0xFE36237EFFF73736ULL,0x000BFBD0FF212D71ULL,0xFE5122A9FE2F80D4ULL,0xFF32BA4CFF7C226EULL,0xFF1FC1AAFFC81534ULL,0xFED4582FFE5C30EAULL,0xFFEFE708FF3797FFULL,0xFF787A9AFED5F917ULL,
};

static const uint64_t __blob_Sigmoid_488_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_488_activ_ROM1[] = {
  0x0000C00000000000ULL,0x00000000C0000000ULL,0xD05E0A9D006FC080ULL,0x054AE905220F01D4ULL,0x6000080006564A2FULL,0x0AF44777018D115CULL,0xFE180ABE46D5F93EULL,0x0E81FF4C1F991ED4ULL,
  0x3F80000000002D04ULL,
};


static const uint64_t __blob_Conv2D_435_mul_scale_446[] = {
  0x531742EC47562C4DULL,0x27194B273C92485AULL,0x5E2A41B640E441B5ULL,0x43A9320848EA3E95ULL,0x33415943465146ACULL,0x48CA37AD633B2C26ULL,0x344235753B006078ULL,0x3D3B3A15416D4285ULL,
  0x43893B8B3A81548EULL,0x5827572835123859ULL,0x42C4351F49E845BDULL,0x4D104431423F47EFULL,0x40DE383847093F10ULL,0x410E37272FB83FD9ULL,0x36DB3D2C3CEB55C4ULL,0x3C57350546B648B3ULL,
};

static const uint64_t __blob_Conv2D_435_off_bias_449[] = {
  0xFE8F9A65FEAC1A4DULL,0xFE8099A2FEE90D41ULL,0xFF595887FED4BF65ULL,0xFF4F57CFFEB9F459ULL,0xFEC5694EFEE380B9ULL,0xFEEA49F5FEA6BC50ULL,0xFECF11EDFF3654B3ULL,0xFEB04608FF24D171ULL,
  0xFED74377FE7D6BA2ULL,0xFF395BBDFF4D364FULL,0xFEA51BD3FF277BDAULL,0xFF4FDC9AFEC2D595ULL,0xFEB3C82BFEA941B8ULL,0xFF1FA372FE741B06ULL,0xFEFCE950FF121678ULL,0xFEAB4287FEEFAFB6ULL,
  0xFE95D759FFA449BDULL,0xFF3DE105FEBAEECFULL,0xFE8C0363FEEE19D6ULL,0xFE9BC309FF483769ULL,0xFEB96A02FE995CDBULL,0xFF159FD5FEC34E65ULL,0xFEE059A9FF7C6824ULL,0xFEB407FDFF029C24ULL,
  0xFED27AB6FEC9BEA2ULL,0xFF163ECAFF7A9B11ULL,0xFF8AB155FF9D3568ULL,0xFF6A530DFF247393ULL,0xFF415F89FEBF59EDULL,0xFEAD0D34FED4770FULL,0xFF2451EFFE800996ULL,0xFEB3E50DFE8D1F78ULL,
};

static const uint64_t __blob_Conv2D_469_mul_scale_491[] = {
  0x150A29AD12B31E88ULL,0x367331BA22083C8DULL,0x14512C7516233B27ULL,0x1EFC27C821FE2B82ULL,0x235F157811B41215ULL,0x2BA0252F312128F1ULL,0x0EEA183B1C34195FULL,0x26B912461AFA0E33ULL,
  0x1BFE554E15F233F5ULL,0x23E032191B7F2ED0ULL,0x226233ED0EC22C1EULL,0x34B729AD24A933D9ULL,0x20C1305D28571C8BULL,0x1DB812E548AA391CULL,0x12EF20FF26D23E4BULL,0x1370399117DB113DULL,
};

static const uint64_t __blob_Conv2D_469_off_bias_494[] = {
  0xFE8E076EFECC6ECBULL,0xFF1325F1FEB1A3F4ULL,0xFE5EDCC1FED63581ULL,0xFEC5D76FFE794922ULL,0xFE1CD2C7FE9055BEULL,0xFEF1C675FE67A37BULL,0xFF1D7BFFFE9AAED3ULL,0xFEAE151AFE7AA1C1ULL,
  0xFE9832FAFE986099ULL,0xFE8A2244FEC229FAULL,0xFE4F337FFF68EA9EULL,0xFEA52A49FE99DF57ULL,0xFE9B41DAFEB63E7AULL,0xFE84C07FFE9D9307ULL,0xFE8BCB11FE835ED9ULL,0xFF2123C5FEE943B7ULL,
  0xFEC5BEDCFEB8E2D2ULL,0xFEC0B08FFF48EE3FULL,0xFED22586FEA5F2CCULL,0xFE91A71BFEB9E567ULL,0xFEE18BFFFEDEC550ULL,0xFE961247FEC3D34FULL,0xFEB14530FF1D2084ULL,0xFECE8456FEC3501AULL,
  0xFE8C4469FEA82BC7ULL,0xFEAF0A55FEE0C455ULL,0xFF693D45FEBA232FULL,0xFEC9D931FEA4D820ULL,0xFEB3BB6CFE8A0B44ULL,0xFE8A81AEFE7326BFULL,0xFEDEA95EFE9886BDULL,0xFEA4795BFE80F632ULL,
};

static const uint64_t __blob_Sigmoid_472_activ_ROM0[] = {
  0x11100F0EC6820100ULL,
};

static const uint64_t __blob_Sigmoid_472_activ_ROM1[] = {
  0x0000F00000000000ULL,0x05DE02D8F0000000ULL,0xF86B043C0222FC0BULL,0x35551A981A001000ULL,0x3600200059A34A80ULL,0x1504FE00E00045FCULL,0xC00002F8E600C000ULL,0xE900C0000440E700ULL,
  0x0DDCF900E0000640ULL,0x20000EDCFB00E000ULL,0x0000000010040300ULL,0x0FE0000000000FE0ULL,0x00000FE000000000ULL,0x000000000FE00000ULL,
};

static const uint64_t __blob_Conv2D_493_mul_scale_518[] = {
  0x1E5A1583147A1FAFULL,0x184424CA2D362169ULL,0x10B425BB14E81A7AULL,0x25B1203018E82012ULL,0x131C1D2011BF1931ULL,0x1A6617CE284718E4ULL,0x1D382A141F9119A9ULL,0x363E1619121E1516ULL,
  0x16FF3F5E2457354DULL,0x231727552C85248EULL,0x219A20161A1D2921ULL,0x2C7E265D14DB158EULL,0x28832191159532CFULL,0x1A84243F1C4D231FULL,0x1425220F19621B09ULL,0x190012C923222289ULL,
  0x28A3174215401954ULL,0x14721AD62061215DULL,0x24C31AC223462815ULL,0x20E01E5015CC15CCULL,0x1EA622E21DE91F09ULL,0x234217191FF7269DULL,0x16AC160316DC165AULL,0x18BF202D20062C75ULL,
  0x232C21132AF619F6ULL,0x20B6181C34F337F6ULL,0x1F1618862114274AULL,0x2D2F18B324EC20E5ULL,0x16021A421BE51B3AULL,0x1C72169917EF22BEULL,0x219A2578260D1E11ULL,0x17A61D44206C1AB9ULL,
  0x1C522D75250B3343ULL,0x42F426D91DFB158CULL,0x2FF417C84B7D3067ULL,0x210A253128541D7DULL,0x12BA279012FA37F5ULL,0x1B461B2024CE2FA6ULL,0x396E1F74142D34DAULL,0x2533134D2020136AULL,
  0x43514B7F185A17F6ULL,0x175C1B4E315B3FABULL,0x21D6181621932AFFULL,0x1C8E1EBA1C252BD5ULL,0x1AFE0F0A1E2A2695ULL,0x305716D523624AD5ULL,0x20B332E31E851CFFULL,0x3C882CA9265A1D71ULL,
  0x24D3286724282448ULL,0x32B417D010172B6CULL,0x170628432A5F17DEULL,0x14DF258826642E49ULL,0x258327E41CD010F4ULL,0x15771EDA177714ABULL,0x20D4267814621F86ULL,0x26BC11D8307F1E85ULL,
  0x1622220B1F181EEFULL,0x201416332D5412ECULL,0x10F11CB2240321E3ULL,0x2D211C22216816F4ULL,0x24B72A7A15AE2E45ULL,0x2BE5141029F53B36ULL,0x42B627BE1D4A238DULL,0x24F62685239F201AULL,
};

static const uint64_t __blob_Conv2D_493_off_bias_521[] = {
  0x00F333BFFFC9CBBEULL,0xFF7D0C29FFD15F48ULL,0xFF8EE133FF304151ULL,0xFF41239DFF277B3CULL,0xFF07AA02FE7578E1ULL,0xFFB85660FFB23AABULL,0xFF3B9726FE0D77E2ULL,0xFF067658FE826258ULL,
  0xFF12123DFF72E5A9ULL,0xFF9E37F5FE8067ABULL,0xFEFC754DFFB2104FULL,0xFEC1F4B8FF565270ULL,0xFF09B080FFD49AB1ULL,0xFFC2C9E1FF885546ULL,0xFED5F6EFFFB4ED57ULL,0xFF0BC8F1FF032818ULL,
  0xFFFEDF17FFD763F6ULL,0xFE83D302FF71B8D9ULL,0xFE536F40FF68CD38ULL,0xFF229482FE9AE262ULL,0xFF9E388DFF121A90ULL,0xFF6E5EC4FF5B2DD5ULL,0x00389B83FFB24DCAULL,0xFF93A26F000AF974ULL,
  0xFEB94464FFAB0E64ULL,0xFF3391EFFFA94AF8ULL,0xFFFBF8D9FE3C3851ULL,0xFF0ED996FFDDC499ULL,0xFEF8788AFEE1C22BULL,0x0031F23CFFDB02A3ULL,0x01437C340015B1F4ULL,0xFFC6DABA00443B88ULL,
  0xFF7957A7FEE9E572ULL,0xFF741256FF8DB6CEULL,0xFF87EEC2FF63D126ULL,0xFFB907A6FF896CC9ULL,0xFEC8193EFE18F0D9ULL,0xFECC7065FE8AA2EAULL,0x0027C8A8FFFC148CULL,0xFFAA00510013A006ULL,
  0xFEF47E3FFF5032B7ULL,0x00AA689FFE93EE74ULL,0xFF8C0B1AFF51C841ULL,0xFFCD7A7BFF6FA367ULL,0xFFC6EEFEFF0044F7ULL,0xFF42F47CFF7161A5ULL,0xFFCEC8FFFF32A5EFULL,0x00C51C61FFAAE63CULL,
  0xFDED80C7FF999BAEULL,0xFFD5152CFEF3B261ULL,0x00245974FF1D42F6ULL,0xFF5D108BFFD4AC52ULL,0xFF765D55FECE9F58ULL,0xFF808858FF95FBE1ULL,0x00AC5FDDFF556634ULL,0xFE8F3613000AA0DBULL,
  0xFF66E366FED5D14CULL,0xFE7FCA3FFFEB6E8EULL,0xFFB3F3A5004CDF23ULL,0xFED5ECFBFF0DBC71ULL,0xFE541066FE11CE7FULL,0xFF2FB8AA01433C3FULL,0xFEF209E6FF9A5454ULL,0xFF9C72F8FF7DFD2FULL,
  0x017CBF6FFF964B0AULL,0xFFA84045FF8A80F1ULL,0xFF76BEB401A765C9ULL,0x00B329A7002C1D78ULL,0x008BC4F0FE6F47C2ULL,0x00D2A7EEFF944BCAULL,0xFFAA64D8FFE4487AULL,0xFEBE647C00B99A45ULL,
  0xFFA130BDFEB47DDEULL,0x014B489F0062CB42ULL,0xFFEFB95600A97002ULL,0xFF6BEFD4FF6CA6E3ULL,0xFFFF2C5A00AA17DAULL,0x000E1BFC0014FCD2ULL,0xFF474530FFB33F8BULL,0xFEE031CA001CD65DULL,
  0xFE5638580016CF5DULL,0xFF33F3B2016090D2ULL,0x00AE834AFEB1E4E0ULL,0xFF4BD477FF9A34E2ULL,0x0024654DFF793214ULL,0xFF574173FFCD916BULL,0x003520A8FF6E9C90ULL,0x00443B08FFE20061ULL,
  0x0070DF8D009C11B0ULL,0x0188D0A600C379A4ULL,0xFF3FB7B5FF3468FCULL,0xFFC22850015C4AC7ULL,0xFF4A9C73FEE871C1ULL,0xFEBD1DBA0030C107ULL,0x00C4AC8500B0881DULL,0x00250DB201382995ULL,
  0xFE58D40FFF6F96A0ULL,0x00AC9E83FE759FBAULL,0xFFC61C05FF4E9E73ULL,0xFEA8DF36FED4BAAFULL,0xFFEF346000706BBDULL,0x004F76BD00313F33ULL,0xFF68AAAE0099A81BULL,0xFF400203FFDBD090ULL,
  0xFF721B42001819E6ULL,0xFF3DFEACFECCD3CFULL,0xFF8ED68A003C06B4ULL,0x00C51BAAFEB8DC57ULL,0x000EE6E3FF9305F4ULL,0xFE953D3DFF3326DFULL,0xFEEE475CFFB00F01ULL,0xFEFEEC8F010B2692ULL,
  0x00F541CC008E9A72ULL,0xFFB826BBFE8F0989ULL,0xFE74C1B2FFB7BE49ULL,0x0054B4C4FF90A461ULL,0xFED92CD100BA1DC6ULL,0x00ABA6CAFF61182DULL,0x0014F9ED00AD4E4CULL,0xFFBE684FFFC35BA4ULL,
  0x00E5412400B19618ULL,0xFF00A86AFFEA0C13ULL,0xFFD0A7ED0076A789ULL,0xFF817282FFC0EB9FULL,0x006BB111FFB2E471ULL,0xFEC1019C008315D7ULL,0xFFC430BBFE53CC0AULL,0x00064AC900890CBBULL,
};

static const uint64_t __blob_Sigmoid_496_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_496_activ_ROM1[] = {
  0x003CC00000000000ULL,0x18BC019AC86905ACULL,0xF35E4DD50855D89CULL,0xF733F34B54E4FC72ULL,0x445DFB03F05E6533ULL,0x232B18A3FEA50203ULL,0x0000350F072FFFB6ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Sigmoid_438_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_438_activ_ROM1[] = {
  0xFCF4E00000000000ULL,0x02000000A1CEB1E8ULL,0xF8BE229E018DE344ULL,0x079910D8537E04A8ULL,0x56B5033B1D887629ULL,0x11C53333FA501656ULL,0xFF0E11F22C5CFADFULL,0x0000000018CE0E6AULL,
  0x1FC0000000001FC0ULL,
};

static const uint64_t __blob_Conv2D_443_mul_scale_455[] = {
  0x22342E711FE82923ULL,0x3038268A28401DCDULL,0x2CCB18AE21BB17FDULL,0x1DBA2C9420AC1C94ULL,0x2F532FEB16A93004ULL,0x394E1AE31C4E1CB1ULL,0x34BC1ABA162B269FULL,0x2BA91D8A335B1F1BULL,
  0x2E0338D43CD72D01ULL,0x26C414C11BB92C3BULL,0x18E1342F2EC41937ULL,0x33FD17911DA61D97ULL,0x27A02C071E98231CULL,0x2AA91FB81D7A3E50ULL,0x29E11F95284725FBULL,0x1E395CC648A416CFULL,
};

static const uint64_t __blob_Conv2D_443_off_bias_458[] = {
  0xFF6C0362FF7BFAC3ULL,0xFF7A8D15FF26218BULL,0xFF9A1BBFFF26820FULL,0xFF9E8B84FF35EB63ULL,0xFF816246FF424710ULL,0xFF3C2354FF236122ULL,0xFF3ABEFDFF13D792ULL,0xFF4451DBFF05654BULL,
  0xFF0CC250FF3F29A5ULL,0xFF0DC0D2FF364C45ULL,0xFF75D303FF2CA7DFULL,0xFF213EC8FF48987CULL,0xFF25C139FF26B552ULL,0xFF5AEC14FF8CE6B6ULL,0xFF4CFC17FF30263DULL,0xFF220DD9FF31CE9FULL,
  0xFF5939C9FFA07174ULL,0xFF29C214FF4D60C8ULL,0xFF77A59DFF316E94ULL,0xFF39D754FF2088C0ULL,0xFF6AC4FBFF2B42AAULL,0xFF12CEE4FF6BEEC8ULL,0xFF26DE3DFF104C31ULL,0xFF60E393FF098D16ULL,
  0xFF1C23D6FF5482AFULL,0xFF04BA6FFF013739ULL,0xFFC30A88FFD0FFDAULL,0xFF1A6494FF7348BCULL,0xFF1986D0FF572E40ULL,0xFF2E8DD9FF558A2BULL,0xFF4360BEFF204B4CULL,0xFF957E1EFF4A55F6ULL,
};

static const uint64_t __blob_Sigmoid_446_activ_ROM0[] = {
  0x000000000D89C100ULL,
};

static const uint64_t __blob_Sigmoid_446_activ_ROM1[] = {
  0xFD28C00000000000ULL,0x020000009F1CEC72ULL,0xEEEB1C000444C750ULL,0x0CCD02F92B1C071CULL,0x6E001800248D4733ULL,0x3000400000004630ULL,0xF0AB28D02600E800ULL,0x0B9DFD13293A2215ULL,
  0x3F800000000033DAULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_476_mul_scale_500[] = {
  0x679267EF58986FB2ULL,0x4D8E5C7961255E7AULL,0x316C354533833D8CULL,0x21BF27C729252C0EULL,0x48576E3E51BE74F9ULL,0x5C1C5CE65DDE69E0ULL,0x338B39F83FCB4CC5ULL,0x251526A829342B7AULL,
  0x6A7B762F53045697ULL,0x4E584FFB625B7D86ULL,0x293C2F7B35BA3C75ULL,0x232C202321692462ULL,0x6FE17E02607A5C0DULL,0x57235FB06E4D7975ULL,0x2CA133743E664E68ULL,0x222424EE267A2891ULL,
};

static const uint64_t __blob_Conv2D_502_mul_scale_527[] = {
  0x17A226972D841536ULL,0x30AB290525CC2F55ULL,0x3F9117A616B70C45ULL,0x51BE1F5E0FF30D60ULL,0x1FCB0F450BAC107DULL,0x0C3A120E0D3A14F8ULL,0x0BB828B21DF6181FULL,0x240A29EC119816BBULL,
  0x1E371D611B971187ULL,0x1FF620971ECF2650ULL,0x200D237E2D153496ULL,0x11EC0D552A5B2C22ULL,0x0E0B24B10C8827BCULL,0x21E20B5A254B325CULL,0x1F1E1F3212CD08E3ULL,0x0F9D0A9A119A2BDFULL,
  0x192328A422AB14BBULL,0x0A161DDB16512161ULL,0x2A232A5C261E2382ULL,0x1D6C1BC840A418D1ULL,0x183729CA1CD21325ULL,0x1ACE1304120006F3ULL,0x0DFC26DA191416DCULL,0x1A081573186F192AULL,
  0x135516D90A22182DULL,0x28681FA015AA1461ULL,0x17F12DF10EA01713ULL,0x20D5375A149612F2ULL,0x2A2510461070153FULL,0x4A67236524481671ULL,0x074126701C100D88ULL,0x109D1E0D13761C48ULL,
};

static const uint64_t __blob_Conv2D_502_off_bias_530[] = {
  0xFF35EAD5014E981FULL,0x01FEDC8B01C4F3D1ULL,0x014E7E1501C4DA6FULL,0x02FFCAC90081A3F8ULL,0x0137E5C602870D95ULL,0x01268E54FFF3F59CULL,0xFFD8F41001C25249ULL,0x00B9F2B1021404E3ULL,
  0x02802D8B00F219C2ULL,0x0216948A0207A5DCULL,0x0093862B00B4D655ULL,0x01FE5B0C00C969BFULL,0x0157BA910130939DULL,0x0227E7EE01B43891ULL,0x019CFFDE010A3275ULL,0x00FA24C90083D33BULL,
  0xFEEBAEF10186CE3EULL,0xFFBAB3D800B8A2F2ULL,0x005D61AE010DF00DULL,0x010102C60131C3F6ULL,0x01AEAC8200604481ULL,0x01791B7000A710CFULL,0x016008EC00E8A85FULL,0x010978A700FD7F95ULL,
  0x01D025900216F35FULL,0x00AC0E3902135677ULL,0x02C5337B00BB225BULL,0x00CEA6E800CD53D1ULL,0x0020A974022A70DFULL,0x0095B8C200007311ULL,0x020259B700F11936ULL,0x0092D23C01AF8975ULL,
  0x00E1B51D01101235ULL,0x0136EAB8FFEDE28CULL,0x013E10C100983A21ULL,0x026586DD0271FA28ULL,0x01F179720072C0D8ULL,0x022BA20D00E79EEFULL,0x021CBC2FFFCB4CE7ULL,0x011AB91202069601ULL,
  0x01ADDC3E00EC61B9ULL,0x00B3475CFFC789C0ULL,0x006E964F02D0EF52ULL,0x005C9EF200B867BAULL,0x00755428009A8843ULL,0x01F193F70100A29CULL,0x023ADAAEFF1A5A51ULL,0x009CA01501E15F2DULL,
  0x0107EA7F0218C1E8ULL,0x01172C8A0171DFB2ULL,0x005BE2CB03E8FC80ULL,0x018331EC015AE2D5ULL,0x01CDC16F010C0810ULL,0xFFF6B802017389BCULL,0x01DCD4EE0107AF6AULL,0x01174D91008738F5ULL,
  0x01402DC002DA1431ULL,0x009CA201009AA363ULL,0x00AB9ECD021653EBULL,0x01C0688002235DBFULL,0x00407F34010C0418ULL,0x0362516B02456425ULL,0x0226A38400578E5FULL,0x01247F0A025B76B2ULL,
};

static const uint64_t __blob_Conv2D_476_off_bias_503[] = {
  0x04011B3D0413AFECULL,0x03DECF4003FDB91DULL,0x03C49D1203CA678BULL,0x0382330C03AA8012ULL,0x0336E0CF03645A7EULL,0x02F9E1F7031C7F2CULL,0x02C5C60302D32567ULL,0x02CAC79802BF2AC7ULL,
  0x03DE9F0F03E0360CULL,0x03EA111703C290DFULL,0x03E7BF9503E20198ULL,0x03B06B7803C89F95ULL,0x035055DC0384FA67ULL,0x02FAE4E403261417ULL,0x02B71F3902D01A15ULL,0x02CC0AAD02A1B86BULL,
  0x03E5F48F03F079D8ULL,0x03D57E2003D803ACULL,0x03BE866703DD8D69ULL,0x0399B46503BE9E3FULL,0x0350BE250374A0B9ULL,0x030B1ECA031F9D0CULL,0x02BCEE4602DC1DCCULL,0x02CC2A8302AC42DBULL,
  0x03EDCF0803E456A0ULL,0x03D972DC03D716BBULL,0x03D9444703F99FFDULL,0x03BF3E4703E9E453ULL,0x0349F66503755A82ULL,0x02E98882031EFF6AULL,0x02AF7B8D02C764B5ULL,0x029F38DD02910173ULL,
};

static const uint64_t __blob_Conv2D_450_mul_scale_464[] = {
  0x5F713B2831D83EE9ULL,0x2EB443D2296A2670ULL,0x361C235126662811ULL,0x3A0153EB27674E92ULL,0x483644CE37E82D67ULL,0x2DC238A82BDA2AAEULL,0x3DAE40102D524B86ULL,0x30FD46272E7B3574ULL,
  0x2BFA2A89383F22D2ULL,0x2930318243CB252BULL,0x385032BE4B003535ULL,0x3E1D253160D52F14ULL,0x2BE73C9936F64C7CULL,0x27292CB539CC2E0CULL,0x438C320F2B8039CBULL,0x320B36A6387732DBULL,
};

static const uint64_t __blob_Conv2D_450_off_bias_467[] = {
  0xFE7F10A4FEAD4CFFULL,0xFE6AE6F6FE3D5003ULL,0xFE538B02FE1B28F4ULL,0xFE1ACFECFDD458B4ULL,0xFECC6802FE4078B7ULL,0xFE0338EAFDF299FCULL,0xFE2F4BF1FE2E35C8ULL,0xFE690EE9FE84751FULL,
  0xFE555C60FE68F581ULL,0xFE1724C1FE488D9AULL,0xFE619D3EFE80BD7EULL,0xFDB4198FFE61029BULL,0xFDDE7DB0FE6A4510ULL,0xFE30738FFE33D2B9ULL,0xFE31EA94FEC350EDULL,0xFDBE3F69FDC8A860ULL,
  0xFE59A459FE9C23E5ULL,0xFE62467DFDFB7251ULL,0xFE88B824FE807226ULL,0xFE0B2934FDFAC41CULL,0xFE2670A3FEC44F06ULL,0xFE386750FE6C5E96ULL,0xFE3520DFFE18E2BBULL,0xFE4BEE8FFE17F061ULL,
  0xFEA9DBCBFE58B02FULL,0xFE558A75FE2E76D5ULL,0xFE4BC21AFDE43DB7ULL,0xFE216F14FEAB7828ULL,0xFE333A03FE717F67ULL,0xFE6BECF0FE5CD85FULL,0xFDDB46FAFE14DBBEULL,0xFE13D292FE8B064FULL,
};

static const uint64_t __blob_Sigmoid_453_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_453_activ_ROM1[] = {
  0x01EFEF8008B9009CULL,0x60AA0B4FFF7F15F5ULL,0x1CAC0689F4D84A43ULL,0x00001CE906C0FDF2ULL,0x000000001FC00000ULL,0x1FC0000000001FC0ULL,
};

static const uint64_t __blob_Sigmoid_505_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_505_activ_ROM1[] = {
  0x0080C00000000000ULL,0x0617005DCC980A20ULL,0xCE55168802A0C6A4ULL,0xFA90CE6D1B8805A6ULL,0x408AFD60A21C734BULL,0x2AF909C9FFB7DA98ULL,
};

static const uint64_t __blob_Conv2D_510_mul_scale_536[] = {
  0x1C6B15E8131E397BULL,0x1694234C23001F58ULL,0x1A0767F136681A45ULL,0x1AC82D8F34111EF9ULL,0x1F131F1D13CA2386ULL,0x1CC81934190A1F72ULL,0x12C3155F0EEE179FULL,0x37AC21892404114FULL,
  0x11561EE508C71CE1ULL,0x2C4A6C86322D1592ULL,0x1669208E20142078ULL,0x185553A416CD1CFDULL,0x164310461884159EULL,0x16A01479241D4071ULL,0x424A13662CF40FAAULL,0x19C229E015D717E0ULL,
  0x271530E5282561FEULL,0x39D113BE1BFA1F0CULL,0x165D34CD161E1C4BULL,0x1C2A288F4FD613C4ULL,0x1A092C151F9C2A17ULL,0x2FF22DB529874001ULL,0x2C161CD91B7B14ECULL,0x176714D520E14004ULL,
  0x12DB146A27E31A4FULL,0x15A923D830A127F4ULL,0x292235931E3618D3ULL,0x0D6D5F70132418FFULL,0x2F9A13A012443C99ULL,0x25C647E547E916A2ULL,0x2A332B322A002C8DULL,0x33B713286D8511D4ULL,
};

static const uint64_t __blob_Conv2D_510_off_bias_539[] = {
  0xFFEAB7A2FEC0A22DULL,0xFF5A7E32FF9006FCULL,0xFF66312DFF7EB797ULL,0xFE86102EFF25C6FDULL,0xFF431653FF74E83CULL,0xFF586E08FE7FD817ULL,0xFE7AE861FE7691DAULL,0xFEF65403FE4A0F9CULL,
  0xFF1C6CD6FF781DD4ULL,0xFE83E860FF03F340ULL,0x000A2715FF16DC34ULL,0xFEAAEE81FEC742EFULL,0xFEB41791FF0DA419ULL,0xFE8BC203FEFB4294ULL,0xFFF95703FF0A450FULL,0xFF8F0E84FF61051BULL,
  0x0052EA5C00538B82ULL,0xFF22EF78FF5BAF1EULL,0xFF5E5C46FEBC4FBEULL,0xFFB249ACFD52652EULL,0xFF3A7855FD88326CULL,0xFEF6F6E1FE64C46DULL,0xFFD1ABD1FF7E72C3ULL,0xFFB41D0BFE2616FEULL,
  0xFF27B4FCFF5F61BEULL,0x00037E76FF36E6C1ULL,0xFFA4CBAEFE59C419ULL,0xFF08F547FEEE0A73ULL,0xFE871256FF2216DBULL,0xFF663853FE525F9CULL,0xFE6390D7FFB92C5EULL,0xFF3AF382FEFCEAE6ULL,
  0xFEBEE5BFFF63E169ULL,0xFFBB2886FF517FEFULL,0xFE1D1117FF49A1A3ULL,0xFFA08C97FEDF607FULL,0xFEEB3FE2FEFB4E4AULL,0xFE8D1E8EFF20D2C5ULL,0xFE9FEEEEFF0BCB90ULL,0xFFAD972AFE9C9A1BULL,
  0xFF264B89FEBBE428ULL,0xFEDC1D34FE73BAD9ULL,0xFEFCF19DFF709A67ULL,0xFE70B894000FD565ULL,0xFF25DD28FF21983DULL,0xFEFE6AE8FEAACE3DULL,0xFEAA8090FFB04042ULL,0xFF796DD7FF2E24B8ULL,
  0xFF796FCEFEA0D7CEULL,0xFEFE6A4AFF0C4FEAULL,0xFED8FE5CFE9198EAULL,0xFF5CFF62FF23A5E2ULL,0xFE8815C8FF7375A2ULL,0xFEE0F7AEFE460432ULL,0xFF026B5A006CC0E3ULL,0xFEF97363FE6A4046ULL,
  0xFF071F02FF846779ULL,0x0011EA61FF031074ULL,0xFEB46357FF1543A4ULL,0xFFA453A7FF2790B0ULL,0xFEE574E9FF41452CULL,0xFEC02308FEC15C7CULL,0xFE14971BFF8FC4A4ULL,0xFF9EF33BFFEF7B0DULL,
};

static const uint64_t __blob_Sigmoid_513_activ_ROM0[] = {
  0x00000000000088C0ULL,
};

static const uint64_t __blob_Sigmoid_513_activ_ROM1[] = {
  0x0000C00000000000ULL,0x33250249C0000000ULL,0x026538C3030C0755ULL,0x0539D88E14440111ULL,0x6F000A00FF5646DBULL,0x0FEF57140276149BULL,0xFE790FD34DECF70AULL,0x000000002A1916C6ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_457_mul_scale_473[] = {
  0x0000000000006A43ULL,
};

static const uint64_t __blob_Conv2D_457_off_bias_476[] = {
  0x000000000000FA1DULL,
};


static const uint64_t __blob_Conv2D_519_mul_scale_545[] = {
  0x050607A71F584043ULL,0x08331A5B0849061EULL,0x071D0DE50D7D0C27ULL,0x0F84134F0F290DF5ULL,0x0E3138700D100B30ULL,0x09350AFA08CE07D4ULL,0x16B80BC9159108F7ULL,0x08711020200114B1ULL,
  0x11C20E250B6412D6ULL,0x11730A1311D91121ULL,0x0C700D4F3F5D0684ULL,0x0E583B3015DE0D20ULL,0x0FE02B0F12D41905ULL,0x0BC90B040AE8192DULL,0x11D20E0B299916CFULL,0x473926EA15001C7CULL,
  0x09AC0FB10E2A0C5AULL,0x0BC407F30BAB0E31ULL,0x09A80D4211F7369EULL,0x1830098B33190A65ULL,0x116C0B2D0F500954ULL,0x06920E720A9D0A30ULL,0x211209C614D00B99ULL,0x1B0D171508070ABEULL,
  0x114C09E616600F76ULL,0x0E160DFD07C60BAFULL,0x09190BD60BA90CBBULL,0x075608BF07BF0848ULL,0x0CD40A00098A1528ULL,0x0F8D14310EA11007ULL,0x0D6446D0162F181CULL,0x1B9B0C8A0D6B08D5ULL,
  0x07B50A210B27174FULL,0x520D1591092A0883ULL,0x14CE09860CC00B38ULL,0x1BED07EB113714DEULL,0x0DCF0B5108691E27ULL,0x0DD20B400CEF1404ULL,0x10EE0BB619680E4FULL,0x07EF1C6F1B8A0D74ULL,
  0x0B2818300FF309B6ULL,0x1082118E0CA71360ULL,0x09583E430AD60AC9ULL,0x0BF709F10F7B0D53ULL,0x141808EC0B670993ULL,0x0D641D740713183FULL,0x1C720DA2134804F8ULL,0x07A209F70A340D18ULL,
  0x09E5132A0D074827ULL,0x0C780CD415EC0FA5ULL,0x07E50CEC0F081C87ULL,0x09C10E1B0C2F1048ULL,0x080A19A521500B3AULL,0x0B920EAB1178079FULL,0x0CE70E5B1869092AULL,0x0D81083006F41104ULL,
  0x09FD07FA0798127DULL,0x08FE1112133E1D5FULL,0x0C15210E1F461AA2ULL,0x0B3B09F312650CC5ULL,0x08D8068D0B810962ULL,0x12D02CFA0C201412ULL,0x0AF018E320F711ADULL,0x09E845820C3307CCULL,
};

static const uint64_t __blob_Conv2D_519_off_bias_548[] = {
  0xFCFC952DFCEE12FDULL,0xFD014ECFFD2602F1ULL,0xFD183A52FD0E62D5ULL,0xFD43D3D1FD12582DULL,0xFD378A30FD089093ULL,0xFD41036EFCF53AA9ULL,0xFD2A69D9FD1B9274ULL,0xFD1E1933FCDA4A7DULL,
  0xFD162D7EFD0C9804ULL,0xFD01C958FD104B46ULL,0xFD19641BFD42526CULL,0xFD28FA4EFD48E95CULL,0xFD183B74FD16C6B9ULL,0xFD6F016AFD07B387ULL,0xFD1E0415FD13797DULL,0xFD14A631FD496809ULL,
  0xFCF30192FD6B79C0ULL,0xFD005B07FD5002F6ULL,0xFD4AF9CBFD0FD319ULL,0xFD2B57C4FD1C532FULL,0xFD3F7FCFFD0B046EULL,0xFCEBC9EFFD10B904ULL,0xFD7C3C94FD66F33AULL,0xFD1C1D75FCEEA9D7ULL,
  0xFD290262FD07D32AULL,0xFD21B428FD16AC5DULL,0xFD2537CBFD1B1F43ULL,0xFD0F67CFFD031A44ULL,0xFD352E6EFD29639CULL,0xFCECA890FD7E4897ULL,0xFD1ED9E3FD16D4D5ULL,0xFC7BA76BFCDCA056ULL,
  0xFD77BB13FD0FFC7EULL,0xFD508E83FD9FEA20ULL,0xFD119F37FD11866FULL,0xFD107591FD13E29EULL,0xFCF4D893FD436D91ULL,0xFD0BFE9EFD42C198ULL,0xFD352F33FD11BF30ULL,0xFD189CA8FD2A3D86ULL,
  0xFD1F16F0FD23FD4DULL,0xFD661937FD1F0919ULL,0xFD39C150FD21A72BULL,0xFD2BA286FD6FF54CULL,0xFD09BEBDFD1F45D2ULL,0xFCDE33F4FCF16ADFULL,0xFD46C234FD333037ULL,0xFD1B9854FD1D9409ULL,
  0xFD30713FFD357A20ULL,0xFD02E738FD32DA2CULL,0xFD60E626FD2D979AULL,0xFCFFFBB4FCEBD8A4ULL,0xFD074C4EFD14D3C1ULL,0xFD86B6E8FD0CF35AULL,0xFD3334C9FD3BAE65ULL,0xFCF0969EFD0C2B05ULL,
  0xFD15D2FEFCFCF578ULL,0xFCD011FFFD07C6EBULL,0xFCFACE32FCDB7AE3ULL,0xFD550414FD019922ULL,0xFD302C9FFD2BF1D1ULL,0xFDAAEA5EFC54F3C1ULL,0xFD5A24E2FCF37BB9ULL,0xFD2F782FFCC14F2FULL,
  0xFD1F6797FD18FEA3ULL,0xFCFC8631FD189633ULL,0xFD0804AAFD186BCCULL,0xFD2D28CDFCC937FEULL,0xFD109C6CFD65A660ULL,0xFD192117FCF70A7AULL,0xFCF9F766FD10A1CBULL,0xFD5638A8FD1B458AULL,
  0xFD705037FD8C93D5ULL,0xFD386A37FD085F71ULL,0xFD36B266FD4078BBULL,0xFCFCB598FD0FCB9CULL,0xFD2D0149FD0DAE0FULL,0xFD2280BEFD3E09AFULL,0xFD524B4FFD0D49FEULL,0xFD38381EFD42A098ULL,
  0xFD2836A3FD3A0866ULL,0xFD69CF34FCC36CC7ULL,0xFD56599CFD4121C8ULL,0xFD19788AFD205208ULL,0xFD2B31B3FCE82D72ULL,0xFD104BBEFCF1A0A9ULL,0xFD088D02FD3F9A46ULL,0xFD7FE203FD237635ULL,
  0xFCF82275FD0FED74ULL,0xFCFFAC7CFDBF18C2ULL,0xFD30920AFD044181ULL,0xFDAEDB2AFD44D6EBULL,0xFD123702FD16F21DULL,0xFD34CB49FD6113DBULL,0xFD21766EFD52A5D1ULL,0xFCFD5A53FD066356ULL,
  0xFD07F7F0FCB7C174ULL,0xFD027300FD4FC98BULL,0xFD7B8D9FFD473A7BULL,0xFD0F2E3FFCFE7B1FULL,0xFD419A67FD38627AULL,0xFD1559C2FD14F243ULL,0xFD18D42AFCCA731DULL,0xFD3FEE4CFD548040ULL,
  0xFD5342DBFD133B75ULL,0xFD0CE029FD261EF1ULL,0xFD5AB4B6FCF69810ULL,0xFD282B7CFD6BC2A8ULL,0xFD101FACFD1DBF28ULL,0xFD26AFC9FD471E47ULL,0xFD1C8FD3FCC3E13BULL,0xFD041709FD2BF220ULL,
  0xFD1DC82BFD127A9CULL,0xFCF05303FCD8B9BFULL,0xFCF978DBFD2E81B3ULL,0xFD070628FD3D9985ULL,0xFD18E7C2FD8777D4ULL,0xFD0AE9E8FD2E2090ULL,0xFD5B62BAFD206870ULL,0xFD488471FCF75A70ULL,
  0xFD270D5CFD355213ULL,0xFD190657FD42A208ULL,0xFD2DEBC6FCC8C9F9ULL,0xFD193736FD200560ULL,0xFD2FC3D3FD15C4B0ULL,0xFDA348B7FD261272ULL,0xFD049013FCFA7EC9ULL,0xFCFC62BEFC55FDBCULL,
};

static const uint64_t __blob_Sigmoid_522_activ_ROM0[] = {
  0x000000000A09C100ULL,
};

static const uint64_t __blob_Sigmoid_522_activ_ROM1[] = {
  0x1000F3C301340060ULL,0x489A2666369C2180ULL,0x689B3AD71C297AE6ULL,0xE00003A7EB9ADDDEULL,0xF880F0000244EC00ULL,0x0FFAFFE6FDDE0C04ULL,0x00000FE000000000ULL,0x000000000FE00000ULL,
  0x0000000000000FE0ULL,
};

static const uint64_t __blob_Conv2D_560_mul_scale_599[] = {
  0x0FA12DBA18A1189DULL,0x122F18070C692060ULL,0x13A80BAA246016CCULL,0x11A70913133B3277ULL,0x1ED519ED0AA629C8ULL,0x3121197D3B871420ULL,0x37A711E64AE2252CULL,0x0BAE26DF13D0100AULL,
  0x15BE18AB14C10E7CULL,0x27D21FD80BAB0EAFULL,0x094F110719320BA6ULL,0x23D10F5020301AD6ULL,0x0D1C1C210B241394ULL,0x12BF0C5F0AB81EB3ULL,0x0D401084196B2E11ULL,0x188E13FF0DD812D7ULL,
};

static const uint64_t __blob_Conv2D_560_off_bias_602[] = {
  0x005FB04B00295461ULL,0xFFCE66A500AABE0CULL,0x000FAA90005E2888ULL,0x004B12BCFFB2A66CULL,0xFFF3407900B21B94ULL,0x00D2FDED00CB8427ULL,0xFFBBB55F00A65153ULL,0x0072A4000126DD4BULL,
  0xFFE7A86A0034682BULL,0xFFCBC1E2006C6D68ULL,0x0086F46F00008424ULL,0xFFE9326200697DD5ULL,0x0037B2FCFFF696DDULL,0x006C0A630086FBD7ULL,0x003EBF5F0034194AULL,0x001D3153FFA71C31ULL,
  0x007EB6F400579CD3ULL,0x001797250028D74FULL,0x0042B9E300A5FBE1ULL,0x008D9782FFBFE1EAULL,0x001FC042FFF6DCDFULL,0x00BE97640028B6E4ULL,0x00577CCF003C303DULL,0x001DF47A0084D469ULL,
  0x010F836A0037E3E1ULL,0x00C7EE39FFBD64EEULL,0x0021A2FE000A72A5ULL,0x003DCAFE00393420ULL,0x00624616007BC59CULL,0xFFC6A34300729643ULL,0xFFEBFAA900819896ULL,0x006FB5EDFFC8E8B9ULL,
};

static const uint64_t __blob_Sigmoid_563_activ_ROM0[] = {
  0x000000000DC58100ULL,
};

static const uint64_t __blob_Sigmoid_563_activ_ROM1[] = {
  0x0000C00000000000ULL,0xFC35FF0DC0000000ULL,0xD94017A305D1BCF3ULL,0x0800E8A536491572ULL,0x5466ECCDE8FC3A00ULL,0xDFB05C00E800E26DULL,0x0000EED84600F000ULL,0x1100FD5531000555ULL,
  0x3F8000000000245FULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_527_mul_scale_554[] = {
  0x432D2A541A130569ULL,0x2E1F0BFE47F34B3DULL,0x1B953AED10BE0BE6ULL,0x158D422413FE1212ULL,0x10512AD72C0C4746ULL,0x18EF2A7D22DB1525ULL,0x0A4D0D7B10FB3733ULL,0x14830B8A1B1610ACULL,
  0x3E0608A728FB0DCCULL,0x0FBE1A49104A132CULL,0x59C4420D1DA817E8ULL,0x31550BD510D316D3ULL,0x11353E44369A0874ULL,0x19A635304AC80FC3ULL,0x0D4F155113450F24ULL,0x061D241E103A0FFAULL,
  0x14430C6D0F050F24ULL,0x1B2B12D11DA70A3CULL,0x40001209145516A5ULL,0x085C103426880E72ULL,0x0B6933A00C450C1DULL,0x3C4607E211711755ULL,0x17A314622E7F5B2BULL,0x45EB097B2ACE074CULL,
  0x0BAC36BE0C1B0DCAULL,0x36EE5030134D2443ULL,0x0AF5077B08F71178ULL,0x49693CC8098B276BULL,0x312019E10D9312ECULL,0x15FF08B431481ABBULL,0x232706FD0F2012E5ULL,0x0C3D110308F83EB1ULL,
  0x2069545F1AD808BEULL,0x301A4EB051AC2DDEULL,0x12E0180C0B7E0EF1ULL,0x13961A8F6EE7106AULL,0x2039075808761989ULL,0x0D6816E51061116EULL,0x106F0FEB09921E9AULL,0x2563077023714E71ULL,
  0x0C2B0EA308770FF4ULL,0x54C60AD607DB4D87ULL,0x1D0A0DE70EA609ABULL,0x1506285513080588ULL,0x2CFE0C280F701F7AULL,0x11D3290909310CE2ULL,0x0EC5100A0F616046ULL,0x0E0E2C721F0B0957ULL,
  0x3EBA0EBB11170552ULL,0x49A62AF229A00F21ULL,0x30AF15922B4612A3ULL,0x2465118A171335F9ULL,0x0AC7068624204B09ULL,0x190C29FC104D4550ULL,0x24DB0BA70D1F3B44ULL,0x1D14217B0BB830EAULL,
  0x4448143F380A1256ULL,0x31C61AE4071524D7ULL,0x47A815D5132C100EULL,0x0A5410F713892B37ULL,0x4FC8135B0BB009C7ULL,0x0CAB13E4404E0744ULL,0x16DD2CDA2E003685ULL,0x369C05BC3BF11C28ULL,
};

static const uint64_t __blob_Conv2D_527_off_bias_557[] = {
  0x00935A220077887BULL,0x01A186AFFFDEC3C8ULL,0x0111665000A85D57ULL,0x001603E3006C0DACULL,0x00817F34009730BFULL,0x00BD6A39002801F1ULL,0x0036599F008E6150ULL,0x00887AB20256C0ABULL,
  0x0042F488008702A7ULL,0x00B6DAE4FFB0009FULL,0x0006C4140081226AULL,0x00742ED8007EDC3BULL,0x0075384FFFB22E27ULL,0x0070E4FF00993107ULL,0x005BABB9004E8108ULL,0x009DB6410072B05FULL,
  0x00C36C9400783A74ULL,0x008BA569009836C5ULL,0x00AC6B6200C8B034ULL,0x0075715C00DE3EEFULL,0x007AF61E008A7981ULL,0x012C919C00D21808ULL,0x00826830008DE0E2ULL,0x0088618C006E558FULL,
  0x00836AE800996583ULL,0x008B6278FFEA3A15ULL,0xFFDB824A007C9E0DULL,0x006E1CC101D1ACC8ULL,0x009B90ED00784841ULL,0x007EEDDC00667508ULL,0x00A15FA6007DDB6EULL,0x0064ACC201F79318ULL,
  0x008BAF7D008FF9E0ULL,0x00723B6800EC6ED8ULL,0xFFF6AA2F0075339DULL,0x003B3F79007131A9ULL,0x00902E82009C2567ULL,0xFFDB3106007F0848ULL,0x0045C6C1006FB9C7ULL,0x008AD72E0049D0B3ULL,
  0x006C251B0077C475ULL,0x0067EBF100095CA7ULL,0x008206F80070FA5BULL,0x0117FCB900923007ULL,0x01214E6BFFE1D978ULL,0x0031CC6A006EAF27ULL,0x00D8083E00766825ULL,0xFFDF5488007F26FBULL,
  0x008A48310090854EULL,0x0073947301792639ULL,0x0089A9FF0111E787ULL,0x00E820E7FF70F8C1ULL,0x00AEB98A0091CE66ULL,0x007085C10094AAF5ULL,0x00935E1900F0CB06ULL,0xFF37CA28FF95C2C7ULL,
  0x007742DC00732449ULL,0x01E35A83002A6054ULL,0xFFD96FC40091AFD3ULL,0x00851D09007E997AULL,0x0075B87400C28FE5ULL,0x00727C0A00789094ULL,0x0084CF9701A37EDEULL,0x00781EB6005DED28ULL,
  0x00D38881008870C3ULL,0x006F30CF005B08A4ULL,0x00C32F4E004BE968ULL,0x009F65BA0053AC46ULL,0x0056CAE20074C6E4ULL,0x0080000000882BAEULL,0x0097CCB5006DA707ULL,0x008B8F46FF9B13BCULL,
  0x00633E9F008C5493ULL,0x0076C7A70091BADFULL,0x00A119FD00783526ULL,0x00E22BA000357C64ULL,0x0080C52600F4D60BULL,0x0092A8F000757787ULL,0x00995A0700DC95E4ULL,0x003B778F006D83BDULL,
  0x0083C90A007E92CBULL,0x009B875D008F7149ULL,0x008EF5700064F6CBULL,0x00A21C6B007AF615ULL,0x009BC54C00779DA5ULL,0x00450F950063C812ULL,0x0069B589007AC232ULL,0x00A77A59017F56D7ULL,
  0x004E95C600742DD3ULL,0xFFAE679DFFBA4902ULL,0x006F7B0E00B32473ULL,0x00D96A45008F6942ULL,0x0078B65A0128B974ULL,0x00670A6A007EB591ULL,0x0038EFB7008115F6ULL,0x0059CBCFFFDF0C29ULL,
  0x00AD3B2600939A82ULL,0x0018CC6F008B9741ULL,0x00617AA10087B629ULL,0x00E764C80051EB13ULL,0x008B389300732AFBULL,0xFF807959009EDC6DULL,0x00743D4500C5038EULL,0x0092DFD6007B73BCULL,
  0x006F86C1FFDDA1D2ULL,0x001F2A1C0082F983ULL,0x0074A1A3FE62505AULL,0x008E8EEC00932589ULL,0x00856589FFFDA3D3ULL,0x00B708BC007A44DEULL,0x0077B89F0026C5E4ULL,0x003D2E35FFA1DBB2ULL,
  0x00F7C252009A65BAULL,0xFFE44F07006CCF62ULL,0x009AA9AA013BC229ULL,0x014443F70090596AULL,0x006C754F00690822ULL,0x01F62F9E007894C7ULL,0x0095A8DE00D503CEULL,0x0078B4690076BF59ULL,
  0x007AFBAA00861EE2ULL,0x018187A30074EC54ULL,0xFFE7A07B007EC3EFULL,0x00741B6600849FE2ULL,0x005EAEA6006A8CBBULL,0x0157786400423D94ULL,0xFF050F4A0056B677ULL,0xFEED2A0200880D38ULL,
};

static const uint64_t __blob_Sigmoid_530_activ_ROM0[] = {
  0x000000000DC58100ULL,
};

static const uint64_t __blob_Sigmoid_530_activ_ROM1[] = {
  0x0200C00000000000ULL,0x060B00F3D9310E40ULL,0xDA481758058BC9E5ULL,0x0889E57E2D001044ULL,0x4111F777E5AB3000ULL,0xCEE664CDE666E1CDULL,0xFAABE3B94639F1C7ULL,0x2B1CF8E4075822ABULL,
  0x1B1F1444FD28FCDCULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Conv2D_534_mul_scale_563[] = {
  0x42974F824EA159CCULL,0x45EA44DD594D336EULL,0x42B243E255FA31D2ULL,0x56942ADC46D3582EULL,0x555B6DCD491D5C2BULL,0x51B06E364E02407CULL,0x4A9A572C46C57402ULL,0x404F512F4A5B4274ULL,
  0x3ED6655529DA3D88ULL,0x43B3454A339E4EE3ULL,0x38534E5936422F57ULL,0x3E17506E5A4341FCULL,0x38F9556C54AE376FULL,0x4B4F45F73408449FULL,0x4FD74AF77257577AULL,0x317B536F61937339ULL,
};

static const uint64_t __blob_Conv2D_534_off_bias_566[] = {
  0xFE2C012CFD9CD915ULL,0xFE09A6BAFE24BC91ULL,0xFD8499B8FDFECE0DULL,0xFE04273AFDA5DC68ULL,0xFE3E51D9FE15A9A9ULL,0xFDEF3086FE51023DULL,0xFE59ADC9FEE68F78ULL,0xFE2600EDFDB9BF54ULL,
  0xFE2E562CFDA83EEEULL,0xFDC5E722FDC9A41DULL,0xFD26971CFE61E3BBULL,0xFE50D060FE94754DULL,0xFE2F3706FE51000CULL,0xFEAD4BA5FDE62683ULL,0xFDCCF683FE4AA18AULL,0xFE15650AFDDF77E1ULL,
  0xFE356598FDF9F01CULL,0xFDDB493BFE18C638ULL,0xFE28B299FDC1C69BULL,0xFE748932FE60F0FCULL,0xFD5BA83DFE377D15ULL,0xFE0383DFFE6E76EBULL,0xFEA883DFFE1BEF11ULL,0xFE42D115FE9C5799ULL,
  0xFDF8740BFDCD4944ULL,0xFDF22E88FDABA3BEULL,0xFE00C6EEFDF26D41ULL,0xFDFC00B0FE54347BULL,0xFDB4CDDEFDE99560ULL,0xFDB7489CFE8C05D3ULL,0xFDB30862FDF605B0ULL,0xFDF51824FDA9BA88ULL,
};

static const uint64_t __blob_Conv2D_568_mul_scale_608[] = {
  0x18F316651D962062ULL,0x0D5335071E5C10BEULL,0x36C72171421E1928ULL,0x27160AB720E31926ULL,0x128D2027143E16EFULL,0x18CD19DE158B2A58ULL,0x0F7F19290C6B1FF1ULL,0x2131329D19DA0DFBULL,
  0x219C418525190B6BULL,0x24E92AB617391ABFULL,0x325309B73C490EB5ULL,0x254913B341A3130FULL,0x1FA318921F910C0BULL,0x223917661DCF15C8ULL,0x125B1C3617AF163DULL,0x50BB1B12279B2EC1ULL,
};

static const uint64_t __blob_Conv2D_568_off_bias_611[] = {
  0xFF63470BFFB8B925ULL,0xFEE880EEFF6B74BFULL,0xFF858258FF748295ULL,0xFF88A63EFFC5911FULL,0xFF9C948EFFB2611EULL,0xFFB1C703FF58DA16ULL,0xFF9C197DFF4110F5ULL,0xFF5CAA6FFFA349F7ULL,
  0xFFBB1A92FF8C507FULL,0xFFAC7AA9FFB144B8ULL,0xFF872C62FF7E8B55ULL,0xFFB4D13BFF71C54EULL,0xFF83E990FED5049CULL,0xFF6482C5FF90F41CULL,0xFFA01426FFA1A3C5ULL,0xFFC8269CFF8B656DULL,
  0xFF59F28FFFAACED9ULL,0xFFC21426FEABBA42ULL,0xFF7FAC3BFF4C18E8ULL,0xFF241B3BFFB68943ULL,0xFF6F475EFF750590ULL,0xFF9EE737FF9F94AFULL,0xFECAEECAFFE57B7AULL,0xFFBEF389FF58D2F4ULL,
  0xFF249F40FFAEFA05ULL,0xFF7D7AEBFF4BA1E1ULL,0xFF84518BFF1F4F95ULL,0xFF476F33FE8B41E5ULL,0xFF6CDD98FFC644C2ULL,0xFF6922B4FF95A4DCULL,0xFF89DE03FFC26CD6ULL,0xFFD23489FF70D086ULL,
};

static const uint64_t __blob_Sigmoid_571_activ_ROM0[] = {
  0x000000000DC58100ULL,
};

static const uint64_t __blob_Sigmoid_571_activ_ROM1[] = {
  0x030CC00000000000ULL,0x166D07C2E88F0B25ULL,0x774C50AB24AB0180ULL,0xEF5C368D0C9ADCCDULL,0x0755F8E4363F0B14ULL,0x3F800000000037A4ULL,0x00003F8000000000ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,0x00003F8000000000ULL,0x000000003F800000ULL,
};

static const uint64_t __blob_Sigmoid_537_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_537_activ_ROM1[] = {
  0x02D1F28C17AB00B5ULL,0x4EF102CD3C694981ULL,0x2D1D1C37FC934748ULL,0xFF5B2D001920FD59ULL,0x0B85FF6E338D0AE9ULL,0x3F80000000003123ULL,
};

static const uint64_t __blob_Conv2D_575_mul_scale_617[] = {
  0x7A476ACE6F9E72BBULL,0x5EF74D2E516D66A7ULL,0x4AEA5FE84B6362F9ULL,0x3CAB3FE03A1F38C0ULL,0x743D70A775F0778BULL,0x45655E724F965EF7ULL,0x3EB23FB068114E98ULL,0x146122AC2DA432AAULL,
  0x74257077799E6D2AULL,0x45D25EEB548A69DCULL,0x58C9638A4A044C85ULL,0x49A44E8C45AD3134ULL,0x5C226F557712752FULL,0x541D644B615F5A3FULL,0x3DB448D754A2531FULL,0x38483F6742783C1AULL,
};

static const uint64_t __blob_Conv2D_575_off_bias_620[] = {
  0x03E7B99503DF8125ULL,0x03D0AF3D03DE7189ULL,0x03B0DE2903C202D6ULL,0x03848AA903B19293ULL,0x035BA587037B3EBFULL,0x0322FFCE033F3949ULL,0x02D1EF9702F2E318ULL,0x02B29D3F02C3D17FULL,
  0x0408721E03F775C1ULL,0x040201E40402311FULL,0x03D5245403F30008ULL,0x03C1EEA903AFF800ULL,0x03310A9903701172ULL,0x02EEF92D031AEA82ULL,0x02B4D8B602CB3B9EULL,0x0298F68802B1CE05ULL,
  0x03EC8E5203E28BA5ULL,0x03D9F9B403CE8812ULL,0x03C2783503C5DB03ULL,0x03B6399B03AE2EEEULL,0x035514860392649EULL,0x03163ACC0337DFA4ULL,0x02C4703002E31E28ULL,0x02B512EF02A76F3DULL,
  0x03E8F9A803DB3A5BULL,0x03EF985803E73282ULL,0x03E17C0F03F3E24BULL,0x03A56DC003D21AE4ULL,0x03495FF903717F79ULL,0x02EAAB8D0318C8FAULL,0x02C6E56402D4CAE1ULL,0x02AC5A0702BAF694ULL,
};

static const uint64_t __blob_Conv2D_542_mul_scale_572[] = {
  0x52D229C756C5592DULL,0x3BC27EEB42DA30B3ULL,0x4A1C2C065E38353FULL,0x282E29063A373938ULL,0x6204362C47FB474BULL,0x38883B8025E54EAAULL,0x496D7B6029564E48ULL,0x3654364D3EFC2FDEULL,
  0x40E33191540A328BULL,0x36E44F5871CA2A0BULL,0x4DAA3FF333E73E1BULL,0x39062D112CB457F5ULL,0x6E042BC34A153FB4ULL,0x66A129D350393C36ULL,0x432A36672F874152ULL,0x4A9E3740348E3FBCULL,
};

static const uint64_t __blob_Conv2D_542_off_bias_575[] = {
  0xFFEBA545006E7059ULL,0xFFB8B8D7000B02F4ULL,0x002768EF00ABD2AFULL,0x00082D02FFFE880EULL,0xFFFC4A0E00A52C64ULL,0x00B3CBFA004D4B2EULL,0xFFDFC8BAFFFB5401ULL,0x001988FDFFDF1855ULL,
  0x003CD36F0037327DULL,0x00976B8800402797ULL,0xFFEC1A55FFE0C8EDULL,0x00001CE3FFB9C5EEULL,0xFFD975A400753AC0ULL,0x00B305000025F494ULL,0x0023A8D9FFE5770EULL,0xFFE4FEDE0091EB97ULL,
  0x0095CA73000FDF07ULL,0xFFE2670701326588ULL,0x008F2CB4FFE83AC7ULL,0x007DB6F000101CF0ULL,0x0042B473007BFD29ULL,0x000888E1FFBF553DULL,0xFFF8AD94007E5952ULL,0xFFED54F200198DFFULL,
  0xFFC1D5CA00BA610FULL,0x00883E9AFFE014C9ULL,0x001A7A730069CAE7ULL,0x003A253A00174056ULL,0x00B027C20033CB65ULL,0xFFE36C3D001A8DB7ULL,0x00316DC300268D38ULL,0x00704E40FFE8FBBEULL,
};

static const uint64_t __blob_Sigmoid_545_activ_ROM0[] = {
  0x000000000000C480ULL,
};

static const uint64_t __blob_Sigmoid_545_activ_ROM1[] = {
  0x0044C00000000000ULL,0x2363022DC9FE0677ULL,0xFC0F4B8E06C1E592ULL,0xF8E4FB874889FCCDULL,0x41C7FB42F9555472ULL,0x1A1B20B0FE2C0291ULL,0x00002F260BC2FF79ULL,0x000000003F800000ULL,
  0x3F80000000003F80ULL,
};

static const uint64_t __blob_Conv2D_549_mul_scale_581[] = {
  0x3FF237803E9D2B6CULL,0x20332CA734B15A15ULL,0x3A1A36D1312631CEULL,0x37942FF841AB31FCULL,0x2EA12E09468F407FULL,0x54F1604F2D3A466AULL,0x46C72990492729EAULL,0x306B269E2C234DBBULL,
  0x297A238D38D75110ULL,0x411230A03F233D4FULL,0x3163298E33953EC7ULL,0x35171FE4317F45DCULL,0x3F3D2CE034F82984ULL,0x382D3D934F6D3B12ULL,0x28623A733D803ADEULL,0x2472354B34B44B14ULL,
};

static const uint64_t __blob_Conv2D_549_off_bias_584[] = {
  0x005B9FFEFF53CA2EULL,0x010481EA00767C6CULL,0xFF781BB0008175E0ULL,0xFF6285C500747AF7ULL,0xFF542DDDFF48D0C9ULL,0x003F41A60056CBC8ULL,0xFFC7B03C00433E22ULL,0x00CBB4180055B88EULL,
  0x00B19A1B00AA976CULL,0xFF16112CFF27EBCFULL,0x0027A67E0107E479ULL,0x011CA7D30124BB8AULL,0x001A921AFF934066ULL,0x0110B48AFFFF746AULL,0xFF2C2180012195DBULL,0xFF8433C2FFFCCD72ULL,
  0xFF8FB93101382E46ULL,0xFFDEF2C9002433F5ULL,0x00C351D400A00107ULL,0x010D27F0FF753CFEULL,0x008446C7005D50E7ULL,0x00DEA421FFA7962DULL,0x00818DF4FFA3D6C4ULL,0x00757D41FF90104FULL,
  0xFF5D9D0200079244ULL,0x009233C4FEF38A95ULL,0x00DBABD3FFF47A6EULL,0xFFF505F5FFE7051AULL,0xFF79D33EFFC5D59FULL,0xFFE62D6CFFA59DBFULL,0x005A4AE9009696B7ULL,0xFF4C8B4B004613B3ULL,
};

static const uint64_t __blob_Sigmoid_552_activ_ROM0[] = {
  0x00000000000000C0ULL,
};

static const uint64_t __blob_Sigmoid_552_activ_ROM1[] = {
  0x00B6954C04FF0024ULL,0x35AB031CB40710FAULL,0x101F438203DFFA88ULL,0xFD860EB33F68FAF7ULL,0x08C1FFA528692860ULL,0x7F00000000006443ULL,
};

static const uint64_t __blob_Conv2D_556_mul_scale_590[] = {
  0x000000000000631BULL,
};

static const uint64_t __blob_Conv2D_556_off_bias_593[] = {
  0x000000000000FB72ULL,
};



static const uint64_t __blob_Sigmoid_585_activ_ROM0[] = {
  0x000000000000C100ULL,
};

static const uint64_t __blob_Sigmoid_585_activ_ROM1[] = {
  0x0249F80000000000ULL,0xFBC90758F806FF89ULL,0x0A56DA1728BAF94AULL,0xF6D2AEE6521FD9EFULL,0x00000000EC5F167CULL,0x07F00000000007F0ULL,0x000007F000000000ULL,
};

static const uint64_t __blob_Quantize_588_2400_requantize_zero[] = {
  0x0000000000000000ULL,
};



static const uint64_t __blob_Conv2D_594_zero_off_623[] = {
  0x0000000000000000ULL,
};

static const uint64_t __blob_Conv2D_594_mul_scale_626[] = {
  0x00000000000078F2ULL,
};

static const uint64_t __blob_Conv2D_594_off_bias_629[] = {
  0x0000000000000000ULL,
};


static const uint64_t __blob_Mul_614_param1[] = {
  0x000000000000007FULL,
};



void trace_ec__ec_blob_1(void) {
  ec_trace_start_blob("_ec_blob_1");
  ec_trace_start_epoch(1);
  {
  }
  {
  }
  ec_trace_end_epoch(1);
  ec_trace_start_epoch(2);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Quantize_8 */
    static const LL_Arithacc_InitTypeDef Quantize_8_init2 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 256,
      .fHeight = 256,
      .fChannels = 3,
      .batchDepth = 3,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = -32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Quantize_8_init2);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Conv2D_11_suboff_0 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_suboff_0_init2 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 0,
      .saturation_o = 0,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 256,
      .fHeight = 256,
      .fChannels = 3,
      .batchDepth = 3,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_11_suboff_0_init2);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_8 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Quantize_8_dma_init_in_0_2 = {
      /* from memory with batch=3 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_7_out_0 */
      .offset_start = 0,
      .offset_end = 196608,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 196608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Quantize_8_dma_init_in_0_2, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_suboff_0 output ports=0 range=7[1048576,1245184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_suboff_0_dma_init_out_0_2 = {
      /* to memory with batch=3 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_zero_off_out_1 */
      .offset_start = 1048576,
      .offset_end = 1245184,
      .offset_limit = 1245248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 196608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_11_suboff_0_dma_init_out_0_2, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_8 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Init(switch_init_in_2, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_2_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_2[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_8 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_0 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_suboff_0 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=2 */
    LL_Switch_Deinit(switch_deinit_in_2, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_2_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_2_all_units, 4);

  }
  ec_trace_end_epoch(2);
  ec_trace_start_epoch(3);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_11 */
    static const LL_Convacc_InitTypeDef Conv2D_11_init3 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 1,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 2,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 2,
      .raw_o = 0,
      .fWidth = 256,
      .fHeight = 256,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 8,
      .batchDepth = 3,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 255,
      .top_crop = 0,
      .bot_crop = 255,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_11_init3);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_11_mul_scale_3 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_mul_scale_3_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 16,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 128,
      .fHeight = 128,
      .fChannels = 16,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_11_mul_scale_5) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_11_mul_scale_3_init3);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_11_off_bias_6 */
    static const LL_Arithacc_InitTypeDef Conv2D_11_off_bias_6_init3 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 128,
      .fHeight = 128,
      .fChannels = 16,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17221,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_11_off_bias_8) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_11_off_bias_6_init3);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_14 */
    static const LL_Activacc_InitTypeDef Sigmoid_14_init3 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 13,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_14_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_14_activ_ROM1) },
      .ROM0_nbytes = 16,
      .ROM1_nbytes = 156,
      .shift_b = 3,
      .shift_c = 6,
      .shift_norm = 8,
      .bwidth = 4,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_14_init3);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11 input ports=0 range=7[1048576,1245184] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_dma_init_in_0_3 = {
      /* 256x256x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_zero_off_out_1 */
      .offset_start = 1048576,
      .offset_end = 1245184,
      .offset_limit = 1245248,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 196608,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_11_dma_init_in_0_3, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11 input ports=1 range=5[2746896,2747328] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_dma_init_in_1_3 = {
      /* 16x3x3x3(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_11_weights */
      .offset_start = 2746896,
      .offset_end = 2747328,
      .offset_limit = 2747392,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_11_dma_init_in_1_3, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 393216 */
    /* octoFlash -> 432 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_11_off_bias_6 output ports=0 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_11_off_bias_6_dma_init_out_0_3 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_11_off_bias_out_7 */
      .offset_start = 786432,
      .offset_end = 917504,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_11_off_bias_6_dma_init_out_0_3, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_14 output ports=0 range=7[524288,786432] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_14_dma_init_out_0_3 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_14_out_0 */
      .offset_start = 524288,
      .offset_end = 655360,
      .offset_limit = 786496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_14_dma_init_out_0_3, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 131072 */
    /* npuRAM4 <- 393216 */

    static const LL_Switch_InitTypeDef switch_init_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_3 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_6 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_6 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_14 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_14 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Init(switch_init_in_3, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_3_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_3_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x280);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_3[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_mul_scale_3 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_6 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_11_off_bias_6 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_14 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_14 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=3 */
    LL_Switch_Deinit(switch_deinit_in_3, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_3_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_3_all_units, 8);

  }
  ec_trace_end_epoch(3);
  ec_trace_start_epoch(4);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_15 */
    static const LL_Arithacc_InitTypeDef Mul_15_init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 128,
      .fHeight = 128,
      .fChannels = 16,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_15_init4);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_15_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_15_mul_sub1__init4 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 128,
      .fHeight = 128,
      .fChannels = 16,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_15_mul_sub1__init4);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15 input ports=0 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Mul_15_dma_init_in_0_4 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_13_out_0 */
      .offset_start = 786432,
      .offset_end = 917504,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_15_dma_init_in_0_4, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15 input ports=1 range=7[524288,786432] */

    static const LL_Streng_TensorInitTypeDef Mul_15_dma_init_in_1_4 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_14_out_0 */
      .offset_start = 524288,
      .offset_end = 655360,
      .offset_limit = 786496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_15_dma_init_in_1_4, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15_mul_sub1_ input ports=1 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Mul_15_mul_sub1__dma_init_in_1_4 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_13_out_0_copy_in_2 */
      .offset_start = 786432,
      .offset_end = 917504,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_15_mul_sub1__dma_init_in_1_4, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM4 -> 524288 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15_mul_sub1_ output ports=0 range=7[0,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_15_mul_sub1__dma_init_out_0_4 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_15_out_0_cp_in_1_cp_in_2 */
      .offset_start = 0,
      .offset_end = 262144,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 262144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_15_mul_sub1__dma_init_out_0_4, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */
    /* npuRAM3 <- 458752 */

    static const LL_Switch_InitTypeDef switch_init_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Init(switch_init_in_4, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_4_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_4_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_4[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=4 */
    LL_Switch_Deinit(switch_deinit_in_4, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_4_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_4_all_units, 6);

  }
  ec_trace_end_epoch(4);
  ec_trace_start_epoch(5);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_15_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_15_mul_sub2__init5 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 13,
      .fWidth = 128,
      .fHeight = 128,
      .fChannels = 16,
      .batchDepth = 8,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32156,
      .B_scalar = 32156,
      .C_scalar = -32010,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_15_mul_sub2__init5);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15_mul_sub2_ input ports=0 range=7[0,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_15_mul_sub2__dma_init_in_0_5 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_15_out_0_copy_in_3 */
      .offset_start = 0,
      .offset_end = 262144,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 262144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_15_mul_sub2__dma_init_in_0_5, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15_mul_sub2_ input ports=1 range=7[524288,786432] */

    static const LL_Streng_TensorInitTypeDef Mul_15_mul_sub2__dma_init_in_1_5 = {
      /* from memory with batch=8 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_14_out_0_inserted_in1744_copy_in_3 */
      .offset_start = 524288,
      .offset_end = 655360,
      .offset_limit = 786496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_15_mul_sub2__dma_init_in_1_5, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 327680 */
    /* npuRAM3 -> 458752 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_15_mul_sub2_ output ports=0 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Mul_15_mul_sub2__dma_init_out_0_5 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_15_out_0_cp_in_1_cp_in_2_cp_in_3 */
      .offset_start = 786432,
      .offset_end = 917504,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_15_mul_sub2__dma_init_out_0_5, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 131072 */
    /* npuRAM4 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Init(switch_init_in_5, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_5_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_5_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_5[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_15_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=5 */
    LL_Switch_Deinit(switch_deinit_in_5, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_5_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_5_all_units, 4);

  }
  ec_trace_end_epoch(5);
  ec_trace_start_epoch(6);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_19 */
    static const LL_Convacc_InitTypeDef Conv2D_19_init6 = {
      .simd = 2,
      .fsub = -127,
      .accumulate = 0,
      .kfilt_tot = 8,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 128,
      .fHeight = 128,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 127,
      .top_crop = 0,
      .bot_crop = 127,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_19_init6);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_19_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_19_ca_pipe_1_init6 = {
      .simd = 2,
      .fsub = -127,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 128,
      .fHeight = 128,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 127,
      .top_crop = 0,
      .bot_crop = 127,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_19_ca_pipe_1_init6);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_19_mul_scale_12 */
    static const LL_Arithacc_InitTypeDef Conv2D_19_mul_scale_12_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_19_mul_scale_14) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_19_mul_scale_12_init6);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_19_off_bias_15 */
    static const LL_Arithacc_InitTypeDef Conv2D_19_off_bias_15_init6 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30482,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_19_off_bias_17) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_19_off_bias_15_init6);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_22 */
    static const LL_Activacc_InitTypeDef Sigmoid_22_init6 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_22_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_22_activ_ROM1) },
      .ROM0_nbytes = 16,
      .ROM1_nbytes = 138,
      .shift_b = 6,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 4,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_22_init6);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_19 input ports=0 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_19_dma_init_in_0_6 = {
      /* 128x128x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_19_zero_off_out_10 */
      .offset_start = 786432,
      .offset_end = 917504,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 262144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_19_dma_init_in_0_6, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_19 input ports=1 range=5[2665216,2669824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_19_dma_init_in_1_6 = {
      /* 32x3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_19_weights */
      .offset_start = 2665216,
      .offset_end = 2665504,
      .offset_limit = 2669888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_19_dma_init_in_1_6, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_19_ca_pipe_1 input ports=0 range=7[786432,1048576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_19_ca_pipe_1_dma_init_in_0_6 = {
      /* 128x128x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_19_zero_off_out_10_copy_in_4 ca pipe offset=1 */
      .offset_start = 917504,
      .offset_end = 1048576,
      .offset_limit = 1048640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 262144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_19_ca_pipe_1_dma_init_in_0_6, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 1048576 */
    /* npuRAM4 -> 1048576 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_19_off_bias_15 output ports=0 range=7[1048576,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_19_off_bias_15_dma_init_out_0_6 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_19_off_bias_out_16 */
      .offset_start = 1048576,
      .offset_end = 1064960,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_19_off_bias_15_dma_init_out_0_6, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_22 output ports=0 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_22_dma_init_out_0_6 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_22_out_0 */
      .offset_start = 262144,
      .offset_end = 278528,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_22_dma_init_out_0_6, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM5 <- 131072 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_mul_scale_12 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_off_bias_15 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_off_bias_15 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_22 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_22 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Init(switch_init_in_6, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_6_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_6_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x110);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_6[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_mul_scale_12 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_off_bias_15 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_19_off_bias_15 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_22 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_22 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=6 */
    LL_Switch_Deinit(switch_deinit_in_6, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_6_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_6_all_units, 10);

  }
  ec_trace_end_epoch(6);
  ec_trace_start_epoch(7);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_23 */
    static const LL_Arithacc_InitTypeDef Mul_23_init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_23_init7);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_23_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_23_mul_sub1__init7 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_23_mul_sub1__init7);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23 input ports=0 range=7[1048576,1179648] */

    static const LL_Streng_TensorInitTypeDef Mul_23_dma_init_in_0_7 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_21_out_0 */
      .offset_start = 1048576,
      .offset_end = 1064960,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_23_dma_init_in_0_7, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23 input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_23_dma_init_in_1_7 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_22_out_0 */
      .offset_start = 262144,
      .offset_end = 278528,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_23_dma_init_in_1_7, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23_mul_sub1_ input ports=1 range=7[1048576,1179648] */

    static const LL_Streng_TensorInitTypeDef Mul_23_mul_sub1__dma_init_in_1_7 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_21_out_0_copy_in_6 */
      .offset_start = 1048576,
      .offset_end = 1064960,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_23_mul_sub1__dma_init_in_1_7, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM5 -> 262144 */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23_mul_sub1_ output ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_23_mul_sub1__dma_init_out_0_7 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_23_out_0_cp_in_5_cp_in_6 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_23_mul_sub1__dma_init_out_0_7, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 262144 */

    static const LL_Switch_InitTypeDef switch_init_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Init(switch_init_in_7, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_7_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_7_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_7[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=7 */
    LL_Switch_Deinit(switch_deinit_in_7, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_7_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_7_all_units, 6);

  }
  ec_trace_end_epoch(7);
  ec_trace_start_epoch(8);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_23_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_23_mul_sub2__init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31490,
      .B_scalar = 19681,
      .C_scalar = -31538,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_23_mul_sub2__init8);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Sub node=Conv2D_26_suboff_18 */
    static const LL_Arithacc_InitTypeDef Conv2D_26_suboff_18_init8 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 0,
      .saturation_o = 0,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_26_suboff_18_init8);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23_mul_sub2_ input ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_23_mul_sub2__dma_init_in_0_8 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_23_out_0_copy_in_7 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_23_mul_sub2__dma_init_in_0_8, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_23_mul_sub2_ input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_23_mul_sub2__dma_init_in_1_8 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_22_out_0_inserted_in1752_copy_in_7 */
      .offset_start = 262144,
      .offset_end = 278528,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_23_mul_sub2__dma_init_in_1_8, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 393216 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_26_suboff_18 output ports=0 range=7[524288,655360] */

    static const LL_Streng_TensorInitTypeDef Conv2D_26_suboff_18_dma_init_out_0_8 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_26_zero_off_out_19 */
      .offset_start = 524288,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_26_suboff_18_dma_init_out_0_8, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_suboff_18 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_suboff_18 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Init(switch_init_in_8, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_8_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_8_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_8[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_23_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_suboff_18 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_suboff_18 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=8 */
    LL_Switch_Deinit(switch_deinit_in_8, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_8_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_8_all_units, 5);

  }
  ec_trace_end_epoch(8);
  ec_trace_start_epoch(9);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_26 */
    static const LL_Convacc_InitTypeDef Conv2D_26_init9 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 1,
      .k_unsigned = 0,
      .deepmode = 1,
      .dss2mode = 0,
      .kseten = 3,
      .zfbias = 0,
      .inbytes_f = 3,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 32,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_26_init9);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_26_mul_scale_21 */
    static const LL_Arithacc_InitTypeDef Conv2D_26_mul_scale_21_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_26_mul_scale_23) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_26_mul_scale_21_init9);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_26_off_bias_24 */
    static const LL_Arithacc_InitTypeDef Conv2D_26_off_bias_24_init9 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29325,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_26_off_bias_26) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_26_off_bias_24_init9);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_29 */
    static const LL_Activacc_InitTypeDef Sigmoid_29_init9 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_29_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_29_activ_ROM1) },
      .ROM0_nbytes = 16,
      .ROM1_nbytes = 180,
      .shift_b = 6,
      .shift_c = 12,
      .shift_norm = 8,
      .bwidth = 4,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_29_init9);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_26 input ports=0 range=7[524288,655360] */

    static const LL_Streng_TensorInitTypeDef Conv2D_26_dma_init_in_0_9 = {
      /* 64x64x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .raw_out = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_26_zero_off_out_19 */
      .offset_start = 524288,
      .offset_end = 655361,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_26_dma_init_in_0_9, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_26 input ports=1 range=5[2727936,2728962] */

    static const LL_Streng_TensorInitTypeDef Conv2D_26_dma_init_in_1_9 = {
      /* 32x1x1x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_26_weights */
      .offset_start = 2727936,
      .offset_end = 2728962,
      .offset_limit = 2729032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_26_dma_init_in_1_9, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* octoFlash -> 1024 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_26_off_bias_24 output ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_26_off_bias_24_dma_init_out_0_9 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_26_off_bias_out_25 */
      .offset_start = 393216,
      .offset_end = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_26_off_bias_24_dma_init_out_0_9, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_29 output ports=0 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_29_dma_init_out_0_9 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_29_out_0 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_29_dma_init_out_0_9, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_mul_scale_21 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_off_bias_24 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_off_bias_24 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_29 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_29 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Init(switch_init_in_9, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_9_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_9_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x11);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_9[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_mul_scale_21 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_off_bias_24 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_26_off_bias_24 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_29 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_29 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=9 */
    LL_Switch_Deinit(switch_deinit_in_9, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_9_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_9_all_units, 8);

  }
  ec_trace_end_epoch(9);
  ec_trace_start_epoch(10);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_30 */
    static const LL_Arithacc_InitTypeDef Mul_30_init10 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_30_init10);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_30_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_30_mul_sub1__init10 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_30_mul_sub1__init10);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30 input ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_30_dma_init_in_0_10 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_28_out_0 */
      .offset_start = 393216,
      .offset_end = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_30_dma_init_in_0_10, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30 input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_30_dma_init_in_1_10 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_29_out_0 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_30_dma_init_in_1_10, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30_mul_sub1_ input ports=1 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_30_mul_sub1__dma_init_in_1_10 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_28_out_0_copy_in_9 */
      .offset_start = 393216,
      .offset_end = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_30_mul_sub1__dma_init_in_1_10, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 262144 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30_mul_sub1_ output ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_30_mul_sub1__dma_init_out_0_10 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_30_out_0_cp_in_8_cp_in_9 */
      .offset_start = 0,
      .offset_end = 131072,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_30_mul_sub1__dma_init_out_0_10, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 262144 */

    static const LL_Switch_InitTypeDef switch_init_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Init(switch_init_in_10, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_10_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_10_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_10[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=10 */
    LL_Switch_Deinit(switch_deinit_in_10, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_10_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_10_all_units, 6);

  }
  ec_trace_end_epoch(10);
  ec_trace_start_epoch(11);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_30_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_30_mul_sub2__init11 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 6,
      .By_shift = 0,
      .C_shift = 8,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17367,
      .B_scalar = -18452,
      .C_scalar = -17162,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_30_mul_sub2__init11);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30_mul_sub2_ input ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_30_mul_sub2__dma_init_in_0_11 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_30_out_0_copy_in_10 */
      .offset_start = 0,
      .offset_end = 131072,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_30_mul_sub2__dma_init_in_0_11, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30_mul_sub2_ input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_30_mul_sub2__dma_init_in_1_11 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_29_out_0_inserted_in1759_copy_in_10 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_30_mul_sub2__dma_init_in_1_11, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 393216 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_30_mul_sub2_ output ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_30_mul_sub2__dma_init_out_0_11 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_30_out_0_cp_in_8_cp_in_9_cp_in_10 */
      .offset_start = 393216,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_30_mul_sub2__dma_init_out_0_11, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Init(switch_init_in_11, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_11_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_11_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_11[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_30_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=11 */
    LL_Switch_Deinit(switch_deinit_in_11, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_11_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_11_all_units, 4);

  }
  ec_trace_end_epoch(11);
  ec_trace_start_epoch(12);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1766 */
    /* node=Identity_inserted_id1766 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1766 input ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1766_dma_init_in_0_12 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_30_out_0_cp_in_8_cp_in_9_cp_in_10_inserted_in1766 */
      .offset_start = 393216,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Identity_inserted_id1766_dma_init_in_0_12, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 65536 */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1766 output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1766_dma_init_out_0_12 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_30_out_0_cp_in_8_cp_in_9_cp_in_10_inserted_out1766 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id1766_dma_init_out_0_12, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_12[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1766 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=12 */
    LL_Switch_Init(switch_init_in_12, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_12_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_12_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_12[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1766 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=12 */
    LL_Switch_Deinit(switch_deinit_in_12, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_12_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_12_all_units, 2);

  }
  ec_trace_end_epoch(12);
  ec_trace_start_epoch(13);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_34 */
    /* node=Slice_34 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_34 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Slice_34_dma_init_in_0_13 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_32_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Slice_34_dma_init_in_0_13, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_34 output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Slice_34_dma_init_out_0_13 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* __ATONN_bucket_1768_p1 */
      .offset_start = 0,
      .offset_end = 4096,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Slice_34_dma_init_out_0_13, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_34 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Init(switch_init_in_13, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_13_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_13_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_13[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_34 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=13 */
    LL_Switch_Deinit(switch_deinit_in_13, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_13_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_13_all_units, 2);

  }
  ec_trace_end_epoch(13);
  ec_trace_start_epoch(14);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1769 */
    /* node=Identity_inserted_id1769 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1769 input ports=0 range=7[65536,131072] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1769_dma_init_in_0_14 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_34_out_0_inserted_in1769 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id1769_dma_init_in_0_14, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1769 output ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1769_dma_init_out_0_14 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_34_out_0_inserted_out1769 */
      .offset_start = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 1,
      .batch_offset = 16,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id1769_dma_init_out_0_14, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1769 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Init(switch_init_in_14, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_14_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_14_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_14[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1769 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=14 */
    LL_Switch_Deinit(switch_deinit_in_14, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_14_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_14_all_units, 2);

  }
  ec_trace_end_epoch(14);
  ec_trace_start_epoch(15);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_36 */
    static const LL_Convacc_InitTypeDef Conv2D_36_init15 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 0,
      .kfilt_tot = 8,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_36_init15);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_36_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_36_ca_pipe_1_init15 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_36_ca_pipe_1_init15);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_36_mul_scale_30 */
    static const LL_Arithacc_InitTypeDef Conv2D_36_mul_scale_30_init15 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_36_mul_scale_32) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_36_mul_scale_30_init15);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_36_off_bias_33 */
    static const LL_Arithacc_InitTypeDef Conv2D_36_off_bias_33_init15 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17984,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_36_off_bias_35) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_36_off_bias_33_init15);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_39 */
    static const LL_Activacc_InitTypeDef Sigmoid_39_init15 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_39_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_39_activ_ROM1) },
      .ROM0_nbytes = 8,
      .ROM1_nbytes = 108,
      .shift_b = 5,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 3,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_39_init15);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_36 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_36_dma_init_in_0_15 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_36_zero_off_out_28 */
      .offset_start = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 8,
      .batch_offset = 16,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_36_dma_init_in_0_15, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_36 input ports=1 range=5[2721792,2724096] */

    static const LL_Streng_TensorInitTypeDef Conv2D_36_dma_init_in_1_15 = {
      /* 16x3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_36_weights */
      .offset_start = 2721792,
      .offset_end = 2722080,
      .offset_limit = 2724160,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_36_dma_init_in_1_15, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_ca_pipe_1 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_36_ca_pipe_1_dma_init_in_0_15 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_36_zero_off_out_28_copy_in_11 ca pipe offset=1 */
      .offset_start = 458760,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 8,
      .batch_offset = 16,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_36_ca_pipe_1_dma_init_in_0_15, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* octoFlash -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_36_off_bias_33 output ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_36_off_bias_33_dma_init_out_0_15 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_36_off_bias_out_34 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_36_off_bias_33_dma_init_out_0_15, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_39 output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_39_dma_init_out_0_15 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_39_out_0 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Sigmoid_39_dma_init_out_0_15, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_15[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_mul_scale_30 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_33 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_33 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_39 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_39 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=15 */
    LL_Switch_Init(switch_init_in_15, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_15_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_15_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_15[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_mul_scale_30 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_33 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_36_off_bias_33 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_39 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_39 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=15 */
    LL_Switch_Deinit(switch_deinit_in_15, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_15_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_15_all_units, 10);

  }
  ec_trace_end_epoch(15);
  ec_trace_start_epoch(16);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_40 */
    static const LL_Arithacc_InitTypeDef Mul_40_init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_40_init16);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_40_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_40_mul_sub1__init16 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_40_mul_sub1__init16);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_40_dma_init_in_0_16 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_38_out_0 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_40_dma_init_in_0_16, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40 input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_40_dma_init_in_1_16 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_39_out_0 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_40_dma_init_in_1_16, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40_mul_sub1_ input ports=1 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_40_mul_sub1__dma_init_in_1_16 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_38_out_0_copy_in_13 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_40_mul_sub1__dma_init_in_1_16, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40_mul_sub1_ output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_40_mul_sub1__dma_init_out_0_16 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_40_out_0_cp_in_12_cp_in_13 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_40_mul_sub1__dma_init_out_0_16, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Init(switch_init_in_16, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_16_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_16_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_16[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=16 */
    LL_Switch_Deinit(switch_deinit_in_16, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_16_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_16_all_units, 6);

  }
  ec_trace_end_epoch(16);
  ec_trace_start_epoch(17);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_40_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_40_mul_sub2__init17 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17986,
      .B_scalar = -26979,
      .C_scalar = -17686,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_40_mul_sub2__init17);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40_mul_sub2_ input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_40_mul_sub2__dma_init_in_0_17 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_40_out_0_copy_in_14 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_40_mul_sub2__dma_init_in_0_17, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40_mul_sub2_ input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_40_mul_sub2__dma_init_in_1_17 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_39_out_0_inserted_in1772_copy_in_14 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_40_mul_sub2__dma_init_in_1_17, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_40_mul_sub2_ output ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_40_mul_sub2__dma_init_out_0_17 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_40_out_0_cp_in_12_cp_in_13_cp_in_14 */
      .offset_start = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_40_mul_sub2__dma_init_out_0_17, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Init(switch_init_in_17, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_17_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_17_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_17[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_40_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=17 */
    LL_Switch_Deinit(switch_deinit_in_17, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_17_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_17_all_units, 4);

  }
  ec_trace_end_epoch(17);
  ec_trace_start_epoch(18);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_44 */
    static const LL_Convacc_InitTypeDef Conv2D_44_init18 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 0,
      .kfilt_tot = 8,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_44_init18);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_44_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_44_ca_pipe_1_init18 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 8,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_44_ca_pipe_1_init18);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_44_mul_scale_39 */
    static const LL_Arithacc_InitTypeDef Conv2D_44_mul_scale_39_init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_44_mul_scale_41) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_44_mul_scale_39_init18);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_44_off_bias_42 */
    static const LL_Arithacc_InitTypeDef Conv2D_44_off_bias_42_init18 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18382,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_44_off_bias_44) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_44_off_bias_42_init18);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_47 */
    static const LL_Activacc_InitTypeDef Sigmoid_47_init18 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_47_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_47_activ_ROM1) },
      .ROM0_nbytes = 8,
      .ROM1_nbytes = 108,
      .shift_b = 6,
      .shift_c = 10,
      .shift_norm = 8,
      .bwidth = 3,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_47_init18);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_dma_init_in_0_18 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_zero_off_out_37 */
      .offset_start = 458752,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 8,
      .batch_offset = 16,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_44_dma_init_in_0_18, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44 input ports=1 range=5[2724096,2726400] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_dma_init_in_1_18 = {
      /* 16x3x3x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_44_weights */
      .offset_start = 2724096,
      .offset_end = 2724384,
      .offset_limit = 2726464,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_44_dma_init_in_1_18, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44_ca_pipe_1 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_ca_pipe_1_dma_init_in_0_18 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_zero_off_out_37_copy_in_15 ca pipe offset=1 */
      .offset_start = 458760,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 8,
      .batch_offset = 16,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_44_ca_pipe_1_dma_init_in_0_18, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* octoFlash -> 2304 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_44_off_bias_42 output ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_44_off_bias_42_dma_init_out_0_18 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_44_off_bias_out_43 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_44_off_bias_42_dma_init_out_0_18, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_47 output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_47_dma_init_out_0_18 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_47_out_0 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_47_dma_init_out_0_18, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_mul_scale_39 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_42 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_42 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_47 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_47 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Init(switch_init_in_18, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_18_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_18_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x21);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_18[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_mul_scale_39 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_42 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_44_off_bias_42 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_47 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_47 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=18 */
    LL_Switch_Deinit(switch_deinit_in_18, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_18_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_18_all_units, 10);

  }
  ec_trace_end_epoch(18);
  ec_trace_start_epoch(19);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_48 */
    static const LL_Arithacc_InitTypeDef Mul_48_init19 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_48_init19);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_48_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_48_mul_sub1__init19 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_48_mul_sub1__init19);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_48_dma_init_in_0_19 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_46_out_0 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_48_dma_init_in_0_19, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48 input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_48_dma_init_in_1_19 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_47_out_0 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_48_dma_init_in_1_19, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48_mul_sub1_ input ports=1 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_48_mul_sub1__dma_init_in_1_19 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_46_out_0_copy_in_17 */
      .offset_start = 393216,
      .offset_end = 409600,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_48_mul_sub1__dma_init_in_1_19, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48_mul_sub1_ output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_48_mul_sub1__dma_init_out_0_19 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_48_out_0_cp_in_16_cp_in_17 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_48_mul_sub1__dma_init_out_0_19, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Init(switch_init_in_19, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_19_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_19_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_19[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=19 */
    LL_Switch_Deinit(switch_deinit_in_19, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_19_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_19_all_units, 6);

  }
  ec_trace_end_epoch(19);
  ec_trace_start_epoch(20);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_48_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_48_mul_sub2__init20 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31322,
      .B_scalar = -24470,
      .C_scalar = -18803,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_48_mul_sub2__init20);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48_mul_sub2_ input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_48_mul_sub2__dma_init_in_0_20 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_48_out_0_copy_in_18 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_48_mul_sub2__dma_init_in_0_20, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48_mul_sub2_ input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_48_mul_sub2__dma_init_in_1_20 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_47_out_0_inserted_in1780_copy_in_18 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_48_mul_sub2__dma_init_in_1_20, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_48_mul_sub2_ output ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_48_mul_sub2__dma_init_out_0_20 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_48_out_0_cp_in_16_cp_in_17_cp_in_18 */
      .offset_start = 393216,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 4,
      .batch_offset = 16,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_48_mul_sub2__dma_init_out_0_20, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Init(switch_init_in_20, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_20_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_20_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_20[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_48_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=20 */
    LL_Switch_Deinit(switch_deinit_in_20, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_20_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_20_all_units, 4);

  }
  ec_trace_end_epoch(20);
  ec_trace_start_epoch(21);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_51 */
    static const LL_Arithacc_InitTypeDef Add_51_init21 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 6,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 16,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 28986,
      .C_scalar = 27853,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_51_init21);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 input ports=0 range=7[65536,131072] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_in_0_21 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_34_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_51_dma_init_in_0_21, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 input ports=1 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_in_1_21 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_50_out_0 */
      .offset_start = 393216,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 1,
      .batch_offset = 16,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_51_dma_init_in_1_21, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_51 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Add_51_dma_init_out_0_21 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_51_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_51_dma_init_out_0_21, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Init(switch_init_in_21, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_21_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_21_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_21[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_51 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=21 */
    LL_Switch_Deinit(switch_deinit_in_21, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_21_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_21_all_units, 4);

  }
  ec_trace_end_epoch(21);
  ec_trace_start_epoch(22);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_54 */
    /* node=Concat_54 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_54 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Concat_54_dma_init_in_0_22 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_33_out_0 */
      .offset_start = 0,
      .offset_end = 4096,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Concat_54_dma_init_in_0_22, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_54 output ports=0 range=7[393216,589824] */

    static const LL_Streng_TensorInitTypeDef Concat_54_dma_init_out_0_22 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_54_out_0 */
      .offset_start = 393216,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 1,
      .batch_offset = 48,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 196608,
      .frame_loop_cnt = 48,
      .frame_tot_cnt = 48,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Concat_54_dma_init_out_0_22, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_54 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Init(switch_init_in_22, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_22_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_22_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_22[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_54 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=22 */
    LL_Switch_Deinit(switch_deinit_in_22, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_22_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_22_all_units, 2);

  }
  ec_trace_end_epoch(22);
  ec_trace_start_epoch(23);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_55 */
    static const LL_Convacc_InitTypeDef Conv2D_55_init23 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 0,
      .kfilt_tot = 32,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_55_init23);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_55_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_55_ca_pipe_1_init23 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 32,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_55_ca_pipe_1_init23);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_55_mul_scale_48 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_mul_scale_48_init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_55_mul_scale_50) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_55_mul_scale_48_init23);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_55_off_bias_51 */
    static const LL_Arithacc_InitTypeDef Conv2D_55_off_bias_51_init23 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26595,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_55_off_bias_53) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_55_off_bias_51_init23);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_58 */
    static const LL_Activacc_InitTypeDef Sigmoid_58_init23 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_58_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_58_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 54,
      .shift_b = 6,
      .shift_c = 11,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_58_init23);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55 input ports=0 range=7[393216,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_dma_init_in_0_23 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_zero_off_out_46 */
      .offset_start = 393216,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 24,
      .batch_offset = 48,
      .frame_offset = 48,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_55_dma_init_in_0_23, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55 input ports=1 range=5[2726400,2727936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_dma_init_in_1_23 = {
      /* 32x1x1x48(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_55_weights */
      .offset_start = 2726400,
      .offset_end = 2726784,
      .offset_limit = 2728000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_55_dma_init_in_1_23, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_ca_pipe_1 input ports=0 range=7[393216,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_ca_pipe_1_dma_init_in_0_23 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_zero_off_out_46_copy_in_19 ca pipe offset=1 */
      .offset_start = 393240,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 24,
      .batch_offset = 48,
      .frame_offset = 48,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_55_ca_pipe_1_dma_init_in_0_23, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* npuRAM3 -> 131072 */
    /* octoFlash -> 1536 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_55_off_bias_51 output ports=0 range=7[589824,720896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_55_off_bias_51_dma_init_out_0_23 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_55_off_bias_out_52 */
      .offset_start = 589824,
      .offset_end = 655360,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_55_off_bias_51_dma_init_out_0_23, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_58 output ports=0 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_58_dma_init_out_0_23 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_58_out_0 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Sigmoid_58_dma_init_out_0_23, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_48 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_51 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_51 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_58 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_58 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Init(switch_init_in_23, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_23_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_23_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_23[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_mul_scale_48 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_51 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_55_off_bias_51 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_58 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_58 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=23 */
    LL_Switch_Deinit(switch_deinit_in_23, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_23_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_23_all_units, 10);

  }
  ec_trace_end_epoch(23);
  ec_trace_start_epoch(24);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_59 */
    static const LL_Arithacc_InitTypeDef Mul_59_init24 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_59_init24);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_59_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_59_mul_sub1__init24 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_59_mul_sub1__init24);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59 input ports=0 range=7[589824,720896] */

    static const LL_Streng_TensorInitTypeDef Mul_59_dma_init_in_0_24 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_57_out_0 */
      .offset_start = 589824,
      .offset_end = 655360,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_59_dma_init_in_0_24, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59 input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_59_dma_init_in_1_24 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_58_out_0 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_59_dma_init_in_1_24, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59_mul_sub1_ input ports=1 range=7[589824,720896] */

    static const LL_Streng_TensorInitTypeDef Mul_59_mul_sub1__dma_init_in_1_24 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_57_out_0_copy_in_21 */
      .offset_start = 589824,
      .offset_end = 655360,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_59_mul_sub1__dma_init_in_1_24, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59_mul_sub1_ output ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_59_mul_sub1__dma_init_out_0_24 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_59_out_0_cp_in_20_cp_in_21 */
      .offset_start = 0,
      .offset_end = 131072,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_59_mul_sub1__dma_init_out_0_24, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 262144 */

    static const LL_Switch_InitTypeDef switch_init_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Init(switch_init_in_24, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_24_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_24_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_24[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=24 */
    LL_Switch_Deinit(switch_deinit_in_24, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_24_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_24_all_units, 6);

  }
  ec_trace_end_epoch(24);
  ec_trace_start_epoch(25);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_59_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_59_mul_sub2__init25 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 6,
      .By_shift = 0,
      .C_shift = 8,
      .fWidth = 64,
      .fHeight = 64,
      .fChannels = 32,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26043,
      .B_scalar = -19939,
      .C_scalar = -25586,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_59_mul_sub2__init25);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59_mul_sub2_ input ports=0 range=7[0,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_59_mul_sub2__dma_init_in_0_25 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_59_out_0_copy_in_22 */
      .offset_start = 0,
      .offset_end = 131072,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_59_mul_sub2__dma_init_in_0_25, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59_mul_sub2_ input ports=1 range=7[262144,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_59_mul_sub2__dma_init_in_1_25 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_58_out_0_inserted_in1788_copy_in_22 */
      .offset_start = 262144,
      .offset_end = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_59_mul_sub2__dma_init_in_1_25, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 393216 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_59_mul_sub2_ output ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_59_mul_sub2__dma_init_out_0_25 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_59_out_0_cp_in_20_cp_in_21_cp_in_22 */
      .offset_start = 393216,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 16,
      .batch_offset = 32,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 2,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_59_mul_sub2__dma_init_out_0_25, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_25[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=25 */
    LL_Switch_Init(switch_init_in_25, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_25_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_25_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_25[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_59_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=25 */
    LL_Switch_Deinit(switch_deinit_in_25, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_25_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_25_all_units, 4);

  }
  ec_trace_end_epoch(25);
  ec_trace_start_epoch(26);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_63_conv_identity */
    /* node=Conv2D_63_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_conv_identity input ports=0 range=7[393216,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_conv_identity_dma_init_in_0_26 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_zero_off_out_55_copy_in_350 */
      .offset_start = 393216,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 64,
      .fheight = 64,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_63_conv_identity_dma_init_in_0_26, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 65536 */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_conv_identity output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_conv_identity_dma_init_out_0_26 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_59_out_0_cp_in_20_cp_in_21_cp_in_22_cp_in_350 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_63_conv_identity_dma_init_out_0_26, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Init(switch_init_in_26, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_26_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_26_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_26[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=26 */
    LL_Switch_Deinit(switch_deinit_in_26, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_26_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_26_all_units, 2);

  }
  ec_trace_end_epoch(26);
  ec_trace_start_epoch(27);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_63 */
    static const LL_Convacc_InitTypeDef Conv2D_63_init27 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_63_init27);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_63_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_63_ca_pipe_1_init27 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_63_ca_pipe_1_init27);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_63_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_63_ca_pipe_2_init27 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_63_ca_pipe_2_init27);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_63_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_63_ca_pipe_3_init27 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 64,
      .fHeight = 64,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 63,
      .top_crop = 0,
      .bot_crop = 63,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_63_ca_pipe_3_init27);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_63_mul_scale_57 */
    static const LL_Arithacc_InitTypeDef Conv2D_63_mul_scale_57_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_63_mul_scale_59) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_63_mul_scale_57_init27);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_63_off_bias_60 */
    static const LL_Arithacc_InitTypeDef Conv2D_63_off_bias_60_init27 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16733,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_63_off_bias_62) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_63_off_bias_60_init27);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_66 */
    static const LL_Activacc_InitTypeDef Sigmoid_66_init27 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_66_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_66_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_66_init27);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_dma_init_in_0_27 = {
      /* 64x64x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_zero_off_out_55 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_63_dma_init_in_0_27, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63 input ports=1 range=5[2504704,2523136] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_dma_init_in_1_27 = {
      /* 64x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_63_weights */
      .offset_start = 2504704,
      .offset_end = 2504992,
      .offset_limit = 2523200,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_63_dma_init_in_1_27, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_ca_pipe_1 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_ca_pipe_1_dma_init_in_0_27 = {
      /* 64x64x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_zero_off_out_55_copy_in_23 ca pipe offset=1 */
      .offset_start = 229376,
      .offset_end = 262144,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_63_ca_pipe_1_dma_init_in_0_27, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_ca_pipe_2 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_ca_pipe_2_dma_init_in_0_27 = {
      /* 64x64x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_zero_off_out_55_copy_in_24 ca pipe offset=2 */
      .offset_start = 262144,
      .offset_end = 294912,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_63_ca_pipe_2_dma_init_in_0_27, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_ca_pipe_3 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_ca_pipe_3_dma_init_in_0_27 = {
      /* 64x64x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_zero_off_out_55_copy_in_25 ca pipe offset=3 */
      .offset_start = 294912,
      .offset_end = 327680,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 131072,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_63_ca_pipe_3_dma_init_in_0_27, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2097152 */
    /* octoFlash -> 18432 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_63_off_bias_60 output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_63_off_bias_60_dma_init_out_0_27 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_63_off_bias_out_61 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_63_off_bias_60_dma_init_out_0_27, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_66 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_66_dma_init_out_0_27 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_66_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_66_dma_init_out_0_27, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_mul_scale_57 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_off_bias_60 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_off_bias_60 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_66 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_66 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Init(switch_init_in_27, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_27_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_27_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_27[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_mul_scale_57 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_off_bias_60 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_63_off_bias_60 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_66 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_66 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=27 */
    LL_Switch_Deinit(switch_deinit_in_27, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_27_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_27_all_units, 14);

  }
  ec_trace_end_epoch(27);
  ec_trace_start_epoch(28);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_67 */
    static const LL_Arithacc_InitTypeDef Mul_67_init28 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_67_init28);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_67_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_67_mul_sub1__init28 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_67_mul_sub1__init28);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67 input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_67_dma_init_in_0_28 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_65_out_0 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_67_dma_init_in_0_28, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67 input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_67_dma_init_in_1_28 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_66_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_67_dma_init_in_1_28, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67_mul_sub1_ input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_67_mul_sub1__dma_init_in_1_28 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_65_out_0_copy_in_27 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_67_mul_sub1__dma_init_in_1_28, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_67_mul_sub1__dma_init_out_0_28 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_67_out_0_cp_in_26_cp_in_27 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_67_mul_sub1__dma_init_out_0_28, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Init(switch_init_in_28, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_28_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_28_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_28[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=28 */
    LL_Switch_Deinit(switch_deinit_in_28, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_28_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_28_all_units, 6);

  }
  ec_trace_end_epoch(28);
  ec_trace_start_epoch(29);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_67_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_67_mul_sub2__init29 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18369,
      .B_scalar = -20665,
      .C_scalar = -17687,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_67_mul_sub2__init29);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_67_mul_sub2__dma_init_in_0_29 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_67_out_0_copy_in_28 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_67_mul_sub2__dma_init_in_0_29, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_67_mul_sub2__dma_init_in_1_29 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_66_out_0_inserted_in1798_copy_in_28 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_67_mul_sub2__dma_init_in_1_29, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_67_mul_sub2_ output ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_67_mul_sub2__dma_init_out_0_29 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_67_out_0_cp_in_26_cp_in_27_cp_in_28 */
      .offset_start = 262144,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_67_mul_sub2__dma_init_out_0_29, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_29[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=29 */
    LL_Switch_Init(switch_init_in_29, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_29_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_29_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_29[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_67_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=29 */
    LL_Switch_Deinit(switch_deinit_in_29, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_29_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_29_all_units, 4);

  }
  ec_trace_end_epoch(29);
  ec_trace_start_epoch(30);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_70 */
    static const LL_Convacc_InitTypeDef Conv2D_70_init30 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_70_init30);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_70_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_70_ca_pipe_1_init30 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_70_ca_pipe_1_init30);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_70_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_70_ca_pipe_2_init30 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_70_ca_pipe_2_init30);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_70_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_70_ca_pipe_3_init30 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_70_ca_pipe_3_init30);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_70_mul_scale_66 */
    static const LL_Arithacc_InitTypeDef Conv2D_70_mul_scale_66_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_70_mul_scale_68) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_70_mul_scale_66_init30);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_70_off_bias_69 */
    static const LL_Arithacc_InitTypeDef Conv2D_70_off_bias_69_init30 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27936,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_70_off_bias_71) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_70_off_bias_69_init30);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_73 */
    static const LL_Activacc_InitTypeDef Sigmoid_73_init30 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_73_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_73_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 72,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_73_init30);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70 input ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_dma_init_in_0_30 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_70_zero_off_out_64 */
      .offset_start = 262144,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_70_dma_init_in_0_30, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70 input ports=1 range=5[2687744,2691840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_dma_init_in_1_30 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_70_weights */
      .offset_start = 2687744,
      .offset_end = 2688000,
      .offset_limit = 2691904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_70_dma_init_in_1_30, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70_ca_pipe_1 input ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_ca_pipe_1_dma_init_in_0_30 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_70_zero_off_out_64_copy_in_29 ca pipe offset=1 */
      .offset_start = 262160,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_70_ca_pipe_1_dma_init_in_0_30, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70_ca_pipe_2 input ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_ca_pipe_2_dma_init_in_0_30 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_70_zero_off_out_64_copy_in_30 ca pipe offset=2 */
      .offset_start = 262176,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_70_ca_pipe_2_dma_init_in_0_30, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70_ca_pipe_3 input ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_ca_pipe_3_dma_init_in_0_30 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_70_zero_off_out_64_copy_in_31 ca pipe offset=3 */
      .offset_start = 262192,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_70_ca_pipe_3_dma_init_in_0_30, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_70_off_bias_69 output ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_70_off_bias_69_dma_init_out_0_30 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_70_off_bias_out_70 */
      .offset_start = 196608,
      .offset_end = 212992,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_70_off_bias_69_dma_init_out_0_30, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_73 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_73_dma_init_out_0_30 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_73_out_0 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_73_dma_init_out_0_30, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_mul_scale_66 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_off_bias_69 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_off_bias_69 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_73 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_73 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Init(switch_init_in_30, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_30_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_30_all_units, 14);

  }

  ec_trace_wait_epoch_end(0xa0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_30[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_mul_scale_66 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_off_bias_69 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_70_off_bias_69 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_73 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_73 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=30 */
    LL_Switch_Deinit(switch_deinit_in_30, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_30_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_30_all_units, 14);

  }
  ec_trace_end_epoch(30);
  ec_trace_start_epoch(31);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_74 */
    static const LL_Arithacc_InitTypeDef Mul_74_init31 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_74_init31);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_74_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_74_mul_sub1__init31 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_74_mul_sub1__init31);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74 input ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_74_dma_init_in_0_31 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_72_out_0 */
      .offset_start = 196608,
      .offset_end = 212992,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_74_dma_init_in_0_31, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74 input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_74_dma_init_in_1_31 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_73_out_0 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_74_dma_init_in_1_31, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74_mul_sub1_ input ports=1 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_74_mul_sub1__dma_init_in_1_31 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_72_out_0_copy_in_33 */
      .offset_start = 196608,
      .offset_end = 212992,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_74_mul_sub1__dma_init_in_1_31, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_74_mul_sub1__dma_init_out_0_31 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_74_out_0_cp_in_32_cp_in_33 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_74_mul_sub1__dma_init_out_0_31, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Init(switch_init_in_31, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_31_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_31_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_31[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=31 */
    LL_Switch_Deinit(switch_deinit_in_31, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_31_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_31_all_units, 6);

  }
  ec_trace_end_epoch(31);
  ec_trace_start_epoch(32);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_74_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_74_mul_sub2__init32 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23739,
      .B_scalar = -26706,
      .C_scalar = -31754,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_74_mul_sub2__init32);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_74_mul_sub2__dma_init_in_0_32 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_74_out_0_copy_in_34 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_74_mul_sub2__dma_init_in_0_32, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_74_mul_sub2__dma_init_in_1_32 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_73_out_0_inserted_in1808_copy_in_34 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_74_mul_sub2__dma_init_in_1_32, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_74_mul_sub2_ output ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_74_mul_sub2__dma_init_out_0_32 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_74_out_0_cp_in_32_cp_in_33_cp_in_34 */
      .offset_start = 196608,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_74_mul_sub2__dma_init_out_0_32, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Init(switch_init_in_32, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_32_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_32_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_32[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_74_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=32 */
    LL_Switch_Deinit(switch_deinit_in_32, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_32_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_32_all_units, 4);

  }
  ec_trace_end_epoch(32);
  ec_trace_start_epoch(33);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1815 */
    /* node=Identity_inserted_id1815 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1815 input ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1815_dma_init_in_0_33 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_74_out_0_cp_in_32_cp_in_33_cp_in_34_inserted_in1815 */
      .offset_start = 196608,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id1815_dma_init_in_0_33, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1815 output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1815_dma_init_out_0_33 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_74_out_0_cp_in_32_cp_in_33_cp_in_34_inserted_out1815 */
      .offset_start = 0,
      .offset_end = 1024,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Identity_inserted_id1815_dma_init_out_0_33, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1815 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Init(switch_init_in_33, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_33_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_33_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_33[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1815 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=33 */
    LL_Switch_Deinit(switch_deinit_in_33, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_33_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_33_all_units, 2);

  }
  ec_trace_end_epoch(33);
  ec_trace_start_epoch(34);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_116 */
    /* node=Slice_116 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_116 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Slice_116_dma_init_in_0_34 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_76_out_0 */
      .offset_start = 0,
      .offset_end = 1024,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Slice_116_dma_init_in_0_34, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_116 output ports=0 range=7[229376,294912] */

    static const LL_Streng_TensorInitTypeDef Slice_116_dma_init_out_0_34 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_116_out_0 */
      .offset_start = 229376,
      .offset_end = 230400,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Slice_116_dma_init_out_0_34, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_116 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Init(switch_init_in_34, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_34_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_34_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_34[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_116 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=34 */
    LL_Switch_Deinit(switch_deinit_in_34, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_34_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_34_all_units, 2);

  }
  ec_trace_end_epoch(34);
  ec_trace_start_epoch(35);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1860 */
    /* node=Identity_inserted_id1860 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1859 */
    /* node=Identity_inserted_id1859 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1860 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1860_dma_init_in_0_35 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_77_out_0_inserted_in1860 */
      .offset_start = 262144,
      .offset_end = 263168,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id1860_dma_init_in_0_35, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1859 input ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1859_dma_init_in_0_35 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_116_out_0_inserted_in1859 */
      .offset_start = 229376,
      .offset_end = 230400,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id1859_dma_init_in_0_35, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1860 output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1860_dma_init_out_0_35 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_77_out_0_inserted_out1860 */
      .offset_start = 32768,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Identity_inserted_id1860_dma_init_out_0_35, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1859 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1859_dma_init_out_0_35 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_116_out_0_inserted_out1859 */
      .offset_start = 0,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id1859_dma_init_out_0_35, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1860 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1859 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Init(switch_init_in_35, 2);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_35_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_35_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_35[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1860 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1859 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=35 */
    LL_Switch_Deinit(switch_deinit_in_35, 2);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_35_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_35_all_units, 4);

  }
  ec_trace_end_epoch(35);
  ec_trace_start_epoch(36);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_79 */
    static const LL_Convacc_InitTypeDef Conv2D_79_init36 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_79_init36);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_79_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_79_ca_pipe_1_init36 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_79_ca_pipe_1_init36);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_79_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_79_ca_pipe_2_init36 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_79_ca_pipe_2_init36);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_79_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_79_ca_pipe_3_init36 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_79_ca_pipe_3_init36);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_79_mul_scale_75 */
    static const LL_Arithacc_InitTypeDef Conv2D_79_mul_scale_75_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_79_mul_scale_77) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_79_mul_scale_75_init36);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_79_off_bias_78 */
    static const LL_Arithacc_InitTypeDef Conv2D_79_off_bias_78_init36 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19732,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_79_off_bias_80) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_79_off_bias_78_init36);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_82 */
    static const LL_Activacc_InitTypeDef Sigmoid_82_init36 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_82_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_82_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_82_init36);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_73 */
      .offset_start = 32768,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_79_dma_init_in_0_36, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79 input ports=1 range=5[2568192,2577408] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_dma_init_in_1_36 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_79_weights */
      .offset_start = 2568192,
      .offset_end = 2568480,
      .offset_limit = 2577472,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_79_dma_init_in_1_36, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_ca_pipe_1 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_ca_pipe_1_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_73_copy_in_35 ca pipe offset=1 */
      .offset_start = 32776,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_79_ca_pipe_1_dma_init_in_0_36, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_ca_pipe_2 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_ca_pipe_2_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_73_copy_in_36 ca pipe offset=2 */
      .offset_start = 32784,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_79_ca_pipe_2_dma_init_in_0_36, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_ca_pipe_3 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_ca_pipe_3_dma_init_in_0_36 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_zero_off_out_73_copy_in_37 ca pipe offset=3 */
      .offset_start = 32792,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_79_ca_pipe_3_dma_init_in_0_36, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_79_off_bias_78 output ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_79_off_bias_78_dma_init_out_0_36 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_79_off_bias_out_79 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_79_off_bias_78_dma_init_out_0_36, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_82 output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_82_dma_init_out_0_36 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_82_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Sigmoid_82_dma_init_out_0_36, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_mul_scale_75 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_78 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_78 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_82 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_82 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Init(switch_init_in_36, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_36_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_36_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x22);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_36[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_mul_scale_75 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_78 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_79_off_bias_78 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_82 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_82 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=36 */
    LL_Switch_Deinit(switch_deinit_in_36, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_36_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_36_all_units, 14);

  }
  ec_trace_end_epoch(36);
  ec_trace_start_epoch(37);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_83 */
    static const LL_Arithacc_InitTypeDef Mul_83_init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_83_init37);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_83_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_83_mul_sub1__init37 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_83_mul_sub1__init37);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83 input ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_83_dma_init_in_0_37 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_81_out_0 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_83_dma_init_in_0_37, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83 input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_83_dma_init_in_1_37 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_82_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_83_dma_init_in_1_37, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83_mul_sub1_ input ports=1 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_83_mul_sub1__dma_init_in_1_37 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_81_out_0_copy_in_39 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_83_mul_sub1__dma_init_in_1_37, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83_mul_sub1_ output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_83_mul_sub1__dma_init_out_0_37 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_83_out_0_cp_in_38_cp_in_39 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_83_mul_sub1__dma_init_out_0_37, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Init(switch_init_in_37, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_37_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_37_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_37[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=37 */
    LL_Switch_Deinit(switch_deinit_in_37, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_37_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_37_all_units, 6);

  }
  ec_trace_end_epoch(37);
  ec_trace_start_epoch(38);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_83_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_83_mul_sub2__init38 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20200,
      .B_scalar = -17675,
      .C_scalar = -19139,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_83_mul_sub2__init38);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83_mul_sub2_ input ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_83_mul_sub2__dma_init_in_0_38 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_83_out_0_copy_in_40 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_83_mul_sub2__dma_init_in_0_38, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83_mul_sub2_ input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_83_mul_sub2__dma_init_in_1_38 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_82_out_0_inserted_in1823_copy_in_40 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_83_mul_sub2__dma_init_in_1_38, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_83_mul_sub2_ output ports=0 range=7[327680,360448] */

    static const LL_Streng_TensorInitTypeDef Mul_83_mul_sub2__dma_init_out_0_38 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_83_out_0_cp_in_38_cp_in_39_cp_in_40 */
      .offset_start = 327680,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_83_mul_sub2__dma_init_out_0_38, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Init(switch_init_in_38, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_38_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_38_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_38[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_83_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=38 */
    LL_Switch_Deinit(switch_deinit_in_38, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_38_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_38_all_units, 4);

  }
  ec_trace_end_epoch(38);
  ec_trace_start_epoch(39);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_87 */
    static const LL_Convacc_InitTypeDef Conv2D_87_init39 = {
      .simd = 2,
      .fsub = -115,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_87_init39);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_87_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_87_ca_pipe_1_init39 = {
      .simd = 2,
      .fsub = -115,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_87_ca_pipe_1_init39);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_87_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_87_ca_pipe_2_init39 = {
      .simd = 2,
      .fsub = -115,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_87_ca_pipe_2_init39);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_87_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_87_ca_pipe_3_init39 = {
      .simd = 2,
      .fsub = -115,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_87_ca_pipe_3_init39);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_87_mul_scale_84 */
    static const LL_Arithacc_InitTypeDef Conv2D_87_mul_scale_84_init39 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_87_mul_scale_86) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_87_mul_scale_84_init39);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_87_off_bias_87 */
    static const LL_Arithacc_InitTypeDef Conv2D_87_off_bias_87_init39 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18539,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_87_off_bias_89) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_87_off_bias_87_init39);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_90 */
    static const LL_Activacc_InitTypeDef Sigmoid_90_init39 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_90_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_90_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_90_init39);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87 input ports=0 range=7[327680,360448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_dma_init_in_0_39 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_87_zero_off_out_82 */
      .offset_start = 327680,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_87_dma_init_in_0_39, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87 input ports=1 range=5[2577408,2586624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_dma_init_in_1_39 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_87_weights */
      .offset_start = 2577408,
      .offset_end = 2577696,
      .offset_limit = 2586688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_87_dma_init_in_1_39, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87_ca_pipe_1 input ports=0 range=7[327680,360448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_ca_pipe_1_dma_init_in_0_39 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_87_zero_off_out_82_copy_in_41 ca pipe offset=1 */
      .offset_start = 327688,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_87_ca_pipe_1_dma_init_in_0_39, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87_ca_pipe_2 input ports=0 range=7[327680,360448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_ca_pipe_2_dma_init_in_0_39 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_87_zero_off_out_82_copy_in_42 ca pipe offset=2 */
      .offset_start = 327696,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_87_ca_pipe_2_dma_init_in_0_39, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87_ca_pipe_3 input ports=0 range=7[327680,360448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_ca_pipe_3_dma_init_in_0_39 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_87_zero_off_out_82_copy_in_43 ca pipe offset=3 */
      .offset_start = 327704,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_87_ca_pipe_3_dma_init_in_0_39, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_87_off_bias_87 output ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_87_off_bias_87_dma_init_out_0_39 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_87_off_bias_out_88 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_87_off_bias_87_dma_init_out_0_39, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_90 output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_90_dma_init_out_0_39 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_90_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_90_dma_init_out_0_39, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_mul_scale_84 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_off_bias_87 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_off_bias_87 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_90 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_90 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Init(switch_init_in_39, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_39_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_39_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_39[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_mul_scale_84 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_off_bias_87 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_87_off_bias_87 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_90 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_90 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=39 */
    LL_Switch_Deinit(switch_deinit_in_39, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_39_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_39_all_units, 14);

  }
  ec_trace_end_epoch(39);
  ec_trace_start_epoch(40);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_91 */
    static const LL_Arithacc_InitTypeDef Mul_91_init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_91_init40);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_91_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_91_mul_sub1__init40 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_91_mul_sub1__init40);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91 input ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_91_dma_init_in_0_40 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_89_out_0 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_91_dma_init_in_0_40, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91 input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_91_dma_init_in_1_40 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_90_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_91_dma_init_in_1_40, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91_mul_sub1_ input ports=1 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_91_mul_sub1__dma_init_in_1_40 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_89_out_0_copy_in_45 */
      .offset_start = 294912,
      .offset_end = 299008,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_91_mul_sub1__dma_init_in_1_40, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91_mul_sub1_ output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_91_mul_sub1__dma_init_out_0_40 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_91_out_0_cp_in_44_cp_in_45 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_91_mul_sub1__dma_init_out_0_40, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Init(switch_init_in_40, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_40_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_40_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_40[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=40 */
    LL_Switch_Deinit(switch_deinit_in_40, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_40_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_40_all_units, 6);

  }
  ec_trace_end_epoch(40);
  ec_trace_start_epoch(41);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_91_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_91_mul_sub2__init41 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30997,
      .B_scalar = -30997,
      .C_scalar = -31779,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_91_mul_sub2__init41);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91_mul_sub2_ input ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_91_mul_sub2__dma_init_in_0_41 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_91_out_0_copy_in_46 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_91_mul_sub2__dma_init_in_0_41, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91_mul_sub2_ input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_91_mul_sub2__dma_init_in_1_41 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_90_out_0_inserted_in1833_copy_in_46 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_91_mul_sub2__dma_init_in_1_41, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_91_mul_sub2_ output ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_91_mul_sub2__dma_init_out_0_41 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_91_out_0_cp_in_44_cp_in_45_cp_in_46 */
      .offset_start = 294912,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_91_mul_sub2__dma_init_out_0_41, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Init(switch_init_in_41, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_41_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_41_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_41[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_91_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=41 */
    LL_Switch_Deinit(switch_deinit_in_41, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_41_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_41_all_units, 4);

  }
  ec_trace_end_epoch(41);
  ec_trace_start_epoch(42);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Add_94 */
    static const LL_Arithacc_InitTypeDef Add_94_init42 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 5,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 18907,
      .C_scalar = 32201,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Add_94_init42);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_94 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Add_94_dma_init_in_0_42 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_77_out_0 */
      .offset_start = 262144,
      .offset_end = 263168,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_94_dma_init_in_0_42, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_94 input ports=1 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Add_94_dma_init_in_1_42 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_93_out_0 */
      .offset_start = 294912,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_94_dma_init_in_1_42, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_94 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Add_94_dma_init_out_0_42 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_94_out_0 */
      .offset_start = 65536,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_94_dma_init_out_0_42, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Init(switch_init_in_42, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_42_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_42_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_42[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_94 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=42 */
    LL_Switch_Deinit(switch_deinit_in_42, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_42_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_42_all_units, 4);

  }
  ec_trace_end_epoch(42);
  ec_trace_start_epoch(43);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_98 */
    static const LL_Convacc_InitTypeDef Conv2D_98_init43 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_98_init43);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_98_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_1_init43 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_98_ca_pipe_1_init43);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_98_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_2_init43 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_98_ca_pipe_2_init43);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_98_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_98_ca_pipe_3_init43 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_98_ca_pipe_3_init43);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_98_mul_scale_93 */
    static const LL_Arithacc_InitTypeDef Conv2D_98_mul_scale_93_init43 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_98_mul_scale_95) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_98_mul_scale_93_init43);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_98_off_bias_96 */
    static const LL_Arithacc_InitTypeDef Conv2D_98_off_bias_96_init43 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20114,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_98_off_bias_98) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_98_off_bias_96_init43);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_101 */
    static const LL_Activacc_InitTypeDef Sigmoid_101_init43 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_101_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_101_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_101_init43);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_dma_init_in_0_43 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_91 */
      .offset_start = 65536,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_98_dma_init_in_0_43, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98 input ports=1 range=5[2586624,2595840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_dma_init_in_1_43 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_98_weights */
      .offset_start = 2586624,
      .offset_end = 2586912,
      .offset_limit = 2595904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_98_dma_init_in_1_43, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_1 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_1_dma_init_in_0_43 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_91_copy_in_47 ca pipe offset=1 */
      .offset_start = 65544,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_98_ca_pipe_1_dma_init_in_0_43, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_2 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_2_dma_init_in_0_43 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_91_copy_in_48 ca pipe offset=2 */
      .offset_start = 65552,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_98_ca_pipe_2_dma_init_in_0_43, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_ca_pipe_3 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_ca_pipe_3_dma_init_in_0_43 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_zero_off_out_91_copy_in_49 ca pipe offset=3 */
      .offset_start = 65560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_98_ca_pipe_3_dma_init_in_0_43, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_98_off_bias_96 output ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_98_off_bias_96_dma_init_out_0_43 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_98_off_bias_out_97 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_98_off_bias_96_dma_init_out_0_43, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_101 output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_101_dma_init_out_0_43 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_101_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_101_dma_init_out_0_43, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_mul_scale_93 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_96 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_96 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_101 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_101 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Init(switch_init_in_43, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_43_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_43_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x24);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_43[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_mul_scale_93 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_96 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_98_off_bias_96 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_101 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_101 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=43 */
    LL_Switch_Deinit(switch_deinit_in_43, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_43_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_43_all_units, 14);

  }
  ec_trace_end_epoch(43);
  ec_trace_start_epoch(44);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_102 */
    static const LL_Arithacc_InitTypeDef Mul_102_init44 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_102_init44);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_102_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_102_mul_sub1__init44 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_102_mul_sub1__init44);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102 input ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_102_dma_init_in_0_44 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_100_out_0 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_102_dma_init_in_0_44, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102 input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_102_dma_init_in_1_44 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_101_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_102_dma_init_in_1_44, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102_mul_sub1_ input ports=1 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_102_mul_sub1__dma_init_in_1_44 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_100_out_0_copy_in_51 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_102_mul_sub1__dma_init_in_1_44, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102_mul_sub1_ output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_102_mul_sub1__dma_init_out_0_44 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_102_out_0_cp_in_50_cp_in_51 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_102_mul_sub1__dma_init_out_0_44, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Init(switch_init_in_44, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_44_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_44_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_44[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=44 */
    LL_Switch_Deinit(switch_deinit_in_44, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_44_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_44_all_units, 6);

  }
  ec_trace_end_epoch(44);
  ec_trace_start_epoch(45);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_102_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_102_mul_sub2__init45 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21537,
      .B_scalar = -23556,
      .C_scalar = -20481,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_102_mul_sub2__init45);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102_mul_sub2_ input ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_102_mul_sub2__dma_init_in_0_45 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_102_out_0_copy_in_52 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_102_mul_sub2__dma_init_in_0_45, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102_mul_sub2_ input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_102_mul_sub2__dma_init_in_1_45 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_101_out_0_inserted_in1843_copy_in_52 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_102_mul_sub2__dma_init_in_1_45, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_102_mul_sub2_ output ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Mul_102_mul_sub2__dma_init_out_0_45 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_102_out_0_cp_in_50_cp_in_51_cp_in_52 */
      .offset_start = 262144,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_102_mul_sub2__dma_init_out_0_45, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_45[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=45 */
    LL_Switch_Init(switch_init_in_45, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_45_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_45_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_45[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_102_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=45 */
    LL_Switch_Deinit(switch_deinit_in_45, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_45_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_45_all_units, 4);

  }
  ec_trace_end_epoch(45);
  ec_trace_start_epoch(46);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_106 */
    static const LL_Convacc_InitTypeDef Conv2D_106_init46 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_106_init46);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_106_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_1_init46 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_106_ca_pipe_1_init46);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_106_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_2_init46 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_106_ca_pipe_2_init46);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_106_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_106_ca_pipe_3_init46 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_106_ca_pipe_3_init46);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_106_mul_scale_102 */
    static const LL_Arithacc_InitTypeDef Conv2D_106_mul_scale_102_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_106_mul_scale_104) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_106_mul_scale_102_init46);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_106_off_bias_105 */
    static const LL_Arithacc_InitTypeDef Conv2D_106_off_bias_105_init46 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23320,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_106_off_bias_107) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_106_off_bias_105_init46);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_109 */
    static const LL_Activacc_InitTypeDef Sigmoid_109_init46 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_109_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_109_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_109_init46);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_dma_init_in_0_46 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_100 */
      .offset_start = 262144,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_106_dma_init_in_0_46, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106 input ports=1 range=5[2595840,2605056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_dma_init_in_1_46 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_106_weights */
      .offset_start = 2595840,
      .offset_end = 2596128,
      .offset_limit = 2605120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_106_dma_init_in_1_46, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_1 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_1_dma_init_in_0_46 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_100_copy_in_53 ca pipe offset=1 */
      .offset_start = 262152,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_106_ca_pipe_1_dma_init_in_0_46, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_2 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_2_dma_init_in_0_46 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_100_copy_in_54 ca pipe offset=2 */
      .offset_start = 262160,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_106_ca_pipe_2_dma_init_in_0_46, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_ca_pipe_3 input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_ca_pipe_3_dma_init_in_0_46 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_zero_off_out_100_copy_in_55 ca pipe offset=3 */
      .offset_start = 262168,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_106_ca_pipe_3_dma_init_in_0_46, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_106_off_bias_105 output ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_106_off_bias_105_dma_init_out_0_46 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_106_off_bias_out_106 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_106_off_bias_105_dma_init_out_0_46, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_109 output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_109_dma_init_out_0_46 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_109_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_109_dma_init_out_0_46, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_mul_scale_102 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_105 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_105 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_109 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_109 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Init(switch_init_in_46, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_46_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_46_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x208);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_46[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_mul_scale_102 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_105 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_106_off_bias_105 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_109 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_109 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=46 */
    LL_Switch_Deinit(switch_deinit_in_46, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_46_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_46_all_units, 14);

  }
  ec_trace_end_epoch(46);
  ec_trace_start_epoch(47);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_110 */
    static const LL_Arithacc_InitTypeDef Mul_110_init47 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_110_init47);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_110_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_110_mul_sub1__init47 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_110_mul_sub1__init47);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110 input ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_110_dma_init_in_0_47 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_108_out_0 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_110_dma_init_in_0_47, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110 input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_110_dma_init_in_1_47 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_109_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_110_dma_init_in_1_47, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110_mul_sub1_ input ports=1 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_110_mul_sub1__dma_init_in_1_47 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_108_out_0_copy_in_57 */
      .offset_start = 229376,
      .offset_end = 233472,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_110_mul_sub1__dma_init_in_1_47, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110_mul_sub1_ output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_110_mul_sub1__dma_init_out_0_47 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_110_out_0_cp_in_56_cp_in_57 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_110_mul_sub1__dma_init_out_0_47, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Init(switch_init_in_47, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_47_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_47_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_47[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=47 */
    LL_Switch_Deinit(switch_deinit_in_47, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_47_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_47_all_units, 6);

  }
  ec_trace_end_epoch(47);
  ec_trace_start_epoch(48);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_110_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_110_mul_sub2__init48 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28437,
      .B_scalar = 28437,
      .C_scalar = -27527,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_110_mul_sub2__init48);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110_mul_sub2_ input ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_110_mul_sub2__dma_init_in_0_48 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_110_out_0_copy_in_58 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_110_mul_sub2__dma_init_in_0_48, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110_mul_sub2_ input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_110_mul_sub2__dma_init_in_1_48 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_109_out_0_inserted_in1853_copy_in_58 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_110_mul_sub2__dma_init_in_1_48, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_110_mul_sub2_ output ports=0 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_110_mul_sub2__dma_init_out_0_48 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_110_out_0_cp_in_56_cp_in_57_cp_in_58 */
      .offset_start = 229376,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_110_mul_sub2__dma_init_out_0_48, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Init(switch_init_in_48, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_48_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_48_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_48[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_110_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=48 */
    LL_Switch_Deinit(switch_deinit_in_48, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_48_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_48_all_units, 4);

  }
  ec_trace_end_epoch(48);
  ec_trace_start_epoch(49);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Add_113 */
    static const LL_Arithacc_InitTypeDef Add_113_init49 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 28416,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Add_113_init49);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_113 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Add_113_dma_init_in_0_49 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_96_out_0 */
      .offset_start = 65536,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_113_dma_init_in_0_49, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Add_113 input ports=1 range=7[229376,262144] */

    static const LL_Streng_TensorInitTypeDef Add_113_dma_init_in_1_49 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_112_out_0 */
      .offset_start = 229376,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Add_113_dma_init_in_1_49, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_113 output ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Add_113_dma_init_out_0_49 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_113_out_0 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_113_dma_init_out_0_49, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Init(switch_init_in_49, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_49_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_49_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_49[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_113 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=49 */
    LL_Switch_Deinit(switch_deinit_in_49, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_49_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_49_all_units, 4);

  }
  ec_trace_end_epoch(49);
  ec_trace_start_epoch(50);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_117 */
    /* node=Concat_117 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_117 input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Concat_117_dma_init_in_0_50 = {
      /* from memory with batch=32 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_116_out_0 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Concat_117_dma_init_in_0_50, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_117 output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Concat_117_dma_init_out_0_50 = {
      /* to memory canonical from batch=32 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_117_out_0 */
      .offset_start = 196608,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Concat_117_dma_init_out_0_50, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_117 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Init(switch_init_in_50, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_50_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_50_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_50[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_117 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=50 */
    LL_Switch_Deinit(switch_deinit_in_50, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_50_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_50_all_units, 2);

  }
  ec_trace_end_epoch(50);
  ec_trace_start_epoch(51);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_118 */
    static const LL_Convacc_InitTypeDef Conv2D_118_init51 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_118_init51);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_118_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_118_ca_pipe_1_init51 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_118_ca_pipe_1_init51);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_118_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_118_ca_pipe_2_init51 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_118_ca_pipe_2_init51);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_118_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_118_ca_pipe_3_init51 = {
      .simd = 2,
      .fsub = -111,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_118_ca_pipe_3_init51);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_118_mul_scale_111 */
    static const LL_Arithacc_InitTypeDef Conv2D_118_mul_scale_111_init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_118_mul_scale_113) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_118_mul_scale_111_init51);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_118_off_bias_114 */
    static const LL_Arithacc_InitTypeDef Conv2D_118_off_bias_114_init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28673,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_118_off_bias_116) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_118_off_bias_114_init51);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_121 */
    static const LL_Activacc_InitTypeDef Sigmoid_121_init51 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_121_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_121_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_121_init51);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_122 */
    static const LL_Arithacc_InitTypeDef Mul_122_init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_122_init51);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_122_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_122_mul_sub1__init51 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_122_mul_sub1__init51);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_dma_init_in_0_51 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_118_zero_off_out_109 */
      .offset_start = 196608,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_118_dma_init_in_0_51, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118 input ports=1 range=5[2632704,2640896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_dma_init_in_1_51 = {
      /* 64x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_118_weights */
      .offset_start = 2632704,
      .offset_end = 2632960,
      .offset_limit = 2640960,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_118_dma_init_in_1_51, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118 input ports=2 range=7[393216,425984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_dma_init_in_2_51 = {
      /* partial accumulator 32768 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 393216,
      .offset_end = 425984,
      .offset_limit = 426048,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_118_dma_init_in_2_51, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118_ca_pipe_1 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_ca_pipe_1_dma_init_in_0_51 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_118_zero_off_out_109_copy_in_59 ca pipe offset=1 */
      .offset_start = 196624,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_118_ca_pipe_1_dma_init_in_0_51, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118_ca_pipe_2 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_ca_pipe_2_dma_init_in_0_51 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_118_zero_off_out_109_copy_in_60 ca pipe offset=2 */
      .offset_start = 196640,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_118_ca_pipe_2_dma_init_in_0_51, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118_ca_pipe_3 input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_ca_pipe_3_dma_init_in_0_51 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_118_zero_off_out_109_copy_in_61 ca pipe offset=3 */
      .offset_start = 196656,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_118_ca_pipe_3_dma_init_in_0_51, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 786432 */
    /* octoFlash -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_118_ca_pipe_3 output ports=0 range=7[393216,425984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_118_ca_pipe_3_dma_init_out_0_51 = {
      /* partial accumulator 32768 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_118_out_0_cp_in_59_cp_in_60_cp_in_61 */
      .offset_start = 393216,
      .offset_end = 425984,
      .offset_limit = 426048,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_118_ca_pipe_3_dma_init_out_0_51, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_121 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_121_dma_init_out_0_51 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_121_out_0 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_121_dma_init_out_0_51, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_122_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_122_mul_sub1__dma_init_out_0_51 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_122_out_0_cp_in_62_cp_in_63 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_122_mul_sub1__dma_init_out_0_51, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 524288 */

    static const LL_Switch_InitTypeDef switch_init_in_51[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_118_mul_scale_111 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_off_bias_114 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_121 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_121 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=51 */
    LL_Switch_Init(switch_init_in_51, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_51_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_51_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x124);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_51[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_118_mul_scale_111 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_118_off_bias_114 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_121 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_121 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=51 */
    LL_Switch_Deinit(switch_deinit_in_51, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_51_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_51_all_units, 18);

  }
  ec_trace_end_epoch(51);
  ec_trace_start_epoch(52);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_122_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_122_mul_sub2__init52 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31787,
      .B_scalar = -23840,
      .C_scalar = -32210,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_122_mul_sub2__init52);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_122_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_122_mul_sub2__dma_init_in_0_52 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_122_out_0_copy_in_64 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_122_mul_sub2__dma_init_in_0_52, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_122_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_122_mul_sub2__dma_init_in_1_52 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_121_out_0_inserted_in1865_copy_in_64 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_122_mul_sub2__dma_init_in_1_52, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_122_mul_sub2_ output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_122_mul_sub2__dma_init_out_0_52 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_122_out_0_cp_in_62_cp_in_63_cp_in_64 */
      .offset_start = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_122_mul_sub2__dma_init_out_0_52, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Init(switch_init_in_52, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_52_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_52_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_52[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_122_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=52 */
    LL_Switch_Deinit(switch_deinit_in_52, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_52_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_52_all_units, 4);

  }
  ec_trace_end_epoch(52);
  ec_trace_start_epoch(53);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_126_conv_identity */
    /* node=Conv2D_126_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_conv_identity input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_conv_identity_dma_init_in_0_53 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_118_copy_in_351 */
      .offset_start = 327680,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_126_conv_identity_dma_init_in_0_53, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_conv_identity output ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_conv_identity_dma_init_out_0_53 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_122_out_0_cp_in_62_cp_in_63_cp_in_64_cp_in_351 */
      .offset_start = 98304,
      .offset_end = 106496,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_126_conv_identity_dma_init_out_0_53, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Init(switch_init_in_53, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_53_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_53_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_53[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_conv_identity OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=53 */
    LL_Switch_Deinit(switch_deinit_in_53, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_53_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_53_all_units, 2);

  }
  ec_trace_end_epoch(53);
  ec_trace_start_epoch(54);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_126 */
    static const LL_Convacc_InitTypeDef Conv2D_126_init54 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_126_init54);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_126_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_1_init54 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_126_ca_pipe_1_init54);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_126_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_2_init54 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_126_ca_pipe_2_init54);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_126_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_126_ca_pipe_3_init54 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_126_ca_pipe_3_init54);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_126_mul_scale_120 */
    static const LL_Arithacc_InitTypeDef Conv2D_126_mul_scale_120_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_126_mul_scale_122) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_126_mul_scale_120_init54);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_126_off_bias_123 */
    static const LL_Arithacc_InitTypeDef Conv2D_126_off_bias_123_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16724,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_126_off_bias_125) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_126_off_bias_123_init54);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_129 */
    static const LL_Activacc_InitTypeDef Sigmoid_129_init54 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_129_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_129_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_129_init54);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_130 */
    static const LL_Arithacc_InitTypeDef Mul_130_init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_130_init54);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_130_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_130_mul_sub1__init54 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_130_mul_sub1__init54);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_0_54 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_118 */
      .offset_start = 98304,
      .offset_end = 106496,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_126_dma_init_in_0_54, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=1 range=5[1605632,1679360] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_1_54 = {
      /* 128x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_126_weights */
      .offset_start = 1605632,
      .offset_end = 1605920,
      .offset_limit = 1679424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_126_dma_init_in_1_54, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126 input ports=2 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_dma_init_in_2_54 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 6,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_126_dma_init_in_2_54, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_1 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_1_dma_init_in_0_54 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_118_copy_in_65 ca pipe offset=1 */
      .offset_start = 106496,
      .offset_end = 114688,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_126_ca_pipe_1_dma_init_in_0_54, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_2 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_2_dma_init_in_0_54 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_118_copy_in_66 ca pipe offset=2 */
      .offset_start = 114688,
      .offset_end = 122880,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_126_ca_pipe_2_dma_init_in_0_54, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_3 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_3_dma_init_in_0_54 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_zero_off_out_118_copy_in_67 ca pipe offset=3 */
      .offset_start = 122880,
      .offset_end = 131072,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_126_ca_pipe_3_dma_init_in_0_54, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 2228224 */
    /* octoFlash -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_126_ca_pipe_3 output ports=0 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_126_ca_pipe_3_dma_init_out_0_54 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_126_out_0_cp_in_65_cp_in_66_cp_in_67 */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_126_ca_pipe_3_dma_init_out_0_54, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_129 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_129_dma_init_out_0_54 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_129_out_0 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_129_dma_init_out_0_54, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_130_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_130_mul_sub1__dma_init_out_0_54 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_130_out_0_cp_in_68_cp_in_69 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_130_mul_sub1__dma_init_out_0_54, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 262144 */

    static const LL_Switch_InitTypeDef switch_init_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_126_mul_scale_120 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_123 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_129 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_129 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Init(switch_init_in_54, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_54_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x61);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_54[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_126_mul_scale_120 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_126_off_bias_123 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_129 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_129 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=54 */
    LL_Switch_Deinit(switch_deinit_in_54, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_54_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_54_all_units, 18);

  }
  ec_trace_end_epoch(54);
  ec_trace_start_epoch(55);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_130_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_130_mul_sub2__init55 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18275,
      .B_scalar = -19417,
      .C_scalar = -17531,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_130_mul_sub2__init55);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_130_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_130_mul_sub2__dma_init_in_0_55 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_130_out_0_copy_in_70 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_130_mul_sub2__dma_init_in_0_55, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_130_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_130_mul_sub2__dma_init_in_1_55 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_129_out_0_inserted_in1875_copy_in_70 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_130_mul_sub2__dma_init_in_1_55, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_130_mul_sub2_ output ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_130_mul_sub2__dma_init_out_0_55 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_130_out_0_cp_in_68_cp_in_69_cp_in_70 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_130_mul_sub2__dma_init_out_0_55, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Init(switch_init_in_55, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_55_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_55_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_55[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_130_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=55 */
    LL_Switch_Deinit(switch_deinit_in_55, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_55_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_55_all_units, 4);

  }
  ec_trace_end_epoch(55);
  ec_trace_start_epoch(56);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_133 */
    static const LL_Convacc_InitTypeDef Conv2D_133_init56 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_133_init56);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_133_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_133_ca_pipe_1_init56 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_133_ca_pipe_1_init56);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_133_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_133_ca_pipe_2_init56 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_133_ca_pipe_2_init56);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_133_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_133_ca_pipe_3_init56 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_133_ca_pipe_3_init56);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_133_mul_scale_129 */
    static const LL_Arithacc_InitTypeDef Conv2D_133_mul_scale_129_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_133_mul_scale_131) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_133_mul_scale_129_init56);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_133_off_bias_132 */
    static const LL_Arithacc_InitTypeDef Conv2D_133_off_bias_132_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20627,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_133_off_bias_134) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_133_off_bias_132_init56);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_136 */
    static const LL_Activacc_InitTypeDef Sigmoid_136_init56 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_136_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_136_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 60,
      .shift_b = 5,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_136_init56);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_137 */
    static const LL_Arithacc_InitTypeDef Mul_137_init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_137_init56);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_137_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_137_mul_sub1__init56 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_137_mul_sub1__init56);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_dma_init_in_0_56 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_133_zero_off_out_127 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_133_dma_init_in_0_56, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133 input ports=1 range=5[2523136,2539520] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_dma_init_in_1_56 = {
      /* 128x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_133_weights */
      .offset_start = 2523136,
      .offset_end = 2523392,
      .offset_limit = 2539584,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_133_dma_init_in_1_56, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133 input ports=2 range=7[131072,139264] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_dma_init_in_2_56 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 139328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_133_dma_init_in_2_56, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133_ca_pipe_1 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_ca_pipe_1_dma_init_in_0_56 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_133_zero_off_out_127_copy_in_71 ca pipe offset=1 */
      .offset_start = 98320,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_133_ca_pipe_1_dma_init_in_0_56, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133_ca_pipe_2 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_ca_pipe_2_dma_init_in_0_56 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_133_zero_off_out_127_copy_in_72 ca pipe offset=2 */
      .offset_start = 98336,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_133_ca_pipe_2_dma_init_in_0_56, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133_ca_pipe_3 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_ca_pipe_3_dma_init_in_0_56 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_133_zero_off_out_127_copy_in_73 ca pipe offset=3 */
      .offset_start = 98352,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_133_ca_pipe_3_dma_init_in_0_56, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 393216 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_133_ca_pipe_3 output ports=0 range=7[131072,139264] */

    static const LL_Streng_TensorInitTypeDef Conv2D_133_ca_pipe_3_dma_init_out_0_56 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_133_out_0_cp_in_71_cp_in_72_cp_in_73 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 139328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_133_ca_pipe_3_dma_init_out_0_56, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_136 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_136_dma_init_out_0_56 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_136_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_136_dma_init_out_0_56, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_137_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_137_mul_sub1__dma_init_out_0_56 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_137_out_0_cp_in_74_cp_in_75 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_137_mul_sub1__dma_init_out_0_56, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 262144 */

    static const LL_Switch_InitTypeDef switch_init_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_133_mul_scale_129 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_off_bias_132 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_136 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_136 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Init(switch_init_in_56, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_56_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_56_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x20a);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_56[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_133_mul_scale_129 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_133_off_bias_132 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_136 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_136 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=56 */
    LL_Switch_Deinit(switch_deinit_in_56, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_56_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_56_all_units, 18);

  }
  ec_trace_end_epoch(56);
  ec_trace_start_epoch(57);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_137_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_137_mul_sub2__init57 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 6,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26611,
      .B_scalar = -17048,
      .C_scalar = -18854,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_137_mul_sub2__init57);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_137_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_137_mul_sub2__dma_init_in_0_57 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_137_out_0_copy_in_76 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_137_mul_sub2__dma_init_in_0_57, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_137_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_137_mul_sub2__dma_init_in_1_57 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_136_out_0_inserted_in1885_copy_in_76 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_137_mul_sub2__dma_init_in_1_57, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_137_mul_sub2_ output ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_137_mul_sub2__dma_init_out_0_57 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_137_out_0_cp_in_74_cp_in_75_cp_in_76 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_137_mul_sub2__dma_init_out_0_57, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Init(switch_init_in_57, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_57_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_57_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_57[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_137_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=57 */
    LL_Switch_Deinit(switch_deinit_in_57, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_57_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_57_all_units, 4);

  }
  ec_trace_end_epoch(57);
  ec_trace_start_epoch(58);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1892 */
    /* node=Identity_inserted_id1892 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1892 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1892_dma_init_in_0_58 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_137_out_0_cp_in_74_cp_in_75_cp_in_76_inserted_in1892 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id1892_dma_init_in_0_58, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1892 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1892_dma_init_out_0_58 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_137_out_0_cp_in_74_cp_in_75_cp_in_76_inserted_out1892 */
      .offset_start = 0,
      .offset_end = 256,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id1892_dma_init_out_0_58, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1892 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Init(switch_init_in_58, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_58_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_58_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_58[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1892 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=58 */
    LL_Switch_Deinit(switch_deinit_in_58, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_58_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_58_all_units, 2);

  }
  ec_trace_end_epoch(58);
  ec_trace_start_epoch(59);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_179 */
    /* node=Slice_179 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_179 input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Slice_179_dma_init_in_0_59 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_139_out_0 */
      .offset_start = 0,
      .offset_end = 256,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Slice_179_dma_init_in_0_59, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_179 output ports=0 range=7[114688,147456] */

    static const LL_Streng_TensorInitTypeDef Slice_179_dma_init_out_0_59 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_179_out_0 */
      .offset_start = 114688,
      .offset_end = 114944,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Slice_179_dma_init_out_0_59, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_179 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Init(switch_init_in_59, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_59_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_59_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_59[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_179 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=59 */
    LL_Switch_Deinit(switch_deinit_in_59, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_59_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_59_all_units, 2);

  }
  ec_trace_end_epoch(59);
  ec_trace_start_epoch(60);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1933 */
    /* node=Identity_inserted_id1933 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1932 */
    /* node=Identity_inserted_id1932 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1933 input ports=0 range=7[131072,147456] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1933_dma_init_in_0_60 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_140_out_0_inserted_in1933 */
      .offset_start = 131072,
      .offset_end = 131328,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id1933_dma_init_in_0_60, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1932 input ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1932_dma_init_in_0_60 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_179_out_0_inserted_in1932 */
      .offset_start = 114688,
      .offset_end = 114944,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id1932_dma_init_in_0_60, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1933 output ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1933_dma_init_out_0_60 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_140_out_0_inserted_out1933 */
      .offset_start = 16384,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Identity_inserted_id1933_dma_init_out_0_60, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1932 output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1932_dma_init_out_0_60 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_179_out_0_inserted_out1932 */
      .offset_start = 0,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id1932_dma_init_out_0_60, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1933 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1932 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Init(switch_init_in_60, 2);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_60_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_60_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_60[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1933 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1932 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=60 */
    LL_Switch_Deinit(switch_deinit_in_60, 2);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_60_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_60_all_units, 4);

  }
  ec_trace_end_epoch(60);
  ec_trace_start_epoch(61);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_142 */
    static const LL_Convacc_InitTypeDef Conv2D_142_init61 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_142_init61);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_142_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_1_init61 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_142_ca_pipe_1_init61);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_142_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_2_init61 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_142_ca_pipe_2_init61);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_142_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_142_ca_pipe_3_init61 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_142_ca_pipe_3_init61);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_142_mul_scale_138 */
    static const LL_Arithacc_InitTypeDef Conv2D_142_mul_scale_138_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_142_mul_scale_140) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_142_mul_scale_138_init61);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_142_off_bias_141 */
    static const LL_Arithacc_InitTypeDef Conv2D_142_off_bias_141_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16971,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_142_off_bias_143) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_142_off_bias_141_init61);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_145 */
    static const LL_Activacc_InitTypeDef Sigmoid_145_init61 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_145_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_145_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_145_init61);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_146 */
    static const LL_Arithacc_InitTypeDef Mul_146_init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_146_init61);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_146_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_146_mul_sub1__init61 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_146_mul_sub1__init61);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_0_61 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_136 */
      .offset_start = 16384,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_142_dma_init_in_0_61, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=1 range=5[1867776,1904640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_1_61 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_142_weights */
      .offset_start = 1867776,
      .offset_end = 1868064,
      .offset_limit = 1904704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_142_dma_init_in_1_61, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142 input ports=2 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_dma_init_in_2_61 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_142_dma_init_in_2_61, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_1 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_1_dma_init_in_0_61 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_136_copy_in_77 ca pipe offset=1 */
      .offset_start = 16392,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_142_ca_pipe_1_dma_init_in_0_61, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_2 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_2_dma_init_in_0_61 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_136_copy_in_78 ca pipe offset=2 */
      .offset_start = 16400,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_142_ca_pipe_2_dma_init_in_0_61, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_3 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_3_dma_init_in_0_61 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_zero_off_out_136_copy_in_79 ca pipe offset=3 */
      .offset_start = 16408,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_142_ca_pipe_3_dma_init_in_0_61, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_142_ca_pipe_3 output ports=0 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_142_ca_pipe_3_dma_init_out_0_61 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_142_out_0_cp_in_77_cp_in_78_cp_in_79 */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_142_ca_pipe_3_dma_init_out_0_61, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_145 output ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_145_dma_init_out_0_61 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_145_out_0 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_145_dma_init_out_0_61, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_146_mul_sub1_ output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_146_mul_sub1__dma_init_out_0_61 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_146_out_0_cp_in_80_cp_in_81 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_146_mul_sub1__dma_init_out_0_61, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_142_mul_scale_138 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_141 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_145 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_145 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Init(switch_init_in_61, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_61_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_61_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x7);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_61[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_142_mul_scale_138 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_142_off_bias_141 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_145 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_145 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=61 */
    LL_Switch_Deinit(switch_deinit_in_61, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_61_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_61_all_units, 18);

  }
  ec_trace_end_epoch(61);
  ec_trace_start_epoch(62);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_146_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_146_mul_sub2__init62 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32764,
      .B_scalar = -32764,
      .C_scalar = -31488,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_146_mul_sub2__init62);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_146_mul_sub2_ input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_146_mul_sub2__dma_init_in_0_62 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_146_out_0_copy_in_82 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_146_mul_sub2__dma_init_in_0_62, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_146_mul_sub2_ input ports=1 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Mul_146_mul_sub2__dma_init_in_1_62 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_145_out_0_inserted_in1900_copy_in_82 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_146_mul_sub2__dma_init_in_1_62, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_146_mul_sub2_ output ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Mul_146_mul_sub2__dma_init_out_0_62 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_146_out_0_cp_in_80_cp_in_81_cp_in_82 */
      .offset_start = 147456,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_146_mul_sub2__dma_init_out_0_62, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Init(switch_init_in_62, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_62_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_62_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_62[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_146_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=62 */
    LL_Switch_Deinit(switch_deinit_in_62, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_62_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_62_all_units, 4);

  }
  ec_trace_end_epoch(62);
  ec_trace_start_epoch(63);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_150 */
    static const LL_Convacc_InitTypeDef Conv2D_150_init63 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_150_init63);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_150_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_150_ca_pipe_1_init63 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_150_ca_pipe_1_init63);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_150_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_150_ca_pipe_2_init63 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_150_ca_pipe_2_init63);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_150_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_150_ca_pipe_3_init63 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_150_ca_pipe_3_init63);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_150_mul_scale_147 */
    static const LL_Arithacc_InitTypeDef Conv2D_150_mul_scale_147_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_150_mul_scale_149) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_150_mul_scale_147_init63);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_150_off_bias_150 */
    static const LL_Arithacc_InitTypeDef Conv2D_150_off_bias_150_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27145,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_150_off_bias_152) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_150_off_bias_150_init63);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_153 */
    static const LL_Activacc_InitTypeDef Sigmoid_153_init63 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_153_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_153_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_153_init63);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_154 */
    static const LL_Arithacc_InitTypeDef Mul_154_init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_154_init63);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_154_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_154_mul_sub1__init63 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_154_mul_sub1__init63);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150 input ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_150_zero_off_out_145 */
      .offset_start = 147456,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_150_dma_init_in_0_63, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150 input ports=1 range=5[1904640,1941504] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_dma_init_in_1_63 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_150_weights */
      .offset_start = 1904640,
      .offset_end = 1904928,
      .offset_limit = 1941568,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_150_dma_init_in_1_63, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150 input ports=2 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_dma_init_in_2_63 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_150_dma_init_in_2_63, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150_ca_pipe_1 input ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_ca_pipe_1_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_150_zero_off_out_145_copy_in_83 ca pipe offset=1 */
      .offset_start = 147464,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_150_ca_pipe_1_dma_init_in_0_63, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150_ca_pipe_2 input ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_ca_pipe_2_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_150_zero_off_out_145_copy_in_84 ca pipe offset=2 */
      .offset_start = 147472,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_150_ca_pipe_2_dma_init_in_0_63, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150_ca_pipe_3 input ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_ca_pipe_3_dma_init_in_0_63 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_150_zero_off_out_145_copy_in_85 ca pipe offset=3 */
      .offset_start = 147480,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_150_ca_pipe_3_dma_init_in_0_63, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_150_ca_pipe_3 output ports=0 range=7[163840,165888] */

    static const LL_Streng_TensorInitTypeDef Conv2D_150_ca_pipe_3_dma_init_out_0_63 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_150_out_0_cp_in_83_cp_in_84_cp_in_85 */
      .offset_start = 163840,
      .offset_end = 165888,
      .offset_limit = 165952,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_150_ca_pipe_3_dma_init_out_0_63, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_153 output ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_153_dma_init_out_0_63 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_153_out_0 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_153_dma_init_out_0_63, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_154_mul_sub1_ output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_154_mul_sub1__dma_init_out_0_63 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_154_out_0_cp_in_86_cp_in_87 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_154_mul_sub1__dma_init_out_0_63, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_150_mul_scale_147 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_off_bias_150 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_153 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_153 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Init(switch_init_in_63, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_63_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_63_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x2a0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_63[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_150_mul_scale_147 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_150_off_bias_150 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_153 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_153 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=63 */
    LL_Switch_Deinit(switch_deinit_in_63, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_63_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_63_all_units, 18);

  }
  ec_trace_end_epoch(63);
  ec_trace_start_epoch(64);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_154_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_154_mul_sub2__init64 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32195,
      .B_scalar = -32195,
      .C_scalar = -18488,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_154_mul_sub2__init64);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_154_mul_sub2_ input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_154_mul_sub2__dma_init_in_0_64 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_154_out_0_copy_in_88 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_154_mul_sub2__dma_init_in_0_64, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_154_mul_sub2_ input ports=1 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Mul_154_mul_sub2__dma_init_in_1_64 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_153_out_0_inserted_in1910_copy_in_88 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_154_mul_sub2__dma_init_in_1_64, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_154_mul_sub2_ output ports=0 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Mul_154_mul_sub2__dma_init_out_0_64 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_154_out_0_cp_in_86_cp_in_87_cp_in_88 */
      .offset_start = 147456,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_154_mul_sub2__dma_init_out_0_64, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Init(switch_init_in_64, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_64_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_64_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_64[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_154_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=64 */
    LL_Switch_Deinit(switch_deinit_in_64, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_64_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_64_all_units, 4);

  }
  ec_trace_end_epoch(64);
  ec_trace_start_epoch(65);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_157 */
    static const LL_Arithacc_InitTypeDef Add_157_init65 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 6,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 20580,
      .C_scalar = 18169,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_157_init65);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Add_157 input ports=0 range=7[131072,147456] */

    static const LL_Streng_TensorInitTypeDef Add_157_dma_init_in_0_65 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_140_out_0 */
      .offset_start = 131072,
      .offset_end = 131328,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Add_157_dma_init_in_0_65, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_157 input ports=1 range=7[147456,163840] */

    static const LL_Streng_TensorInitTypeDef Add_157_dma_init_in_1_65 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_156_out_0 */
      .offset_start = 147456,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_157_dma_init_in_1_65, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Add_157 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Add_157_dma_init_out_0_65 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_157_out_0 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Add_157_dma_init_out_0_65, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Init(switch_init_in_65, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_65_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_65_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_65[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_157 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=65 */
    LL_Switch_Deinit(switch_deinit_in_65, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_65_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_65_all_units, 4);

  }
  ec_trace_end_epoch(65);
  ec_trace_start_epoch(66);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_161 */
    static const LL_Convacc_InitTypeDef Conv2D_161_init66 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_161_init66);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_161_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_161_ca_pipe_1_init66 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_161_ca_pipe_1_init66);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_161_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_161_ca_pipe_2_init66 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_161_ca_pipe_2_init66);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_161_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_161_ca_pipe_3_init66 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_161_ca_pipe_3_init66);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_161_mul_scale_156 */
    static const LL_Arithacc_InitTypeDef Conv2D_161_mul_scale_156_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_161_mul_scale_158) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_161_mul_scale_156_init66);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_161_off_bias_159 */
    static const LL_Arithacc_InitTypeDef Conv2D_161_off_bias_159_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27594,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_161_off_bias_161) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_161_off_bias_159_init66);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_164 */
    static const LL_Activacc_InitTypeDef Sigmoid_164_init66 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_164_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_164_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_164_init66);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_165 */
    static const LL_Arithacc_InitTypeDef Mul_165_init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_165_init66);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_165_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_165_mul_sub1__init66 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 7,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31880,
      .B_scalar = 31880,
      .C_scalar = -30976,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_165_mul_sub1__init66);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_dma_init_in_0_66 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_161_zero_off_out_154 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_161_dma_init_in_0_66, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161 input ports=1 range=5[1941504,1978368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_dma_init_in_1_66 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_161_weights */
      .offset_start = 1941504,
      .offset_end = 1941792,
      .offset_limit = 1978432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_161_dma_init_in_1_66, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161 input ports=2 range=7[131072,133120] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_dma_init_in_2_66 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 131072,
      .offset_end = 133120,
      .offset_limit = 133184,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_161_dma_init_in_2_66, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161_ca_pipe_1 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_ca_pipe_1_dma_init_in_0_66 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_161_zero_off_out_154_copy_in_89 ca pipe offset=1 */
      .offset_start = 32776,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_161_ca_pipe_1_dma_init_in_0_66, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161_ca_pipe_2 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_ca_pipe_2_dma_init_in_0_66 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_161_zero_off_out_154_copy_in_90 ca pipe offset=2 */
      .offset_start = 32784,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_161_ca_pipe_2_dma_init_in_0_66, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161_ca_pipe_3 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_ca_pipe_3_dma_init_in_0_66 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_161_zero_off_out_154_copy_in_91 ca pipe offset=3 */
      .offset_start = 32792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_161_ca_pipe_3_dma_init_in_0_66, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_161_ca_pipe_3 output ports=0 range=7[131072,133120] */

    static const LL_Streng_TensorInitTypeDef Conv2D_161_ca_pipe_3_dma_init_out_0_66 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_161_out_0_cp_in_89_cp_in_90_cp_in_91 */
      .offset_start = 131072,
      .offset_end = 133120,
      .offset_limit = 133184,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_161_ca_pipe_3_dma_init_out_0_66, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_165_mul_sub1_ output ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_165_mul_sub1__dma_init_out_0_66 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_165_out_0_cp_in_92 */
      .offset_start = 114688,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_165_mul_sub1__dma_init_out_0_66, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_161_mul_scale_156 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_off_bias_159 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_164 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Init(switch_init_in_66, 21);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_66_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_66_all_units, 17);

  }

  ec_trace_wait_epoch_end(0x180);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_66[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_161_mul_scale_156 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_161_off_bias_159 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_164 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_165_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=66 */
    LL_Switch_Deinit(switch_deinit_in_66, 21);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_66_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_66_all_units, 17);

  }
  ec_trace_end_epoch(66);
  ec_trace_start_epoch(67);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_169 */
    static const LL_Convacc_InitTypeDef Conv2D_169_init67 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_169_init67);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_169_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_169_ca_pipe_1_init67 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_169_ca_pipe_1_init67);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_169_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_169_ca_pipe_2_init67 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_169_ca_pipe_2_init67);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_169_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_169_ca_pipe_3_init67 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_169_ca_pipe_3_init67);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_169_mul_scale_165 */
    static const LL_Arithacc_InitTypeDef Conv2D_169_mul_scale_165_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_169_mul_scale_167) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_169_mul_scale_165_init67);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_169_off_bias_168 */
    static const LL_Arithacc_InitTypeDef Conv2D_169_off_bias_168_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19759,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_169_off_bias_170) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_169_off_bias_168_init67);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_172 */
    static const LL_Activacc_InitTypeDef Sigmoid_172_init67 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_172_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_172_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_172_init67);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_173 */
    static const LL_Arithacc_InitTypeDef Mul_173_init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_173_init67);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_173_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_173_mul_sub1__init67 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_173_mul_sub1__init67);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169 input ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_169_zero_off_out_163 */
      .offset_start = 114688,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_169_dma_init_in_0_67, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169 input ports=1 range=5[1978368,2015232] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_dma_init_in_1_67 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_169_weights */
      .offset_start = 1978368,
      .offset_end = 1978656,
      .offset_limit = 2015296,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_169_dma_init_in_1_67, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169 input ports=2 range=7[133120,135168] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_dma_init_in_2_67 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 3,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 133120,
      .offset_end = 135168,
      .offset_limit = 135232,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_169_dma_init_in_2_67, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169_ca_pipe_1 input ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_ca_pipe_1_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_169_zero_off_out_163_copy_in_93 ca pipe offset=1 */
      .offset_start = 114696,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_169_ca_pipe_1_dma_init_in_0_67, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169_ca_pipe_2 input ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_ca_pipe_2_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_169_zero_off_out_163_copy_in_94 ca pipe offset=2 */
      .offset_start = 114704,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_169_ca_pipe_2_dma_init_in_0_67, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169_ca_pipe_3 input ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_ca_pipe_3_dma_init_in_0_67 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_169_zero_off_out_163_copy_in_95 ca pipe offset=3 */
      .offset_start = 114712,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_169_ca_pipe_3_dma_init_in_0_67, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_169_ca_pipe_3 output ports=0 range=7[133120,135168] */

    static const LL_Streng_TensorInitTypeDef Conv2D_169_ca_pipe_3_dma_init_out_0_67 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_169_out_0_cp_in_93_cp_in_94_cp_in_95 */
      .offset_start = 133120,
      .offset_end = 135168,
      .offset_limit = 135232,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_169_ca_pipe_3_dma_init_out_0_67, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_172 output ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_172_dma_init_out_0_67 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_172_out_0 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_172_dma_init_out_0_67, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_173_mul_sub1_ output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_173_mul_sub1__dma_init_out_0_67 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_173_out_0_cp_in_96_cp_in_97 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_173_mul_sub1__dma_init_out_0_67, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_169_mul_scale_165 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_off_bias_168 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_172 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_172 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Init(switch_init_in_67, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_67_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_67_all_units, 18);

  }

  ec_trace_wait_epoch_end(0xe);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_67[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_169_mul_scale_165 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_169_off_bias_168 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_172 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_172 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=67 */
    LL_Switch_Deinit(switch_deinit_in_67, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_67_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_67_all_units, 18);

  }
  ec_trace_end_epoch(67);
  ec_trace_start_epoch(68);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_173_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_173_mul_sub2__init68 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27779,
      .B_scalar = -27779,
      .C_scalar = -30052,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_173_mul_sub2__init68);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_173_mul_sub2_ input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_173_mul_sub2__dma_init_in_0_68 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_173_out_0_copy_in_98 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_173_mul_sub2__dma_init_in_0_68, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_173_mul_sub2_ input ports=1 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Mul_173_mul_sub2__dma_init_in_1_68 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_172_out_0_inserted_in1926_copy_in_98 */
      .offset_start = 98304,
      .offset_end = 99328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_173_mul_sub2__dma_init_in_1_68, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_173_mul_sub2_ output ports=0 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_173_mul_sub2__dma_init_out_0_68 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_173_out_0_cp_in_96_cp_in_97_cp_in_98 */
      .offset_start = 114688,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_173_mul_sub2__dma_init_out_0_68, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Init(switch_init_in_68, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_68_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_68_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_68[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_173_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=68 */
    LL_Switch_Deinit(switch_deinit_in_68, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_68_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_68_all_units, 4);

  }
  ec_trace_end_epoch(68);
  ec_trace_start_epoch(69);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_176 */
    static const LL_Arithacc_InitTypeDef Add_176_init69 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 6,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 29184,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_176_init69);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_176 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Add_176_dma_init_in_0_69 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_159_out_0 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_176_dma_init_in_0_69, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_176 input ports=1 range=7[114688,131072] */

    static const LL_Streng_TensorInitTypeDef Add_176_dma_init_in_1_69 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_175_out_0 */
      .offset_start = 114688,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_176_dma_init_in_1_69, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_176 output ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Add_176_dma_init_out_0_69 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_176_out_0 */
      .offset_start = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_176_dma_init_out_0_69, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Init(switch_init_in_69, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_69_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_69_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_69[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_176 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=69 */
    LL_Switch_Deinit(switch_deinit_in_69, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_69_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_69_all_units, 4);

  }
  ec_trace_end_epoch(69);
  ec_trace_start_epoch(70);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_180 */
    /* node=Concat_180 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_180 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Concat_180_dma_init_in_0_70 = {
      /* from memory with batch=64 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_179_out_0 */
      .offset_start = 0,
      .offset_end = 16384,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Concat_180_dma_init_in_0_70, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_180 output ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Concat_180_dma_init_out_0_70 = {
      /* to memory canonical from batch=64 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_180_out_0 */
      .offset_start = 98304,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 32,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Concat_180_dma_init_out_0_70, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_180 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Init(switch_init_in_70, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_70_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_70_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_70[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_180 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=70 */
    LL_Switch_Deinit(switch_deinit_in_70, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_70_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_70_all_units, 2);

  }
  ec_trace_end_epoch(70);
  ec_trace_start_epoch(71);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_181 */
    static const LL_Convacc_InitTypeDef Conv2D_181_init71 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_181_init71);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_181_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_181_ca_pipe_1_init71 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_181_ca_pipe_1_init71);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_181_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_181_ca_pipe_2_init71 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_181_ca_pipe_2_init71);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_181_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_181_ca_pipe_3_init71 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_181_ca_pipe_3_init71);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_181_mul_scale_174 */
    static const LL_Arithacc_InitTypeDef Conv2D_181_mul_scale_174_init71 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_181_mul_scale_176) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_181_mul_scale_174_init71);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_181_off_bias_177 */
    static const LL_Arithacc_InitTypeDef Conv2D_181_off_bias_177_init71 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26203,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_181_off_bias_179) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_181_off_bias_177_init71);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_184 */
    static const LL_Activacc_InitTypeDef Sigmoid_184_init71 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_184_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_184_activ_ROM1) },
      .ROM0_nbytes = 16,
      .ROM1_nbytes = 114,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 4,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_184_init71);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_185 */
    static const LL_Arithacc_InitTypeDef Mul_185_init71 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_185_init71);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_185_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_185_mul_sub1__init71 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_185_mul_sub1__init71);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_dma_init_in_0_71 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_181_zero_off_out_172 */
      .offset_start = 98304,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_181_dma_init_in_0_71, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181 input ports=1 range=5[2347008,2379776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_dma_init_in_1_71 = {
      /* 128x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_181_weights */
      .offset_start = 2347008,
      .offset_end = 2347264,
      .offset_limit = 2379840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_181_dma_init_in_1_71, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181 input ports=2 range=7[294912,303104] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_dma_init_in_2_71 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 294912,
      .offset_end = 303104,
      .offset_limit = 303168,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_181_dma_init_in_2_71, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181_ca_pipe_1 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_ca_pipe_1_dma_init_in_0_71 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_181_zero_off_out_172_copy_in_99 ca pipe offset=1 */
      .offset_start = 98320,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_181_ca_pipe_1_dma_init_in_0_71, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181_ca_pipe_2 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_ca_pipe_2_dma_init_in_0_71 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_181_zero_off_out_172_copy_in_100 ca pipe offset=2 */
      .offset_start = 98336,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_181_ca_pipe_2_dma_init_in_0_71, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181_ca_pipe_3 input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_ca_pipe_3_dma_init_in_0_71 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_181_zero_off_out_172_copy_in_101 ca pipe offset=3 */
      .offset_start = 98352,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_181_ca_pipe_3_dma_init_in_0_71, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 786432 */
    /* octoFlash -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_181_ca_pipe_3 output ports=0 range=7[294912,303104] */

    static const LL_Streng_TensorInitTypeDef Conv2D_181_ca_pipe_3_dma_init_out_0_71 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_181_out_0_cp_in_99_cp_in_100_cp_in_101 */
      .offset_start = 294912,
      .offset_end = 303104,
      .offset_limit = 303168,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_181_ca_pipe_3_dma_init_out_0_71, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_184 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_184_dma_init_out_0_71 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_184_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_184_dma_init_out_0_71, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_185_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_185_mul_sub1__dma_init_out_0_71 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_185_out_0_cp_in_102_cp_in_103 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_185_mul_sub1__dma_init_out_0_71, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 393216 */

    static const LL_Switch_InitTypeDef switch_init_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_181_mul_scale_174 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_off_bias_177 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_184 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_184 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Init(switch_init_in_71, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_71_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_71_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x205);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_71[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_181_mul_scale_174 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_181_off_bias_177 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_184 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_184 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=71 */
    LL_Switch_Deinit(switch_deinit_in_71, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_71_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_71_all_units, 18);

  }
  ec_trace_end_epoch(71);
  ec_trace_start_epoch(72);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_185_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_185_mul_sub2__init72 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16424,
      .B_scalar = -24637,
      .C_scalar = -31746,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_185_mul_sub2__init72);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_185_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_185_mul_sub2__dma_init_in_0_72 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_185_out_0_copy_in_104 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_185_mul_sub2__dma_init_in_0_72, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_185_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_185_mul_sub2__dma_init_in_1_72 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_184_out_0_inserted_in1938_copy_in_104 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_185_mul_sub2__dma_init_in_1_72, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_185_mul_sub2_ output ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Mul_185_mul_sub2__dma_init_out_0_72 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_185_out_0_cp_in_102_cp_in_103_cp_in_104 */
      .offset_start = 262144,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_185_mul_sub2__dma_init_out_0_72, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Init(switch_init_in_72, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_72_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_72_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_72[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_185_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=72 */
    LL_Switch_Deinit(switch_deinit_in_72, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_72_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_72_all_units, 4);

  }
  ec_trace_end_epoch(72);
  ec_trace_start_epoch(73);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_189_conv_identity */
    /* node=Conv2D_189_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189_conv_identity input ports=0 range=7[262144,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_conv_identity_dma_init_in_0_73 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_189_zero_off_out_181_copy_in_352 */
      .offset_start = 262144,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_189_conv_identity_dma_init_in_0_73, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189_conv_identity output ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_conv_identity_dma_init_out_0_73 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_185_out_0_cp_in_102_cp_in_103_cp_in_104_cp_in_352 */
      .offset_start = 294912,
      .offset_end = 296960,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_189_conv_identity_dma_init_out_0_73, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Init(switch_init_in_73, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_73_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_73_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_73[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_conv_identity OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=73 */
    LL_Switch_Deinit(switch_deinit_in_73, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_73_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_73_all_units, 2);

  }
  ec_trace_end_epoch(73);
  ec_trace_start_epoch(74);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_189 */
    static const LL_Convacc_InitTypeDef Conv2D_189_init74 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 8,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 8,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_189_init74);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_189_mul_scale_183 */
    static const LL_Arithacc_InitTypeDef Conv2D_189_mul_scale_183_init74 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_189_mul_scale_185) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_189_mul_scale_183_init74);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_189_off_bias_186 */
    static const LL_Arithacc_InitTypeDef Conv2D_189_off_bias_186_init74 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19115,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_189_off_bias_188) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_189_off_bias_186_init74);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_192 */
    static const LL_Activacc_InitTypeDef Sigmoid_192_init74 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_192_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_192_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 4,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_192_init74);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_193 */
    static const LL_Arithacc_InitTypeDef Mul_193_init74 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_193_init74);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_193_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_193_mul_sub1__init74 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_193_mul_sub1__init74);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 input ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_in_0_74 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_189_zero_off_out_181 */
      .offset_start = 294912,
      .offset_end = 296960,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 1024,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_189_dma_init_in_0_74, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 input ports=1 range=5[0,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_in_1_74 = {
      /* 256x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_189_weights */
      .offset_start = 0,
      .offset_end = 294912,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_189_dma_init_in_1_74, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 input ports=2 range=7[49152,49664] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_in_2_74 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 5,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 49152,
      .offset_end = 49664,
      .offset_limit = 49728,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1024,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_189_dma_init_in_2_74, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 557056 */
    /* octoFlash -> 294912 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_189 output ports=0 range=7[49152,49664] */

    static const LL_Streng_TensorInitTypeDef Conv2D_189_dma_init_out_0_74 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_189_out_0 */
      .offset_start = 49152,
      .offset_end = 49664,
      .offset_limit = 49728,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1024,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_189_dma_init_out_0_74, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_192 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_192_dma_init_out_0_74 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_192_out_0 */
      .offset_start = 32768,
      .offset_end = 33024,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Sigmoid_192_dma_init_out_0_74, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_193_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_193_mul_sub1__dma_init_out_0_74 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_193_out_0_cp_in_105_cp_in_106 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_193_mul_sub1__dma_init_out_0_74, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 589824 */

    static const LL_Switch_InitTypeDef switch_init_in_74[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_189_mul_scale_183 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_186 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_192 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_192 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=74 */
    LL_Switch_Init(switch_init_in_74, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_74_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_74_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x260);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_74[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_189_mul_scale_183 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_189_off_bias_186 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_192 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_192 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=74 */
    LL_Switch_Deinit(switch_deinit_in_74, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_74_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_74_all_units, 12);

  }
  ec_trace_end_epoch(74);
  ec_trace_start_epoch(75);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_193_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_193_mul_sub2__init75 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19867,
      .B_scalar = -29801,
      .C_scalar = -19341,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_193_mul_sub2__init75);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_193_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_193_mul_sub2__dma_init_in_0_75 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_193_out_0_copy_in_107 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_193_mul_sub2__dma_init_in_0_75, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_193_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_193_mul_sub2__dma_init_in_1_75 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_192_out_0_inserted_in1945_copy_in_107 */
      .offset_start = 32768,
      .offset_end = 33024,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_193_mul_sub2__dma_init_in_1_75, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_193_mul_sub2_ output ports=0 range=7[311296,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_193_mul_sub2__dma_init_out_0_75 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_193_out_0_cp_in_105_cp_in_106_cp_in_107 */
      .offset_start = 311296,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 256,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_193_mul_sub2__dma_init_out_0_75, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Init(switch_init_in_75, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_75_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_75_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_75[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_193_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=75 */
    LL_Switch_Deinit(switch_deinit_in_75, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_75_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_75_all_units, 4);

  }
  ec_trace_end_epoch(75);
  ec_trace_start_epoch(76);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_196_conv_identity */
    /* node=Conv2D_196_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_conv_identity input ports=0 range=7[311296,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_conv_identity_dma_init_in_0_76 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_190_copy_in_353 */
      .offset_start = 311296,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_196_conv_identity_dma_init_in_0_76, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_conv_identity output ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_conv_identity_dma_init_out_0_76 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_193_out_0_cp_in_105_cp_in_106_cp_in_107_cp_in_353 */
      .offset_start = 294912,
      .offset_end = 295936,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_196_conv_identity_dma_init_out_0_76, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Init(switch_init_in_76, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_76_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_76_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_76[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=76 */
    LL_Switch_Deinit(switch_deinit_in_76, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_76_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_76_all_units, 2);

  }
  ec_trace_end_epoch(76);
  ec_trace_start_epoch(77);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_196 */
    static const LL_Convacc_InitTypeDef Conv2D_196_init77 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_196_init77);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_196_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_1_init77 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_196_ca_pipe_1_init77);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_196_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_2_init77 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_196_ca_pipe_2_init77);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_196_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_196_ca_pipe_3_init77 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_196_ca_pipe_3_init77);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_196_mul_scale_192 */
    static const LL_Arithacc_InitTypeDef Conv2D_196_mul_scale_192_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_196_mul_scale_194) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_196_mul_scale_192_init77);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_196_off_bias_195 */
    static const LL_Arithacc_InitTypeDef Conv2D_196_off_bias_195_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32051,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_196_off_bias_197) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_196_off_bias_195_init77);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_199 */
    static const LL_Activacc_InitTypeDef Sigmoid_199_init77 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_199_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_199_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 108,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_199_init77);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_200 */
    static const LL_Arithacc_InitTypeDef Mul_200_init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_200_init77);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_200_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_200_mul_sub1__init77 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_200_mul_sub1__init77);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_0_77 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_190 */
      .offset_start = 294912,
      .offset_end = 295936,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_196_dma_init_in_0_77, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=1 range=5[1753088,1818624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_1_77 = {
      /* 256x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_196_weights */
      .offset_start = 1753088,
      .offset_end = 1753344,
      .offset_limit = 1818688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_196_dma_init_in_1_77, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196 input ports=2 range=7[311296,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_dma_init_in_2_77 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 311296,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_196_dma_init_in_2_77, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_1 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_1_dma_init_in_0_77 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_190_copy_in_108 ca pipe offset=1 */
      .offset_start = 295936,
      .offset_end = 296960,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_196_ca_pipe_1_dma_init_in_0_77, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_2 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_2_dma_init_in_0_77 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_190_copy_in_109 ca pipe offset=2 */
      .offset_start = 296960,
      .offset_end = 297984,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_196_ca_pipe_2_dma_init_in_0_77, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_3 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_3_dma_init_in_0_77 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_zero_off_out_190_copy_in_110 ca pipe offset=3 */
      .offset_start = 297984,
      .offset_end = 299008,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_196_ca_pipe_3_dma_init_in_0_77, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 147456 */
    /* octoFlash -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_196_ca_pipe_3 output ports=0 range=7[311296,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_196_ca_pipe_3_dma_init_out_0_77 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_196_out_0_cp_in_108_cp_in_109_cp_in_110 */
      .offset_start = 311296,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_196_ca_pipe_3_dma_init_out_0_77, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_199 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_199_dma_init_out_0_77 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_199_out_0 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_199_dma_init_out_0_77, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_200_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_200_mul_sub1__dma_init_out_0_77 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_200_out_0_cp_in_111_cp_in_112 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_200_mul_sub1__dma_init_out_0_77, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_196_mul_scale_192 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_195 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_199 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_199 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Init(switch_init_in_77, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_77_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_77_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x340);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_77[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_196_mul_scale_192 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_196_off_bias_195 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_199 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_199 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=77 */
    LL_Switch_Deinit(switch_deinit_in_77, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_77_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_77_all_units, 18);

  }
  ec_trace_end_epoch(77);
  ec_trace_start_epoch(78);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_200_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_200_mul_sub2__init78 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32759,
      .B_scalar = -32759,
      .C_scalar = -31488,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_200_mul_sub2__init78);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_200_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_200_mul_sub2__dma_init_in_0_78 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_200_out_0_copy_in_113 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_200_mul_sub2__dma_init_in_0_78, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_200_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_200_mul_sub2__dma_init_in_1_78 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_199_out_0_inserted_in1955_copy_in_113 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_200_mul_sub2__dma_init_in_1_78, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_200_mul_sub2_ output ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Mul_200_mul_sub2__dma_init_out_0_78 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_200_out_0_cp_in_111_cp_in_112_cp_in_113 */
      .offset_start = 294912,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_200_mul_sub2__dma_init_out_0_78, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Init(switch_init_in_78, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_78_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_78_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_78[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_200_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=78 */
    LL_Switch_Deinit(switch_deinit_in_78, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_78_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_78_all_units, 4);

  }
  ec_trace_end_epoch(78);
  ec_trace_start_epoch(79);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1962 */
    /* node=Identity_inserted_id1962 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1962 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1962_dma_init_in_0_79 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_200_out_0_cp_in_111_cp_in_112_cp_in_113_inserted_in1962 */
      .offset_start = 294912,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id1962_dma_init_in_0_79, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1962 output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1962_dma_init_out_0_79 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_200_out_0_cp_in_111_cp_in_112_cp_in_113_inserted_out1962 */
      .offset_start = 0,
      .offset_end = 64,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Identity_inserted_id1962_dma_init_out_0_79, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1962 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Init(switch_init_in_79, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_79_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_79_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_79[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1962 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=79 */
    LL_Switch_Deinit(switch_deinit_in_79, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_79_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_79_all_units, 2);

  }
  ec_trace_end_epoch(79);
  ec_trace_start_epoch(80);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_223 */
    /* node=Slice_223 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_223 input ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Slice_223_dma_init_in_0_80 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_202_out_0 */
      .offset_start = 0,
      .offset_end = 64,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Slice_223_dma_init_in_0_80, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_223 output ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Slice_223_dma_init_out_0_80 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_223_out_0 */
      .offset_start = 294912,
      .offset_end = 294976,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Slice_223_dma_init_out_0_80, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_223 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Init(switch_init_in_80, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_80_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_80_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_80[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_223 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=80 */
    LL_Switch_Deinit(switch_deinit_in_80, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_80_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_80_all_units, 2);

  }
  ec_trace_end_epoch(80);
  ec_trace_start_epoch(81);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id1965 */
    /* node=Identity_inserted_id1965 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1965 input ports=0 range=7[303104,311296] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1965_dma_init_in_0_81 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_203_out_0_inserted_in1965 */
      .offset_start = 303104,
      .offset_end = 303168,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Identity_inserted_id1965_dma_init_in_0_81, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id1965 output ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id1965_dma_init_out_0_81 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_203_out_0_inserted_out1965 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id1965_dma_init_out_0_81, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1965 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Init(switch_init_in_81, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_81_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_81_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_81[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id1965 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=81 */
    LL_Switch_Deinit(switch_deinit_in_81, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_81_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_81_all_units, 2);

  }
  ec_trace_end_epoch(81);
  ec_trace_start_epoch(82);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_205 */
    static const LL_Convacc_InitTypeDef Conv2D_205_init82 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_205_init82);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_205_mul_scale_201 */
    static const LL_Arithacc_InitTypeDef Conv2D_205_mul_scale_201_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_205_mul_scale_203) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_205_mul_scale_201_init82);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_205_off_bias_204 */
    static const LL_Arithacc_InitTypeDef Conv2D_205_off_bias_204_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27998,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_205_off_bias_206) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_205_off_bias_204_init82);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_208 */
    static const LL_Activacc_InitTypeDef Sigmoid_208_init82 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_208_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_208_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_208_init82);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_209 */
    static const LL_Arithacc_InitTypeDef Mul_209_init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_209_init82);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_209_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_209_mul_sub1__init82 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_209_mul_sub1__init82);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_0_82 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_zero_off_out_199 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_205_dma_init_in_0_82, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=1 range=5[294912,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_1_82 = {
      /* 128x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_205_weights */
      .offset_start = 294912,
      .offset_end = 442368,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_205_dma_init_in_1_82, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 input ports=2 range=7[24576,25088] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_in_2_82 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 24576,
      .offset_end = 25088,
      .offset_limit = 25152,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_205_dma_init_in_2_82, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 270336 */
    /* octoFlash -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_205 output ports=0 range=7[24576,25088] */

    static const LL_Streng_TensorInitTypeDef Conv2D_205_dma_init_out_0_82 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_205_out_0 */
      .offset_start = 24576,
      .offset_end = 25088,
      .offset_limit = 25152,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_205_dma_init_out_0_82, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_208 output ports=0 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_208_dma_init_out_0_82 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_208_out_0 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_208_dma_init_out_0_82, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_209_mul_sub1_ output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_209_mul_sub1__dma_init_out_0_82 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_209_out_0_cp_in_114_cp_in_115 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_209_mul_sub1__dma_init_out_0_82, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_205_mul_scale_201 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_204 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_208 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_208 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Init(switch_init_in_82, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_82_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_82_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x2a0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_82[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_205_mul_scale_201 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_205_off_bias_204 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_208 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_208 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=82 */
    LL_Switch_Deinit(switch_deinit_in_82, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_82_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_82_all_units, 12);

  }
  ec_trace_end_epoch(82);
  ec_trace_start_epoch(83);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_209_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_209_mul_sub2__init83 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16844,
      .B_scalar = -29477,
      .C_scalar = -32562,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_209_mul_sub2__init83);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_209_mul_sub2_ input ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_209_mul_sub2__dma_init_in_0_83 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_209_out_0_copy_in_116 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_209_mul_sub2__dma_init_in_0_83, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_209_mul_sub2_ input ports=1 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Mul_209_mul_sub2__dma_init_in_1_83 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_208_out_0_inserted_in1967_copy_in_116 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_209_mul_sub2__dma_init_in_1_83, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_209_mul_sub2_ output ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_209_mul_sub2__dma_init_out_0_83 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_209_out_0_cp_in_114_cp_in_115_cp_in_116 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_209_mul_sub2__dma_init_out_0_83, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Init(switch_init_in_83, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_83_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_83_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_83[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_209_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=83 */
    LL_Switch_Deinit(switch_deinit_in_83, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_83_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_83_all_units, 4);

  }
  ec_trace_end_epoch(83);
  ec_trace_start_epoch(84);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_213_conv_identity */
    /* node=Conv2D_213_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213_conv_identity input ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_conv_identity_dma_init_in_0_84 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_213_zero_off_out_208_copy_in_354 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_213_conv_identity_dma_init_in_0_84, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213_conv_identity output ports=0 range=7[24576,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_conv_identity_dma_init_out_0_84 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_209_out_0_cp_in_114_cp_in_115_cp_in_116_cp_in_354 */
      .offset_start = 24576,
      .offset_end = 25088,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_213_conv_identity_dma_init_out_0_84, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Init(switch_init_in_84, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_84_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_84_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_84[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=84 */
    LL_Switch_Deinit(switch_deinit_in_84, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_84_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_84_all_units, 2);

  }
  ec_trace_end_epoch(84);
  ec_trace_start_epoch(85);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_213 */
    static const LL_Convacc_InitTypeDef Conv2D_213_init85 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_213_init85);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_213_mul_scale_210 */
    static const LL_Arithacc_InitTypeDef Conv2D_213_mul_scale_210_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_213_mul_scale_212) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_213_mul_scale_210_init85);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_213_off_bias_213 */
    static const LL_Arithacc_InitTypeDef Conv2D_213_off_bias_213_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19990,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_213_off_bias_215) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_213_off_bias_213_init85);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_216 */
    static const LL_Activacc_InitTypeDef Sigmoid_216_init85 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_216_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_216_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_216_init85);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_217 */
    static const LL_Arithacc_InitTypeDef Mul_217_init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_217_init85);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_217_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_217_mul_sub1__init85 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_217_mul_sub1__init85);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213 input ports=0 range=7[24576,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_dma_init_in_0_85 = {
      /* 8x8x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_213_zero_off_out_208 */
      .offset_start = 24576,
      .offset_end = 25088,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_213_dma_init_in_0_85, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213 input ports=1 range=5[442368,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_dma_init_in_1_85 = {
      /* 128x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_213_weights */
      .offset_start = 442368,
      .offset_end = 589824,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_213_dma_init_in_1_85, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213 input ports=2 range=7[32768,33280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_dma_init_in_2_85 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 32768,
      .offset_end = 33280,
      .offset_limit = 33344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_213_dma_init_in_2_85, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 270336 */
    /* octoFlash -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_213 output ports=0 range=7[32768,33280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_213_dma_init_out_0_85 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_213_out_0 */
      .offset_start = 32768,
      .offset_end = 33280,
      .offset_limit = 33344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_213_dma_init_out_0_85, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_216 output ports=0 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_216_dma_init_out_0_85 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_216_out_0 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_216_dma_init_out_0_85, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_217_mul_sub1_ output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_217_mul_sub1__dma_init_out_0_85 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_217_out_0_cp_in_117_cp_in_118 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_217_mul_sub1__dma_init_out_0_85, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_213_mul_scale_210 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213_off_bias_213 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_216 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_216 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Init(switch_init_in_85, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_85_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_85_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x2a0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_85[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_213_mul_scale_210 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_213_off_bias_213 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_216 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_216 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=85 */
    LL_Switch_Deinit(switch_deinit_in_85, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_85_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_85_all_units, 12);

  }
  ec_trace_end_epoch(85);
  ec_trace_start_epoch(86);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_217_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_217_mul_sub2__init86 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17357,
      .B_scalar = -26036,
      .C_scalar = -16475,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_217_mul_sub2__init86);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_217_mul_sub2_ input ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_217_mul_sub2__dma_init_in_0_86 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_217_out_0_copy_in_119 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_217_mul_sub2__dma_init_in_0_86, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_217_mul_sub2_ input ports=1 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Mul_217_mul_sub2__dma_init_in_1_86 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_216_out_0_inserted_in1974_copy_in_119 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_217_mul_sub2__dma_init_in_1_86, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_217_mul_sub2_ output ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_217_mul_sub2__dma_init_out_0_86 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_217_out_0_cp_in_117_cp_in_118_cp_in_119 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_217_mul_sub2__dma_init_out_0_86, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Init(switch_init_in_86, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_86_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_86_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_86[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_217_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=86 */
    LL_Switch_Deinit(switch_deinit_in_86, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_86_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_86_all_units, 4);

  }
  ec_trace_end_epoch(86);
  ec_trace_start_epoch(87);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_220 */
    static const LL_Arithacc_InitTypeDef Add_220_init87 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 6,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 24789,
      .C_scalar = 22465,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_220_init87);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 input ports=0 range=7[303104,311296] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_in_0_87 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_203_out_0 */
      .offset_start = 303104,
      .offset_end = 303168,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_220_dma_init_in_0_87, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 input ports=1 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_in_1_87 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_219_out_0 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Add_220_dma_init_in_1_87, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_220 output ports=0 range=7[311296,319488] */

    static const LL_Streng_TensorInitTypeDef Add_220_dma_init_out_0_87 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_220_out_0 */
      .offset_start = 311296,
      .offset_end = 311360,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_220_dma_init_out_0_87, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Init(switch_init_in_87, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_87_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_87_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_87[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_220 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=87 */
    LL_Switch_Deinit(switch_deinit_in_87, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_87_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_87_all_units, 4);

  }
  ec_trace_end_epoch(87);
  ec_trace_start_epoch(88);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_224 */
    /* node=Concat_224 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_224 input ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Concat_224_dma_init_in_0_88 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_223_out_0 */
      .offset_start = 294912,
      .offset_end = 294976,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 384,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Concat_224_dma_init_in_0_88, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_224 output ports=0 range=7[0,24576] */

    static const LL_Streng_TensorInitTypeDef Concat_224_dma_init_out_0_88 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_224_out_0 */
      .offset_start = 0,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 384,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 24576,
      .frame_loop_cnt = 384,
      .frame_tot_cnt = 384,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Concat_224_dma_init_out_0_88, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 24576 */

    static const LL_Switch_InitTypeDef switch_init_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_224 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Init(switch_init_in_88, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_88_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_88_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_88[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_224 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=88 */
    LL_Switch_Deinit(switch_deinit_in_88, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_88_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_88_all_units, 2);

  }
  ec_trace_end_epoch(88);
  ec_trace_start_epoch(89);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_225_conv_identity */
    /* node=Conv2D_225_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_conv_identity input ports=0 range=7[0,24576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_conv_identity_dma_init_in_0_89 = {
      /* memory canonical to batch=24 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_zero_off_out_217_copy_in_355 */
      .offset_start = 0,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 384,
      .frame_offset = 24,
      .line_offset = 0,
      .loop_offset = 24576,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_225_conv_identity_dma_init_in_0_89, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_conv_identity output ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_conv_identity_dma_init_out_0_89 = {
      /* to memory with batch=24 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_224_out_0_cp_in_355 */
      .offset_start = 294912,
      .offset_end = 296448,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_225_conv_identity_dma_init_out_0_89, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 24576 */

    static const LL_Switch_InitTypeDef switch_init_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Init(switch_init_in_89, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_89_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_89_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_89[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_conv_identity OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=89 */
    LL_Switch_Deinit(switch_deinit_in_89, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_89_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_89_all_units, 2);

  }
  ec_trace_end_epoch(89);
  ec_trace_start_epoch(90);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_225 */
    static const LL_Convacc_InitTypeDef Conv2D_225_init90 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_225_init90);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_225_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_225_ca_pipe_1_init90 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_225_ca_pipe_1_init90);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_225_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_225_ca_pipe_2_init90 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_225_ca_pipe_2_init90);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_225_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_225_ca_pipe_3_init90 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_225_ca_pipe_3_init90);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_225_mul_scale_219 */
    static const LL_Arithacc_InitTypeDef Conv2D_225_mul_scale_219_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_225_mul_scale_221) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_225_mul_scale_219_init90);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_225_off_bias_222 */
    static const LL_Arithacc_InitTypeDef Conv2D_225_off_bias_222_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21711,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_225_off_bias_224) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_225_off_bias_222_init90);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_228 */
    static const LL_Activacc_InitTypeDef Sigmoid_228_init90 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_228_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_228_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_228_init90);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_229 */
    static const LL_Arithacc_InitTypeDef Mul_229_init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_229_init90);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_229_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_229_mul_sub1__init90 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_229_mul_sub1__init90);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225 input ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_dma_init_in_0_90 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_zero_off_out_217 */
      .offset_start = 294912,
      .offset_end = 296448,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_225_dma_init_in_0_90, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225 input ports=1 range=5[1310720,1409024] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_dma_init_in_1_90 = {
      /* 256x1x1x384(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_225_weights */
      .offset_start = 1310720,
      .offset_end = 1311104,
      .offset_limit = 1409088,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_225_dma_init_in_1_90, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225 input ports=2 range=7[319488,321536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_dma_init_in_2_90 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 5,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 319488,
      .offset_end = 321536,
      .offset_limit = 321600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_225_dma_init_in_2_90, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_ca_pipe_1 input ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_ca_pipe_1_dma_init_in_0_90 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_zero_off_out_217_copy_in_120 ca pipe offset=1 */
      .offset_start = 296448,
      .offset_end = 297984,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_225_ca_pipe_1_dma_init_in_0_90, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_ca_pipe_2 input ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_ca_pipe_2_dma_init_in_0_90 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_zero_off_out_217_copy_in_121 ca pipe offset=2 */
      .offset_start = 297984,
      .offset_end = 299520,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_225_ca_pipe_2_dma_init_in_0_90, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_ca_pipe_3 input ports=0 range=7[294912,319488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_ca_pipe_3_dma_init_in_0_90 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_zero_off_out_217_copy_in_122 ca pipe offset=3 */
      .offset_start = 299520,
      .offset_end = 301056,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_225_ca_pipe_3_dma_init_in_0_90, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 155648 */
    /* octoFlash -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_225_ca_pipe_3 output ports=0 range=7[319488,321536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_225_ca_pipe_3_dma_init_out_0_90 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_225_out_0_cp_in_120_cp_in_121_cp_in_122 */
      .offset_start = 319488,
      .offset_end = 321536,
      .offset_limit = 321600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_225_ca_pipe_3_dma_init_out_0_90, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_228 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_228_dma_init_out_0_90 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_228_out_0 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_228_dma_init_out_0_90, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_229_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_229_mul_sub1__dma_init_out_0_90 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_229_out_0_cp_in_123_cp_in_124 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_229_mul_sub1__dma_init_out_0_90, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_225_mul_scale_219 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_off_bias_222 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_228 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_228 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Init(switch_init_in_90, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_90_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_90_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x320);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_90[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_225_mul_scale_219 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_225_off_bias_222 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_228 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_228 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=90 */
    LL_Switch_Deinit(switch_deinit_in_90, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_90_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_90_all_units, 18);

  }
  ec_trace_end_epoch(90);
  ec_trace_start_epoch(91);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_229_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_229_mul_sub2__init91 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 22,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 14,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31870,
      .B_scalar = 31870,
      .C_scalar = -30983,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_229_mul_sub2__init91);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_229_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_229_mul_sub2__dma_init_in_0_91 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_229_out_0_copy_in_125 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_229_mul_sub2__dma_init_in_0_91, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_229_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_229_mul_sub2__dma_init_in_1_91 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_228_out_0_inserted_in1984_copy_in_125 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_229_mul_sub2__dma_init_in_1_91, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_229_mul_sub2_ output ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_229_mul_sub2__dma_init_out_0_91 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_229_out_0_cp_in_123_cp_in_124_cp_in_125 */
      .offset_start = 49152,
      .offset_end = 50176,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_229_mul_sub2__dma_init_out_0_91, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Init(switch_init_in_91, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_91_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_91_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_91[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_229_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=91 */
    LL_Switch_Deinit(switch_deinit_in_91, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_91_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_91_all_units, 4);

  }
  ec_trace_end_epoch(91);
  ec_trace_start_epoch(92);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_232 */
    static const LL_Convacc_InitTypeDef Conv2D_232_init92 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_232_init92);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_232_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_232_ca_pipe_1_init92 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_232_ca_pipe_1_init92);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_232_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_232_ca_pipe_2_init92 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_232_ca_pipe_2_init92);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_232_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_232_ca_pipe_3_init92 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_232_ca_pipe_3_init92);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_232_mul_scale_228 */
    static const LL_Arithacc_InitTypeDef Conv2D_232_mul_scale_228_init92 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_232_mul_scale_230) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_232_mul_scale_228_init92);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_232_off_bias_231 */
    static const LL_Arithacc_InitTypeDef Conv2D_232_off_bias_231_init92 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24152,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_232_off_bias_233) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_232_off_bias_231_init92);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_235 */
    static const LL_Activacc_InitTypeDef Sigmoid_235_init92 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_235_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_235_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_235_init92);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_236 */
    static const LL_Arithacc_InitTypeDef Mul_236_init92 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_236_init92);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_236_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_236_mul_sub1__init92 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_236_mul_sub1__init92);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_dma_init_in_0_92 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_232_zero_off_out_226 */
      .offset_start = 49152,
      .offset_end = 50176,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_232_dma_init_in_0_92, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232 input ports=1 range=5[2379776,2412544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_dma_init_in_1_92 = {
      /* 128x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_232_weights */
      .offset_start = 2379776,
      .offset_end = 2380032,
      .offset_limit = 2412608,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_232_dma_init_in_1_92, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232 input ports=2 range=7[319488,321536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_dma_init_in_2_92 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 5,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 319488,
      .offset_end = 321536,
      .offset_limit = 321600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_232_dma_init_in_2_92, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232_ca_pipe_1 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_ca_pipe_1_dma_init_in_0_92 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_232_zero_off_out_226_copy_in_126 ca pipe offset=1 */
      .offset_start = 50176,
      .offset_end = 51200,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_232_ca_pipe_1_dma_init_in_0_92, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232_ca_pipe_2 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_ca_pipe_2_dma_init_in_0_92 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_232_zero_off_out_226_copy_in_127 ca pipe offset=2 */
      .offset_start = 51200,
      .offset_end = 52224,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_232_ca_pipe_2_dma_init_in_0_92, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232_ca_pipe_3 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_ca_pipe_3_dma_init_in_0_92 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_232_zero_off_out_226_copy_in_128 ca pipe offset=3 */
      .offset_start = 52224,
      .offset_end = 53248,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_232_ca_pipe_3_dma_init_in_0_92, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_232_ca_pipe_3 output ports=0 range=7[319488,321536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_232_ca_pipe_3_dma_init_out_0_92 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_232_out_0_cp_in_126_cp_in_127_cp_in_128 */
      .offset_start = 319488,
      .offset_end = 321536,
      .offset_limit = 321600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_232_ca_pipe_3_dma_init_out_0_92, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_235 output ports=0 range=7[311296,319488] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_235_dma_init_out_0_92 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_235_out_0 */
      .offset_start = 311296,
      .offset_end = 312320,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_235_dma_init_out_0_92, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_236_mul_sub1_ output ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Mul_236_mul_sub1__dma_init_out_0_92 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130 */
      .offset_start = 294912,
      .offset_end = 296960,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_236_mul_sub1__dma_init_out_0_92, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_92[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_232_mul_scale_228 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_off_bias_231 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_235 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_235 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=92 */
    LL_Switch_Init(switch_init_in_92, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_92_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_92_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x1a0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_92[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_232_mul_scale_228 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_232_off_bias_231 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_235 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_235 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=92 */
    LL_Switch_Deinit(switch_deinit_in_92, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_92_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_92_all_units, 18);

  }
  ec_trace_end_epoch(92);
  ec_trace_start_epoch(93);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_236_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_236_mul_sub2__init93 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18005,
      .B_scalar = -31509,
      .C_scalar = -17457,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_236_mul_sub2__init93);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_236_mul_sub2_ input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Mul_236_mul_sub2__dma_init_in_0_93 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_copy_in_131 */
      .offset_start = 294912,
      .offset_end = 296960,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_236_mul_sub2__dma_init_in_0_93, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_236_mul_sub2_ input ports=1 range=7[311296,319488] */

    static const LL_Streng_TensorInitTypeDef Mul_236_mul_sub2__dma_init_in_1_93 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_235_out_0_inserted_in1994_copy_in_131 */
      .offset_start = 311296,
      .offset_end = 312320,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_236_mul_sub2__dma_init_in_1_93, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_236_mul_sub2_ output ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_236_mul_sub2__dma_init_out_0_93 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130_cp_in_131 */
      .offset_start = 0,
      .offset_end = 1024,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_236_mul_sub2__dma_init_out_0_93, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Init(switch_init_in_93, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_93_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_93_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_93[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_236_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=93 */
    LL_Switch_Deinit(switch_deinit_in_93, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_93_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_93_all_units, 4);

  }
  ec_trace_end_epoch(93);
  ec_trace_start_epoch(94);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2012 */
    /* node=Identity_inserted_id2012 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2003 */
    /* node=Identity_inserted_id2003 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2012 input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2012_dma_init_in_0_94 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130_cp_in_131_inserted_in2012 */
      .offset_start = 0,
      .offset_end = 1024,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Identity_inserted_id2012_dma_init_in_0_94, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2003 input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2003_dma_init_in_0_94 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130_cp_in_131_inserted_out2001_inserted_in2003 */
      .offset_start = 0,
      .offset_end = 1024,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id2003_dma_init_in_0_94, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2012 output ports=0 range=7[294912,303104] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2012_dma_init_out_0_94 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130_cp_in_131_inserted_out2012 */
      .offset_start = 294912,
      .offset_limit = 303168,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2012_dma_init_out_0_94, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2003 output ports=0 range=7[18432,26624] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2003_dma_init_out_0_94 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_236_out_0_cp_in_129_cp_in_130_cp_in_131_inserted_out2001_inserted_out2003 */
      .offset_start = 18432,
      .offset_limit = 26688,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id2003_dma_init_out_0_94, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2012 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2003 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Init(switch_init_in_94, 2);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_94_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_94_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x30);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_94[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2012 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2003 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=94 */
    LL_Switch_Deinit(switch_deinit_in_94, 2);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_94_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_94_all_units, 4);

  }
  ec_trace_end_epoch(94);
  ec_trace_start_epoch(95);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=MaxPool_239_decomposed_pad */
    static const LL_Convacc_InitTypeDef MaxPool_239_decomposed_pad_init95 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -128,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &MaxPool_239_decomposed_pad_init95);


    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_239_decomposed_0 */
    static const LL_Poolacc_InitTypeDef MaxPool_239_decomposed_0_init95 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 12,
      .inputY = 12,
      .outputX = 10,
      .outputY = 10,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 11,
      .leftCrop = 0,
      .rightCrop = 11,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_239_decomposed_0_init95);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_239_decomposed_1 */
    static const LL_Poolacc_InitTypeDef MaxPool_239_decomposed_1_init95 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 10,
      .inputY = 10,
      .outputX = 8,
      .outputY = 8,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 9,
      .leftCrop = 0,
      .rightCrop = 9,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_239_decomposed_1_init95);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=MaxPool_240_decomposed_pad */
    static const LL_Convacc_InitTypeDef MaxPool_240_decomposed_pad_init95 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -128,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &MaxPool_240_decomposed_pad_init95);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_239_decomposed_pad input ports=0 range=7[18432,26624] */

    static const LL_Streng_TensorInitTypeDef MaxPool_239_decomposed_pad_dma_init_in_0_95 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_238_out_0 */
      .offset_start = 18432,
      .offset_limit = 26688,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 1,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &MaxPool_239_decomposed_pad_dma_init_in_0_95, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_239_decomposed_pad input ports=1 range=5[2765488,2765616] */

    static const LL_Streng_TensorInitTypeDef MaxPool_239_decomposed_pad_dma_init_in_1_95 = {
      /* 128x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* MaxPool_239_decomposed_pad_pad_kern_661 */
      .offset_start = 2765488,
      .offset_end = 2765616,
      .offset_limit = 2765680,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &MaxPool_239_decomposed_pad_dma_init_in_1_95, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_240_decomposed_pad input ports=1 range=5[2765232,2765360] */

    static const LL_Streng_TensorInitTypeDef MaxPool_240_decomposed_pad_dma_init_in_1_95 = {
      /* 128x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* MaxPool_240_decomposed_pad_pad_kern_666 */
      .offset_start = 2765232,
      .offset_end = 2765360,
      .offset_limit = 2765424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &MaxPool_240_decomposed_pad_dma_init_in_1_95, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 8192 */
    /* octoFlash -> 256 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_239_decomposed_1 output ports=0 range=7[36864,45056] */

    static const LL_Streng_TensorInitTypeDef MaxPool_239_decomposed_1_dma_init_out_0_95 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_239_decomposed_1_out_644 */
      .offset_start = 36864,
      .offset_end = 36928,
      .offset_limit = 45120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &MaxPool_239_decomposed_1_dma_init_out_0_95, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_240_decomposed_pad output ports=0 range=7[0,18432] */

    static const LL_Streng_TensorInitTypeDef MaxPool_240_decomposed_pad_dma_init_out_0_95 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_240_decomposed_pad_out_645 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &MaxPool_240_decomposed_pad_dma_init_out_0_95, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 26624 */

    static const LL_Switch_InitTypeDef switch_init_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_pad IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_pad IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_1 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* MaxPool_240_decomposed_pad IN: in unit=CONV_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_pad IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_pad OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Init(switch_init_in_95, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_95_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_95_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_95[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_pad IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_pad IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_239_decomposed_1 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* MaxPool_240_decomposed_pad IN: in unit=CONV_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_pad IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_pad OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=95 */
    LL_Switch_Deinit(switch_deinit_in_95, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_95_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_95_all_units, 9);

  }
  ec_trace_end_epoch(95);
  ec_trace_start_epoch(96);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2010 */
    /* node=Identity_inserted_id2010 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_240_decomposed_0 */
    static const LL_Poolacc_InitTypeDef MaxPool_240_decomposed_0_init96 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 12,
      .inputY = 12,
      .outputX = 10,
      .outputY = 10,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 11,
      .leftCrop = 0,
      .rightCrop = 11,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_240_decomposed_0_init96);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_240_decomposed_1 */
    static const LL_Poolacc_InitTypeDef MaxPool_240_decomposed_1_init96 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 10,
      .inputY = 10,
      .outputX = 8,
      .outputY = 8,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 9,
      .leftCrop = 0,
      .rightCrop = 9,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_240_decomposed_1_init96);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=MaxPool_241_decomposed_pad */
    static const LL_Convacc_InitTypeDef MaxPool_241_decomposed_pad_init96 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = -128,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 0,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 1,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 2,
      .right_padding = 2,
      .top_padding = 2,
      .bot_padding = 2,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &MaxPool_241_decomposed_pad_init96);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2010 input ports=0 range=7[36864,45056] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2010_dma_init_in_0_96 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_239_decomposed_1_out_644_inserted_in2010 */
      .offset_start = 36864,
      .offset_end = 36928,
      .offset_limit = 45120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id2010_dma_init_in_0_96, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_240_decomposed_0 input ports=0 range=7[0,18432] */

    static const LL_Streng_TensorInitTypeDef MaxPool_240_decomposed_0_dma_init_in_0_96 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_240_decomposed_pad_out_645 */
      .offset_start = 0,
      .offset_end = 144,
      .offset_limit = 18496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &MaxPool_240_decomposed_0_dma_init_in_0_96, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_241_decomposed_pad input ports=1 range=5[2765360,2765488] */

    static const LL_Streng_TensorInitTypeDef MaxPool_241_decomposed_pad_dma_init_in_1_96 = {
      /* 128x1x1x1(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* MaxPool_241_decomposed_pad_pad_kern_671 */
      .offset_start = 2765360,
      .offset_end = 2765488,
      .offset_limit = 2765552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &MaxPool_241_decomposed_pad_dma_init_in_1_96, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 26624 */
    /* octoFlash -> 128 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2010 output ports=0 range=7[303104,311296] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2010_dma_init_out_0_96 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_239_decomposed_1_out_644_inserted_out2010 */
      .offset_start = 303104,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id2010_dma_init_out_0_96, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_240_decomposed_1 output ports=0 range=7[45056,53248] */

    static const LL_Streng_TensorInitTypeDef MaxPool_240_decomposed_1_dma_init_out_0_96 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_240_decomposed_1_out_647 */
      .offset_start = 45056,
      .offset_end = 45120,
      .offset_limit = 53312,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &MaxPool_240_decomposed_1_dma_init_out_0_96, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_241_decomposed_pad output ports=0 range=7[18432,36864] */

    static const LL_Streng_TensorInitTypeDef MaxPool_241_decomposed_pad_dma_init_out_0_96 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_241_decomposed_pad_out_648 */
      .offset_start = 18432,
      .offset_end = 18576,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &MaxPool_241_decomposed_pad_dma_init_out_0_96, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 34816 */

    static const LL_Switch_InitTypeDef switch_init_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2010 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_1 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* MaxPool_241_decomposed_pad IN: in unit=CONV_ACC_V2 2 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_pad IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_pad OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Init(switch_init_in_96, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_96_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_96_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x310);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_96[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2010 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_240_decomposed_1 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 128, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* MaxPool_241_decomposed_pad IN: in unit=CONV_ACC_V2 2 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_pad IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_pad OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
    };


    /* epoch=96 */
    LL_Switch_Deinit(switch_deinit_in_96, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_96_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_96_all_units, 9);

  }
  ec_trace_end_epoch(96);
  ec_trace_start_epoch(97);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2011 */
    /* node=Identity_inserted_id2011 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 22 [POOL_ACC_V2 0] */
    /* kind=MaxPool node=MaxPool_241_decomposed_0 */
    static const LL_Poolacc_InitTypeDef MaxPool_241_decomposed_0_init97 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 12,
      .inputY = 12,
      .outputX = 10,
      .outputY = 10,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 11,
      .leftCrop = 0,
      .rightCrop = 11,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(0, &MaxPool_241_decomposed_0_init97);


    /* Unit= 23 [POOL_ACC_V2 1] */
    /* kind=MaxPool node=MaxPool_241_decomposed_1 */
    static const LL_Poolacc_InitTypeDef MaxPool_241_decomposed_1_init97 = {
      .operation = POOL_MAX,
      .avgnopad = 0,
      .inputX = 10,
      .inputY = 10,
      .outputX = 8,
      .outputY = 8,
      .poolWinX = 3,
      .poolWinY = 3,
      .strideX = 1,
      .strideY = 1,
      .topCrop = 0,
      .bottomCrop = 9,
      .leftCrop = 0,
      .rightCrop = 9,
      .topPad = 0,
      .bottomPad = 0,
      .leftPad = 0,
      .rightPad = 0,
      .batchSize = 1,
      .shift_f = 0,
      .shift_o = 0,
      .dualLine = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .mulval = 0,
      .pad_val_en = 0,
      .pad_val = 0,
    };

    /* Unit=POOL_ACC_V2 */
    LL_Poolacc_Init(1, &MaxPool_241_decomposed_1_init97);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2011 input ports=0 range=7[45056,53248] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2011_dma_init_in_0_97 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_240_decomposed_1_out_647_inserted_in2011 */
      .offset_start = 45056,
      .offset_end = 45120,
      .offset_limit = 53312,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id2011_dma_init_in_0_97, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_241_decomposed_0 input ports=0 range=7[18432,36864] */

    static const LL_Streng_TensorInitTypeDef MaxPool_241_decomposed_0_dma_init_in_0_97 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_241_decomposed_pad_out_648 */
      .offset_start = 18432,
      .offset_end = 18576,
      .offset_limit = 36928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &MaxPool_241_decomposed_0_dma_init_in_0_97, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 26624 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2011 output ports=0 range=7[311296,319488] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2011_dma_init_out_0_97 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_240_decomposed_1_out_647_inserted_out2011 */
      .offset_start = 311296,
      .offset_limit = 319552,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id2011_dma_init_out_0_97, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=MaxPool_241_decomposed_1 output ports=0 range=7[319488,327680] */

    static const LL_Streng_TensorInitTypeDef MaxPool_241_decomposed_1_dma_init_out_0_97 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* MaxPool_241_decomposed_1_out_650 */
      .offset_start = 319488,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &MaxPool_241_decomposed_1_dma_init_out_0_97, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2011 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_1 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Init(switch_init_in_97, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_97_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_97_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x9);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_97[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2011 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_0 IN: in unit=POOL_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_1 IN: in unit=POOL_ACC_V2 1 in port=0 out unit=POOL_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, POOL, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* MaxPool_241_decomposed_1 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=POOL_ACC_V2 1 out port=0 */
    };


    /* epoch=97 */
    LL_Switch_Deinit(switch_deinit_in_97, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_97_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {POOL, 0} }, /* POOL_ACC_V2 */
      { {POOL, 1} }, /* POOL_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_97_all_units, 6);

  }
  ec_trace_end_epoch(97);
  ec_trace_start_epoch(98);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_242 */
    /* node=Concat_242 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_242 input ports=0 range=7[294912,327680] */

    static const LL_Streng_TensorInitTypeDef Concat_242_dma_init_in_0_98 = {
      /* from memory with batch=128 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_238_out_0 */
      .offset_start = 294912,
      .offset_end = 303104,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Concat_242_dma_init_in_0_98, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_242 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Concat_242_dma_init_out_0_98 = {
      /* to memory canonical from batch=128 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_242_out_0 */
      .offset_start = 0,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 64,
      .batch_offset = 512,
      .frame_offset = 128,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Concat_242_dma_init_out_0_98, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_242 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Init(switch_init_in_98, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_98_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_98_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_98[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_242 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=98 */
    LL_Switch_Deinit(switch_deinit_in_98, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_98_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_98_all_units, 2);

  }
  ec_trace_end_epoch(98);
  ec_trace_start_epoch(99);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_243_conv_identity */
    /* node=Conv2D_243_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_conv_identity input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_conv_identity_dma_init_in_0_99 = {
      /* memory canonical to batch=16 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_zero_off_out_235_copy_in_356 */
      .offset_start = 0,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 512,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_243_conv_identity_dma_init_in_0_99, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_conv_identity output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_conv_identity_dma_init_out_0_99 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_242_out_0_cp_in_356 */
      .offset_start = 49152,
      .offset_end = 50176,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_243_conv_identity_dma_init_out_0_99, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Init(switch_init_in_99, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_99_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_99_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_99[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_conv_identity OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=99 */
    LL_Switch_Deinit(switch_deinit_in_99, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_99_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_99_all_units, 2);

  }
  ec_trace_end_epoch(99);
  ec_trace_start_epoch(100);
  {
    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_243 */
    static const LL_Convacc_InitTypeDef Conv2D_243_init100 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_243_init100);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_243_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_243_ca_pipe_1_init100 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_243_ca_pipe_1_init100);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_243_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_243_ca_pipe_2_init100 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_243_ca_pipe_2_init100);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_243_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_243_ca_pipe_3_init100 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_243_ca_pipe_3_init100);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_243_mul_scale_237 */
    static const LL_Arithacc_InitTypeDef Conv2D_243_mul_scale_237_init100 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_243_mul_scale_239) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_243_mul_scale_237_init100);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_243_off_bias_240 */
    static const LL_Arithacc_InitTypeDef Conv2D_243_off_bias_240_init100 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26932,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_243_off_bias_242) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_243_off_bias_240_init100);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_246 */
    static const LL_Activacc_InitTypeDef Sigmoid_246_init100 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_246_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_246_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 60,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_246_init100);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_247 */
    static const LL_Arithacc_InitTypeDef Mul_247_init100 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_247_init100);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_247_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_247_mul_sub1__init100 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_247_mul_sub1__init100);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243 input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_dma_init_in_0_100 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_zero_off_out_235 */
      .offset_start = 49152,
      .offset_end = 50176,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_243_dma_init_in_0_100, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243 input ports=1 range=5[1179648,1310720] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_dma_init_in_1_100 = {
      /* 256x1x1x512(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_243_weights */
      .offset_start = 1179648,
      .offset_end = 1179904,
      .offset_limit = 1310784,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_243_dma_init_in_1_100, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243 input ports=2 range=7[311296,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_dma_init_in_2_100 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 4,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 311296,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_243_dma_init_in_2_100, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_ca_pipe_1 input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_ca_pipe_1_dma_init_in_0_100 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_zero_off_out_235_copy_in_135 ca pipe offset=1 */
      .offset_start = 50176,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_243_ca_pipe_1_dma_init_in_0_100, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_ca_pipe_2 input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_ca_pipe_2_dma_init_in_0_100 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_zero_off_out_235_copy_in_136 ca pipe offset=2 */
      .offset_start = 51200,
      .offset_end = 52224,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_243_ca_pipe_2_dma_init_in_0_100, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_ca_pipe_3 input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_ca_pipe_3_dma_init_in_0_100 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_zero_off_out_235_copy_in_137 ca pipe offset=3 */
      .offset_start = 52224,
      .offset_end = 53248,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_243_ca_pipe_3_dma_init_in_0_100, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */
    /* octoFlash -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_243_ca_pipe_3 output ports=0 range=7[311296,313344] */

    static const LL_Streng_TensorInitTypeDef Conv2D_243_ca_pipe_3_dma_init_out_0_100 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_243_out_0_cp_in_135_cp_in_136_cp_in_137 */
      .offset_start = 311296,
      .offset_end = 313344,
      .offset_limit = 313408,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_243_ca_pipe_3_dma_init_out_0_100, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_246 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_246_dma_init_out_0_100 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_246_out_0 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_246_dma_init_out_0_100, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_247_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_247_mul_sub1__dma_init_out_0_100 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_247_out_0_cp_in_138_cp_in_139 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_247_mul_sub1__dma_init_out_0_100, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_243_mul_scale_237 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_off_bias_240 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_246 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_246 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Init(switch_init_in_100, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_100_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_100_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x16);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_100[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_1 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_2 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_243_mul_scale_237 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_243_off_bias_240 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_246 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_246 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=100 */
    LL_Switch_Deinit(switch_deinit_in_100, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_100_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_100_all_units, 18);

  }
  ec_trace_end_epoch(100);
  ec_trace_start_epoch(101);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_247_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_247_mul_sub2__init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17106,
      .B_scalar = -32074,
      .C_scalar = -19369,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_247_mul_sub2__init101);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Quantize_252 */
    static const LL_Arithacc_InitTypeDef Quantize_252_init101 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30610,
      .B_scalar = -5,
      .C_scalar = (short)35997,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Quantize_252_init101);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_247_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_247_mul_sub2__dma_init_in_0_101 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_247_out_0_copy_in_140 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_247_mul_sub2__dma_init_in_0_101, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_247_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_247_mul_sub2__dma_init_in_1_101 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_246_out_0_inserted_in2017_copy_in_140 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_247_mul_sub2__dma_init_in_1_101, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_247_mul_sub2_ output ports=0 range=7[786432,802816] */

    static const LL_Streng_TensorInitTypeDef Mul_247_mul_sub2__dma_init_out_0_101 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_247_out_0_cp_in_138_cp_in_139_cp_in_140 */
      .offset_start = 786432,
      .offset_limit = 802880,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_247_mul_sub2__dma_init_out_0_101, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_252 output ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Quantize_252_dma_init_out_0_101 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Quantize_252_out_0 */
      .offset_start = 294912,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Quantize_252_dma_init_out_0_101, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 16384 */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_252 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_252 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Init(switch_init_in_101, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_101_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_101_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x22);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_101[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_247_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_252 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_252 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=101 */
    LL_Switch_Deinit(switch_deinit_in_101, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_101_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_101_all_units, 6);

  }
  ec_trace_end_epoch(101);
  ec_trace_start_epoch(102);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Resize_254_resize_NN_expansion_concat_651 */
    /* node=Resize_254_resize_NN_expansion_concat_651 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Resize_254_resize_NN_expansion_concat_651 input ports=0 range=7[294912,311296] */

    static const LL_Streng_TensorInitTypeDef Resize_254_resize_NN_expansion_concat_651_dma_init_in_0_102 = {
      /* from memory with batch=256
iterating outer iter=0 num_higher_elem=4
spanning across 65536 bytes */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_253_out_0 */
      .offset_start = 294912,
      .offset_end = 311296,
      .offset_limit = 311360,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Resize_254_resize_NN_expansion_concat_651_dma_init_in_0_102, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Resize_254_resize_NN_expansion_concat_651 output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Resize_254_resize_NN_expansion_concat_651_dma_init_out_0_102 = {
      /* to memory canonical from batch=256 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Resize_254_resize_NN_expansion_concat_651_out_652 */
      .offset_start = 0,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 128,
      .batch_offset = 1024,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Resize_254_resize_NN_expansion_concat_651_dma_init_out_0_102, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Resize_254_resize_NN_expansion_concat_651 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Init(switch_init_in_102, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_102_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_102_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_102[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Resize_254_resize_NN_expansion_concat_651 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=102 */
    LL_Switch_Deinit(switch_deinit_in_102, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_102_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_102_all_units, 2);

  }
  ec_trace_end_epoch(102);
  ec_trace_end_blob("_ec_blob_1");
}

void trace_ec__ec_blob_105(void) {
  ec_trace_start_blob("_ec_blob_105");
  ec_trace_start_epoch(105);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_256 */
    static const LL_Convacc_InitTypeDef Conv2D_256_init105 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_256_init105);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_256_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_256_ca_pipe_1_init105 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_256_ca_pipe_1_init105);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_256_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_256_ca_pipe_2_init105 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_256_ca_pipe_2_init105);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_256_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_256_ca_pipe_3_init105 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_256_ca_pipe_3_init105);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_256_mul_scale_246 */
    static const LL_Arithacc_InitTypeDef Conv2D_256_mul_scale_246_init105 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_256_mul_scale_248) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_256_mul_scale_246_init105);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_256_off_bias_249 */
    static const LL_Arithacc_InitTypeDef Conv2D_256_off_bias_249_init105 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26278,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_256_off_bias_251) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_256_off_bias_249_init105);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_259 */
    static const LL_Activacc_InitTypeDef Sigmoid_259_init105 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_259_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_259_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_259_init105);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_260 */
    static const LL_Arithacc_InitTypeDef Mul_260_init105 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_260_init105);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_260_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_260_mul_sub1__init105 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_260_mul_sub1__init105);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256 input ports=0 range=7[98304,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_dma_init_in_0_105 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_256_zero_off_out_244 */
      .offset_start = 98304,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 384,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_256_dma_init_in_0_105, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256 input ports=1 range=5[1818624,1867776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_dma_init_in_1_105 = {
      /* 128x1x1x384(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_256_weights */
      .offset_start = 1818624,
      .offset_end = 1819008,
      .offset_limit = 1867840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_256_dma_init_in_1_105, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256 input ports=2 range=7[196608,204800] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_dma_init_in_2_105 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 196608,
      .offset_end = 204800,
      .offset_limit = 204864,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_256_dma_init_in_2_105, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256_ca_pipe_1 input ports=0 range=7[98304,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_ca_pipe_1_dma_init_in_0_105 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_256_zero_off_out_244_copy_in_141 ca pipe offset=1 */
      .offset_start = 98328,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 384,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_256_ca_pipe_1_dma_init_in_0_105, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256_ca_pipe_2 input ports=0 range=7[98304,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_ca_pipe_2_dma_init_in_0_105 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_256_zero_off_out_244_copy_in_142 ca pipe offset=2 */
      .offset_start = 98352,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 384,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_256_ca_pipe_2_dma_init_in_0_105, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256_ca_pipe_3 input ports=0 range=7[98304,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_ca_pipe_3_dma_init_in_0_105 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_256_zero_off_out_244_copy_in_143 ca pipe offset=3 */
      .offset_start = 98376,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 384,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_256_ca_pipe_3_dma_init_in_0_105, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1048576 */
    /* octoFlash -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_256_ca_pipe_3 output ports=0 range=7[196608,204800] */

    static const LL_Streng_TensorInitTypeDef Conv2D_256_ca_pipe_3_dma_init_out_0_105 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_256_out_0_cp_in_141_cp_in_142_cp_in_143 */
      .offset_start = 196608,
      .offset_end = 204800,
      .offset_limit = 204864,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_256_ca_pipe_3_dma_init_out_0_105, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_259 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_259_dma_init_out_0_105 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_259_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_259_dma_init_out_0_105, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_260_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_260_mul_sub1__dma_init_out_0_105 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_260_out_0_cp_in_144_cp_in_145 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_260_mul_sub1__dma_init_out_0_105, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 393216 */

    static const LL_Switch_InitTypeDef switch_init_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_256_mul_scale_246 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_off_bias_249 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_259 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_259 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Init(switch_init_in_105, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_105_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_105_all_units, 18);

  }

  ec_trace_wait_epoch_end(0xb);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_105[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_256_mul_scale_246 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_256_off_bias_249 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_259 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_259 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=105 */
    LL_Switch_Deinit(switch_deinit_in_105, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_105_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_105_all_units, 18);

  }
  ec_trace_end_epoch(105);
  ec_trace_start_epoch(106);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_260_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_260_mul_sub2__init106 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21173,
      .B_scalar = -21173,
      .C_scalar = -32150,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_260_mul_sub2__init106);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_260_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_260_mul_sub2__dma_init_in_0_106 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_260_out_0_copy_in_146 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_260_mul_sub2__dma_init_in_0_106, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_260_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_260_mul_sub2__dma_init_in_1_106 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_259_out_0_inserted_in2028_copy_in_146 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_260_mul_sub2__dma_init_in_1_106, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_260_mul_sub2_ output ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_260_mul_sub2__dma_init_out_0_106 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_260_out_0_cp_in_144_cp_in_145_cp_in_146 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_260_mul_sub2__dma_init_out_0_106, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Init(switch_init_in_106, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_106_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_106_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_106[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_260_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=106 */
    LL_Switch_Deinit(switch_deinit_in_106, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_106_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_106_all_units, 4);

  }
  ec_trace_end_epoch(106);
  ec_trace_start_epoch(107);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2035 */
    /* node=Identity_inserted_id2035 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2035 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2035_dma_init_in_0_107 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_260_out_0_cp_in_144_cp_in_145_cp_in_146_inserted_in2035 */
      .offset_start = 98304,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id2035_dma_init_in_0_107, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2035 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2035_dma_init_out_0_107 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_260_out_0_cp_in_144_cp_in_145_cp_in_146_inserted_out2035 */
      .offset_start = 0,
      .offset_end = 256,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Identity_inserted_id2035_dma_init_out_0_107, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2035 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Init(switch_init_in_107, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_107_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_107_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_107[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2035 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=107 */
    LL_Switch_Deinit(switch_deinit_in_107, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_107_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_107_all_units, 2);

  }
  ec_trace_end_epoch(107);
  ec_trace_start_epoch(108);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_280 */
    /* node=Slice_280 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_280 input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Slice_280_dma_init_in_0_108 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_262_out_0 */
      .offset_start = 0,
      .offset_end = 256,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Slice_280_dma_init_in_0_108, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_280 output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Slice_280_dma_init_out_0_108 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_280_out_0 */
      .offset_start = 49152,
      .offset_end = 49408,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Slice_280_dma_init_out_0_108, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_108[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_280 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=108 */
    LL_Switch_Init(switch_init_in_108, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_108_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_108_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_108[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_280 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=108 */
    LL_Switch_Deinit(switch_deinit_in_108, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_108_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_108_all_units, 2);

  }
  ec_trace_end_epoch(108);
  ec_trace_start_epoch(109);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2060 */
    /* node=Identity_inserted_id2060 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2059 */
    /* node=Identity_inserted_id2059 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2060 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2060_dma_init_in_0_109 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_263_out_0_inserted_in2060 */
      .offset_start = 65536,
      .offset_end = 65792,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2060_dma_init_in_0_109, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2059 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2059_dma_init_in_0_109 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_280_out_0_inserted_in2059 */
      .offset_start = 49152,
      .offset_end = 49408,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id2059_dma_init_in_0_109, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2060 output ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2060_dma_init_out_0_109 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_263_out_0_inserted_out2060 */
      .offset_start = 16384,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id2060_dma_init_out_0_109, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2059 output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2059_dma_init_out_0_109 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_280_out_0_inserted_out2059 */
      .offset_start = 0,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Identity_inserted_id2059_dma_init_out_0_109, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2060 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2059 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Init(switch_init_in_109, 2);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_109_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_109_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x90);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_109[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2060 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2059 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=109 */
    LL_Switch_Deinit(switch_deinit_in_109, 2);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_109_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_109_all_units, 4);

  }
  ec_trace_end_epoch(109);
  ec_trace_start_epoch(110);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_265 */
    static const LL_Convacc_InitTypeDef Conv2D_265_init110 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_265_init110);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_265_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_1_init110 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_265_ca_pipe_1_init110);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_265_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_2_init110 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_265_ca_pipe_2_init110);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_265_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_265_ca_pipe_3_init110 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_265_ca_pipe_3_init110);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_265_mul_scale_255 */
    static const LL_Arithacc_InitTypeDef Conv2D_265_mul_scale_255_init110 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_265_mul_scale_257) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_265_mul_scale_255_init110);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_265_off_bias_258 */
    static const LL_Arithacc_InitTypeDef Conv2D_265_off_bias_258_init110 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29037,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_265_off_bias_260) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_265_off_bias_258_init110);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_268 */
    static const LL_Activacc_InitTypeDef Sigmoid_268_init110 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_268_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_268_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_268_init110);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_269 */
    static const LL_Arithacc_InitTypeDef Mul_269_init110 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_269_init110);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_269_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_269_mul_sub1__init110 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_269_mul_sub1__init110);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_0_110 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_253 */
      .offset_start = 16384,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_265_dma_init_in_0_110, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=1 range=5[2015232,2052096] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_1_110 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_265_weights */
      .offset_start = 2015232,
      .offset_end = 2015520,
      .offset_limit = 2052160,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_265_dma_init_in_1_110, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265 input ports=2 range=7[114688,116736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_dma_init_in_2_110 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 6,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 114688,
      .offset_end = 116736,
      .offset_limit = 116800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_265_dma_init_in_2_110, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_1 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_1_dma_init_in_0_110 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_253_copy_in_147 ca pipe offset=1 */
      .offset_start = 16392,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_265_ca_pipe_1_dma_init_in_0_110, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_2 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_2_dma_init_in_0_110 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_253_copy_in_148 ca pipe offset=2 */
      .offset_start = 16400,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_265_ca_pipe_2_dma_init_in_0_110, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_3 input ports=0 range=7[16384,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_3_dma_init_in_0_110 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_zero_off_out_253_copy_in_149 ca pipe offset=3 */
      .offset_start = 16408,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_265_ca_pipe_3_dma_init_in_0_110, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_265_ca_pipe_3 output ports=0 range=7[114688,116736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_265_ca_pipe_3_dma_init_out_0_110 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_265_out_0_cp_in_147_cp_in_148_cp_in_149 */
      .offset_start = 114688,
      .offset_end = 116736,
      .offset_limit = 116800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_265_ca_pipe_3_dma_init_out_0_110, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_268 output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_268_dma_init_out_0_110 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_268_out_0 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_268_dma_init_out_0_110, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_269_mul_sub1_ output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_269_mul_sub1__dma_init_out_0_110 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_269_out_0_cp_in_150_cp_in_151 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_269_mul_sub1__dma_init_out_0_110, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_110[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_265_mul_scale_255 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_258 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_268 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_268 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=110 */
    LL_Switch_Init(switch_init_in_110, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_110_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_110_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x340);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_110[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_265_mul_scale_255 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_265_off_bias_258 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_268 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_268 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=110 */
    LL_Switch_Deinit(switch_deinit_in_110, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_110_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_110_all_units, 18);

  }
  ec_trace_end_epoch(110);
  ec_trace_start_epoch(111);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_269_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_269_mul_sub2__init111 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 13,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32318,
      .B_scalar = -32318,
      .C_scalar = -31225,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_269_mul_sub2__init111);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_269_mul_sub2_ input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_269_mul_sub2__dma_init_in_0_111 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_269_out_0_copy_in_152 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_269_mul_sub2__dma_init_in_0_111, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_269_mul_sub2_ input ports=1 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_269_mul_sub2__dma_init_in_1_111 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_268_out_0_inserted_in2043_copy_in_152 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_269_mul_sub2__dma_init_in_1_111, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_269_mul_sub2_ output ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Mul_269_mul_sub2__dma_init_out_0_111 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_269_out_0_cp_in_150_cp_in_151_cp_in_152 */
      .offset_start = 98304,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_269_mul_sub2__dma_init_out_0_111, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_111[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=111 */
    LL_Switch_Init(switch_init_in_111, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_111_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_111_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_111[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_269_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=111 */
    LL_Switch_Deinit(switch_deinit_in_111, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_111_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_111_all_units, 4);

  }
  ec_trace_end_epoch(111);
  ec_trace_start_epoch(112);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_273 */
    static const LL_Convacc_InitTypeDef Conv2D_273_init112 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_273_init112);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_273_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_273_ca_pipe_1_init112 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_273_ca_pipe_1_init112);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_273_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_273_ca_pipe_2_init112 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_273_ca_pipe_2_init112);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_273_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_273_ca_pipe_3_init112 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_273_ca_pipe_3_init112);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_273_mul_scale_264 */
    static const LL_Arithacc_InitTypeDef Conv2D_273_mul_scale_264_init112 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_273_mul_scale_266) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_273_mul_scale_264_init112);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_273_off_bias_267 */
    static const LL_Arithacc_InitTypeDef Conv2D_273_off_bias_267_init112 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21242,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_273_off_bias_269) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_273_off_bias_267_init112);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_276 */
    static const LL_Activacc_InitTypeDef Sigmoid_276_init112 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_276_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_276_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 4,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_276_init112);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_277 */
    static const LL_Arithacc_InitTypeDef Mul_277_init112 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_277_init112);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_277_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_277_mul_sub1__init112 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_277_mul_sub1__init112);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273 input ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_dma_init_in_0_112 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_273_zero_off_out_262 */
      .offset_start = 98304,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_273_dma_init_in_0_112, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273 input ports=1 range=5[2052096,2088960] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_dma_init_in_1_112 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_273_weights */
      .offset_start = 2052096,
      .offset_end = 2052384,
      .offset_limit = 2089024,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_273_dma_init_in_1_112, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273 input ports=2 range=7[114688,116736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_dma_init_in_2_112 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 2,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 114688,
      .offset_end = 116736,
      .offset_limit = 116800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_273_dma_init_in_2_112, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273_ca_pipe_1 input ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_ca_pipe_1_dma_init_in_0_112 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_273_zero_off_out_262_copy_in_153 ca pipe offset=1 */
      .offset_start = 98312,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_273_ca_pipe_1_dma_init_in_0_112, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273_ca_pipe_2 input ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_ca_pipe_2_dma_init_in_0_112 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_273_zero_off_out_262_copy_in_154 ca pipe offset=2 */
      .offset_start = 98320,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_273_ca_pipe_2_dma_init_in_0_112, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273_ca_pipe_3 input ports=0 range=7[98304,114688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_ca_pipe_3_dma_init_in_0_112 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_273_zero_off_out_262_copy_in_155 ca pipe offset=3 */
      .offset_start = 98328,
      .offset_limit = 114752,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_273_ca_pipe_3_dma_init_in_0_112, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_273_ca_pipe_3 output ports=0 range=7[114688,116736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_273_ca_pipe_3_dma_init_out_0_112 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_273_out_0_cp_in_153_cp_in_154_cp_in_155 */
      .offset_start = 114688,
      .offset_end = 116736,
      .offset_limit = 116800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_273_ca_pipe_3_dma_init_out_0_112, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_276 output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_276_dma_init_out_0_112 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_276_out_0 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_276_dma_init_out_0_112, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_277_mul_sub1_ output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_277_mul_sub1__dma_init_out_0_112 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_277_out_0_cp_in_156_cp_in_157 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_277_mul_sub1__dma_init_out_0_112, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_112[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_273_mul_scale_264 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_off_bias_267 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_276 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_276 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=112 */
    LL_Switch_Init(switch_init_in_112, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_112_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_112_all_units, 18);

  }

  ec_trace_wait_epoch_end(0xd);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_112[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_273_mul_scale_264 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_273_off_bias_267 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_276 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_276 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub1_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=112 */
    LL_Switch_Deinit(switch_deinit_in_112, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_112_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_112_all_units, 18);

  }
  ec_trace_end_epoch(112);
  ec_trace_start_epoch(113);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_277_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_277_mul_sub2__init113 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26193,
      .B_scalar = 24556,
      .C_scalar = -25349,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_277_mul_sub2__init113);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_277_mul_sub2_ input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_277_mul_sub2__dma_init_in_0_113 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_277_out_0_copy_in_158 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_277_mul_sub2__dma_init_in_0_113, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_277_mul_sub2_ input ports=1 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_277_mul_sub2__dma_init_in_1_113 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_276_out_0_inserted_in2053_copy_in_158 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_277_mul_sub2__dma_init_in_1_113, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_277_mul_sub2_ output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_277_mul_sub2__dma_init_out_0_113 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_277_out_0_cp_in_156_cp_in_157_cp_in_158 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_277_mul_sub2__dma_init_out_0_113, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_113[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=113 */
    LL_Switch_Init(switch_init_in_113, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_113_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_113_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_113[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_277_mul_sub2_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=113 */
    LL_Switch_Deinit(switch_deinit_in_113, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_113_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_113_all_units, 4);

  }
  ec_trace_end_epoch(113);
  ec_trace_start_epoch(114);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_281 */
    /* node=Concat_281 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_281 input ports=0 range=7[0,49152] */

    static const LL_Streng_TensorInitTypeDef Concat_281_dma_init_in_0_114 = {
      /* from memory with batch=64 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_280_out_0 */
      .offset_start = 0,
      .offset_end = 16384,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Concat_281_dma_init_in_0_114, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_281 output ports=0 range=7[98304,147456] */

    static const LL_Streng_TensorInitTypeDef Concat_281_dma_init_out_0_114 = {
      /* to memory canonical from batch=64 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_281_out_0 */
      .offset_start = 98304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 32,
      .batch_offset = 192,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 49152,
      .frame_loop_cnt = 3,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Concat_281_dma_init_out_0_114, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 49152 */

    static const LL_Switch_InitTypeDef switch_init_in_114[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_281 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=114 */
    LL_Switch_Init(switch_init_in_114, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_114_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_114_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_114[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_281 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=114 */
    LL_Switch_Deinit(switch_deinit_in_114, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_114_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_114_all_units, 2);

  }
  ec_trace_end_epoch(114);
  ec_trace_start_epoch(115);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_282 */
    static const LL_Convacc_InitTypeDef Conv2D_282_init115 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_282_init115);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_282_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_282_ca_pipe_1_init115 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_282_ca_pipe_1_init115);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_282_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_282_ca_pipe_2_init115 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_282_ca_pipe_2_init115);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_282_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_282_ca_pipe_3_init115 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_282_ca_pipe_3_init115);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_282_mul_scale_273 */
    static const LL_Arithacc_InitTypeDef Conv2D_282_mul_scale_273_init115 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_282_mul_scale_275) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_282_mul_scale_273_init115);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_282_off_bias_276 */
    static const LL_Arithacc_InitTypeDef Conv2D_282_off_bias_276_init115 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16467,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_282_off_bias_278) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_282_off_bias_276_init115);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_285 */
    static const LL_Activacc_InitTypeDef Sigmoid_285_init115 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_285_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_285_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 5,
      .shift_c = 10,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_285_init115);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_286 */
    static const LL_Arithacc_InitTypeDef Mul_286_init115 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_286_init115);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_286_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_286_mul_sub1__init115 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_286_mul_sub1__init115);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282 input ports=0 range=7[98304,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_dma_init_in_0_115 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_zero_off_out_271 */
      .offset_start = 98304,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_282_dma_init_in_0_115, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282 input ports=1 range=5[2437120,2461696] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_dma_init_in_1_115 = {
      /* 128x1x1x192(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_282_weights */
      .offset_start = 2437120,
      .offset_end = 2437504,
      .offset_limit = 2461760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_282_dma_init_in_1_115, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282 input ports=2 range=7[688128,696320] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_dma_init_in_2_115 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 688128,
      .offset_end = 696320,
      .offset_limit = 696384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_282_dma_init_in_2_115, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_ca_pipe_1 input ports=0 range=7[98304,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_ca_pipe_1_dma_init_in_0_115 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_zero_off_out_271_copy_in_159 ca pipe offset=1 */
      .offset_start = 98328,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_282_ca_pipe_1_dma_init_in_0_115, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_ca_pipe_2 input ports=0 range=7[98304,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_ca_pipe_2_dma_init_in_0_115 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_zero_off_out_271_copy_in_160 ca pipe offset=2 */
      .offset_start = 98352,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_282_ca_pipe_2_dma_init_in_0_115, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_ca_pipe_3 input ports=0 range=7[98304,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_ca_pipe_3_dma_init_in_0_115 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_zero_off_out_271_copy_in_161 ca pipe offset=3 */
      .offset_start = 98376,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_282_ca_pipe_3_dma_init_in_0_115, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 393216 */
    /* octoFlash -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_282_ca_pipe_3 output ports=0 range=7[688128,696320] */

    static const LL_Streng_TensorInitTypeDef Conv2D_282_ca_pipe_3_dma_init_out_0_115 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_282_out_0_cp_in_159_cp_in_160_cp_in_161 */
      .offset_start = 688128,
      .offset_end = 696320,
      .offset_limit = 696384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_282_ca_pipe_3_dma_init_out_0_115, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_285 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_285_dma_init_out_0_115 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_285_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_285_dma_init_out_0_115, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_286_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_286_mul_sub1__dma_init_out_0_115 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_286_out_0_cp_in_162_cp_in_163 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_286_mul_sub1__dma_init_out_0_115, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 163840 */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_115[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_282_mul_scale_273 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_276 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_285 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_285 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=115 */
    LL_Switch_Init(switch_init_in_115, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_115_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_115_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x308);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_115[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_282_mul_scale_273 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_282_off_bias_276 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_285 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_285 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub1_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=115 */
    LL_Switch_Deinit(switch_deinit_in_115, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_115_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_115_all_units, 18);

  }
  ec_trace_end_epoch(115);
  ec_trace_start_epoch(116);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_286_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_286_mul_sub2__init116 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18942,
      .B_scalar = -31965,
      .C_scalar = -23735,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_286_mul_sub2__init116);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Quantize_291 */
    static const LL_Arithacc_InitTypeDef Quantize_291_init116 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23937,
      .B_scalar = 14,
      .C_scalar = (short)60654,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Quantize_291_init116);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_286_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_286_mul_sub2__dma_init_in_0_116 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_286_out_0_copy_in_164 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_286_mul_sub2__dma_init_in_0_116, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_286_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_286_mul_sub2__dma_init_in_1_116 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_285_out_0_inserted_in2065_copy_in_164 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_286_mul_sub2__dma_init_in_1_116, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_286_mul_sub2_ output ports=0 range=7[655360,688128] */

    static const LL_Streng_TensorInitTypeDef Mul_286_mul_sub2__dma_init_out_0_116 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_286_out_0_cp_in_162_cp_in_163_cp_in_164 */
      .offset_start = 655360,
      .offset_limit = 688192,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_286_mul_sub2__dma_init_out_0_116, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_291 output ports=0 range=7[131072,163840] */

    static const LL_Streng_TensorInitTypeDef Quantize_291_dma_init_out_0_116 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Quantize_291_out_0 */
      .offset_start = 131072,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Quantize_291_dma_init_out_0_116, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_116[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_291 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_291 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=116 */
    LL_Switch_Init(switch_init_in_116, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_116_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_116_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x30);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_116[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_286_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_291 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_291 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=116 */
    LL_Switch_Deinit(switch_deinit_in_116, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_116_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_116_all_units, 6);

  }
  ec_trace_end_epoch(116);
  ec_trace_start_epoch(117);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Resize_293_resize_NN_expansion_concat_655 */
    /* node=Resize_293_resize_NN_expansion_concat_655 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Resize_293_resize_NN_expansion_concat_655 input ports=0 range=7[131072,163840] */

    static const LL_Streng_TensorInitTypeDef Resize_293_resize_NN_expansion_concat_655_dma_init_in_0_117 = {
      /* from memory with batch=128
iterating outer iter=0 num_higher_elem=4
spanning across 131072 bytes */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_292_out_0 */
      .offset_start = 131072,
      .offset_end = 163840,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Resize_293_resize_NN_expansion_concat_655_dma_init_in_0_117, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Resize_293_resize_NN_expansion_concat_655 output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Resize_293_resize_NN_expansion_concat_655_dma_init_out_0_117 = {
      /* to memory canonical from batch=128 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Resize_293_resize_NN_expansion_concat_655_out_656 */
      .offset_start = 0,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 64,
      .batch_offset = 512,
      .frame_offset = 128,
      .line_offset = 0,
      .loop_offset = 131072,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Resize_293_resize_NN_expansion_concat_655_dma_init_out_0_117, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_117[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Resize_293_resize_NN_expansion_concat_655 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=117 */
    LL_Switch_Init(switch_init_in_117, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_117_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_117_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_117[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Resize_293_resize_NN_expansion_concat_655 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=117 */
    LL_Switch_Deinit(switch_deinit_in_117, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_117_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_117_all_units, 2);

  }
  ec_trace_end_epoch(117);
  ec_trace_end_blob("_ec_blob_105");
}

void trace_ec__ec_blob_120(void) {
  ec_trace_start_blob("_ec_blob_120");
  ec_trace_start_epoch(120);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_295 */
    static const LL_Convacc_InitTypeDef Conv2D_295_init120 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_295_init120);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_295_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_295_ca_pipe_1_init120 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_295_ca_pipe_1_init120);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_295_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_295_ca_pipe_2_init120 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_295_ca_pipe_2_init120);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_295_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_295_ca_pipe_3_init120 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_295_ca_pipe_3_init120);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_295_mul_scale_282 */
    static const LL_Arithacc_InitTypeDef Conv2D_295_mul_scale_282_init120 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_295_mul_scale_284) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_295_mul_scale_282_init120);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_295_off_bias_285 */
    static const LL_Arithacc_InitTypeDef Conv2D_295_off_bias_285_init120 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31117,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_295_off_bias_287) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_295_off_bias_285_init120);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_298 */
    static const LL_Activacc_InitTypeDef Sigmoid_298_init120 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_298_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_298_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 72,
      .shift_b = 4,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_298_init120);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_299 */
    static const LL_Arithacc_InitTypeDef Mul_299_init120 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_299_init120);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_299_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_299_mul_sub1__init120 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_299_mul_sub1__init120);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_dma_init_in_0_120 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_295_zero_off_out_280 */
      .offset_start = 0,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_295_dma_init_in_0_120, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295 input ports=1 range=5[2555904,2568192] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_dma_init_in_1_120 = {
      /* 64x1x1x192(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_295_weights */
      .offset_start = 2555904,
      .offset_end = 2556288,
      .offset_limit = 2568256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_295_dma_init_in_1_120, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295 input ports=2 range=7[393216,425984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_dma_init_in_2_120 = {
      /* partial accumulator 32768 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 393216,
      .offset_end = 425984,
      .offset_limit = 426048,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_295_dma_init_in_2_120, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295_ca_pipe_1 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_ca_pipe_1_dma_init_in_0_120 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_295_zero_off_out_280_copy_in_165 ca pipe offset=1 */
      .offset_start = 24,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_295_ca_pipe_1_dma_init_in_0_120, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295_ca_pipe_2 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_ca_pipe_2_dma_init_in_0_120 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_295_zero_off_out_280_copy_in_166 ca pipe offset=2 */
      .offset_start = 48,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_295_ca_pipe_2_dma_init_in_0_120, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295_ca_pipe_3 input ports=0 range=7[0,196608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_ca_pipe_3_dma_init_in_0_120 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_295_zero_off_out_280_copy_in_167 ca pipe offset=3 */
      .offset_start = 72,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_295_ca_pipe_3_dma_init_in_0_120, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1048576 */
    /* octoFlash -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_295_ca_pipe_3 output ports=0 range=7[393216,425984] */

    static const LL_Streng_TensorInitTypeDef Conv2D_295_ca_pipe_3_dma_init_out_0_120 = {
      /* partial accumulator 32768 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_295_out_0_cp_in_165_cp_in_166_cp_in_167 */
      .offset_start = 393216,
      .offset_end = 425984,
      .offset_limit = 426048,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_295_ca_pipe_3_dma_init_out_0_120, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_298 output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_298_dma_init_out_0_120 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_298_out_0 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_298_dma_init_out_0_120, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_299_mul_sub1_ output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_299_mul_sub1__dma_init_out_0_120 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_299_out_0_cp_in_168_cp_in_169 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_299_mul_sub1__dma_init_out_0_120, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 524288 */

    static const LL_Switch_InitTypeDef switch_init_in_120[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_295_mul_scale_282 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_off_bias_285 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_298 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_298 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=120 */
    LL_Switch_Init(switch_init_in_120, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_120_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_120_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x31);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_120[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_295_mul_scale_282 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_295_off_bias_285 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_298 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_298 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=120 */
    LL_Switch_Deinit(switch_deinit_in_120, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_120_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_120_all_units, 18);

  }
  ec_trace_end_epoch(120);
  ec_trace_start_epoch(121);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_299_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_299_mul_sub2__init121 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16754,
      .B_scalar = -27226,
      .C_scalar = -22038,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_299_mul_sub2__init121);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_299_mul_sub2_ input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_299_mul_sub2__dma_init_in_0_121 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_299_out_0_copy_in_170 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_299_mul_sub2__dma_init_in_0_121, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_299_mul_sub2_ input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_299_mul_sub2__dma_init_in_1_121 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_298_out_0_inserted_in2076_copy_in_170 */
      .offset_start = 327680,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_299_mul_sub2__dma_init_in_1_121, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_299_mul_sub2_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_299_mul_sub2__dma_init_out_0_121 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_299_out_0_cp_in_168_cp_in_169_cp_in_170 */
      .offset_start = 0,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_299_mul_sub2__dma_init_out_0_121, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_121[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=121 */
    LL_Switch_Init(switch_init_in_121, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_121_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_121_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_121[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_299_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=121 */
    LL_Switch_Deinit(switch_deinit_in_121, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_121_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_121_all_units, 4);

  }
  ec_trace_end_epoch(121);
  ec_trace_start_epoch(122);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2083 */
    /* node=Identity_inserted_id2083 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2083 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2083_dma_init_in_0_122 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_299_out_0_cp_in_168_cp_in_169_cp_in_170_inserted_in2083 */
      .offset_start = 0,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id2083_dma_init_in_0_122, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2083 output ports=0 range=7[65536,131072] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2083_dma_init_out_0_122 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_299_out_0_cp_in_168_cp_in_169_cp_in_170_inserted_out2083 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Identity_inserted_id2083_dma_init_out_0_122, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_122[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2083 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=122 */
    LL_Switch_Init(switch_init_in_122, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_122_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_122_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_122[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2083 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=122 */
    LL_Switch_Deinit(switch_deinit_in_122, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_122_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_122_all_units, 2);

  }
  ec_trace_end_epoch(122);
  ec_trace_start_epoch(123);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_319 */
    /* node=Slice_319 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_319 input ports=0 range=7[65536,131072] */

    static const LL_Streng_TensorInitTypeDef Slice_319_dma_init_in_0_123 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_301_out_0 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Slice_319_dma_init_in_0_123, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_319 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Slice_319_dma_init_out_0_123 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_319_out_0 */
      .offset_start = 131072,
      .offset_end = 132096,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Slice_319_dma_init_out_0_123, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_123[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_319 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=123 */
    LL_Switch_Init(switch_init_in_123, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_123_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_123_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_123[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_319 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
    };


    /* epoch=123 */
    LL_Switch_Deinit(switch_deinit_in_123, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_123_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_123_all_units, 2);

  }
  ec_trace_end_epoch(123);
  ec_trace_start_epoch(124);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2104 */
    /* node=Identity_inserted_id2104 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2103 */
    /* node=Identity_inserted_id2103 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2104 input ports=0 range=7[163840,196608] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2104_dma_init_in_0_124 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_302_out_0_inserted_in2104 */
      .offset_start = 163840,
      .offset_end = 164864,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Identity_inserted_id2104_dma_init_in_0_124, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2103 input ports=0 range=7[131072,163840] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2103_dma_init_in_0_124 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_319_out_0_inserted_in2103 */
      .offset_start = 131072,
      .offset_end = 132096,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id2103_dma_init_in_0_124, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2104 output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2104_dma_init_out_0_124 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_302_out_0_inserted_out2104 */
      .offset_start = 32768,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2104_dma_init_out_0_124, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2103 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2103_dma_init_out_0_124 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_319_out_0_inserted_out2103 */
      .offset_start = 0,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 1,
      .batch_offset = 32,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id2103_dma_init_out_0_124, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_124[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2104 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2103 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=124 */
    LL_Switch_Init(switch_init_in_124, 2);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_124_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_124_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x28);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_124[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2104 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2103 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=124 */
    LL_Switch_Deinit(switch_deinit_in_124, 2);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_124_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_124_all_units, 4);

  }
  ec_trace_end_epoch(124);
  ec_trace_start_epoch(125);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_304 */
    static const LL_Convacc_InitTypeDef Conv2D_304_init125 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_304_init125);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_304_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_304_ca_pipe_1_init125 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_304_ca_pipe_1_init125);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_304_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_304_ca_pipe_2_init125 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_304_ca_pipe_2_init125);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_304_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_304_ca_pipe_3_init125 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_304_ca_pipe_3_init125);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_304_mul_scale_291 */
    static const LL_Arithacc_InitTypeDef Conv2D_304_mul_scale_291_init125 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_304_mul_scale_293) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_304_mul_scale_291_init125);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_304_off_bias_294 */
    static const LL_Arithacc_InitTypeDef Conv2D_304_off_bias_294_init125 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25125,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_304_off_bias_296) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_304_off_bias_294_init125);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_307 */
    static const LL_Activacc_InitTypeDef Sigmoid_307_init125 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_307_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_307_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 2,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_307_init125);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_dma_init_in_0_125 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_304_zero_off_out_289 */
      .offset_start = 32768,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_304_dma_init_in_0_125, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304 input ports=1 range=5[2605056,2614272] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_dma_init_in_1_125 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_304_weights */
      .offset_start = 2605056,
      .offset_end = 2605344,
      .offset_limit = 2614336,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_304_dma_init_in_1_125, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304_ca_pipe_1 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_ca_pipe_1_dma_init_in_0_125 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_304_zero_off_out_289_copy_in_171 ca pipe offset=1 */
      .offset_start = 32776,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_304_ca_pipe_1_dma_init_in_0_125, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304_ca_pipe_2 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_ca_pipe_2_dma_init_in_0_125 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_304_zero_off_out_289_copy_in_172 ca pipe offset=2 */
      .offset_start = 32784,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_304_ca_pipe_2_dma_init_in_0_125, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304_ca_pipe_3 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_ca_pipe_3_dma_init_in_0_125 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_304_zero_off_out_289_copy_in_173 ca pipe offset=3 */
      .offset_start = 32792,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_304_ca_pipe_3_dma_init_in_0_125, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_304_off_bias_294 output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_304_off_bias_294_dma_init_out_0_125 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_304_off_bias_out_295 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_304_off_bias_294_dma_init_out_0_125, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_307 output ports=0 range=7[163840,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_307_dma_init_out_0_125 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_307_out_0 */
      .offset_start = 163840,
      .offset_end = 167936,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_307_dma_init_out_0_125, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_125[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_mul_scale_291 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_off_bias_294 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_off_bias_294 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_307 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_307 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=125 */
    LL_Switch_Init(switch_init_in_125, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_125_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_125_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x201);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_125[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_mul_scale_291 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_off_bias_294 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_304_off_bias_294 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_307 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_307 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=125 */
    LL_Switch_Deinit(switch_deinit_in_125, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_125_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_125_all_units, 14);

  }
  ec_trace_end_epoch(125);
  ec_trace_start_epoch(126);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_308 */
    static const LL_Arithacc_InitTypeDef Mul_308_init126 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_308_init126);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_308_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_308_mul_sub1__init126 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_308_mul_sub1__init126);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308 input ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_308_dma_init_in_0_126 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_306_out_0 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_308_dma_init_in_0_126, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308 input ports=1 range=7[163840,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_308_dma_init_in_1_126 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_307_out_0 */
      .offset_start = 163840,
      .offset_end = 167936,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_308_dma_init_in_1_126, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308_mul_sub1_ input ports=1 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_308_mul_sub1__dma_init_in_1_126 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_306_out_0_copy_in_175 */
      .offset_start = 196608,
      .offset_end = 200704,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_308_mul_sub1__dma_init_in_1_126, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308_mul_sub1_ output ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Mul_308_mul_sub1__dma_init_out_0_126 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_308_out_0_cp_in_174_cp_in_175 */
      .offset_start = 98304,
      .offset_end = 106496,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_308_mul_sub1__dma_init_out_0_126, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_126[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=126 */
    LL_Switch_Init(switch_init_in_126, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_126_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_126_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_126[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=126 */
    LL_Switch_Deinit(switch_deinit_in_126, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_126_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_126_all_units, 6);

  }
  ec_trace_end_epoch(126);
  ec_trace_start_epoch(127);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_308_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_308_mul_sub2__init127 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17075,
      .B_scalar = -21344,
      .C_scalar = -31852,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_308_mul_sub2__init127);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308_mul_sub2_ input ports=0 range=7[98304,163840] */

    static const LL_Streng_TensorInitTypeDef Mul_308_mul_sub2__dma_init_in_0_127 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_308_out_0_copy_in_176 */
      .offset_start = 98304,
      .offset_end = 106496,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_308_mul_sub2__dma_init_in_0_127, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308_mul_sub2_ input ports=1 range=7[163840,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_308_mul_sub2__dma_init_in_1_127 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_307_out_0_inserted_in2091_copy_in_176 */
      .offset_start = 163840,
      .offset_end = 167936,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_308_mul_sub2__dma_init_in_1_127, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_308_mul_sub2_ output ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Mul_308_mul_sub2__dma_init_out_0_127 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_308_out_0_cp_in_174_cp_in_175_cp_in_176 */
      .offset_start = 196608,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_308_mul_sub2__dma_init_out_0_127, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_127[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=127 */
    LL_Switch_Init(switch_init_in_127, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_127_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_127_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_127[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_308_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=127 */
    LL_Switch_Deinit(switch_deinit_in_127, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_127_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_127_all_units, 4);

  }
  ec_trace_end_epoch(127);
  ec_trace_start_epoch(128);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_312 */
    static const LL_Convacc_InitTypeDef Conv2D_312_init128 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 0,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_312_init128);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_312_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_312_ca_pipe_1_init128 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_312_ca_pipe_1_init128);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_312_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_312_ca_pipe_2_init128 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_312_ca_pipe_2_init128);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_312_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_312_ca_pipe_3_init128 = {
      .simd = 2,
      .fsub = -114,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_312_ca_pipe_3_init128);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_312_mul_scale_300 */
    static const LL_Arithacc_InitTypeDef Conv2D_312_mul_scale_300_init128 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_312_mul_scale_302) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_312_mul_scale_300_init128);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_312_off_bias_303 */
    static const LL_Arithacc_InitTypeDef Conv2D_312_off_bias_303_init128 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16402,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_312_off_bias_305) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_312_off_bias_303_init128);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_315 */
    static const LL_Activacc_InitTypeDef Sigmoid_315_init128 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_315_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_315_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_315_init128);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312 input ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_dma_init_in_0_128 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_312_zero_off_out_298 */
      .offset_start = 196608,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_312_dma_init_in_0_128, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312 input ports=1 range=5[2614272,2623488] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_dma_init_in_1_128 = {
      /* 32x3x3x32(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_312_weights */
      .offset_start = 2614272,
      .offset_end = 2614560,
      .offset_limit = 2623552,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_312_dma_init_in_1_128, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312_ca_pipe_1 input ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_ca_pipe_1_dma_init_in_0_128 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_312_zero_off_out_298_copy_in_177 ca pipe offset=1 */
      .offset_start = 196616,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_312_ca_pipe_1_dma_init_in_0_128, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312_ca_pipe_2 input ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_ca_pipe_2_dma_init_in_0_128 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_312_zero_off_out_298_copy_in_178 ca pipe offset=2 */
      .offset_start = 196624,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_312_ca_pipe_2_dma_init_in_0_128, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312_ca_pipe_3 input ports=0 range=7[196608,229376] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_ca_pipe_3_dma_init_in_0_128 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_312_zero_off_out_298_copy_in_179 ca pipe offset=3 */
      .offset_start = 196632,
      .offset_limit = 229440,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 32,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_312_ca_pipe_3_dma_init_in_0_128, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 9216 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_312_off_bias_303 output ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Conv2D_312_off_bias_303_dma_init_out_0_128 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_312_off_bias_out_304 */
      .offset_start = 98304,
      .offset_end = 102400,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_312_off_bias_303_dma_init_out_0_128, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_315 output ports=0 range=7[131072,163840] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_315_dma_init_out_0_128 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_315_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Sigmoid_315_dma_init_out_0_128, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_128[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_mul_scale_300 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_off_bias_303 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_off_bias_303 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_315 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_315 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=128 */
    LL_Switch_Init(switch_init_in_128, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_128_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_128_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x41);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_128[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_mul_scale_300 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_off_bias_303 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_312_off_bias_303 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_315 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_315 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=128 */
    LL_Switch_Deinit(switch_deinit_in_128, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_128_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_128_all_units, 14);

  }
  ec_trace_end_epoch(128);
  ec_trace_start_epoch(129);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_316 */
    static const LL_Arithacc_InitTypeDef Mul_316_init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_316_init129);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_316_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_316_mul_sub1__init129 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 7,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 32,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31785,
      .B_scalar = 31785,
      .C_scalar = -30464,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_316_mul_sub1__init129);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_316 input ports=0 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_316_dma_init_in_0_129 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_314_out_0 */
      .offset_start = 98304,
      .offset_end = 102400,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_316_dma_init_in_0_129, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_316 input ports=1 range=7[131072,163840] */

    static const LL_Streng_TensorInitTypeDef Mul_316_dma_init_in_1_129 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_315_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 163904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_316_dma_init_in_1_129, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_316_mul_sub1_ input ports=1 range=7[98304,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_316_mul_sub1__dma_init_in_1_129 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_314_out_0_copy_in_180 */
      .offset_start = 98304,
      .offset_end = 102400,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_316_mul_sub1__dma_init_in_1_129, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_316_mul_sub1_ output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_316_mul_sub1__dma_init_out_0_129 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_316_out_0_cp_in_180 */
      .offset_start = 65536,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 32,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_316_mul_sub1__dma_init_out_0_129, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_129[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=129 */
    LL_Switch_Init(switch_init_in_129, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_129_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_129_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_129[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_316_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=129 */
    LL_Switch_Deinit(switch_deinit_in_129, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_129_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_129_all_units, 6);

  }
  ec_trace_end_epoch(129);
  ec_trace_start_epoch(130);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_320 */
    /* node=Concat_320 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_320 input ports=0 range=7[0,98304] */

    static const LL_Streng_TensorInitTypeDef Concat_320_dma_init_in_0_130 = {
      /* from memory with batch=32 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_319_out_0 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Concat_320_dma_init_in_0_130, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_320 output ports=0 range=7[196608,294912] */

    static const LL_Streng_TensorInitTypeDef Concat_320_dma_init_out_0_130 = {
      /* to memory canonical from batch=32 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_320_out_0 */
      .offset_start = 196608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 96,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 98304,
      .frame_loop_cnt = 3,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Concat_320_dma_init_out_0_130, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_130[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_320 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=130 */
    LL_Switch_Init(switch_init_in_130, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_130_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_130_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_130[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_320 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
    };


    /* epoch=130 */
    LL_Switch_Deinit(switch_deinit_in_130, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_130_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_130_all_units, 2);

  }
  ec_trace_end_epoch(130);
  ec_trace_start_epoch(131);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_321 */
    static const LL_Convacc_InitTypeDef Conv2D_321_init131 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_321_init131);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_321_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_321_ca_pipe_1_init131 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_321_ca_pipe_1_init131);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_321_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_321_ca_pipe_2_init131 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_321_ca_pipe_2_init131);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_321_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_321_ca_pipe_3_init131 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_321_ca_pipe_3_init131);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_321_mul_scale_309 */
    static const LL_Arithacc_InitTypeDef Conv2D_321_mul_scale_309_init131 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_321_mul_scale_311) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_321_mul_scale_309_init131);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_321_off_bias_312 */
    static const LL_Arithacc_InitTypeDef Conv2D_321_off_bias_312_init131 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30862,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_321_off_bias_314) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_321_off_bias_312_init131);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_324 */
    static const LL_Activacc_InitTypeDef Sigmoid_324_init131 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_324_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_324_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_324_init131);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321 input ports=0 range=7[196608,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_dma_init_in_0_131 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_321_zero_off_out_307 */
      .offset_start = 196608,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 96,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_321_dma_init_in_0_131, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321 input ports=1 range=5[2649088,2655232] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_dma_init_in_1_131 = {
      /* 64x1x1x96(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_321_weights */
      .offset_start = 2649088,
      .offset_end = 2649472,
      .offset_limit = 2655296,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_321_dma_init_in_1_131, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321_ca_pipe_1 input ports=0 range=7[196608,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_ca_pipe_1_dma_init_in_0_131 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_321_zero_off_out_307_copy_in_181 ca pipe offset=1 */
      .offset_start = 196632,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 96,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_321_ca_pipe_1_dma_init_in_0_131, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321_ca_pipe_2 input ports=0 range=7[196608,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_ca_pipe_2_dma_init_in_0_131 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_321_zero_off_out_307_copy_in_182 ca pipe offset=2 */
      .offset_start = 196656,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 96,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_321_ca_pipe_2_dma_init_in_0_131, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321_ca_pipe_3 input ports=0 range=7[196608,294912] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_ca_pipe_3_dma_init_in_0_131 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_321_zero_off_out_307_copy_in_183 ca pipe offset=3 */
      .offset_start = 196680,
      .offset_limit = 294976,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 24,
      .batch_offset = 96,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_321_ca_pipe_3_dma_init_in_0_131, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 393216 */
    /* octoFlash -> 6144 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_321_off_bias_312 output ports=0 range=7[294912,360448] */

    static const LL_Streng_TensorInitTypeDef Conv2D_321_off_bias_312_dma_init_out_0_131 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_321_off_bias_out_313 */
      .offset_start = 294912,
      .offset_end = 311296,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_321_off_bias_312_dma_init_out_0_131, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_324 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_324_dma_init_out_0_131 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_324_out_0 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_324_dma_init_out_0_131, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_131[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_mul_scale_309 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_off_bias_312 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_off_bias_312 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_324 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_324 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=131 */
    LL_Switch_Init(switch_init_in_131, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_131_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_131_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x108);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_131[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_mul_scale_309 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_off_bias_312 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_321_off_bias_312 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_324 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_324 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=131 */
    LL_Switch_Deinit(switch_deinit_in_131, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_131_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_131_all_units, 14);

  }
  ec_trace_end_epoch(131);
  ec_trace_start_epoch(132);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_325 */
    static const LL_Arithacc_InitTypeDef Mul_325_init132 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_325_init132);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_325_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_325_mul_sub1__init132 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_325_mul_sub1__init132);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325 input ports=0 range=7[294912,360448] */

    static const LL_Streng_TensorInitTypeDef Mul_325_dma_init_in_0_132 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_323_out_0 */
      .offset_start = 294912,
      .offset_end = 311296,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_325_dma_init_in_0_132, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325 input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_325_dma_init_in_1_132 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_324_out_0 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_325_dma_init_in_1_132, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325_mul_sub1_ input ports=1 range=7[294912,360448] */

    static const LL_Streng_TensorInitTypeDef Mul_325_mul_sub1__dma_init_in_1_132 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_323_out_0_copy_in_185 */
      .offset_start = 294912,
      .offset_end = 311296,
      .offset_limit = 360512,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_325_mul_sub1__dma_init_in_1_132, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_325_mul_sub1__dma_init_out_0_132 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_325_out_0_cp_in_184_cp_in_185 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_325_mul_sub1__dma_init_out_0_132, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_132[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=132 */
    LL_Switch_Init(switch_init_in_132, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_132_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_132_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_132[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=132 */
    LL_Switch_Deinit(switch_deinit_in_132, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_132_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_132_all_units, 6);

  }
  ec_trace_end_epoch(132);
  ec_trace_start_epoch(133);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_325_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_325_mul_sub2__init133 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19093,
      .B_scalar = -26253,
      .C_scalar = -18386,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_325_mul_sub2__init133);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_325_mul_sub2__dma_init_in_0_133 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_325_out_0_copy_in_186 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_325_mul_sub2__dma_init_in_0_133, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_325_mul_sub2__dma_init_in_1_133 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_324_out_0_inserted_in2109_copy_in_186 */
      .offset_start = 131072,
      .offset_end = 147456,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_325_mul_sub2__dma_init_in_1_133, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_325_mul_sub2_ output ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_325_mul_sub2__dma_init_out_0_133 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_325_out_0_cp_in_184_cp_in_185_cp_in_186 */
      .offset_start = 196608,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_325_mul_sub2__dma_init_out_0_133, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_133[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=133 */
    LL_Switch_Init(switch_init_in_133, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_133_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_133_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_133[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_325_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=133 */
    LL_Switch_Deinit(switch_deinit_in_133, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_133_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_133_all_units, 4);

  }
  ec_trace_end_epoch(133);
  ec_trace_start_epoch(134);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_386_conv_identity */
    /* node=Conv2D_386_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_conv_identity input ports=0 range=7[196608,262144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_conv_identity_dma_init_in_0_134 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_zero_off_out_388_copy_in_357 */
      .offset_start = 196608,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_386_conv_identity_dma_init_in_0_134, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_conv_identity output ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_conv_identity_dma_init_out_0_134 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_325_out_0_cp_in_184_cp_in_185_cp_in_186_cp_in_357 */
      .offset_start = 458752,
      .offset_end = 466944,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_386_conv_identity_dma_init_out_0_134, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_134[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=134 */
    LL_Switch_Init(switch_init_in_134, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_134_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_134_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_134[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
    };


    /* epoch=134 */
    LL_Switch_Deinit(switch_deinit_in_134, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_134_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_134_all_units, 2);

  }
  ec_trace_end_epoch(134);
  ec_trace_start_epoch(135);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_386 */
    static const LL_Convacc_InitTypeDef Conv2D_386_init135 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_386_init135);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_386_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_386_ca_pipe_1_init135 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_386_ca_pipe_1_init135);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_386_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_386_ca_pipe_2_init135 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_386_ca_pipe_2_init135);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_386_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_386_ca_pipe_3_init135 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_386_ca_pipe_3_init135);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_dma_init_in_0_135 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_zero_off_out_388 */
      .offset_start = 458752,
      .offset_end = 466944,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_386_dma_init_in_0_135, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386 input ports=1 range=5[2162688,2199552] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_dma_init_in_1_135 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_386_weights */
      .offset_start = 2162688,
      .offset_end = 2162976,
      .offset_limit = 2199616,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_386_dma_init_in_1_135, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386 input ports=2 range=7[524288,557056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_dma_init_in_2_135 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 7,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 524288,
      .offset_end = 526336,
      .offset_limit = 557120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_386_dma_init_in_2_135, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_ca_pipe_1 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_ca_pipe_1_dma_init_in_0_135 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_zero_off_out_388_copy_in_187 ca pipe offset=1 */
      .offset_start = 466944,
      .offset_end = 475136,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_386_ca_pipe_1_dma_init_in_0_135, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_ca_pipe_2 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_ca_pipe_2_dma_init_in_0_135 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_zero_off_out_388_copy_in_188 ca pipe offset=2 */
      .offset_start = 475136,
      .offset_end = 483328,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_386_ca_pipe_2_dma_init_in_0_135, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_ca_pipe_3 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_ca_pipe_3_dma_init_in_0_135 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_zero_off_out_388_copy_in_189 ca pipe offset=3 */
      .offset_start = 483328,
      .offset_end = 491520,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_386_ca_pipe_3_dma_init_in_0_135, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 1114112 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_ca_pipe_3 output ports=0 range=7[524288,557056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_ca_pipe_3_dma_init_out_0_135 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_out_0_cp_in_187_cp_in_188_cp_in_189 */
      .offset_start = 524288,
      .offset_end = 526336,
      .offset_limit = 557120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_386_ca_pipe_3_dma_init_out_0_135, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 81920 */

    static const LL_Switch_InitTypeDef switch_init_in_135[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=135 */
    LL_Switch_Init(switch_init_in_135, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_135_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_135_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_135[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=135 */
    LL_Switch_Deinit(switch_deinit_in_135, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_135_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_135_all_units, 11);

  }
  ec_trace_end_epoch(135);
  ec_trace_start_epoch(136);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_362 */
    static const LL_Convacc_InitTypeDef Conv2D_362_init136 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_362_init136);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_362_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_362_ca_pipe_1_init136 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_362_ca_pipe_1_init136);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_362_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_362_ca_pipe_2_init136 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_362_ca_pipe_2_init136);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_362_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_362_ca_pipe_3_init136 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_362_ca_pipe_3_init136);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_362_mul_scale_363 */
    static const LL_Arithacc_InitTypeDef Conv2D_362_mul_scale_363_init136 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_362_mul_scale_365) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_362_mul_scale_363_init136);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_362_off_bias_366 */
    static const LL_Arithacc_InitTypeDef Conv2D_362_off_bias_366_init136 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22437,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_362_off_bias_368) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_362_off_bias_366_init136);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_365 */
    static const LL_Activacc_InitTypeDef Sigmoid_365_init136 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_365_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_365_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 78,
      .shift_b = 4,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_365_init136);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_366 */
    static const LL_Arithacc_InitTypeDef Mul_366_init136 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_366_init136);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_366_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_366_mul_sub1__init136 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_366_mul_sub1__init136);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_dma_init_in_0_136 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_362_zero_off_out_361 */
      .offset_start = 458752,
      .offset_end = 466944,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_362_dma_init_in_0_136, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362 input ports=1 range=5[2088960,2125824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_dma_init_in_1_136 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_362_weights */
      .offset_start = 2088960,
      .offset_end = 2089248,
      .offset_limit = 2125888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_362_dma_init_in_1_136, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362 input ports=2 range=7[557056,565248] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_dma_init_in_2_136 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 557056,
      .offset_end = 565248,
      .offset_limit = 565312,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_362_dma_init_in_2_136, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362_ca_pipe_1 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_ca_pipe_1_dma_init_in_0_136 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_362_zero_off_out_361_copy_in_190 ca pipe offset=1 */
      .offset_start = 466944,
      .offset_end = 475136,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_362_ca_pipe_1_dma_init_in_0_136, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362_ca_pipe_2 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_ca_pipe_2_dma_init_in_0_136 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_362_zero_off_out_361_copy_in_191 ca pipe offset=2 */
      .offset_start = 475136,
      .offset_end = 483328,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_362_ca_pipe_2_dma_init_in_0_136, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362_ca_pipe_3 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_ca_pipe_3_dma_init_in_0_136 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_362_zero_off_out_361_copy_in_192 ca pipe offset=3 */
      .offset_start = 483328,
      .offset_end = 491520,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_362_ca_pipe_3_dma_init_in_0_136, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 1310720 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_362_ca_pipe_3 output ports=0 range=7[557056,565248] */

    static const LL_Streng_TensorInitTypeDef Conv2D_362_ca_pipe_3_dma_init_out_0_136 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_362_out_0_cp_in_190_cp_in_191_cp_in_192 */
      .offset_start = 557056,
      .offset_end = 565248,
      .offset_limit = 565312,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_362_ca_pipe_3_dma_init_out_0_136, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_365 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_365_dma_init_out_0_136 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_365_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_365_dma_init_out_0_136, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_366_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_366_mul_sub1__dma_init_out_0_136 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_366_out_0_cp_in_199_cp_in_200 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_366_mul_sub1__dma_init_out_0_136, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 327680 */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_136[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_362_mul_scale_363 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_off_bias_366 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_365 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_365 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=136 */
    LL_Switch_Init(switch_init_in_136, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_136_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_136_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x2c0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_136[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_362_mul_scale_363 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_362_off_bias_366 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_365 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_365 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=136 */
    LL_Switch_Deinit(switch_deinit_in_136, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_136_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_136_all_units, 18);

  }
  ec_trace_end_epoch(136);
  ec_trace_start_epoch(137);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_329 */
    static const LL_Convacc_InitTypeDef Conv2D_329_init137 = {
      .simd = 2,
      .fsub = -118,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_329_init137);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_329_mul_scale_318 */
    static const LL_Arithacc_InitTypeDef Conv2D_329_mul_scale_318_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_329_mul_scale_320) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_329_mul_scale_318_init137);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_329_off_bias_321 */
    static const LL_Arithacc_InitTypeDef Conv2D_329_off_bias_321_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29840,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_329_off_bias_323) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_329_off_bias_321_init137);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_332 */
    static const LL_Activacc_InitTypeDef Sigmoid_332_init137 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_332_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_332_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 5,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_332_init137);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_386_mul_scale_390 */
    static const LL_Arithacc_InitTypeDef Conv2D_386_mul_scale_390_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_386_mul_scale_392) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_386_mul_scale_390_init137);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_386_off_bias_393 */
    static const LL_Arithacc_InitTypeDef Conv2D_386_off_bias_393_init137 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25250,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_386_off_bias_395) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_386_off_bias_393_init137);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_389 */
    static const LL_Activacc_InitTypeDef Sigmoid_389_init137 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_389_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_389_activ_ROM1) },
      .ROM0_nbytes = 8,
      .ROM1_nbytes = 90,
      .shift_b = 6,
      .shift_c = 10,
      .shift_norm = 8,
      .bwidth = 3,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_389_init137);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_329 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_329_dma_init_in_0_137 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_329_zero_off_out_316 */
      .offset_start = 458752,
      .offset_end = 466944,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_329_dma_init_in_0_137, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_329 input ports=1 range=5[2669824,2674432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_329_dma_init_in_1_137 = {
      /* 64x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_329_weights_inflated_631 */
      .offset_start = 2669824,
      .offset_end = 2674432,
      .offset_limit = 2674496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_329_dma_init_in_1_137, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_mul_scale_390 input ports=0 range=7[524288,557056] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_mul_scale_390_dma_init_in_0_137 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_out_0 */
      .offset_start = 524288,
      .offset_end = 526336,
      .offset_limit = 557120,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_386_mul_scale_390_dma_init_in_0_137, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 163840 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_329_off_bias_321 output ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_329_off_bias_321_dma_init_out_0_137 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_329_off_bias_out_322 */
      .offset_start = 393216,
      .offset_end = 397312,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_329_off_bias_321_dma_init_out_0_137, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_332 output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_332_dma_init_out_0_137 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_332_out_0 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_332_dma_init_out_0_137, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_386_off_bias_393 output ports=0 range=7[638976,655360] */

    static const LL_Streng_TensorInitTypeDef Conv2D_386_off_bias_393_dma_init_out_0_137 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_386_off_bias_out_394 */
      .offset_start = 638976,
      .offset_end = 640000,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_386_off_bias_393_dma_init_out_0_137, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_389 output ports=0 range=7[622592,638976] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_389_dma_init_out_0_137 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_389_out_0 */
      .offset_start = 622592,
      .offset_end = 623616,
      .offset_limit = 639040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_389_dma_init_out_0_137, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_137[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_mul_scale_318 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_off_bias_321 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_off_bias_321 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_332 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_332 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_mul_scale_390 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_off_bias_393 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_off_bias_393 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_389 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_389 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=137 */
    LL_Switch_Init(switch_init_in_137, 12);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_137_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_137_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x1d);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_137[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_mul_scale_318 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_off_bias_321 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_329_off_bias_321 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_332 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_332 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_mul_scale_390 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_off_bias_393 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_386_off_bias_393 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_389 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_389 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=137 */
    LL_Switch_Deinit(switch_deinit_in_137, 12);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_137_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_137_all_units, 14);

  }
  ec_trace_end_epoch(137);
  ec_trace_start_epoch(138);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_333 */
    static const LL_Arithacc_InitTypeDef Mul_333_init138 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_333_init138);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_333_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_333_mul_sub1__init138 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_333_mul_sub1__init138);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_390 */
    static const LL_Arithacc_InitTypeDef Mul_390_init138 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_390_init138);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_390_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_390_mul_sub1__init138 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_390_mul_sub1__init138);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_333_dma_init_in_0_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_331_out_0 */
      .offset_start = 393216,
      .offset_end = 397312,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_333_dma_init_in_0_138, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333 input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_333_dma_init_in_1_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_332_out_0 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_333_dma_init_in_1_138, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333_mul_sub1_ input ports=1 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_333_mul_sub1__dma_init_in_1_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_331_out_0_copy_in_194 */
      .offset_start = 393216,
      .offset_end = 397312,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_333_mul_sub1__dma_init_in_1_138, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390 input ports=0 range=7[638976,655360] */

    static const LL_Streng_TensorInitTypeDef Mul_390_dma_init_in_0_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_388_out_0 */
      .offset_start = 638976,
      .offset_end = 640000,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_390_dma_init_in_0_138, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390 input ports=1 range=7[622592,638976] */

    static const LL_Streng_TensorInitTypeDef Mul_390_dma_init_in_1_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_389_out_0 */
      .offset_start = 622592,
      .offset_end = 623616,
      .offset_limit = 639040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_390_dma_init_in_1_138, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390_mul_sub1_ input ports=1 range=7[638976,655360] */

    static const LL_Streng_TensorInitTypeDef Mul_390_mul_sub1__dma_init_in_1_138 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_388_out_0_copy_in_197 */
      .offset_start = 638976,
      .offset_end = 640000,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_390_mul_sub1__dma_init_in_1_138, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 49152 */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333_mul_sub1_ output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_333_mul_sub1__dma_init_out_0_138 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_333_out_0_cp_in_193_cp_in_194 */
      .offset_start = 196608,
      .offset_end = 204800,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_333_mul_sub1__dma_init_out_0_138, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390_mul_sub1_ output ports=0 range=7[589824,622592] */

    static const LL_Streng_TensorInitTypeDef Mul_390_mul_sub1__dma_init_out_0_138 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_390_out_0_cp_in_196_cp_in_197 */
      .offset_start = 589824,
      .offset_end = 591872,
      .offset_limit = 622656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_390_mul_sub1__dma_init_out_0_138, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_138[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=138 */
    LL_Switch_Init(switch_init_in_138, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_138_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_138_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_138[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub1_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=138 */
    LL_Switch_Deinit(switch_deinit_in_138, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_138_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_138_all_units, 12);

  }
  ec_trace_end_epoch(138);
  ec_trace_start_epoch(139);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_333_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_333_mul_sub2__init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28250,
      .B_scalar = 16774,
      .C_scalar = -27807,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_333_mul_sub2__init139);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_366_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_366_mul_sub2__init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22523,
      .B_scalar = -26043,
      .C_scalar = -21871,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_366_mul_sub2__init139);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_390_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_390_mul_sub2__init139 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24707,
      .B_scalar = 30112,
      .C_scalar = -23960,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_390_mul_sub2__init139);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333_mul_sub2_ input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_333_mul_sub2__dma_init_in_0_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_333_out_0_copy_in_195 */
      .offset_start = 196608,
      .offset_end = 204800,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_333_mul_sub2__dma_init_in_0_139, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333_mul_sub2_ input ports=1 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Mul_333_mul_sub2__dma_init_in_1_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_332_out_0_inserted_in2122_copy_in_195 */
      .offset_start = 327680,
      .offset_end = 331776,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_333_mul_sub2__dma_init_in_1_139, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_366_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_366_mul_sub2__dma_init_in_0_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_366_out_0_copy_in_201 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_366_mul_sub2__dma_init_in_0_139, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_366_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_366_mul_sub2__dma_init_in_1_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_365_out_0_inserted_in2136_copy_in_201 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_366_mul_sub2__dma_init_in_1_139, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390_mul_sub2_ input ports=0 range=7[589824,622592] */

    static const LL_Streng_TensorInitTypeDef Mul_390_mul_sub2__dma_init_in_0_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_390_out_0_copy_in_198 */
      .offset_start = 589824,
      .offset_end = 591872,
      .offset_limit = 622656,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_390_mul_sub2__dma_init_in_0_139, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390_mul_sub2_ input ports=1 range=7[622592,638976] */

    static const LL_Streng_TensorInitTypeDef Mul_390_mul_sub2__dma_init_in_1_139 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_389_out_0_inserted_in2129_copy_in_198 */
      .offset_start = 622592,
      .offset_end = 623616,
      .offset_limit = 639040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_390_mul_sub2__dma_init_in_1_139, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 49152 */
    /* npuRAM3 -> 393216 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_333_mul_sub2_ output ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_333_mul_sub2__dma_init_out_0_139 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_333_out_0_cp_in_193_cp_in_194_cp_in_195 */
      .offset_start = 393216,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_333_mul_sub2__dma_init_out_0_139, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_366_mul_sub2_ output ports=0 range=7[524288,589824] */

    static const LL_Streng_TensorInitTypeDef Mul_366_mul_sub2__dma_init_out_0_139 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_366_out_0_cp_in_199_cp_in_200_cp_in_201 */
      .offset_start = 524288,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_366_mul_sub2__dma_init_out_0_139, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_390_mul_sub2_ output ports=0 range=7[688128,704512] */

    static const LL_Streng_TensorInitTypeDef Mul_390_mul_sub2__dma_init_out_0_139 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_390_out_0_cp_in_196_cp_in_197_cp_in_198 */
      .offset_start = 688128,
      .offset_limit = 704576,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_390_mul_sub2__dma_init_out_0_139, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 81920 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_139[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=139 */
    LL_Switch_Init(switch_init_in_139, 9);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_139_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_139_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x10c);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_139[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_333_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_366_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_390_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=139 */
    LL_Switch_Deinit(switch_deinit_in_139, 9);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_139_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_139_all_units, 12);

  }
  ec_trace_end_epoch(139);
  ec_trace_start_epoch(140);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_336 */
    static const LL_Convacc_InitTypeDef Conv2D_336_init140 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_336_init140);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_336_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_336_ca_pipe_1_init140 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_336_ca_pipe_1_init140);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_336_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_336_ca_pipe_2_init140 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_336_ca_pipe_2_init140);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_336_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_336_ca_pipe_3_init140 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_336_ca_pipe_3_init140);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_336_mul_scale_327 */
    static const LL_Arithacc_InitTypeDef Conv2D_336_mul_scale_327_init140 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_336_mul_scale_329) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_336_mul_scale_327_init140);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_336_off_bias_330 */
    static const LL_Arithacc_InitTypeDef Conv2D_336_off_bias_330_init140 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25013,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_336_off_bias_332) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_336_off_bias_330_init140);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_339 */
    static const LL_Activacc_InitTypeDef Sigmoid_339_init140 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_339_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_339_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_339_init140);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_370_conv_identity */
    /* node=Conv2D_370_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_dma_init_in_0_140 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_336_zero_off_out_325 */
      .offset_start = 393216,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_336_dma_init_in_0_140, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336 input ports=1 range=5[2691840,2695936] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_dma_init_in_1_140 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_336_weights */
      .offset_start = 2691840,
      .offset_end = 2692096,
      .offset_limit = 2696000,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_336_dma_init_in_1_140, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336_ca_pipe_1 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_ca_pipe_1_dma_init_in_0_140 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_336_zero_off_out_325_copy_in_202 ca pipe offset=1 */
      .offset_start = 393232,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_336_ca_pipe_1_dma_init_in_0_140, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336_ca_pipe_2 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_ca_pipe_2_dma_init_in_0_140 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_336_zero_off_out_325_copy_in_203 ca pipe offset=2 */
      .offset_start = 393248,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_336_ca_pipe_2_dma_init_in_0_140, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336_ca_pipe_3 input ports=0 range=7[393216,458752] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_ca_pipe_3_dma_init_in_0_140 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_336_zero_off_out_325_copy_in_204 ca pipe offset=3 */
      .offset_start = 393264,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_336_ca_pipe_3_dma_init_in_0_140, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_conv_identity input ports=0 range=7[524288,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_conv_identity_dma_init_in_0_140 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_zero_off_out_370_copy_in_358 */
      .offset_start = 524288,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_370_conv_identity_dma_init_in_0_140, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 65536 */
    /* npuRAM3 -> 262144 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_336_off_bias_330 output ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Conv2D_336_off_bias_330_dma_init_out_0_140 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_336_off_bias_out_331 */
      .offset_start = 458752,
      .offset_end = 475136,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_336_off_bias_330_dma_init_out_0_140, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_339 output ports=0 range=7[589824,655360] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_339_dma_init_out_0_140 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_339_out_0 */
      .offset_start = 589824,
      .offset_end = 606208,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_339_dma_init_out_0_140, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_conv_identity output ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_conv_identity_dma_init_out_0_140 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_366_out_0_cp_in_199_cp_in_200_cp_in_201_cp_in_358 */
      .offset_start = 327680,
      .offset_end = 335872,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_370_conv_identity_dma_init_out_0_140, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_140[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_mul_scale_327 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_off_bias_330 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_off_bias_330 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_339 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_339 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=140 */
    LL_Switch_Init(switch_init_in_140, 17);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_140_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_140_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x205);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_140[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_mul_scale_327 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_off_bias_330 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_336_off_bias_330 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_339 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_339 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
    };


    /* epoch=140 */
    LL_Switch_Deinit(switch_deinit_in_140, 17);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_140_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_140_all_units, 16);

  }
  ec_trace_end_epoch(140);
  ec_trace_end_blob("_ec_blob_120");
}

void trace_ec__ec_blob_142(void) {
  ec_trace_start_blob("_ec_blob_142");
  ec_trace_start_epoch(142);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_394 */
    static const LL_Convacc_InitTypeDef Conv2D_394_init142 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_394_init142);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_394_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_394_ca_pipe_1_init142 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_394_ca_pipe_1_init142);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_394_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_394_ca_pipe_2_init142 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_394_ca_pipe_2_init142);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_394_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_394_ca_pipe_3_init142 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_394_ca_pipe_3_init142);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_340 */
    static const LL_Arithacc_InitTypeDef Mul_340_init142 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_340_init142);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394 input ports=0 range=7[393216,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_dma_init_in_0_142 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_zero_off_out_397 */
      .offset_start = 393216,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_394_dma_init_in_0_142, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394 input ports=1 range=5[2412544,2437120] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_dma_init_in_1_142 = {
      /* 128x1x1x192(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_394_weights */
      .offset_start = 2412544,
      .offset_end = 2412928,
      .offset_limit = 2437184,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_394_dma_init_in_1_142, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394 input ports=2 range=7[524288,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_dma_init_in_2_142 = {
      /* large accumulator size=8
partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 524288,
      .offset_end = 532480,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_394_dma_init_in_2_142, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_ca_pipe_1 input ports=0 range=7[393216,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_ca_pipe_1_dma_init_in_0_142 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_zero_off_out_397_copy_in_208 ca pipe offset=1 */
      .offset_start = 393240,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_394_ca_pipe_1_dma_init_in_0_142, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_ca_pipe_2 input ports=0 range=7[393216,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_ca_pipe_2_dma_init_in_0_142 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_zero_off_out_397_copy_in_209 ca pipe offset=2 */
      .offset_start = 393264,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_394_ca_pipe_2_dma_init_in_0_142, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_ca_pipe_3 input ports=0 range=7[393216,442368] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_ca_pipe_3_dma_init_in_0_142 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_zero_off_out_397_copy_in_210 ca pipe offset=3 */
      .offset_start = 393288,
      .offset_limit = 442432,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_394_ca_pipe_3_dma_init_in_0_142, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340 input ports=0 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_340_dma_init_in_0_142 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_338_out_0 */
      .offset_start = 458752,
      .offset_end = 475136,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_340_dma_init_in_0_142, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340 input ports=1 range=7[589824,655360] */

    static const LL_Streng_TensorInitTypeDef Mul_340_dma_init_in_1_142 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_339_out_0 */
      .offset_start = 589824,
      .offset_end = 606208,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_340_dma_init_in_1_142, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* npuRAM3 -> 393216 */
    /* octoFlash -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_ca_pipe_3 output ports=0 range=7[524288,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_ca_pipe_3_dma_init_out_0_142 = {
      /* large accumulator size=8
partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_out_0_cp_in_208_cp_in_209_cp_in_210 */
      .offset_start = 524288,
      .offset_end = 532480,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_394_ca_pipe_3_dma_init_out_0_142, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340 output ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_340_dma_init_out_0_142 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_340_out_0 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_340_dma_init_out_0_142, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 163840 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_142[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=142 */
    LL_Switch_Init(switch_init_in_142, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_142_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_142_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x180);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_142[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=142 */
    LL_Switch_Deinit(switch_deinit_in_142, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_142_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_142_all_units, 15);

  }
  ec_trace_end_epoch(142);
  ec_trace_start_epoch(143);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_370 */
    static const LL_Convacc_InitTypeDef Conv2D_370_init143 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_370_init143);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_370_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_370_ca_pipe_1_init143 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_370_ca_pipe_1_init143);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_370_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_370_ca_pipe_2_init143 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_370_ca_pipe_2_init143);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_370_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_370_ca_pipe_3_init143 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_370_ca_pipe_3_init143);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_370_mul_scale_372 */
    static const LL_Arithacc_InitTypeDef Conv2D_370_mul_scale_372_init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_370_mul_scale_374) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_370_mul_scale_372_init143);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_370_off_bias_375 */
    static const LL_Arithacc_InitTypeDef Conv2D_370_off_bias_375_init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23749,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_370_off_bias_377) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_370_off_bias_375_init143);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_373 */
    static const LL_Activacc_InitTypeDef Sigmoid_373_init143 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_373_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_373_activ_ROM1) },
      .ROM0_nbytes = 8,
      .ROM1_nbytes = 108,
      .shift_b = 5,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 3,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_373_init143);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_374 */
    static const LL_Arithacc_InitTypeDef Mul_374_init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_374_init143);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_374_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_374_mul_sub1__init143 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_374_mul_sub1__init143);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370 input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_dma_init_in_0_143 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_zero_off_out_370 */
      .offset_start = 327680,
      .offset_end = 335872,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_370_dma_init_in_0_143, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370 input ports=1 range=5[2125824,2162688] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_dma_init_in_1_143 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_370_weights */
      .offset_start = 2125824,
      .offset_end = 2126112,
      .offset_limit = 2162752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_370_dma_init_in_1_143, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370 input ports=2 range=7[802816,811008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_dma_init_in_2_143 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 802816,
      .offset_end = 811008,
      .offset_limit = 811072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_370_dma_init_in_2_143, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_ca_pipe_1 input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_ca_pipe_1_dma_init_in_0_143 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_zero_off_out_370_copy_in_205 ca pipe offset=1 */
      .offset_start = 335872,
      .offset_end = 344064,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_370_ca_pipe_1_dma_init_in_0_143, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_ca_pipe_2 input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_ca_pipe_2_dma_init_in_0_143 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_zero_off_out_370_copy_in_206 ca pipe offset=2 */
      .offset_start = 344064,
      .offset_end = 352256,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_370_ca_pipe_2_dma_init_in_0_143, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_ca_pipe_3 input ports=0 range=7[327680,393216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_ca_pipe_3_dma_init_in_0_143 = {
      /* 32x32x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_zero_off_out_370_copy_in_207 ca pipe offset=3 */
      .offset_start = 352256,
      .offset_end = 360448,
      .offset_limit = 393280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_370_ca_pipe_3_dma_init_in_0_143, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 262144 */
    /* npuRAM3 -> 1048576 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_370_ca_pipe_3 output ports=0 range=7[802816,811008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_370_ca_pipe_3_dma_init_out_0_143 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_370_out_0_cp_in_205_cp_in_206_cp_in_207 */
      .offset_start = 802816,
      .offset_end = 811008,
      .offset_limit = 811072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_370_ca_pipe_3_dma_init_out_0_143, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_373 output ports=0 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_373_dma_init_out_0_143 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_373_out_0 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_373_dma_init_out_0_143, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_374_mul_sub1_ output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_374_mul_sub1__dma_init_out_0_143 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_374_out_0_cp_in_214_cp_in_215 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_374_mul_sub1__dma_init_out_0_143, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 327680 */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_143[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_370_mul_scale_372 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_off_bias_375 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_373 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_373 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=143 */
    LL_Switch_Init(switch_init_in_143, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_143_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_143_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x7);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_143[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_370_mul_scale_372 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_370_off_bias_375 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_373 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_373 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=143 */
    LL_Switch_Deinit(switch_deinit_in_143, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_143_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_143_all_units, 18);

  }
  ec_trace_end_epoch(143);
  ec_trace_start_epoch(144);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_394_mul_scale_399 */
    static const LL_Arithacc_InitTypeDef Conv2D_394_mul_scale_399_init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_394_mul_scale_401) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_394_mul_scale_399_init144);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_340_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_340_mul_sub1__init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_340_mul_sub1__init144);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_374_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_374_mul_sub2__init144 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31625,
      .B_scalar = 23719,
      .C_scalar = -31259,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_374_mul_sub2__init144);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_mul_scale_399 input ports=0 range=7[524288,589824] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_mul_scale_399_dma_init_in_0_144 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_out_0 */
      .offset_start = 524288,
      .offset_end = 532480,
      .offset_limit = 589888,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_394_mul_scale_399_dma_init_in_0_144, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub1_ input ports=0 range=7[196608,327680] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub1__dma_init_in_0_144 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_340_out_0_copy_in_212 */
      .offset_start = 196608,
      .offset_end = 229376,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_340_mul_sub1__dma_init_in_0_144, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub1_ input ports=1 range=7[458752,524288] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub1__dma_init_in_1_144 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_338_out_0_copy_in_212 */
      .offset_start = 458752,
      .offset_end = 475136,
      .offset_limit = 524352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_340_mul_sub1__dma_init_in_1_144, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_374_mul_sub2_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_374_mul_sub2__dma_init_in_0_144 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_374_out_0_copy_in_216 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_374_mul_sub2__dma_init_in_0_144, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_374_mul_sub2_ input ports=1 range=7[131072,196608] */

    static const LL_Streng_TensorInitTypeDef Mul_374_mul_sub2__dma_init_in_1_144 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_373_out_0_inserted_in2159_copy_in_216 */
      .offset_start = 131072,
      .offset_end = 135168,
      .offset_limit = 196672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_374_mul_sub2__dma_init_in_1_144, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 327680 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_mul_scale_399 output ports=0 range=7[720896,786432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_mul_scale_399_dma_init_out_0_144 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_mul_scale_out_400 */
      .offset_start = 720896,
      .offset_end = 729088,
      .offset_limit = 786496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_394_mul_scale_399_dma_init_out_0_144, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub1_ output ports=0 range=7[327680,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub1__dma_init_out_0_144 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_340_out_0_cp_in_211_cp_in_212 */
      .offset_start = 327680,
      .offset_end = 360448,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_340_mul_sub1__dma_init_out_0_144, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_374_mul_sub2_ output ports=0 range=7[655360,720896] */

    static const LL_Streng_TensorInitTypeDef Mul_374_mul_sub2__dma_init_out_0_144 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_374_out_0_cp_in_214_cp_in_215_cp_in_216 */
      .offset_start = 655360,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_374_mul_sub2__dma_init_out_0_144, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 131072 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_144[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_mul_scale_399 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_mul_scale_399 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=144 */
    LL_Switch_Init(switch_init_in_144, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_144_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_144_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x64);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_144[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_mul_scale_399 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_mul_scale_399 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_374_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=144 */
    LL_Switch_Deinit(switch_deinit_in_144, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_144_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_144_all_units, 11);

  }
  ec_trace_end_epoch(144);
  ec_trace_start_epoch(145);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_394_off_bias_402 */
    static const LL_Arithacc_InitTypeDef Conv2D_394_off_bias_402_init145 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21231,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_394_off_bias_404) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_394_off_bias_402_init145);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_397 */
    static const LL_Activacc_InitTypeDef Sigmoid_397_init145 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_397_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_397_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_397_init145);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_340_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_340_mul_sub2__init145 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30605,
      .B_scalar = 22954,
      .C_scalar = -29797,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_340_mul_sub2__init145);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_off_bias_402 input ports=0 range=7[720896,786432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_off_bias_402_dma_init_in_0_145 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_mul_scale_out_400 */
      .offset_start = 720896,
      .offset_end = 729088,
      .offset_limit = 786496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_394_off_bias_402_dma_init_in_0_145, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub2_ input ports=0 range=7[327680,458752] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub2__dma_init_in_0_145 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_340_out_0_copy_in_213 */
      .offset_start = 327680,
      .offset_end = 360448,
      .offset_limit = 458816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_340_mul_sub2__dma_init_in_0_145, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub2_ input ports=1 range=7[589824,655360] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub2__dma_init_in_1_145 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_339_out_0_inserted_in2152_copy_in_213 */
      .offset_start = 589824,
      .offset_end = 606208,
      .offset_limit = 655424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_340_mul_sub2__dma_init_in_1_145, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 131072 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_394_off_bias_402 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_394_off_bias_402_dma_init_out_0_145 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_394_off_bias_out_403 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_394_off_bias_402_dma_init_out_0_145, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_397 output ports=0 range=7[525312,558080] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_397_dma_init_out_0_145 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_397_out_0 */
      .offset_start = 525312,
      .offset_end = 529408,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_397_dma_init_out_0_145, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_340_mul_sub2_ output ports=0 range=7[459776,525312] */

    static const LL_Streng_TensorInitTypeDef Mul_340_mul_sub2__dma_init_out_0_145 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_340_out_0_cp_in_211_cp_in_212_cp_in_213 */
      .offset_start = 459776,
      .offset_limit = 525376,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_340_mul_sub2__dma_init_out_0_145, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 98304 */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_145[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_off_bias_402 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_off_bias_402 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_397 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_397 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=145 */
    LL_Switch_Init(switch_init_in_145, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_145_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_145_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x109);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_145[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_off_bias_402 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_394_off_bias_402 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_397 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_397 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_340_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=145 */
    LL_Switch_Deinit(switch_deinit_in_145, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_145_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_145_all_units, 9);

  }
  ec_trace_end_epoch(145);
  ec_trace_start_epoch(146);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_344 */
    static const LL_Convacc_InitTypeDef Conv2D_344_init146 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_344_init146);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_344_mul_scale_336 */
    static const LL_Arithacc_InitTypeDef Conv2D_344_mul_scale_336_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_344_mul_scale_338) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_344_mul_scale_336_init146);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_344_off_bias_339 */
    static const LL_Arithacc_InitTypeDef Conv2D_344_off_bias_339_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31546,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_344_off_bias_341) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_344_off_bias_339_init146);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_347 */
    static const LL_Activacc_InitTypeDef Sigmoid_347_init146 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_347_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_347_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 5,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_347_init146);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_398 */
    static const LL_Arithacc_InitTypeDef Mul_398_init146 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_398_init146);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_344 input ports=0 range=7[459776,525312] */

    static const LL_Streng_TensorInitTypeDef Conv2D_344_dma_init_in_0_146 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_344_zero_off_out_334 */
      .offset_start = 459776,
      .offset_limit = 525376,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_344_dma_init_in_0_146, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_344 input ports=1 range=5[2674432,2679040] */

    static const LL_Streng_TensorInitTypeDef Conv2D_344_dma_init_in_1_146 = {
      /* 64x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_344_weights_inflated_633 */
      .offset_start = 2674432,
      .offset_end = 2679040,
      .offset_limit = 2679104,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_344_dma_init_in_1_146, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_398_dma_init_in_0_146 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_396_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_398_dma_init_in_0_146, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398 input ports=1 range=7[525312,558080] */

    static const LL_Streng_TensorInitTypeDef Mul_398_dma_init_in_1_146 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_397_out_0 */
      .offset_start = 525312,
      .offset_end = 529408,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_398_dma_init_in_1_146, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 163840 */
    /* npuRAM3 -> 32768 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_344_off_bias_339 output ports=0 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Conv2D_344_off_bias_339_dma_init_out_0_146 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_344_off_bias_out_340 */
      .offset_start = 328704,
      .offset_end = 332800,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_344_off_bias_339_dma_init_out_0_146, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_347 output ports=0 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_347_dma_init_out_0_146 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_347_out_0 */
      .offset_start = 394240,
      .offset_end = 398336,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_347_dma_init_out_0_146, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398 output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_398_dma_init_out_0_146 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_398_out_0 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_398_dma_init_out_0_146, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 1024 */
    /* npuRAM3 <- 195584 */

    static const LL_Switch_InitTypeDef switch_init_in_146[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_mul_scale_336 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_off_bias_339 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_off_bias_339 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_347 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_347 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=146 */
    LL_Switch_Init(switch_init_in_146, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_146_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_146_all_units, 12);

  }

  ec_trace_wait_epoch_end(0xa2);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_146[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_mul_scale_336 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_off_bias_339 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_344_off_bias_339 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_347 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_347 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=146 */
    LL_Switch_Deinit(switch_deinit_in_146, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_146_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_146_all_units, 12);

  }
  ec_trace_end_epoch(146);
  ec_trace_start_epoch(147);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_398_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_398_mul_sub1__init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_398_mul_sub1__init147);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_398_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_398_mul_sub2__init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 13,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31776,
      .B_scalar = 31776,
      .C_scalar = -30735,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_398_mul_sub2__init147);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_377 */
    static const LL_Convacc_InitTypeDef Conv2D_377_init147 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_377_init147);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_377_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_377_ca_pipe_1_init147 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_377_ca_pipe_1_init147);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_377_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_377_ca_pipe_2_init147 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_377_ca_pipe_2_init147);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_377_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_377_ca_pipe_3_init147 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_377_ca_pipe_3_init147);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_377_mul_scale_381 */
    static const LL_Arithacc_InitTypeDef Conv2D_377_mul_scale_381_init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_377_mul_scale_383) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_377_mul_scale_381_init147);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_377_off_bias_384 */
    static const LL_Arithacc_InitTypeDef Conv2D_377_off_bias_384_init147 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_377_off_bias_386) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_377_off_bias_384_init147);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398_mul_sub1_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_398_mul_sub1__dma_init_in_0_147 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_398_out_0_copy_in_218 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_398_mul_sub1__dma_init_in_0_147, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398_mul_sub1_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_398_mul_sub1__dma_init_in_1_147 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_396_out_0_copy_in_218 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_398_mul_sub1__dma_init_in_1_147, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398_mul_sub2_ input ports=1 range=7[525312,558080] */

    static const LL_Streng_TensorInitTypeDef Mul_398_mul_sub2__dma_init_in_1_147 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_397_out_0_inserted_in2166_copy_in_219 */
      .offset_start = 525312,
      .offset_end = 529408,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_398_mul_sub2__dma_init_in_1_147, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377 input ports=0 range=7[655360,720896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_377_zero_off_out_379 */
      .offset_start = 655360,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_377_dma_init_in_0_147, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377 input ports=1 range=5[2700032,2704128] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_dma_init_in_1_147 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_377_weights */
      .offset_start = 2700032,
      .offset_end = 2700288,
      .offset_limit = 2704192,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_377_dma_init_in_1_147, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377_ca_pipe_1 input ports=0 range=7[655360,720896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_ca_pipe_1_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_377_zero_off_out_379_copy_in_220 ca pipe offset=1 */
      .offset_start = 655376,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_377_ca_pipe_1_dma_init_in_0_147, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377_ca_pipe_2 input ports=0 range=7[655360,720896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_ca_pipe_2_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_377_zero_off_out_379_copy_in_221 ca pipe offset=2 */
      .offset_start = 655392,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_377_ca_pipe_2_dma_init_in_0_147, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377_ca_pipe_3 input ports=0 range=7[655360,720896] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_ca_pipe_3_dma_init_in_0_147 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_377_zero_off_out_379_copy_in_222 ca pipe offset=3 */
      .offset_start = 655408,
      .offset_limit = 720960,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_377_ca_pipe_3_dma_init_in_0_147, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 294912 */
    /* npuRAM3 -> 98304 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_398_mul_sub2_ output ports=0 range=7[459776,492544] */

    static const LL_Streng_TensorInitTypeDef Mul_398_mul_sub2__dma_init_out_0_147 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_398_out_0_cp_in_217_cp_in_218_cp_in_219 */
      .offset_start = 459776,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_398_mul_sub2__dma_init_out_0_147, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_377_off_bias_384 output ports=0 range=7[262144,327680] */

    static const LL_Streng_TensorInitTypeDef Conv2D_377_off_bias_384_dma_init_out_0_147 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_377_off_bias_out_385 */
      .offset_start = 262144,
      .offset_limit = 327744,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_377_off_bias_384_dma_init_out_0_147, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_147[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_mul_scale_381 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_off_bias_384 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_off_bias_384 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=147 */
    LL_Switch_Init(switch_init_in_147, 19);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_147_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_147_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x204);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_147[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_398_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_mul_scale_381 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_off_bias_384 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_377_off_bias_384 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=147 */
    LL_Switch_Deinit(switch_deinit_in_147, 19);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_147_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_147_all_units, 18);

  }
  ec_trace_end_epoch(147);
  ec_trace_start_epoch(148);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2173 */
    /* node=Identity_inserted_id2173 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_348 */
    static const LL_Arithacc_InitTypeDef Mul_348_init148 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_348_init148);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2173 input ports=0 range=7[459776,492544] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2173_dma_init_in_0_148 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_398_out_0_cp_in_217_cp_in_218_cp_in_219_inserted_in2173 */
      .offset_start = 459776,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id2173_dma_init_in_0_148, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348 input ports=0 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Mul_348_dma_init_in_0_148 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_346_out_0 */
      .offset_start = 328704,
      .offset_end = 332800,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_348_dma_init_in_0_148, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348 input ports=1 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Mul_348_dma_init_in_1_148 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_347_out_0 */
      .offset_start = 394240,
      .offset_end = 398336,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_348_dma_init_in_1_148, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 33792 */
    /* npuRAM3 -> 130048 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2173 output ports=0 range=7[492544,525312] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2173_dma_init_out_0_148 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_398_out_0_cp_in_217_cp_in_218_cp_in_219_inserted_out2173 */
      .offset_start = 492544,
      .offset_end = 492800,
      .offset_limit = 525376,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id2173_dma_init_out_0_148, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348 output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_348_dma_init_out_0_148 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_348_out_0 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_348_dma_init_out_0_148, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_148[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2173 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=148 */
    LL_Switch_Init(switch_init_in_148, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_148_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_148_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x202);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_148[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2173 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=148 */
    LL_Switch_Deinit(switch_deinit_in_148, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_148_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_148_all_units, 6);

  }
  ec_trace_end_epoch(148);
  ec_trace_start_epoch(149);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_418 */
    /* node=Slice_418 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_348_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_348_mul_sub1__init149 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_348_mul_sub1__init149);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_418 input ports=0 range=7[492544,525312] */

    static const LL_Streng_TensorInitTypeDef Slice_418_dma_init_in_0_149 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_400_out_0 */
      .offset_start = 492544,
      .offset_end = 492800,
      .offset_limit = 525376,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Slice_418_dma_init_in_0_149, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub1_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub1__dma_init_in_0_149 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_348_out_0_copy_in_224 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_348_mul_sub1__dma_init_in_0_149, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub1_ input ports=1 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub1__dma_init_in_1_149 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_346_out_0_copy_in_224 */
      .offset_start = 328704,
      .offset_end = 332800,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_348_mul_sub1__dma_init_in_1_149, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 32768 */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_418 output ports=0 range=7[525312,558080] */

    static const LL_Streng_TensorInitTypeDef Slice_418_dma_init_out_0_149 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_418_out_0 */
      .offset_start = 525312,
      .offset_end = 525568,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Slice_418_dma_init_out_0_149, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub1_ output ports=0 range=7[131072,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub1__dma_init_out_0_149 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_348_out_0_cp_in_223_cp_in_224 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_348_mul_sub1__dma_init_out_0_149, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_149[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_418 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=149 */
    LL_Switch_Init(switch_init_in_149, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_149_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_149_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x60);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_149[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_418 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=149 */
    LL_Switch_Deinit(switch_deinit_in_149, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_149_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_149_all_units, 6);

  }
  ec_trace_end_epoch(149);
  ec_trace_start_epoch(150);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2223 */
    /* node=Identity_inserted_id2223 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2222 */
    /* node=Identity_inserted_id2222 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_348_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_348_mul_sub2__init150 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27931,
      .B_scalar = 17457,
      .C_scalar = -27380,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_348_mul_sub2__init150);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2223 input ports=0 range=7[541696,558080] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2223_dma_init_in_0_150 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_401_out_0_inserted_in2223 */
      .offset_start = 541696,
      .offset_end = 541952,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id2223_dma_init_in_0_150, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2222 input ports=0 range=7[525312,541696] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2222_dma_init_in_0_150 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_418_out_0_inserted_in2222 */
      .offset_start = 525312,
      .offset_end = 525568,
      .offset_limit = 541760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Identity_inserted_id2222_dma_init_in_0_150, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub2_ input ports=0 range=7[131072,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub2__dma_init_in_0_150 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_348_out_0_copy_in_225 */
      .offset_start = 131072,
      .offset_end = 139264,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_348_mul_sub2__dma_init_in_0_150, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub2_ input ports=1 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub2__dma_init_in_1_150 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_347_out_0_inserted_in2178_copy_in_225 */
      .offset_start = 394240,
      .offset_end = 398336,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_348_mul_sub2__dma_init_in_1_150, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 33792 */
    /* npuRAM3 -> 195584 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2223 output ports=0 range=7[476160,492544] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2223_dma_init_out_0_150 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_401_out_0_inserted_out2223 */
      .offset_start = 476160,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Identity_inserted_id2223_dma_init_out_0_150, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2222 output ports=0 range=7[459776,476160] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2222_dma_init_out_0_150 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_418_out_0_inserted_out2222 */
      .offset_start = 459776,
      .offset_limit = 476224,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 1,
      .batch_offset = 64,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2222_dma_init_out_0_150, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_348_mul_sub2_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_348_mul_sub2__dma_init_out_0_150 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_348_out_0_cp_in_223_cp_in_224_cp_in_225 */
      .offset_start = 0,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 65536,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_348_mul_sub2__dma_init_out_0_150, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_150[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2223 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2222 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=150 */
    LL_Switch_Init(switch_init_in_150, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_150_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_150_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x224);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_150[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2223 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2222 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_348_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=150 */
    LL_Switch_Deinit(switch_deinit_in_150, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_150_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_150_all_units, 8);

  }
  ec_trace_end_epoch(150);
  ec_trace_start_epoch(151);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_403 */
    static const LL_Convacc_InitTypeDef Conv2D_403_init151 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_403_init151);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_403_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_403_ca_pipe_1_init151 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_403_ca_pipe_1_init151);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_403_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_403_ca_pipe_2_init151 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_403_ca_pipe_2_init151);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_403_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_403_ca_pipe_3_init151 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_403_ca_pipe_3_init151);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403 input ports=0 range=7[476160,492544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_zero_off_out_406 */
      .offset_start = 476160,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_403_dma_init_in_0_151, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403 input ports=1 range=5[2199552,2236416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_dma_init_in_1_151 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_403_weights */
      .offset_start = 2199552,
      .offset_end = 2199840,
      .offset_limit = 2236480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_403_dma_init_in_1_151, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403 input ports=2 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_dma_init_in_2_151 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 5,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_403_dma_init_in_2_151, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_ca_pipe_1 input ports=0 range=7[476160,492544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_ca_pipe_1_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_zero_off_out_406_copy_in_226 ca pipe offset=1 */
      .offset_start = 476168,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_403_ca_pipe_1_dma_init_in_0_151, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_ca_pipe_2 input ports=0 range=7[476160,492544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_ca_pipe_2_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_zero_off_out_406_copy_in_227 ca pipe offset=2 */
      .offset_start = 476176,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_403_ca_pipe_2_dma_init_in_0_151, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_ca_pipe_3 input ports=0 range=7[476160,492544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_ca_pipe_3_dma_init_in_0_151 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_zero_off_out_406_copy_in_228 ca pipe offset=3 */
      .offset_start = 476184,
      .offset_limit = 492608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_403_ca_pipe_3_dma_init_in_0_151, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 16384 */
    /* npuRAM3 -> 65536 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_ca_pipe_3 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_ca_pipe_3_dma_init_out_0_151 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_out_0_cp_in_226_cp_in_227_cp_in_228 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_403_ca_pipe_3_dma_init_out_0_151, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 81920 */

    static const LL_Switch_InitTypeDef switch_init_in_151[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=151 */
    LL_Switch_Init(switch_init_in_151, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_151_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_151_all_units, 11);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_151[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=151 */
    LL_Switch_Deinit(switch_deinit_in_151, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_151_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_151_all_units, 11);

  }
  ec_trace_end_epoch(151);
  ec_trace_start_epoch(152);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_351 */
    static const LL_Convacc_InitTypeDef Conv2D_351_init152 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_351_init152);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_351_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_351_ca_pipe_1_init152 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_351_ca_pipe_1_init152);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_351_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_351_ca_pipe_2_init152 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_351_ca_pipe_2_init152);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_351_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_351_ca_pipe_3_init152 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_351_ca_pipe_3_init152);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_351_mul_scale_345 */
    static const LL_Arithacc_InitTypeDef Conv2D_351_mul_scale_345_init152 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_351_mul_scale_347) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_351_mul_scale_345_init152);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_351_off_bias_348 */
    static const LL_Arithacc_InitTypeDef Conv2D_351_off_bias_348_init152 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24038,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_351_off_bias_350) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_351_off_bias_348_init152);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_354 */
    static const LL_Activacc_InitTypeDef Sigmoid_354_init152 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_354_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_354_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_354_init152);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_403_mul_scale_408 */
    static const LL_Arithacc_InitTypeDef Conv2D_403_mul_scale_408_init152 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_403_mul_scale_410) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_403_mul_scale_408_init152);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_403_off_bias_411 */
    static const LL_Arithacc_InitTypeDef Conv2D_403_off_bias_411_init152 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16773,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_403_off_bias_413) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_403_off_bias_411_init152);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_406 */
    static const LL_Activacc_InitTypeDef Sigmoid_406_init152 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_406_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_406_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_406_init152);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_dma_init_in_0_152 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_351_zero_off_out_343 */
      .offset_start = 0,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_351_dma_init_in_0_152, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351 input ports=1 range=5[2695936,2700032] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_dma_init_in_1_152 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_351_weights */
      .offset_start = 2695936,
      .offset_end = 2696192,
      .offset_limit = 2700096,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_351_dma_init_in_1_152, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351_ca_pipe_1 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_ca_pipe_1_dma_init_in_0_152 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_351_zero_off_out_343_copy_in_229 ca pipe offset=1 */
      .offset_start = 16,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_351_ca_pipe_1_dma_init_in_0_152, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351_ca_pipe_2 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_ca_pipe_2_dma_init_in_0_152 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_351_zero_off_out_343_copy_in_230 ca pipe offset=2 */
      .offset_start = 32,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_351_ca_pipe_2_dma_init_in_0_152, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351_ca_pipe_3 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_ca_pipe_3_dma_init_in_0_152 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_351_zero_off_out_343_copy_in_231 ca pipe offset=3 */
      .offset_start = 48,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 32,
      .fheight = 32,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_351_ca_pipe_3_dma_init_in_0_152, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_mul_scale_408 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_mul_scale_408_dma_init_in_0_152 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_out_0 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_403_mul_scale_408_dma_init_in_0_152, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_351_off_bias_348 output ports=0 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Conv2D_351_off_bias_348_dma_init_out_0_152 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_351_off_bias_out_349 */
      .offset_start = 328704,
      .offset_end = 345088,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_351_off_bias_348_dma_init_out_0_152, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_354 output ports=0 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_354_dma_init_out_0_152 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_354_out_0 */
      .offset_start = 394240,
      .offset_end = 410624,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_354_dma_init_out_0_152, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_403_off_bias_411 output ports=0 range=7[131072,147456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_403_off_bias_411_dma_init_out_0_152 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_403_off_bias_out_412 */
      .offset_start = 131072,
      .offset_end = 132096,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_403_off_bias_411_dma_init_out_0_152, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_406 output ports=0 range=7[541696,558080] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_406_dma_init_out_0_152 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_406_out_0 */
      .offset_start = 541696,
      .offset_end = 542720,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_406_dma_init_out_0_152, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 17408 */
    /* npuRAM3 <- 146432 */

    static const LL_Switch_InitTypeDef switch_init_in_152[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_mul_scale_345 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_off_bias_348 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_off_bias_348 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_354 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_354 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_mul_scale_408 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_off_bias_411 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_off_bias_411 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_406 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_406 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=152 */
    LL_Switch_Init(switch_init_in_152, 21);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_152_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_152_all_units, 20);

  }

  ec_trace_wait_epoch_end(0x20e);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_152[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_mul_scale_345 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_off_bias_348 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_351_off_bias_348 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_354 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_354 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_mul_scale_408 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_off_bias_411 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_403_off_bias_411 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_406 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_406 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=152 */
    LL_Switch_Deinit(switch_deinit_in_152, 21);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_152_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_152_all_units, 20);

  }
  ec_trace_end_epoch(152);
  ec_trace_start_epoch(153);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_407 */
    static const LL_Arithacc_InitTypeDef Mul_407_init153 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_407_init153);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_407_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_407_mul_sub1__init153 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_407_mul_sub1__init153);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_355 */
    static const LL_Arithacc_InitTypeDef Mul_355_init153 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_355_init153);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407 input ports=0 range=7[131072,147456] */

    static const LL_Streng_TensorInitTypeDef Mul_407_dma_init_in_0_153 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_405_out_0 */
      .offset_start = 131072,
      .offset_end = 132096,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_407_dma_init_in_0_153, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407 input ports=1 range=7[541696,558080] */

    static const LL_Streng_TensorInitTypeDef Mul_407_dma_init_in_1_153 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_406_out_0 */
      .offset_start = 541696,
      .offset_end = 542720,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_407_dma_init_in_1_153, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407_mul_sub1_ input ports=1 range=7[131072,147456] */

    static const LL_Streng_TensorInitTypeDef Mul_407_mul_sub1__dma_init_in_1_153 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_405_out_0_copy_in_233 */
      .offset_start = 131072,
      .offset_end = 132096,
      .offset_limit = 147520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_407_mul_sub1__dma_init_in_1_153, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355 input ports=0 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Mul_355_dma_init_in_0_153 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_353_out_0 */
      .offset_start = 328704,
      .offset_end = 345088,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_355_dma_init_in_0_153, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355 input ports=1 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Mul_355_dma_init_in_1_153 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_354_out_0 */
      .offset_start = 394240,
      .offset_end = 410624,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_355_dma_init_in_1_153, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 17408 */
    /* npuRAM3 -> 162816 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407_mul_sub1_ output ports=0 range=7[508928,541696] */

    static const LL_Streng_TensorInitTypeDef Mul_407_mul_sub1__dma_init_out_0_153 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_407_out_0_cp_in_232_cp_in_233 */
      .offset_start = 508928,
      .offset_end = 510976,
      .offset_limit = 541760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_407_mul_sub1__dma_init_out_0_153, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355 output ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_355_dma_init_out_0_153 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_355_out_0 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_355_dma_init_out_0_153, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 32768 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_153[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=153 */
    LL_Switch_Init(switch_init_in_153, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_153_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_153_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x11);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_153[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=153 */
    LL_Switch_Deinit(switch_deinit_in_153, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_153_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_153_all_units, 10);

  }
  ec_trace_end_epoch(153);
  ec_trace_start_epoch(154);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_355_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_355_mul_sub1__init154 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_355_mul_sub1__init154);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_407_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_407_mul_sub2__init154 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19200,
      .B_scalar = -27601,
      .C_scalar = -18426,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_407_mul_sub2__init154);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub1_ input ports=0 range=7[0,131072] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub1__dma_init_in_0_154 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_355_out_0_copy_in_236 */
      .offset_start = 0,
      .offset_end = 32768,
      .offset_limit = 131136,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_355_mul_sub1__dma_init_in_0_154, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub1_ input ports=1 range=7[328704,394240] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub1__dma_init_in_1_154 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_353_out_0_copy_in_236 */
      .offset_start = 328704,
      .offset_end = 345088,
      .offset_limit = 394304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_355_mul_sub1__dma_init_in_1_154, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407_mul_sub2_ input ports=0 range=7[508928,541696] */

    static const LL_Streng_TensorInitTypeDef Mul_407_mul_sub2__dma_init_in_0_154 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_407_out_0_copy_in_234 */
      .offset_start = 508928,
      .offset_end = 510976,
      .offset_limit = 541760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_407_mul_sub2__dma_init_in_0_154, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407_mul_sub2_ input ports=1 range=7[541696,558080] */

    static const LL_Streng_TensorInitTypeDef Mul_407_mul_sub2__dma_init_in_1_154 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_406_out_0_inserted_in2194_copy_in_234 */
      .offset_start = 541696,
      .offset_end = 542720,
      .offset_limit = 558144,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_407_mul_sub2__dma_init_in_1_154, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 49152 */
    /* npuRAM3 -> 196608 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub1_ output ports=0 range=7[131072,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub1__dma_init_out_0_154 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_355_out_0_cp_in_235_cp_in_236 */
      .offset_start = 131072,
      .offset_end = 163840,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_355_mul_sub1__dma_init_out_0_154, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_407_mul_sub2_ output ports=0 range=7[558080,574464] */

    static const LL_Streng_TensorInitTypeDef Mul_407_mul_sub2__dma_init_out_0_154 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_407_out_0_cp_in_232_cp_in_233_cp_in_234 */
      .offset_start = 558080,
      .offset_limit = 574528,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_407_mul_sub2__dma_init_out_0_154, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 16384 */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_154[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=154 */
    LL_Switch_Init(switch_init_in_154, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_154_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_154_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x42);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_154[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_407_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=154 */
    LL_Switch_Deinit(switch_deinit_in_154, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_154_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_154_all_units, 8);

  }
  ec_trace_end_epoch(154);
  ec_trace_start_epoch(155);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_355_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_355_mul_sub2__init155 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31344,
      .B_scalar = 23508,
      .C_scalar = -30497,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_355_mul_sub2__init155);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_411 */
    static const LL_Convacc_InitTypeDef Conv2D_411_init155 = {
      .simd = 2,
      .fsub = -117,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_411_init155);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_411_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_411_ca_pipe_1_init155 = {
      .simd = 2,
      .fsub = -117,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_411_ca_pipe_1_init155);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_411_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_411_ca_pipe_2_init155 = {
      .simd = 2,
      .fsub = -117,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_411_ca_pipe_2_init155);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_411_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_411_ca_pipe_3_init155 = {
      .simd = 2,
      .fsub = -117,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_411_ca_pipe_3_init155);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub2_ input ports=0 range=7[131072,262144] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub2__dma_init_in_0_155 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_355_out_0_copy_in_237 */
      .offset_start = 131072,
      .offset_end = 163840,
      .offset_limit = 262208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 32768,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_355_mul_sub2__dma_init_in_0_155, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub2_ input ports=1 range=7[394240,459776] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub2__dma_init_in_1_155 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_354_out_0_inserted_in2201_copy_in_237 */
      .offset_start = 394240,
      .offset_end = 410624,
      .offset_limit = 459840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_355_mul_sub2__dma_init_in_1_155, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411 input ports=0 range=7[558080,574464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_dma_init_in_0_155 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_zero_off_out_415 */
      .offset_start = 558080,
      .offset_limit = 574528,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_411_dma_init_in_0_155, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411 input ports=1 range=5[2236416,2273280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_dma_init_in_1_155 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_411_weights */
      .offset_start = 2236416,
      .offset_end = 2236704,
      .offset_limit = 2273344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_411_dma_init_in_1_155, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411 input ports=2 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_dma_init_in_2_155 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 9,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_411_dma_init_in_2_155, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_ca_pipe_1 input ports=0 range=7[558080,574464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_ca_pipe_1_dma_init_in_0_155 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_zero_off_out_415_copy_in_238 ca pipe offset=1 */
      .offset_start = 558088,
      .offset_limit = 574528,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_411_ca_pipe_1_dma_init_in_0_155, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_ca_pipe_2 input ports=0 range=7[558080,574464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_ca_pipe_2_dma_init_in_0_155 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_zero_off_out_415_copy_in_239 ca pipe offset=2 */
      .offset_start = 558096,
      .offset_limit = 574528,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_411_ca_pipe_2_dma_init_in_0_155, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_ca_pipe_3 input ports=0 range=7[558080,574464] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_ca_pipe_3_dma_init_in_0_155 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_zero_off_out_415_copy_in_240 ca pipe offset=3 */
      .offset_start = 558104,
      .offset_limit = 574528,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_411_ca_pipe_3_dma_init_in_0_155, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 17408 */
    /* npuRAM3 -> 261120 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_355_mul_sub2_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_355_mul_sub2__dma_init_out_0_155 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_355_out_0_cp_in_235_cp_in_236_cp_in_237 */
      .offset_start = 0,
      .offset_end = 16384,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_355_mul_sub2__dma_init_out_0_155, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_ca_pipe_3 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_ca_pipe_3_dma_init_out_0_155 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_out_0_cp_in_238_cp_in_239_cp_in_240 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_411_ca_pipe_3_dma_init_out_0_155, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 147456 */

    static const LL_Switch_InitTypeDef switch_init_in_155[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=155 */
    LL_Switch_Init(switch_init_in_155, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_155_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_155_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x300);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_155[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_355_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=155 */
    LL_Switch_Deinit(switch_deinit_in_155, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_155_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_155_all_units, 15);

  }
  ec_trace_end_epoch(155);
  ec_trace_start_epoch(156);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_358 */
    static const LL_Convacc_InitTypeDef Conv2D_358_init156 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 0,
      .kfilt_tot = 4,
      .kfilt_first = 0,
      .kfilt_last = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_358_init156);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_358_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_358_ca_pipe_1_init156 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 1,
      .kfilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_358_ca_pipe_1_init156);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_358_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_358_ca_pipe_2_init156 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 2,
      .kfilt_last = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_358_ca_pipe_2_init156);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_358_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_358_ca_pipe_3_init156 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 3,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 32,
      .fHeight = 32,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 31,
      .top_crop = 0,
      .bot_crop = 31,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_358_ca_pipe_3_init156);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_358_mul_scale_354 */
    static const LL_Arithacc_InitTypeDef Conv2D_358_mul_scale_354_init156 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21361,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_358_mul_scale_354_init156);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_358_off_bias_357 */
    static const LL_Arithacc_InitTypeDef Conv2D_358_off_bias_357_init156 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 32,
      .fHeight = 32,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 125,
      .C_scalar = (short)58599,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_358_off_bias_357_init156);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_411_mul_scale_417 */
    static const LL_Arithacc_InitTypeDef Conv2D_411_mul_scale_417_init156 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_411_mul_scale_419) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_411_mul_scale_417_init156);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_411_off_bias_420 */
    static const LL_Arithacc_InitTypeDef Conv2D_411_off_bias_420_init156 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21770,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_411_off_bias_422) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_411_off_bias_420_init156);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_414 */
    static const LL_Activacc_InitTypeDef Sigmoid_414_init156 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_414_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_414_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_414_init156);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_dma_init_in_0_156 = {
      /* 32x32x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_358_zero_off_out_352 */
      .offset_start = 0,
      .offset_end = 16384,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_358_dma_init_in_0_156, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358 input ports=1 range=5[2770544,2770608] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_dma_init_in_1_156 = {
      /* 1x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_358_weights */
      .offset_start = 2770544,
      .offset_end = 2770560,
      .offset_limit = 2770672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_358_dma_init_in_1_156, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358_ca_pipe_1 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_ca_pipe_1_dma_init_in_0_156 = {
      /* 32x32x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_358_zero_off_out_352_copy_in_241 ca pipe offset=1 */
      .offset_start = 16384,
      .offset_end = 32768,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_358_ca_pipe_1_dma_init_in_0_156, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358_ca_pipe_2 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_ca_pipe_2_dma_init_in_0_156 = {
      /* 32x32x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_358_zero_off_out_352_copy_in_242 ca pipe offset=2 */
      .offset_start = 32768,
      .offset_end = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_358_ca_pipe_2_dma_init_in_0_156, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358_ca_pipe_3 input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_ca_pipe_3_dma_init_in_0_156 = {
      /* 32x32x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_358_zero_off_out_352_copy_in_243 ca pipe offset=3 */
      .offset_start = 49152,
      .offset_end = 65536,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 65536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_358_ca_pipe_3_dma_init_in_0_156, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_mul_scale_417 input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_mul_scale_417_dma_init_in_0_156 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_out_0 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_411_mul_scale_417_dma_init_in_0_156, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */
    /* octoFlash -> 64 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_358_off_bias_357 output ports=0 range=7[327680,328704] */

    static const LL_Streng_TensorInitTypeDef Conv2D_358_off_bias_357_dma_init_out_0_156 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_358_off_bias_out_358 */
      .offset_start = 327680,
      .offset_end = 328704,
      .offset_limit = 328768,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_358_off_bias_357_dma_init_out_0_156, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_411_off_bias_420 output ports=0 range=7[185664,202048] */

    static const LL_Streng_TensorInitTypeDef Conv2D_411_off_bias_420_dma_init_out_0_156 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_411_off_bias_out_421 */
      .offset_start = 185664,
      .offset_end = 186688,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_411_off_bias_420_dma_init_out_0_156, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_414 output ports=0 range=7[202048,218432] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_414_dma_init_out_0_156 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_414_out_0 */
      .offset_start = 202048,
      .offset_end = 203072,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_414_dma_init_out_0_156, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 33792 */

    static const LL_Switch_InitTypeDef switch_init_in_156[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_mul_scale_354 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_off_bias_357 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_off_bias_357 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_mul_scale_417 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_off_bias_420 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_off_bias_420 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_414 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_414 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=156 */
    LL_Switch_Init(switch_init_in_156, 19);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_156_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_156_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x340);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_156[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_mul_scale_354 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_off_bias_357 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_358_off_bias_357 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_mul_scale_417 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_off_bias_420 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_411_off_bias_420 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_414 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_414 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=156 */
    LL_Switch_Deinit(switch_deinit_in_156, 19);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_156_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_156_all_units, 18);

  }
  ec_trace_end_epoch(156);
  ec_trace_end_blob("_ec_blob_142");
}

void trace_ec__ec_blob_158(void) {
  ec_trace_start_blob("_ec_blob_158");
  ec_trace_start_epoch(158);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_415 */
    static const LL_Arithacc_InitTypeDef Mul_415_init158 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_415_init158);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_415_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_415_mul_sub1__init158 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_415_mul_sub1__init158);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Sub node=Mul_415_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_415_mul_sub2__init158 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30990,
      .B_scalar = -20337,
      .C_scalar = -18158,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_415_mul_sub2__init158);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_415 input ports=0 range=7[185664,202048] */

    static const LL_Streng_TensorInitTypeDef Mul_415_dma_init_in_0_158 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_413_out_0 */
      .offset_start = 185664,
      .offset_end = 186688,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_415_dma_init_in_0_158, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_415 input ports=1 range=7[202048,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_415_dma_init_in_1_158 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_414_out_0 */
      .offset_start = 202048,
      .offset_end = 203072,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_415_dma_init_in_1_158, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_415_mul_sub1_ input ports=1 range=7[185664,202048] */

    static const LL_Streng_TensorInitTypeDef Mul_415_mul_sub1__dma_init_in_1_158 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_413_out_0_copy_in_245 */
      .offset_start = 185664,
      .offset_end = 186688,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_415_mul_sub1__dma_init_in_1_158, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_415_mul_sub2_ input ports=1 range=7[202048,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_415_mul_sub2__dma_init_in_1_158 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_414_out_0_inserted_in2214_copy_in_246 */
      .offset_start = 202048,
      .offset_end = 203072,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_415_mul_sub2__dma_init_in_1_158, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_415_mul_sub2_ output ports=0 range=7[492544,508928] */

    static const LL_Streng_TensorInitTypeDef Mul_415_mul_sub2__dma_init_out_0_158 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_415_out_0_cp_in_244_cp_in_245_cp_in_246 */
      .offset_start = 492544,
      .offset_limit = 508992,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_415_mul_sub2__dma_init_out_0_158, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_158[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=158 */
    LL_Switch_Init(switch_init_in_158, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_158_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_158_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_158[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_415_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=158 */
    LL_Switch_Deinit(switch_deinit_in_158, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_158_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_158_all_units, 8);

  }
  ec_trace_end_epoch(158);
  ec_trace_start_epoch(159);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_419 */
    /* node=Concat_419 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_419 input ports=0 range=7[459776,508928] */

    static const LL_Streng_TensorInitTypeDef Concat_419_dma_init_in_0_159 = {
      /* from memory with batch=64 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_418_out_0 */
      .offset_start = 459776,
      .offset_end = 476160,
      .offset_limit = 508992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Concat_419_dma_init_in_0_159, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_419 output ports=0 range=7[185664,234816] */

    static const LL_Streng_TensorInitTypeDef Concat_419_dma_init_out_0_159 = {
      /* to memory canonical from batch=64 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_419_out_0 */
      .offset_start = 185664,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 32,
      .batch_offset = 192,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 49152,
      .frame_loop_cnt = 3,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Concat_419_dma_init_out_0_159, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 49152 */

    static const LL_Switch_InitTypeDef switch_init_in_159[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_419 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=159 */
    LL_Switch_Init(switch_init_in_159, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_159_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_159_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x80);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_159[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_419 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
    };


    /* epoch=159 */
    LL_Switch_Deinit(switch_deinit_in_159, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_159_all_units[] = {
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_159_all_units, 2);

  }
  ec_trace_end_epoch(159);
  ec_trace_start_epoch(160);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_420 */
    static const LL_Convacc_InitTypeDef Conv2D_420_init160 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_420_init160);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_420_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_420_ca_pipe_1_init160 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_420_ca_pipe_1_init160);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_420_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_420_ca_pipe_2_init160 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_420_ca_pipe_2_init160);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_420_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_420_ca_pipe_3_init160 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_420_ca_pipe_3_init160);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_420_mul_scale_426 */
    static const LL_Arithacc_InitTypeDef Conv2D_420_mul_scale_426_init160 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_420_mul_scale_428) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_420_mul_scale_426_init160);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_420_off_bias_429 */
    static const LL_Arithacc_InitTypeDef Conv2D_420_off_bias_429_init160 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22649,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_420_off_bias_431) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_420_off_bias_429_init160);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_423 */
    static const LL_Activacc_InitTypeDef Sigmoid_423_init160 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_423_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_423_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_423_init160);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_424 */
    static const LL_Arithacc_InitTypeDef Mul_424_init160 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_424_init160);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_424_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_424_mul_sub1__init160 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_424_mul_sub1__init160);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420 input ports=0 range=7[185664,234816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_dma_init_in_0_160 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_420_zero_off_out_424 */
      .offset_start = 185664,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_420_dma_init_in_0_160, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420 input ports=1 range=5[2461696,2486272] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_dma_init_in_1_160 = {
      /* 128x1x1x192(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_420_weights */
      .offset_start = 2461696,
      .offset_end = 2462080,
      .offset_limit = 2486336,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_420_dma_init_in_1_160, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420 input ports=2 range=7[802816,811008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_dma_init_in_2_160 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 802816,
      .offset_end = 811008,
      .offset_limit = 811072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_420_dma_init_in_2_160, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420_ca_pipe_1 input ports=0 range=7[185664,234816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_ca_pipe_1_dma_init_in_0_160 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_420_zero_off_out_424_copy_in_248 ca pipe offset=1 */
      .offset_start = 185688,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_420_ca_pipe_1_dma_init_in_0_160, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420_ca_pipe_2 input ports=0 range=7[185664,234816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_ca_pipe_2_dma_init_in_0_160 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_420_zero_off_out_424_copy_in_249 ca pipe offset=2 */
      .offset_start = 185712,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_420_ca_pipe_2_dma_init_in_0_160, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420_ca_pipe_3 input ports=0 range=7[185664,234816] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_ca_pipe_3_dma_init_in_0_160 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_420_zero_off_out_424_copy_in_250 ca pipe offset=3 */
      .offset_start = 185736,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 24,
      .batch_offset = 192,
      .frame_offset = 96,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_420_ca_pipe_3_dma_init_in_0_160, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 393216 */
    /* octoFlash -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_420_ca_pipe_3 output ports=0 range=7[802816,811008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_420_ca_pipe_3_dma_init_out_0_160 = {
      /* partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_420_out_0_cp_in_248_cp_in_249_cp_in_250 */
      .offset_start = 802816,
      .offset_end = 811008,
      .offset_limit = 811072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_420_ca_pipe_3_dma_init_out_0_160, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_423 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_423_dma_init_out_0_160 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_423_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_423_dma_init_out_0_160, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_424_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_424_mul_sub1__dma_init_out_0_160 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_424_out_0_cp_in_251_cp_in_252 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_424_mul_sub1__dma_init_out_0_160, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 163840 */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_160[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_420_mul_scale_426 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_off_bias_429 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_423 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_423 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=160 */
    LL_Switch_Init(switch_init_in_160, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_160_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_160_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x15);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_160[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_420_mul_scale_426 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_420_off_bias_429 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_423 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_423 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=160 */
    LL_Switch_Deinit(switch_deinit_in_160, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_160_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_160_all_units, 18);

  }
  ec_trace_end_epoch(160);
  ec_trace_start_epoch(161);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_424_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_424_mul_sub2__init161 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19084,
      .B_scalar = -25048,
      .C_scalar = -18619,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_424_mul_sub2__init161);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_424_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_424_mul_sub2__dma_init_in_0_161 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_424_out_0_copy_in_253 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_424_mul_sub2__dma_init_in_0_161, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_424_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_424_mul_sub2__dma_init_in_1_161 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_423_out_0_inserted_in2228_copy_in_253 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_424_mul_sub2__dma_init_in_1_161, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_424_mul_sub2_ output ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_424_mul_sub2__dma_init_out_0_161 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_424_out_0_cp_in_251_cp_in_252_cp_in_253 */
      .offset_start = 185664,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_424_mul_sub2__dma_init_out_0_161, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_161[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=161 */
    LL_Switch_Init(switch_init_in_161, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_161_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_161_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_161[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_424_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=161 */
    LL_Switch_Deinit(switch_deinit_in_161, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_161_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_161_all_units, 4);

  }
  ec_trace_end_epoch(161);
  ec_trace_start_epoch(162);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_485_conv_identity */
    /* node=Conv2D_485_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485_conv_identity input ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_conv_identity_dma_init_in_0_162 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_485_zero_off_out_505_copy_in_359 */
      .offset_start = 185664,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_485_conv_identity_dma_init_in_0_162, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485_conv_identity output ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_conv_identity_dma_init_out_0_162 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_424_out_0_cp_in_251_cp_in_252_cp_in_253_cp_in_359 */
      .offset_start = 267584,
      .offset_end = 269632,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_485_conv_identity_dma_init_out_0_162, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_162[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=162 */
    LL_Switch_Init(switch_init_in_162, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_162_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_162_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_162[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_conv_identity OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
    };


    /* epoch=162 */
    LL_Switch_Deinit(switch_deinit_in_162, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_162_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_162_all_units, 2);

  }
  ec_trace_end_epoch(162);
  ec_trace_start_epoch(163);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_485 */
    static const LL_Convacc_InitTypeDef Conv2D_485_init163 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 2,
      .vstride = 2,
      .left_padding = 1,
      .right_padding = 0,
      .top_padding = 1,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_485_init163);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_428 */
    static const LL_Convacc_InitTypeDef Conv2D_428_init163 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 0,
      .fstat = 1,
      .fstatcnt = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_428_init163);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_428_mul_scale_435 */
    static const LL_Arithacc_InitTypeDef Conv2D_428_mul_scale_435_init163 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_428_mul_scale_437) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_428_mul_scale_435_init163);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_428_off_bias_438 */
    static const LL_Arithacc_InitTypeDef Conv2D_428_off_bias_438_init163 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18585,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_428_off_bias_440) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_428_off_bias_438_init163);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_431 */
    static const LL_Activacc_InitTypeDef Sigmoid_431_init163 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_431_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_431_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 96,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_431_init163);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_dma_init_in_0_163 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_485_zero_off_out_505 */
      .offset_start = 267584,
      .offset_end = 269632,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_485_dma_init_in_0_163, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485 input ports=1 range=5[1032192,1179648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_dma_init_in_1_163 = {
      /* 128x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_485_weights */
      .offset_start = 1032192,
      .offset_end = 1179648,
      .offset_limit = 1179712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_485_dma_init_in_1_163, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485 input ports=2 range=7[300352,316736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_dma_init_in_2_163 = {
      /* large accumulator size=32
partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 300352,
      .offset_end = 300864,
      .offset_limit = 316800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 512,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_485_dma_init_in_2_163, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_428 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_428_dma_init_in_0_163 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_428_zero_off_out_433 */
      .offset_start = 267584,
      .offset_end = 269632,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_428_dma_init_in_0_163, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_428 input ports=1 range=5[2623488,2632704] */

    static const LL_Streng_TensorInitTypeDef Conv2D_428_dma_init_in_1_163 = {
      /* 128x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_428_weights_inflated_635 */
      .offset_start = 2623488,
      .offset_end = 2632704,
      .offset_limit = 2632768,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_428_dma_init_in_1_163, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 327680 */
    /* octoFlash -> 156672 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485 output ports=0 range=7[300352,316736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_dma_init_out_0_163 = {
      /* large accumulator size=32
partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_485_out_0 */
      .offset_start = 300352,
      .offset_end = 300864,
      .offset_limit = 316800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 512,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_485_dma_init_out_0_163, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_428_off_bias_438 output ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_428_off_bias_438_dma_init_out_0_163 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_428_off_bias_out_439 */
      .offset_start = 234816,
      .offset_end = 235840,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_428_off_bias_438_dma_init_out_0_163, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_431 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_431_dma_init_out_0_163 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_431_out_0 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_431_dma_init_out_0_163, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 335872 */

    static const LL_Switch_InitTypeDef switch_init_in_163[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_mul_scale_435 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_off_bias_438 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_off_bias_438 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_431 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_431 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=163 */
    LL_Switch_Init(switch_init_in_163, 11);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_163_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_163_all_units, 13);

  }

  ec_trace_wait_epoch_end(0x121);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_163[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_mul_scale_435 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_off_bias_438 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_428_off_bias_438 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_431 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_431 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=163 */
    LL_Switch_Deinit(switch_deinit_in_163, 11);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_163_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_163_all_units, 13);

  }
  ec_trace_end_epoch(163);
  ec_trace_start_epoch(164);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_461 */
    static const LL_Convacc_InitTypeDef Conv2D_461_init164 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_461_init164);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_461_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_461_ca_pipe_1_init164 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_461_ca_pipe_1_init164);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_461_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_461_ca_pipe_2_init164 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_461_ca_pipe_2_init164);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_461_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_461_ca_pipe_3_init164 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_461_ca_pipe_3_init164);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_461_mul_scale_480 */
    static const LL_Arithacc_InitTypeDef Conv2D_461_mul_scale_480_init164 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_461_mul_scale_482) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_461_mul_scale_480_init164);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_461_off_bias_483 */
    static const LL_Arithacc_InitTypeDef Conv2D_461_off_bias_483_init164 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19225,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_461_off_bias_485) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_461_off_bias_483_init164);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_464 */
    static const LL_Activacc_InitTypeDef Sigmoid_464_init164 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_464_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_464_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_464_init164);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_465 */
    static const LL_Arithacc_InitTypeDef Mul_465_init164 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_465_init164);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_465_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_465_mul_sub1__init164 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_465_mul_sub1__init164);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_dma_init_in_0_164 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_461_zero_off_out_478 */
      .offset_start = 267584,
      .offset_end = 269632,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_461_dma_init_in_0_164, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461 input ports=1 range=5[1679360,1753088] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_dma_init_in_1_164 = {
      /* 64x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_461_weights */
      .offset_start = 1679360,
      .offset_end = 1679648,
      .offset_limit = 1753152,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_461_dma_init_in_1_164, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461 input ports=2 range=7[802816,804864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_dma_init_in_2_164 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 6,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 802816,
      .offset_end = 804864,
      .offset_limit = 804928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_461_dma_init_in_2_164, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461_ca_pipe_1 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_ca_pipe_1_dma_init_in_0_164 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_461_zero_off_out_478_copy_in_254 ca pipe offset=1 */
      .offset_start = 269632,
      .offset_end = 271680,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_461_ca_pipe_1_dma_init_in_0_164, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461_ca_pipe_2 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_ca_pipe_2_dma_init_in_0_164 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_461_zero_off_out_478_copy_in_255 ca pipe offset=2 */
      .offset_start = 271680,
      .offset_end = 273728,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_461_ca_pipe_2_dma_init_in_0_164, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461_ca_pipe_3 input ports=0 range=7[267584,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_ca_pipe_3_dma_init_in_0_164 = {
      /* 16x16x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_461_zero_off_out_478_copy_in_256 ca pipe offset=3 */
      .offset_start = 273728,
      .offset_end = 275776,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_461_ca_pipe_3_dma_init_in_0_164, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM4 -> 131072 */
    /* npuRAM3 -> 32768 */
    /* octoFlash -> 73728 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_461_ca_pipe_3 output ports=0 range=7[802816,804864] */

    static const LL_Streng_TensorInitTypeDef Conv2D_461_ca_pipe_3_dma_init_out_0_164 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_461_out_0_cp_in_254_cp_in_255_cp_in_256 */
      .offset_start = 802816,
      .offset_end = 804864,
      .offset_limit = 804928,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_461_ca_pipe_3_dma_init_out_0_164, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_464 output ports=0 range=7[218432,234816] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_464_dma_init_out_0_164 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_464_out_0 */
      .offset_start = 218432,
      .offset_end = 219456,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_464_dma_init_out_0_164, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_465_mul_sub1_ output ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_465_mul_sub1__dma_init_out_0_164 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_465_out_0_cp_in_263_cp_in_264 */
      .offset_start = 185664,
      .offset_end = 187712,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_465_mul_sub1__dma_init_out_0_164, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM4 <- 147456 */
    /* npuRAM3 <- 49152 */

    static const LL_Switch_InitTypeDef switch_init_in_164[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_461_mul_scale_480 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_off_bias_483 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_464 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_464 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=164 */
    LL_Switch_Init(switch_init_in_164, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_164_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_164_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x2c0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_164[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_461_mul_scale_480 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_461_off_bias_483 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_464 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_464 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=164 */
    LL_Switch_Deinit(switch_deinit_in_164, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_164_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_164_all_units, 18);

  }
  ec_trace_end_epoch(164);
  ec_trace_start_epoch(165);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_485_mul_scale_507 */
    static const LL_Arithacc_InitTypeDef Conv2D_485_mul_scale_507_init165 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_485_mul_scale_509) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_485_mul_scale_507_init165);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_485_off_bias_510 */
    static const LL_Arithacc_InitTypeDef Conv2D_485_off_bias_510_init165 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29918,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_485_off_bias_512) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_485_off_bias_510_init165);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_488 */
    static const LL_Activacc_InitTypeDef Sigmoid_488_init165 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_488_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_488_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_488_init165);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_432 */
    static const LL_Arithacc_InitTypeDef Mul_432_init165 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_432_init165);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_432_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_432_mul_sub1__init165 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_432_mul_sub1__init165);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485_mul_scale_507 input ports=0 range=7[300352,316736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_mul_scale_507_dma_init_in_0_165 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_485_out_0 */
      .offset_start = 300352,
      .offset_end = 300864,
      .offset_limit = 316800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_485_mul_scale_507_dma_init_in_0_165, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432 input ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Mul_432_dma_init_in_0_165 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_430_out_0 */
      .offset_start = 234816,
      .offset_end = 235840,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_432_dma_init_in_0_165, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432 input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_432_dma_init_in_1_165 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_431_out_0 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_432_dma_init_in_1_165, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432_mul_sub1_ input ports=1 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Mul_432_mul_sub1__dma_init_in_1_165 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_430_out_0_copy_in_261 */
      .offset_start = 234816,
      .offset_end = 235840,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_432_mul_sub1__dma_init_in_1_165, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 114688 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_485_off_bias_510 output ports=0 range=7[292160,300352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_485_off_bias_510_dma_init_out_0_165 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_485_off_bias_out_511 */
      .offset_start = 292160,
      .offset_end = 292416,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_485_off_bias_510_dma_init_out_0_165, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_488 output ports=0 range=7[283968,292160] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_488_dma_init_out_0_165 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_488_out_0 */
      .offset_start = 283968,
      .offset_end = 284224,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_488_dma_init_out_0_165, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432_mul_sub1_ output ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_432_mul_sub1__dma_init_out_0_165 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_432_out_0_cp_in_260_cp_in_261 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_432_mul_sub1__dma_init_out_0_165, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 81920 */

    static const LL_Switch_InitTypeDef switch_init_in_165[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_mul_scale_507 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_off_bias_510 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_off_bias_510 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_488 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_488 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=165 */
    LL_Switch_Init(switch_init_in_165, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_165_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_165_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x19);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_165[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_mul_scale_507 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_off_bias_510 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_485_off_bias_510 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_488 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_488 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=165 */
    LL_Switch_Deinit(switch_deinit_in_165, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_165_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_165_all_units, 12);

  }
  ec_trace_end_epoch(165);
  ec_trace_start_epoch(166);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_489 */
    static const LL_Arithacc_InitTypeDef Mul_489_init166 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_489_init166);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_489_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_489_mul_sub1__init166 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_489_mul_sub1__init166);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_432_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_432_mul_sub2__init166 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29510,
      .B_scalar = 22132,
      .C_scalar = -28721,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_432_mul_sub2__init166);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489 input ports=0 range=7[292160,300352] */

    static const LL_Streng_TensorInitTypeDef Mul_489_dma_init_in_0_166 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_487_out_0 */
      .offset_start = 292160,
      .offset_end = 292416,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_489_dma_init_in_0_166, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489 input ports=1 range=7[283968,292160] */

    static const LL_Streng_TensorInitTypeDef Mul_489_dma_init_in_1_166 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_488_out_0 */
      .offset_start = 283968,
      .offset_end = 284224,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_489_dma_init_in_1_166, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489_mul_sub1_ input ports=1 range=7[292160,300352] */

    static const LL_Streng_TensorInitTypeDef Mul_489_mul_sub1__dma_init_in_1_166 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_487_out_0_copy_in_258 */
      .offset_start = 292160,
      .offset_end = 292416,
      .offset_limit = 300416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_489_mul_sub1__dma_init_in_1_166, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432_mul_sub2_ input ports=0 range=7[0,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_432_mul_sub2__dma_init_in_0_166 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_432_out_0_copy_in_262 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_432_mul_sub2__dma_init_in_0_166, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432_mul_sub2_ input ports=1 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_432_mul_sub2__dma_init_in_1_166 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_431_out_0_inserted_in2245_copy_in_262 */
      .offset_start = 65536,
      .offset_end = 66560,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_432_mul_sub2__dma_init_in_1_166, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 122880 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489_mul_sub1_ output ports=0 range=7[267584,283968] */

    static const LL_Streng_TensorInitTypeDef Mul_489_mul_sub1__dma_init_out_0_166 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_489_out_0_cp_in_257_cp_in_258 */
      .offset_start = 267584,
      .offset_end = 268096,
      .offset_limit = 284032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_489_mul_sub1__dma_init_out_0_166, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_432_mul_sub2_ output ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Mul_432_mul_sub2__dma_init_out_0_166 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_432_out_0_cp_in_260_cp_in_261_cp_in_262 */
      .offset_start = 234816,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 32768,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_432_mul_sub2__dma_init_out_0_166, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 49152 */

    static const LL_Switch_InitTypeDef switch_init_in_166[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=166 */
    LL_Switch_Init(switch_init_in_166, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_166_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_166_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x110);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_166[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_432_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=166 */
    LL_Switch_Deinit(switch_deinit_in_166, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_166_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_166_all_units, 10);

  }
  ec_trace_end_epoch(166);
  ec_trace_start_epoch(167);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_489_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_489_mul_sub2__init167 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30798,
      .B_scalar = 19248,
      .C_scalar = -29517,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_489_mul_sub2__init167);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_435 */
    static const LL_Convacc_InitTypeDef Conv2D_435_init167 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_435_init167);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_435_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_435_ca_pipe_1_init167 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_435_ca_pipe_1_init167);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_435_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_435_ca_pipe_2_init167 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_435_ca_pipe_2_init167);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_435_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_435_ca_pipe_3_init167 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_435_ca_pipe_3_init167);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489_mul_sub2_ input ports=0 range=7[267584,283968] */

    static const LL_Streng_TensorInitTypeDef Mul_489_mul_sub2__dma_init_in_0_167 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_489_out_0_copy_in_259 */
      .offset_start = 267584,
      .offset_end = 268096,
      .offset_limit = 284032,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_489_mul_sub2__dma_init_in_0_167, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489_mul_sub2_ input ports=1 range=7[283968,292160] */

    static const LL_Streng_TensorInitTypeDef Mul_489_mul_sub2__dma_init_in_1_167 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_488_out_0_inserted_in2238_copy_in_259 */
      .offset_start = 283968,
      .offset_end = 284224,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_489_mul_sub2__dma_init_in_1_167, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435 input ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_dma_init_in_0_167 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_zero_off_out_442 */
      .offset_start = 234816,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_435_dma_init_in_0_167, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435 input ports=1 range=5[2640896,2649088] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_dma_init_in_1_167 = {
      /* 64x1x1x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_435_weights */
      .offset_start = 2640896,
      .offset_end = 2641152,
      .offset_limit = 2649152,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_435_dma_init_in_1_167, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435 input ports=2 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_dma_init_in_2_167 = {
      /* large accumulator size=4
partial accumulator 8192 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_435_dma_init_in_2_167, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_ca_pipe_1 input ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_ca_pipe_1_dma_init_in_0_167 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_zero_off_out_442_copy_in_266 ca pipe offset=1 */
      .offset_start = 234832,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_435_ca_pipe_1_dma_init_in_0_167, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_ca_pipe_2 input ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_ca_pipe_2_dma_init_in_0_167 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_zero_off_out_442_copy_in_267 ca pipe offset=2 */
      .offset_start = 234848,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_435_ca_pipe_2_dma_init_in_0_167, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_ca_pipe_3 input ports=0 range=7[234816,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_ca_pipe_3_dma_init_in_0_167 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_zero_off_out_442_copy_in_268 ca pipe offset=3 */
      .offset_start = 234864,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 128,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_435_ca_pipe_3_dma_init_in_0_167, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 221184 */
    /* octoFlash -> 8192 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_489_mul_sub2_ output ports=0 range=7[32768,40960] */

    static const LL_Streng_TensorInitTypeDef Mul_489_mul_sub2__dma_init_out_0_167 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_489_out_0_cp_in_257_cp_in_258_cp_in_259 */
      .offset_start = 32768,
      .offset_limit = 41024,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_489_mul_sub2__dma_init_out_0_167, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_ca_pipe_3 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_ca_pipe_3_dma_init_out_0_167 = {
      /* large accumulator size=4
partial accumulator 8192 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_out_0_cp_in_266_cp_in_267_cp_in_268 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_435_ca_pipe_3_dma_init_out_0_167, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 90112 */

    static const LL_Switch_InitTypeDef switch_init_in_167[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=167 */
    LL_Switch_Init(switch_init_in_167, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_167_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_167_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x90);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_167[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_489_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
    };


    /* epoch=167 */
    LL_Switch_Deinit(switch_deinit_in_167, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_167_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_167_all_units, 15);

  }
  ec_trace_end_epoch(167);
  ec_trace_end_blob("_ec_blob_158");
}

void trace_ec__ec_blob_169(void) {
  ec_trace_start_blob("_ec_blob_169");
  ec_trace_start_epoch(169);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_493_conv_identity */
    /* node=Conv2D_493_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_435_mul_scale_444 */
    static const LL_Arithacc_InitTypeDef Conv2D_435_mul_scale_444_init169 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_435_mul_scale_446) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_435_mul_scale_444_init169);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_465_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_465_mul_sub2__init169 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17207,
      .B_scalar = -17207,
      .C_scalar = -16819,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_465_mul_sub2__init169);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_conv_identity input ports=0 range=7[234816,259392] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_conv_identity_dma_init_in_0_169 = {
      /* memory canonical to batch=24 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_zero_off_out_514_copy_in_360 */
      .offset_start = 234816,
      .offset_limit = 259456,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 384,
      .frame_offset = 24,
      .line_offset = 0,
      .loop_offset = 24576,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_493_conv_identity_dma_init_in_0_169, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_mul_scale_444 input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_mul_scale_444_dma_init_in_0_169 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_out_0 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_435_mul_scale_444_dma_init_in_0_169, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_465_mul_sub2_ input ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_465_mul_sub2__dma_init_in_0_169 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_465_out_0_copy_in_265 */
      .offset_start = 185664,
      .offset_end = 187712,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_465_mul_sub2__dma_init_in_0_169, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_465_mul_sub2_ input ports=1 range=7[218432,234816] */

    static const LL_Streng_TensorInitTypeDef Mul_465_mul_sub2__dma_init_in_1_169 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_464_out_0_inserted_in2252_copy_in_265 */
      .offset_start = 218432,
      .offset_end = 219456,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_465_mul_sub2__dma_init_in_1_169, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 106496 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_conv_identity output ports=0 range=7[65536,90112] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_conv_identity_dma_init_out_0_169 = {
      /* to memory with batch=24 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_492_out_0_cp_in_360 */
      .offset_start = 65536,
      .offset_end = 67072,
      .offset_limit = 90176,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_493_conv_identity_dma_init_out_0_169, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_mul_scale_444 output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_mul_scale_444_dma_init_out_0_169 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_mul_scale_out_445 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_435_mul_scale_444_dma_init_out_0_169, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_465_mul_sub2_ output ports=0 range=7[259392,275776] */

    static const LL_Streng_TensorInitTypeDef Mul_465_mul_sub2__dma_init_out_0_169 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_465_out_0_cp_in_263_cp_in_264_cp_in_265 */
      .offset_start = 259392,
      .offset_limit = 275840,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_465_mul_sub2__dma_init_out_0_169, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 73728 */

    static const LL_Switch_InitTypeDef switch_init_in_169[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_conv_identity OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_mul_scale_444 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_mul_scale_444 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=169 */
    LL_Switch_Init(switch_init_in_169, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_169_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_169_all_units, 9);

  }

  ec_trace_wait_epoch_end(0x16);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_169[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_conv_identity OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_mul_scale_444 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_mul_scale_444 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_465_mul_sub2_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=169 */
    LL_Switch_Deinit(switch_deinit_in_169, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_169_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_169_all_units, 9);

  }
  ec_trace_end_epoch(169);
  ec_trace_start_epoch(170);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_493 */
    static const LL_Convacc_InitTypeDef Conv2D_493_init170 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_493_init170);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_493_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_493_ca_pipe_1_init170 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_493_ca_pipe_1_init170);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_493_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_493_ca_pipe_2_init170 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_493_ca_pipe_2_init170);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_493_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_493_ca_pipe_3_init170 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_493_ca_pipe_3_init170);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_435_off_bias_447 */
    static const LL_Arithacc_InitTypeDef Conv2D_435_off_bias_447_init170 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29567,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_435_off_bias_449) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_435_off_bias_447_init170);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493 input ports=0 range=7[65536,90112] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_dma_init_in_0_170 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_zero_off_out_514 */
      .offset_start = 65536,
      .offset_end = 67072,
      .offset_limit = 90176,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_493_dma_init_in_0_170, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493 input ports=1 range=5[1409024,1507328] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_dma_init_in_1_170 = {
      /* 256x1x1x384(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_493_weights */
      .offset_start = 1409024,
      .offset_end = 1409408,
      .offset_limit = 1507392,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_493_dma_init_in_1_170, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493 input ports=2 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_dma_init_in_2_170 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 185664,
      .offset_end = 187712,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_493_dma_init_in_2_170, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_ca_pipe_1 input ports=0 range=7[65536,90112] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_ca_pipe_1_dma_init_in_0_170 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_zero_off_out_514_copy_in_269 ca pipe offset=1 */
      .offset_start = 67072,
      .offset_end = 68608,
      .offset_limit = 90176,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_493_ca_pipe_1_dma_init_in_0_170, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_ca_pipe_2 input ports=0 range=7[65536,90112] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_ca_pipe_2_dma_init_in_0_170 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_zero_off_out_514_copy_in_270 ca pipe offset=2 */
      .offset_start = 68608,
      .offset_end = 70144,
      .offset_limit = 90176,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_493_ca_pipe_2_dma_init_in_0_170, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_ca_pipe_3 input ports=0 range=7[65536,90112] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_ca_pipe_3_dma_init_in_0_170 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_zero_off_out_514_copy_in_271 ca pipe offset=3 */
      .offset_start = 70144,
      .offset_end = 71680,
      .offset_limit = 90176,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_493_ca_pipe_3_dma_init_in_0_170, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_off_bias_447 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_off_bias_447_dma_init_in_0_170 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_mul_scale_out_445 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_435_off_bias_447_dma_init_in_0_170, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 188416 */
    /* octoFlash -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_ca_pipe_3 output ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_ca_pipe_3_dma_init_out_0_170 = {
      /* large accumulator size=16
partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_out_0_cp_in_269_cp_in_270_cp_in_271 */
      .offset_start = 185664,
      .offset_end = 187712,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 2048,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_493_ca_pipe_3_dma_init_out_0_170, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_435_off_bias_447 output ports=0 range=7[275776,292160] */

    static const LL_Streng_TensorInitTypeDef Conv2D_435_off_bias_447_dma_init_out_0_170 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_435_off_bias_out_448 */
      .offset_start = 275776,
      .offset_end = 279872,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_435_off_bias_447_dma_init_out_0_170, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 163840 */

    static const LL_Switch_InitTypeDef switch_init_in_170[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_off_bias_447 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_off_bias_447 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=170 */
    LL_Switch_Init(switch_init_in_170, 15);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_170_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_170_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x120);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_170[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_off_bias_447 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_435_off_bias_447 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=170 */
    LL_Switch_Deinit(switch_deinit_in_170, 15);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_170_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_170_all_units, 14);

  }
  ec_trace_end_epoch(170);
  ec_trace_start_epoch(171);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_469 */
    static const LL_Convacc_InitTypeDef Conv2D_469_init171 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 2,
      .afilt_first = 1,
      .afilt_last = 1,
      .kfilt_tot = 16,
      .kfilt_first = 0,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_469_init171);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_469_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_469_ca_pipe_1_init171 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 4,
      .kfilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_469_ca_pipe_1_init171);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_469_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_469_ca_pipe_2_init171 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 8,
      .kfilt_last = 11,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_469_ca_pipe_2_init171);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_469_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_469_ca_pipe_3_init171 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 16,
      .kfilt_first = 12,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_469_ca_pipe_3_init171);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_469_mul_scale_489 */
    static const LL_Arithacc_InitTypeDef Conv2D_469_mul_scale_489_init171 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_469_mul_scale_491) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_469_mul_scale_489_init171);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_469_off_bias_492 */
    static const LL_Arithacc_InitTypeDef Conv2D_469_off_bias_492_init171 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 20828,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_469_off_bias_494) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_469_off_bias_492_init171);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_472 */
    static const LL_Activacc_InitTypeDef Sigmoid_472_init171 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_472_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_472_activ_ROM1) },
      .ROM0_nbytes = 8,
      .ROM1_nbytes = 108,
      .shift_b = 6,
      .shift_c = 10,
      .shift_norm = 8,
      .bwidth = 3,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_472_init171);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_473 */
    static const LL_Arithacc_InitTypeDef Mul_473_init171 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_473_init171);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_473_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_473_mul_sub1__init171 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_473_mul_sub1__init171);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469 input ports=0 range=7[259392,275776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_dma_init_in_0_171 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_469_zero_off_out_487 */
      .offset_start = 259392,
      .offset_limit = 275840,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_469_dma_init_in_0_171, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469 input ports=1 range=5[2273280,2310144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_dma_init_in_1_171 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_469_weights */
      .offset_start = 2273280,
      .offset_end = 2273568,
      .offset_limit = 2310208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 288,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_469_dma_init_in_1_171, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469 input ports=2 range=7[324928,326976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_dma_init_in_2_171 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 324928,
      .offset_end = 326976,
      .offset_limit = 327040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_469_dma_init_in_2_171, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469_ca_pipe_1 input ports=0 range=7[259392,275776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_ca_pipe_1_dma_init_in_0_171 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_469_zero_off_out_487_copy_in_272 ca pipe offset=1 */
      .offset_start = 259400,
      .offset_limit = 275840,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_469_ca_pipe_1_dma_init_in_0_171, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469_ca_pipe_2 input ports=0 range=7[259392,275776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_ca_pipe_2_dma_init_in_0_171 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_469_zero_off_out_487_copy_in_273 ca pipe offset=2 */
      .offset_start = 259408,
      .offset_limit = 275840,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_469_ca_pipe_2_dma_init_in_0_171, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469_ca_pipe_3 input ports=0 range=7[259392,275776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_ca_pipe_3_dma_init_in_0_171 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_469_zero_off_out_487_copy_in_274 ca pipe offset=3 */
      .offset_start = 259416,
      .offset_limit = 275840,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 32,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 2,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_469_ca_pipe_3_dma_init_in_0_171, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_469_ca_pipe_3 output ports=0 range=7[324928,326976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_469_ca_pipe_3_dma_init_out_0_171 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_469_out_0_cp_in_272_cp_in_273_cp_in_274 */
      .offset_start = 324928,
      .offset_end = 326976,
      .offset_limit = 327040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_469_ca_pipe_3_dma_init_out_0_171, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_472 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_472_dma_init_out_0_171 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_472_out_0 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_472_dma_init_out_0_171, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_473_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_473_mul_sub1__dma_init_out_0_171 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_473_out_0_cp_in_281_cp_in_282 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_473_mul_sub1__dma_init_out_0_171, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 131072 */

    static const LL_Switch_InitTypeDef switch_init_in_171[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_469_mul_scale_489 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_off_bias_492 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_472 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_472 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=171 */
    LL_Switch_Init(switch_init_in_171, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_171_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_171_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x340);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_171[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_469_mul_scale_489 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_469_off_bias_492 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_472 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_472 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=171 */
    LL_Switch_Deinit(switch_deinit_in_171, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_171_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_171_all_units, 18);

  }
  ec_trace_end_epoch(171);
  ec_trace_start_epoch(172);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_493_mul_scale_516 */
    static const LL_Arithacc_InitTypeDef Conv2D_493_mul_scale_516_init172 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_493_mul_scale_518) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_493_mul_scale_516_init172);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_493_off_bias_519 */
    static const LL_Arithacc_InitTypeDef Conv2D_493_off_bias_519_init172 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26047,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_493_off_bias_521) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_493_off_bias_519_init172);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_496 */
    static const LL_Activacc_InitTypeDef Sigmoid_496_init172 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_496_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_496_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_496_init172);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_438 */
    static const LL_Activacc_InitTypeDef Sigmoid_438_init172 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_438_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_438_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_438_init172);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_439 */
    static const LL_Arithacc_InitTypeDef Mul_439_init172 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_439_init172);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_473_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_473_mul_sub2__init172 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26777,
      .B_scalar = 23430,
      .C_scalar = -26398,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_473_mul_sub2__init172);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_mul_scale_516 input ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_mul_scale_516_dma_init_in_0_172 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_out_0 */
      .offset_start = 185664,
      .offset_end = 187712,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_493_mul_scale_516_dma_init_in_0_172, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_438 input ports=0 range=7[275776,292160] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_438_dma_init_in_0_172 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_437_out_0 */
      .offset_start = 275776,
      .offset_end = 279872,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_438_dma_init_in_0_172, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439 input ports=0 range=7[275776,292160] */

    static const LL_Streng_TensorInitTypeDef Mul_439_dma_init_in_0_172 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_437_out_0 */
      .offset_start = 275776,
      .offset_end = 279872,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_439_dma_init_in_0_172, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_473_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_473_mul_sub2__dma_init_in_0_172 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_473_out_0_copy_in_283 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_473_mul_sub2__dma_init_in_0_172, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_473_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_473_mul_sub2__dma_init_in_1_172 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_472_out_0_inserted_in2282_copy_in_283 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_473_mul_sub2__dma_init_in_1_172, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 114688 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_493_off_bias_519 output ports=0 range=7[251200,267584] */

    static const LL_Streng_TensorInitTypeDef Conv2D_493_off_bias_519_dma_init_out_0_172 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_493_off_bias_out_520 */
      .offset_start = 251200,
      .offset_end = 252224,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_493_off_bias_519_dma_init_out_0_172, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_496 output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_496_dma_init_out_0_172 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_496_out_0 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_496_dma_init_out_0_172, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_438 output ports=0 range=7[308544,324928] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_438_dma_init_out_0_172 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_438_out_0 */
      .offset_start = 308544,
      .offset_end = 312640,
      .offset_limit = 324992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Sigmoid_438_dma_init_out_0_172, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439 output ports=0 range=7[218432,251200] */

    static const LL_Streng_TensorInitTypeDef Mul_439_dma_init_out_0_172 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_439_out_0 */
      .offset_start = 218432,
      .offset_end = 226624,
      .offset_limit = 251264,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_439_dma_init_out_0_172, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_473_mul_sub2_ output ports=0 range=7[292160,308544] */

    static const LL_Streng_TensorInitTypeDef Mul_473_mul_sub2__dma_init_out_0_172 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_473_out_0_cp_in_281_cp_in_282_cp_in_283 */
      .offset_start = 292160,
      .offset_limit = 308608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_473_mul_sub2__dma_init_out_0_172, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_172[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_mul_scale_516 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_off_bias_519 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_off_bias_519 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_496 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_496 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_438 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_438 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=172 */
    LL_Switch_Init(switch_init_in_172, 13);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_172_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_172_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x9b);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_172[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_mul_scale_516 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_off_bias_519 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_493_off_bias_519 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_496 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_496 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_438 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_438 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_473_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=172 */
    LL_Switch_Deinit(switch_deinit_in_172, 13);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_172_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_172_all_units, 16);

  }
  ec_trace_end_epoch(172);
  ec_trace_start_epoch(173);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_439_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_439_mul_sub1__init173 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_439_mul_sub1__init173);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_497 */
    static const LL_Arithacc_InitTypeDef Mul_497_init173 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_497_init173);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_497_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_497_mul_sub1__init173 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_497_mul_sub1__init173);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub1_ input ports=0 range=7[218432,251200] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub1__dma_init_in_0_173 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_439_out_0_copy_in_276 */
      .offset_start = 218432,
      .offset_end = 226624,
      .offset_limit = 251264,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_439_mul_sub1__dma_init_in_0_173, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub1_ input ports=1 range=7[275776,292160] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub1__dma_init_in_1_173 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_437_out_0_copy_in_276 */
      .offset_start = 275776,
      .offset_end = 279872,
      .offset_limit = 292224,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_439_mul_sub1__dma_init_in_1_173, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497 input ports=0 range=7[251200,267584] */

    static const LL_Streng_TensorInitTypeDef Mul_497_dma_init_in_0_173 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_495_out_0 */
      .offset_start = 251200,
      .offset_end = 252224,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_497_dma_init_in_0_173, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497 input ports=1 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_497_dma_init_in_1_173 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_496_out_0 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_497_dma_init_in_1_173, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497_mul_sub1_ input ports=1 range=7[251200,267584] */

    static const LL_Streng_TensorInitTypeDef Mul_497_mul_sub1__dma_init_in_1_173 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_495_out_0_copy_in_279 */
      .offset_start = 251200,
      .offset_end = 252224,
      .offset_limit = 267648,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_497_mul_sub1__dma_init_in_1_173, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub1_ output ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub1__dma_init_out_0_173 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_439_out_0_cp_in_275_cp_in_276 */
      .offset_start = 185664,
      .offset_end = 193856,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_439_mul_sub1__dma_init_out_0_173, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497_mul_sub1_ output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_497_mul_sub1__dma_init_out_0_173 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_497_out_0_cp_in_278_cp_in_279 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_497_mul_sub1__dma_init_out_0_173, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 65536 */

    static const LL_Switch_InitTypeDef switch_init_in_173[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=173 */
    LL_Switch_Init(switch_init_in_173, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_173_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_173_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_173[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub1_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=173 */
    LL_Switch_Deinit(switch_deinit_in_173, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_173_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_173_all_units, 10);

  }
  ec_trace_end_epoch(173);
  ec_trace_start_epoch(174);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_439_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_439_mul_sub2__init174 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 28075,
      .B_scalar = 31584,
      .C_scalar = -27028,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_439_mul_sub2__init174);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_497_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_497_mul_sub2__init174 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29313,
      .B_scalar = -18321,
      .C_scalar = -32377,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_497_mul_sub2__init174);


    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub2_ input ports=0 range=7[185664,218432] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub2__dma_init_in_0_174 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_439_out_0_copy_in_277 */
      .offset_start = 185664,
      .offset_end = 193856,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_439_mul_sub2__dma_init_in_0_174, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub2_ input ports=1 range=7[308544,324928] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub2__dma_init_in_1_174 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_438_out_0_inserted_in2268_copy_in_277 */
      .offset_start = 308544,
      .offset_end = 312640,
      .offset_limit = 324992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_439_mul_sub2__dma_init_in_1_174, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497_mul_sub2_ input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_497_mul_sub2__dma_init_in_0_174 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_497_out_0_copy_in_280 */
      .offset_start = 49152,
      .offset_end = 51200,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_497_mul_sub2__dma_init_in_0_174, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497_mul_sub2_ input ports=1 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_497_mul_sub2__dma_init_in_1_174 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_496_out_0_inserted_in2275_copy_in_280 */
      .offset_start = 81920,
      .offset_end = 82944,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_497_mul_sub2__dma_init_in_1_174, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_439_mul_sub2_ output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_439_mul_sub2__dma_init_out_0_174 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_439_out_0_cp_in_275_cp_in_276_cp_in_277 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_439_mul_sub2__dma_init_out_0_174, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_497_mul_sub2_ output ports=0 range=7[218432,234816] */

    static const LL_Streng_TensorInitTypeDef Mul_497_mul_sub2__dma_init_out_0_174 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_497_out_0_cp_in_278_cp_in_279_cp_in_280 */
      .offset_start = 218432,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_497_mul_sub2__dma_init_out_0_174, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_174[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=174 */
    LL_Switch_Init(switch_init_in_174, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_174_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_174_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x201);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_174[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_439_mul_sub2_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_497_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=174 */
    LL_Switch_Deinit(switch_deinit_in_174, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_174_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_174_all_units, 8);

  }
  ec_trace_end_epoch(174);
  ec_trace_start_epoch(175);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_443 */
    static const LL_Convacc_InitTypeDef Conv2D_443_init175 = {
      .simd = 2,
      .fsub = -121,
      .accumulate = 0,
      .fstat = 1,
      .fstatcnt = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_443_init175);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2289 */
    /* node=Identity_inserted_id2289 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_443 input ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Conv2D_443_dma_init_in_0_175 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_443_zero_off_out_451 */
      .offset_start = 32768,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_443_dma_init_in_0_175, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_443 input ports=1 range=5[2660608,2665216] */

    static const LL_Streng_TensorInitTypeDef Conv2D_443_dma_init_in_1_175 = {
      /* 64x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_443_weights_inflated_637 */
      .offset_start = 2660608,
      .offset_end = 2665216,
      .offset_limit = 2665280,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_443_dma_init_in_1_175, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2289 input ports=0 range=7[218432,234816] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2289_dma_init_in_0_175 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_497_out_0_cp_in_278_cp_in_279_cp_in_280_inserted_in2289 */
      .offset_start = 218432,
      .offset_limit = 234880,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 256,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 256,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Identity_inserted_id2289_dma_init_in_0_175, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 32768 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_443 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_443_dma_init_out_0_175 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_443_out_0 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_443_dma_init_out_0_175, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2289 output ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2289_dma_init_out_0_175 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_497_out_0_cp_in_278_cp_in_279_cp_in_280_inserted_out2289 */
      .offset_start = 65536,
      .offset_end = 65600,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2289_dma_init_out_0_175, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 32768 */

    static const LL_Switch_InitTypeDef switch_init_in_175[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2289 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=175 */
    LL_Switch_Init(switch_init_in_175, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_175_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_175_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x60);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_175[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2289 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=175 */
    LL_Switch_Deinit(switch_deinit_in_175, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_175_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_175_all_units, 6);

  }
  ec_trace_end_epoch(175);
  ec_trace_start_epoch(176);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_443_mul_scale_453 */
    static const LL_Arithacc_InitTypeDef Conv2D_443_mul_scale_453_init176 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_443_mul_scale_455) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_443_mul_scale_453_init176);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_443_off_bias_456 */
    static const LL_Arithacc_InitTypeDef Conv2D_443_off_bias_456_init176 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32506,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_443_off_bias_458) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_443_off_bias_456_init176);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_476 */
    static const LL_Convacc_InitTypeDef Conv2D_476_init176 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_476_init176);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_476_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_476_ca_pipe_1_init176 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_476_ca_pipe_1_init176);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_476_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_476_ca_pipe_2_init176 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_476_ca_pipe_2_init176);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_476_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_476_ca_pipe_3_init176 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_476_ca_pipe_3_init176);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Split node=Slice_517 */
    /* node=Slice_517 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_443_mul_scale_453 input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_443_mul_scale_453_dma_init_in_0_176 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_443_out_0 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_443_mul_scale_453_dma_init_in_0_176, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476 input ports=0 range=7[292160,308544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_dma_init_in_0_176 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_zero_off_out_496 */
      .offset_start = 292160,
      .offset_limit = 308608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_476_dma_init_in_0_176, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476 input ports=1 range=5[2683648,2687744] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_dma_init_in_1_176 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_476_weights */
      .offset_start = 2683648,
      .offset_end = 2683904,
      .offset_limit = 2687808,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_476_dma_init_in_1_176, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_ca_pipe_1 input ports=0 range=7[292160,308544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_ca_pipe_1_dma_init_in_0_176 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_zero_off_out_496_copy_in_284 ca pipe offset=1 */
      .offset_start = 292176,
      .offset_limit = 308608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_476_ca_pipe_1_dma_init_in_0_176, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_ca_pipe_2 input ports=0 range=7[292160,308544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_ca_pipe_2_dma_init_in_0_176 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_zero_off_out_496_copy_in_285 ca pipe offset=2 */
      .offset_start = 292192,
      .offset_limit = 308608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_476_ca_pipe_2_dma_init_in_0_176, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_ca_pipe_3 input ports=0 range=7[292160,308544] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_ca_pipe_3_dma_init_in_0_176 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_zero_off_out_496_copy_in_286 ca pipe offset=3 */
      .offset_start = 292208,
      .offset_limit = 308608,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_476_ca_pipe_3_dma_init_in_0_176, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_517 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Slice_517_dma_init_in_0_176 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_499_out_0 */
      .offset_start = 65536,
      .offset_end = 65600,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Slice_517_dma_init_in_0_176, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 114688 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_443_off_bias_456 output ports=0 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Conv2D_443_off_bias_456_dma_init_out_0_176 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_443_off_bias_out_457 */
      .offset_start = 226880,
      .offset_end = 227904,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_443_off_bias_456_dma_init_out_0_176, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_ca_pipe_3 output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_ca_pipe_3_dma_init_out_0_176 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_out_0_cp_in_284_cp_in_285_cp_in_286 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_476_ca_pipe_3_dma_init_out_0_176, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Slice_517 output ports=0 range=7[210240,226624] */

    static const LL_Streng_TensorInitTypeDef Slice_517_dma_init_out_0_176 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_517_out_0 */
      .offset_start = 210240,
      .offset_end = 210304,
      .offset_limit = 226688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Slice_517_dma_init_out_0_176, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 49152 */

    static const LL_Switch_InitTypeDef switch_init_in_176[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_mul_scale_453 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_off_bias_456 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_off_bias_456 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_517 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=176 */
    LL_Switch_Init(switch_init_in_176, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_176_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_176_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x124);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_176[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_mul_scale_453 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_off_bias_456 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_443_off_bias_456 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Slice_517 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=176 */
    LL_Switch_Deinit(switch_deinit_in_176, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_176_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_176_all_units, 16);

  }
  ec_trace_end_epoch(176);
  ec_trace_start_epoch(177);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_446 */
    static const LL_Activacc_InitTypeDef Sigmoid_446_init177 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_446_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_446_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_446_init177);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_447 */
    static const LL_Arithacc_InitTypeDef Mul_447_init177 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_447_init177);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2328 */
    /* node=Identity_inserted_id2328 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2327 */
    /* node=Identity_inserted_id2327 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_476_mul_scale_498 */
    static const LL_Arithacc_InitTypeDef Conv2D_476_mul_scale_498_init177 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_476_mul_scale_500) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_476_mul_scale_498_init177);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_446 input ports=0 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_446_dma_init_in_0_177 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_445_out_0 */
      .offset_start = 226880,
      .offset_end = 227904,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sigmoid_446_dma_init_in_0_177, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447 input ports=0 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Mul_447_dma_init_in_0_177 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_445_out_0 */
      .offset_start = 226880,
      .offset_end = 227904,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_447_dma_init_in_0_177, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2328 input ports=0 range=7[218432,226624] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2328_dma_init_in_0_177 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_500_out_0_inserted_in2328 */
      .offset_start = 218432,
      .offset_end = 218496,
      .offset_limit = 226688,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Identity_inserted_id2328_dma_init_in_0_177, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2327 input ports=0 range=7[210240,218432] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2327_dma_init_in_0_177 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_517_out_0_inserted_in2327 */
      .offset_start = 210240,
      .offset_end = 210304,
      .offset_limit = 218496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Identity_inserted_id2327_dma_init_in_0_177, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_mul_scale_498 input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_mul_scale_498_dma_init_in_0_177 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_out_0 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_476_mul_scale_498_dma_init_in_0_177, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 81920 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_446 output ports=0 range=7[243264,259648] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_446_dma_init_out_0_177 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_446_out_0 */
      .offset_start = 243264,
      .offset_end = 244288,
      .offset_limit = 259712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_446_dma_init_out_0_177, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447 output ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_447_dma_init_out_0_177 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_447_out_0 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_447_dma_init_out_0_177, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2328 output ports=0 range=7[193856,202048] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2328_dma_init_out_0_177 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_500_out_0_inserted_out2328 */
      .offset_start = 193856,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Identity_inserted_id2328_dma_init_out_0_177, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2327 output ports=0 range=7[185664,193856] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2327_dma_init_out_0_177 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_517_out_0_inserted_out2327 */
      .offset_start = 185664,
      .offset_limit = 193920,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 1,
      .batch_offset = 128,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 128,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id2327_dma_init_out_0_177, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_mul_scale_498 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_mul_scale_498_dma_init_out_0_177 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_mul_scale_out_499 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_476_mul_scale_498_dma_init_out_0_177, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 98304 */

    static const LL_Switch_InitTypeDef switch_init_in_177[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_446 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_446 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2328 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2327 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_mul_scale_498 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_mul_scale_498 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=177 */
    LL_Switch_Init(switch_init_in_177, 9);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_177_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_177_all_units, 13);

  }

  ec_trace_wait_epoch_end(0x1c6);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_177[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_446 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_446 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2328 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2327 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_mul_scale_498 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_mul_scale_498 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=177 */
    LL_Switch_Deinit(switch_deinit_in_177, 9);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_177_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_177_all_units, 13);

  }
  ec_trace_end_epoch(177);
  ec_trace_start_epoch(178);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_502 */
    static const LL_Convacc_InitTypeDef Conv2D_502_init178 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_502_init178);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_502_mul_scale_525 */
    static const LL_Arithacc_InitTypeDef Conv2D_502_mul_scale_525_init178 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_502_mul_scale_527) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_502_mul_scale_525_init178);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_502_off_bias_528 */
    static const LL_Arithacc_InitTypeDef Conv2D_502_off_bias_528_init178 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32009,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_502_off_bias_530) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_502_off_bias_528_init178);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_447_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_447_mul_sub1__init178 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_447_mul_sub1__init178);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_476_off_bias_501 */
    static const LL_Arithacc_InitTypeDef Conv2D_476_off_bias_501_init178 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_476_off_bias_503) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_476_off_bias_501_init178);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_502 input ports=0 range=7[193856,202048] */

    static const LL_Streng_TensorInitTypeDef Conv2D_502_dma_init_in_0_178 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_502_zero_off_out_523 */
      .offset_start = 193856,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_502_dma_init_in_0_178, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_502 input ports=1 range=5[589824,737280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_502_dma_init_in_1_178 = {
      /* 128x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_502_weights */
      .offset_start = 589824,
      .offset_end = 737280,
      .offset_limit = 737344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_502_dma_init_in_1_178, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_502 input ports=2 range=7[267840,268352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_502_dma_init_in_2_178 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 267840,
      .offset_end = 268352,
      .offset_limit = 268416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_502_dma_init_in_2_178, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub1_ input ports=0 range=7[65536,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub1__dma_init_in_0_178 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_447_out_0_copy_in_288 */
      .offset_start = 65536,
      .offset_end = 67584,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_447_mul_sub1__dma_init_in_0_178, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub1_ input ports=1 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub1__dma_init_in_1_178 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_445_out_0_copy_in_288 */
      .offset_start = 226880,
      .offset_end = 227904,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_447_mul_sub1__dma_init_in_1_178, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_off_bias_501 input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_off_bias_501_dma_init_in_0_178 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_mul_scale_out_499 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_476_off_bias_501_dma_init_in_0_178, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 352256 */
    /* octoFlash -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_502 output ports=0 range=7[267840,268352] */

    static const LL_Streng_TensorInitTypeDef Conv2D_502_dma_init_out_0_178 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_502_out_0 */
      .offset_start = 267840,
      .offset_end = 268352,
      .offset_limit = 268416,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_502_dma_init_out_0_178, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_502_off_bias_528 output ports=0 range=7[259648,267840] */

    static const LL_Streng_TensorInitTypeDef Conv2D_502_off_bias_528_dma_init_out_0_178 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_502_off_bias_out_529 */
      .offset_start = 259648,
      .offset_end = 259904,
      .offset_limit = 267904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_502_off_bias_528_dma_init_out_0_178, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub1_ output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub1__dma_init_out_0_178 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_447_out_0_cp_in_287_cp_in_288 */
      .offset_start = 32768,
      .offset_end = 34816,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_447_mul_sub1__dma_init_out_0_178, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_476_off_bias_501 output ports=0 range=7[210240,226624] */

    static const LL_Streng_TensorInitTypeDef Conv2D_476_off_bias_501_dma_init_out_0_178 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_476_off_bias_out_502 */
      .offset_start = 210240,
      .offset_limit = 226688,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_476_off_bias_501_dma_init_out_0_178, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 327680 */

    static const LL_Switch_InitTypeDef switch_init_in_178[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_502_mul_scale_525 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502_off_bias_528 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502_off_bias_528 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_off_bias_501 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_off_bias_501 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=178 */
    LL_Switch_Init(switch_init_in_178, 12);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_178_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_178_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x216);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_178[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_502_mul_scale_525 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502_off_bias_528 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_502_off_bias_528 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub1_ OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_off_bias_501 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_476_off_bias_501 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=178 */
    LL_Switch_Deinit(switch_deinit_in_178, 12);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_178_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_178_all_units, 15);

  }
  ec_trace_end_epoch(178);
  ec_trace_start_epoch(179);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_447_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_447_mul_sub2__init179 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29516,
      .B_scalar = 22137,
      .C_scalar = -28977,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_447_mul_sub2__init179);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub2_ input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub2__dma_init_in_0_179 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_447_out_0_copy_in_289 */
      .offset_start = 32768,
      .offset_end = 34816,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_447_mul_sub2__dma_init_in_0_179, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub2_ input ports=1 range=7[243264,259648] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub2__dma_init_in_1_179 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_446_out_0_inserted_in2297_copy_in_289 */
      .offset_start = 243264,
      .offset_end = 244288,
      .offset_limit = 259712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_447_mul_sub2__dma_init_in_1_179, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_447_mul_sub2_ output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_447_mul_sub2__dma_init_out_0_179 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_447_out_0_cp_in_287_cp_in_288_cp_in_289 */
      .offset_start = 81920,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_447_mul_sub2__dma_init_out_0_179, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_179[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=179 */
    LL_Switch_Init(switch_init_in_179, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_179_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_179_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_179[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_447_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=179 */
    LL_Switch_Deinit(switch_deinit_in_179, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_179_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_179_all_units, 4);

  }
  ec_trace_end_epoch(179);
  ec_trace_start_epoch(180);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_450 */
    static const LL_Convacc_InitTypeDef Conv2D_450_init180 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_450_init180);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_450_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_450_ca_pipe_1_init180 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_450_ca_pipe_1_init180);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_450_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_450_ca_pipe_2_init180 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_450_ca_pipe_2_init180);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_450_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_450_ca_pipe_3_init180 = {
      .simd = 2,
      .fsub = -124,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_450_ca_pipe_3_init180);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_450_mul_scale_462 */
    static const LL_Arithacc_InitTypeDef Conv2D_450_mul_scale_462_init180 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_450_mul_scale_464) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_450_mul_scale_462_init180);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_450_off_bias_465 */
    static const LL_Arithacc_InitTypeDef Conv2D_450_off_bias_465_init180 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 22451,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_450_off_bias_467) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_450_off_bias_465_init180);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_453 */
    static const LL_Activacc_InitTypeDef Sigmoid_453_init180 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_453_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_453_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 4,
      .shift_c = 9,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_453_init180);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_505 */
    static const LL_Activacc_InitTypeDef Sigmoid_505_init180 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_505_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_505_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_505_init180);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_dma_init_in_0_180 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_450_zero_off_out_460 */
      .offset_start = 81920,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_450_dma_init_in_0_180, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450 input ports=1 range=5[2704128,2708224] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_dma_init_in_1_180 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_450_weights */
      .offset_start = 2704128,
      .offset_end = 2704384,
      .offset_limit = 2708288,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_450_dma_init_in_1_180, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450_ca_pipe_1 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_ca_pipe_1_dma_init_in_0_180 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_450_zero_off_out_460_copy_in_293 ca pipe offset=1 */
      .offset_start = 81936,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_450_ca_pipe_1_dma_init_in_0_180, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450_ca_pipe_2 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_ca_pipe_2_dma_init_in_0_180 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_450_zero_off_out_460_copy_in_294 ca pipe offset=2 */
      .offset_start = 81952,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_450_ca_pipe_2_dma_init_in_0_180, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450_ca_pipe_3 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_ca_pipe_3_dma_init_in_0_180 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_450_zero_off_out_460_copy_in_295 ca pipe offset=3 */
      .offset_start = 81968,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 16,
      .fheight = 16,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_450_ca_pipe_3_dma_init_in_0_180, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_505 input ports=0 range=7[259648,267840] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_505_dma_init_in_0_180 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_504_out_0 */
      .offset_start = 259648,
      .offset_end = 259904,
      .offset_limit = 267904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Sigmoid_505_dma_init_in_0_180, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_450_off_bias_465 output ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_450_off_bias_465_dma_init_out_0_180 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_450_off_bias_out_466 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_450_off_bias_465_dma_init_out_0_180, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_453 output ports=0 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_453_dma_init_out_0_180 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_453_out_0 */
      .offset_start = 226880,
      .offset_end = 230976,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sigmoid_453_dma_init_out_0_180, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_505 output ports=0 range=7[243264,251456] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_505_dma_init_out_0_180 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_505_out_0 */
      .offset_start = 243264,
      .offset_end = 243520,
      .offset_limit = 251520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Sigmoid_505_dma_init_out_0_180, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 40960 */

    static const LL_Switch_InitTypeDef switch_init_in_180[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_mul_scale_462 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_off_bias_465 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_off_bias_465 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_453 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_453 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_505 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_505 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=180 */
    LL_Switch_Init(switch_init_in_180, 18);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_180_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_180_all_units, 17);

  }

  ec_trace_wait_epoch_end(0x340);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_180[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_mul_scale_462 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_off_bias_465 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_450_off_bias_465 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_453 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_453 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_505 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_505 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=180 */
    LL_Switch_Deinit(switch_deinit_in_180, 18);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_180_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_180_all_units, 17);

  }
  ec_trace_end_epoch(180);
  ec_trace_start_epoch(181);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_506 */
    static const LL_Arithacc_InitTypeDef Mul_506_init181 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_506_init181);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_506_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_506_mul_sub1__init181 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_506_mul_sub1__init181);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_506_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_506_mul_sub2__init181 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 16,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21048,
      .B_scalar = -21048,
      .C_scalar = -20238,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_506_mul_sub2__init181);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_454 */
    static const LL_Arithacc_InitTypeDef Mul_454_init181 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_454_init181);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_506 input ports=0 range=7[259648,267840] */

    static const LL_Streng_TensorInitTypeDef Mul_506_dma_init_in_0_181 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_504_out_0 */
      .offset_start = 259648,
      .offset_end = 259904,
      .offset_limit = 267904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_506_dma_init_in_0_181, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_506 input ports=1 range=7[243264,251456] */

    static const LL_Streng_TensorInitTypeDef Mul_506_dma_init_in_1_181 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_505_out_0 */
      .offset_start = 243264,
      .offset_end = 243520,
      .offset_limit = 251520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_506_dma_init_in_1_181, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_506_mul_sub1_ input ports=1 range=7[259648,267840] */

    static const LL_Streng_TensorInitTypeDef Mul_506_mul_sub1__dma_init_in_1_181 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_504_out_0_copy_in_291 */
      .offset_start = 259648,
      .offset_end = 259904,
      .offset_limit = 267904,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_506_mul_sub1__dma_init_in_1_181, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_506_mul_sub2_ input ports=1 range=7[243264,251456] */

    static const LL_Streng_TensorInitTypeDef Mul_506_mul_sub2__dma_init_in_1_181 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_505_out_0_inserted_in2304_copy_in_292 */
      .offset_start = 243264,
      .offset_end = 243520,
      .offset_limit = 251520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_506_mul_sub2__dma_init_in_1_181, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_454_dma_init_in_0_181 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_452_out_0 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_454_dma_init_in_0_181, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454 input ports=1 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Mul_454_dma_init_in_1_181 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_453_out_0 */
      .offset_start = 226880,
      .offset_end = 230976,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_454_dma_init_in_1_181, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 65536 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_506_mul_sub2_ output ports=0 range=7[251456,259648] */

    static const LL_Streng_TensorInitTypeDef Mul_506_mul_sub2__dma_init_out_0_181 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_506_out_0_cp_in_290_cp_in_291_cp_in_292 */
      .offset_start = 251456,
      .offset_limit = 259712,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_506_mul_sub2__dma_init_out_0_181, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454 output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_454_dma_init_out_0_181 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_454_out_0 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_454_dma_init_out_0_181, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 40960 */

    static const LL_Switch_InitTypeDef switch_init_in_181[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=181 */
    LL_Switch_Init(switch_init_in_181, 10);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_181_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_181_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x108);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_181[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_506_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=181 */
    LL_Switch_Deinit(switch_deinit_in_181, 10);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_181_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_181_all_units, 12);

  }
  ec_trace_end_epoch(181);
  ec_trace_start_epoch(182);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_510_conv_identity */
    /* node=Conv2D_510_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_454_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_454_mul_sub1__init182 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_454_mul_sub1__init182);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510_conv_identity input ports=0 range=7[251456,259648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_conv_identity_dma_init_in_0_182 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_510_zero_off_out_532_copy_in_361 */
      .offset_start = 251456,
      .offset_limit = 259712,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_510_conv_identity_dma_init_in_0_182, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub1_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub1__dma_init_in_0_182 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_454_out_0_copy_in_297 */
      .offset_start = 0,
      .offset_end = 8192,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_454_mul_sub1__dma_init_in_0_182, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub1_ input ports=1 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub1__dma_init_in_1_182 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_452_out_0_copy_in_297 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_454_mul_sub1__dma_init_in_1_182, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 57344 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510_conv_identity output ports=0 range=7[243264,251456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_conv_identity_dma_init_out_0_182 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_506_out_0_cp_in_290_cp_in_291_cp_in_292_cp_in_361 */
      .offset_start = 243264,
      .offset_end = 243776,
      .offset_limit = 251520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_510_conv_identity_dma_init_out_0_182, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub1_ output ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub1__dma_init_out_0_182 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_454_out_0_cp_in_296_cp_in_297 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_454_mul_sub1__dma_init_out_0_182, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 40960 */

    static const LL_Switch_InitTypeDef switch_init_in_182[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=182 */
    LL_Switch_Init(switch_init_in_182, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_182_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_182_all_units, 6);

  }

  ec_trace_wait_epoch_end(0xa0);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_182[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub1_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=182 */
    LL_Switch_Deinit(switch_deinit_in_182, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_182_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_182_all_units, 6);

  }
  ec_trace_end_epoch(182);
  ec_trace_start_epoch(183);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_510 */
    static const LL_Convacc_InitTypeDef Conv2D_510_init183 = {
      .simd = 2,
      .fsub = -117,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 16,
      .afilt_first = 1,
      .afilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_510_init183);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_510_mul_scale_534 */
    static const LL_Arithacc_InitTypeDef Conv2D_510_mul_scale_534_init183 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_510_mul_scale_536) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_510_mul_scale_534_init183);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_510_off_bias_537 */
    static const LL_Arithacc_InitTypeDef Conv2D_510_off_bias_537_init183 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24998,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_510_off_bias_539) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_510_off_bias_537_init183);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_513 */
    static const LL_Activacc_InitTypeDef Sigmoid_513_init183 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_513_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_513_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_513_init183);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_514 */
    static const LL_Arithacc_InitTypeDef Mul_514_init183 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_514_init183);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_454_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_454_mul_sub2__init183 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25771,
      .B_scalar = 25771,
      .C_scalar = -25045,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_454_mul_sub2__init183);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510 input ports=0 range=7[243264,251456] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_dma_init_in_0_183 = {
      /* 8x8x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_510_zero_off_out_532 */
      .offset_start = 243264,
      .offset_end = 243776,
      .offset_limit = 251520,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_510_dma_init_in_0_183, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510 input ports=1 range=5[737280,884736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_dma_init_in_1_183 = {
      /* 128x3x3x128(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_510_weights */
      .offset_start = 737280,
      .offset_end = 884736,
      .offset_limit = 884800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_510_dma_init_in_1_183, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510 input ports=2 range=7[81920,82432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_dma_init_in_2_183 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 81920,
      .offset_end = 82432,
      .offset_limit = 82496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_510_dma_init_in_2_183, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub2_ input ports=0 range=7[32768,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub2__dma_init_in_0_183 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_454_out_0_copy_in_298 */
      .offset_start = 32768,
      .offset_end = 40960,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_454_mul_sub2__dma_init_in_0_183, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub2_ input ports=1 range=7[226880,243264] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub2__dma_init_in_1_183 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_453_out_0_inserted_in2314_copy_in_298 */
      .offset_start = 226880,
      .offset_end = 230976,
      .offset_limit = 243328,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_454_mul_sub2__dma_init_in_1_183, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 319488 */
    /* octoFlash -> 147456 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510 output ports=0 range=7[81920,82432] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_dma_init_out_0_183 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_510_out_0 */
      .offset_start = 81920,
      .offset_end = 82432,
      .offset_limit = 82496,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_510_dma_init_out_0_183, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_510_off_bias_537 output ports=0 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_510_off_bias_537_dma_init_out_0_183 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_510_off_bias_out_538 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_510_off_bias_537_dma_init_out_0_183, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_513 output ports=0 range=7[24576,32768] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_513_dma_init_out_0_183 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_513_out_0 */
      .offset_start = 24576,
      .offset_end = 24832,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Sigmoid_513_dma_init_out_0_183, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_514 output ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_514_dma_init_out_0_183 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_514_out_0 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_514_dma_init_out_0_183, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_454_mul_sub2_ output ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Mul_454_mul_sub2__dma_init_out_0_183 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_454_out_0_cp_in_296_cp_in_297_cp_in_298 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_454_mul_sub2__dma_init_out_0_183, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 319488 */

    static const LL_Switch_InitTypeDef switch_init_in_183[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_510_mul_scale_534 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_off_bias_537 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_off_bias_537 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_513 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_513 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=183 */
    LL_Switch_Init(switch_init_in_183, 15);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_183_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_183_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x19a);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_183[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 15, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_510_mul_scale_534 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_off_bias_537 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_510_off_bias_537 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_513 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_513 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_454_mul_sub2_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=183 */
    LL_Switch_Deinit(switch_deinit_in_183, 15);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_183_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_183_all_units, 16);

  }
  ec_trace_end_epoch(183);
  ec_trace_start_epoch(184);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_457 */
    static const LL_Convacc_InitTypeDef Conv2D_457_init184 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 0,
      .kfilt_tot = 4,
      .kfilt_first = 0,
      .kfilt_last = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_457_init184);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_457_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_457_ca_pipe_1_init184 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 1,
      .kfilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_457_ca_pipe_1_init184);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_457_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_457_ca_pipe_2_init184 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 2,
      .kfilt_last = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_457_ca_pipe_2_init184);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_457_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_457_ca_pipe_3_init184 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 3,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 16,
      .fHeight = 16,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 15,
      .top_crop = 0,
      .bot_crop = 15,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_457_ca_pipe_3_init184);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_457_mul_scale_471 */
    static const LL_Arithacc_InitTypeDef Conv2D_457_mul_scale_471_init184 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 27203,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_457_mul_scale_471_init184);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_514_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_514_mul_sub1__init184 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_514_mul_sub1__init184);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_514_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_514_mul_sub2__init184 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 128,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30543,
      .B_scalar = 22907,
      .C_scalar = -29800,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_514_mul_sub2__init184);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_dma_init_in_0_184 = {
      /* 16x16x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_zero_off_out_469 */
      .offset_start = 65536,
      .offset_end = 69632,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_457_dma_init_in_0_184, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457 input ports=1 range=5[2770608,2770672] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_dma_init_in_1_184 = {
      /* 1x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_457_weights */
      .offset_start = 2770608,
      .offset_end = 2770624,
      .offset_limit = 2770736,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_457_dma_init_in_1_184, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_ca_pipe_1 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_ca_pipe_1_dma_init_in_0_184 = {
      /* 16x16x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_zero_off_out_469_copy_in_302 ca pipe offset=1 */
      .offset_start = 69632,
      .offset_end = 73728,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_457_ca_pipe_1_dma_init_in_0_184, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_ca_pipe_2 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_ca_pipe_2_dma_init_in_0_184 = {
      /* 16x16x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_zero_off_out_469_copy_in_303 ca pipe offset=2 */
      .offset_start = 73728,
      .offset_end = 77824,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_457_ca_pipe_2_dma_init_in_0_184, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_ca_pipe_3 input ports=0 range=7[65536,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_ca_pipe_3_dma_init_in_0_184 = {
      /* 16x16x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_zero_off_out_469_copy_in_304 ca pipe offset=3 */
      .offset_start = 77824,
      .offset_end = 81920,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_457_ca_pipe_3_dma_init_in_0_184, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_514_mul_sub1_ input ports=0 range=7[0,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_514_mul_sub1__dma_init_in_0_184 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_514_out_0_copy_in_300 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_514_mul_sub1__dma_init_in_0_184, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_514_mul_sub1_ input ports=1 range=7[16384,24576] */

    static const LL_Streng_TensorInitTypeDef Mul_514_mul_sub1__dma_init_in_1_184 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_512_out_0_copy_in_300 */
      .offset_start = 16384,
      .offset_end = 16640,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_514_mul_sub1__dma_init_in_1_184, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_514_mul_sub2_ input ports=1 range=7[24576,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_514_mul_sub2__dma_init_in_1_184 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_513_out_0_inserted_in2321_copy_in_301 */
      .offset_start = 24576,
      .offset_end = 24832,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_514_mul_sub2__dma_init_in_1_184, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */
    /* octoFlash -> 64 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_mul_scale_471 output ports=0 range=7[32768,33280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_mul_scale_471_dma_init_out_0_184 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_mul_scale_out_472 */
      .offset_start = 32768,
      .offset_end = 33280,
      .offset_limit = 33344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_457_mul_scale_471_dma_init_out_0_184, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_514_mul_sub2_ output ports=0 range=7[202048,210240] */

    static const LL_Streng_TensorInitTypeDef Mul_514_mul_sub2__dma_init_out_0_184 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_514_out_0_cp_in_299_cp_in_300_cp_in_301 */
      .offset_start = 202048,
      .offset_limit = 210304,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 128,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 8192,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_514_mul_sub2__dma_init_out_0_184, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8704 */

    static const LL_Switch_InitTypeDef switch_init_in_184[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_mul_scale_471 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_mul_scale_471 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=184 */
    LL_Switch_Init(switch_init_in_184, 18);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_184_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_184_all_units, 17);

  }

  ec_trace_wait_epoch_end(0x48);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_184[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_mul_scale_471 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_mul_scale_471 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_514_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=184 */
    LL_Switch_Deinit(switch_deinit_in_184, 18);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_184_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_184_all_units, 17);

  }
  ec_trace_end_epoch(184);
  ec_trace_start_epoch(185);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_518 */
    /* node=Concat_518 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_457_off_bias_474 */
    static const LL_Arithacc_InitTypeDef Conv2D_457_off_bias_474_init185 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 16,
      .fHeight = 16,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 245,
      .C_scalar = (short)19738,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_457_off_bias_474_init185);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_518 input ports=0 range=7[185664,210240] */

    static const LL_Streng_TensorInitTypeDef Concat_518_dma_init_in_0_185 = {
      /* from memory with batch=128 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_517_out_0 */
      .offset_start = 185664,
      .offset_end = 193856,
      .offset_limit = 210304,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 8192,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Concat_518_dma_init_in_0_185, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_off_bias_474 input ports=0 range=7[32768,33280] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_off_bias_474_dma_init_in_0_185 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_mul_scale_out_472 */
      .offset_start = 32768,
      .offset_end = 33280,
      .offset_limit = 33344,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_457_off_bias_474_dma_init_in_0_185, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 25088 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_518 output ports=0 range=7[73728,98304] */

    static const LL_Streng_TensorInitTypeDef Concat_518_dma_init_out_0_185 = {
      /* to memory canonical from batch=128 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_518_out_0 */
      .offset_start = 73728,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 64,
      .batch_offset = 384,
      .frame_offset = 128,
      .line_offset = 0,
      .loop_offset = 24576,
      .frame_loop_cnt = 3,
      .frame_tot_cnt = 3,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Concat_518_dma_init_out_0_185, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_457_off_bias_474 output ports=0 range=7[226624,226880] */

    static const LL_Streng_TensorInitTypeDef Conv2D_457_off_bias_474_dma_init_out_0_185 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_457_off_bias_out_475 */
      .offset_start = 226624,
      .offset_end = 226880,
      .offset_limit = 226944,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_457_off_bias_474_dma_init_out_0_185, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 24832 */

    static const LL_Switch_InitTypeDef switch_init_in_185[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_518 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_off_bias_474 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_off_bias_474 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=185 */
    LL_Switch_Init(switch_init_in_185, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_185_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_185_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x88);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_185[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_518 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_off_bias_474 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_457_off_bias_474 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=185 */
    LL_Switch_Deinit(switch_deinit_in_185, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_185_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_185_all_units, 5);

  }
  ec_trace_end_epoch(185);
  ec_trace_end_blob("_ec_blob_169");
}

void trace_ec__ec_blob_187(void) {
  ec_trace_start_blob("_ec_blob_187");
  ec_trace_start_epoch(187);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_519_conv_identity */
    /* node=Conv2D_519_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_conv_identity input ports=0 range=7[73728,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_conv_identity_dma_init_in_0_187 = {
      /* memory canonical to batch=24 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_zero_off_out_541_copy_in_362 */
      .offset_start = 73728,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 384,
      .frame_offset = 24,
      .line_offset = 0,
      .loop_offset = 24576,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_519_conv_identity_dma_init_in_0_187, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 24576 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_conv_identity output ports=0 range=7[49152,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_conv_identity_dma_init_out_0_187 = {
      /* to memory with batch=24 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_518_out_0_cp_in_362 */
      .offset_start = 49152,
      .offset_end = 50688,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1536,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_519_conv_identity_dma_init_out_0_187, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 24576 */

    static const LL_Switch_InitTypeDef switch_init_in_187[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=187 */
    LL_Switch_Init(switch_init_in_187, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_187_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_187_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_187[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=187 */
    LL_Switch_Deinit(switch_deinit_in_187, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_187_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_187_all_units, 2);

  }
  ec_trace_end_epoch(187);
  ec_trace_start_epoch(188);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_519 */
    static const LL_Convacc_InitTypeDef Conv2D_519_init188 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 6,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_519_init188);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_519_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_519_ca_pipe_1_init188 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_519_ca_pipe_1_init188);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_519_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_519_ca_pipe_2_init188 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_519_ca_pipe_2_init188);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_519_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_519_ca_pipe_3_init188 = {
      .simd = 2,
      .fsub = -122,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 6,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 24,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_519_ca_pipe_3_init188);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_519_mul_scale_543 */
    static const LL_Arithacc_InitTypeDef Conv2D_519_mul_scale_543_init188 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 12,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_519_mul_scale_545) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_519_mul_scale_543_init188);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_519_off_bias_546 */
    static const LL_Arithacc_InitTypeDef Conv2D_519_off_bias_546_init188 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24276,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_519_off_bias_548) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_519_off_bias_546_init188);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_522 */
    static const LL_Activacc_InitTypeDef Sigmoid_522_init188 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_522_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_522_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 66,
      .shift_b = 6,
      .shift_c = 10,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_522_init188);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_523 */
    static const LL_Arithacc_InitTypeDef Mul_523_init188 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_523_init188);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_523_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_523_mul_sub1__init188 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_523_mul_sub1__init188);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519 input ports=0 range=7[49152,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_dma_init_in_0_188 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_zero_off_out_541 */
      .offset_start = 49152,
      .offset_end = 50688,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_519_dma_init_in_0_188, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519 input ports=1 range=5[1507328,1605632] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_dma_init_in_1_188 = {
      /* 256x1x1x384(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_519_weights */
      .offset_start = 1507328,
      .offset_end = 1507712,
      .offset_limit = 1605696,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 384,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 256,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_519_dma_init_in_1_188, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519 input ports=2 range=7[73728,75776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_dma_init_in_2_188 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 1,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 73728,
      .offset_end = 75776,
      .offset_limit = 75840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_519_dma_init_in_2_188, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_ca_pipe_1 input ports=0 range=7[49152,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_ca_pipe_1_dma_init_in_0_188 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_zero_off_out_541_copy_in_305 ca pipe offset=1 */
      .offset_start = 50688,
      .offset_end = 52224,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_519_ca_pipe_1_dma_init_in_0_188, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_ca_pipe_2 input ports=0 range=7[49152,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_ca_pipe_2_dma_init_in_0_188 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_zero_off_out_541_copy_in_306 ca pipe offset=2 */
      .offset_start = 52224,
      .offset_end = 53760,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_519_ca_pipe_2_dma_init_in_0_188, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_ca_pipe_3 input ports=0 range=7[49152,73728] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_ca_pipe_3_dma_init_in_0_188 = {
      /* 8x8x24(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_zero_off_out_541_copy_in_307 ca pipe offset=3 */
      .offset_start = 53760,
      .offset_end = 55296,
      .offset_limit = 73792,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 6144,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_519_ca_pipe_3_dma_init_in_0_188, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 155648 */
    /* octoFlash -> 98304 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_519_ca_pipe_3 output ports=0 range=7[73728,75776] */

    static const LL_Streng_TensorInitTypeDef Conv2D_519_ca_pipe_3_dma_init_out_0_188 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_519_out_0_cp_in_305_cp_in_306_cp_in_307 */
      .offset_start = 73728,
      .offset_end = 75776,
      .offset_limit = 75840,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_519_ca_pipe_3_dma_init_out_0_188, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_522 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_522_dma_init_out_0_188 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_522_out_0 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Sigmoid_522_dma_init_out_0_188, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_523_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_523_mul_sub1__dma_init_out_0_188 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_523_out_0_cp_in_308_cp_in_309 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_523_mul_sub1__dma_init_out_0_188, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 196608 */

    static const LL_Switch_InitTypeDef switch_init_in_188[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_519_mul_scale_543 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_off_bias_546 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_522 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_522 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=188 */
    LL_Switch_Init(switch_init_in_188, 22);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_188_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_188_all_units, 18);

  }

  ec_trace_wait_epoch_end(0x16);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_188[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_519_mul_scale_543 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_519_off_bias_546 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_522 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_522 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=188 */
    LL_Switch_Deinit(switch_deinit_in_188, 22);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_188_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_188_all_units, 18);

  }
  ec_trace_end_epoch(188);
  ec_trace_start_epoch(189);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_523_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_523_mul_sub2__init189 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24660,
      .B_scalar = 31595,
      .C_scalar = -24357,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_523_mul_sub2__init189);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_523_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_523_mul_sub2__dma_init_in_0_189 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_523_out_0_copy_in_310 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_523_mul_sub2__dma_init_in_0_189, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_523_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_523_mul_sub2__dma_init_in_1_189 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_522_out_0_inserted_in2336_copy_in_310 */
      .offset_start = 32768,
      .offset_end = 33792,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_523_mul_sub2__dma_init_in_1_189, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_523_mul_sub2_ output ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_523_mul_sub2__dma_init_out_0_189 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_523_out_0_cp_in_308_cp_in_309_cp_in_310 */
      .offset_start = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_523_mul_sub2__dma_init_out_0_189, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_189[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=189 */
    LL_Switch_Init(switch_init_in_189, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_189_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_189_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_189[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_523_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=189 */
    LL_Switch_Deinit(switch_deinit_in_189, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_189_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_189_all_units, 4);

  }
  ec_trace_end_epoch(189);
  ec_trace_start_epoch(190);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_560_conv_identity */
    /* node=Conv2D_560_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560_conv_identity input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_conv_identity_dma_init_in_0_190 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_560_zero_off_out_595_copy_in_363 */
      .offset_start = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 256,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_560_conv_identity_dma_init_in_0_190, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560_conv_identity output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_conv_identity_dma_init_out_0_190 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_523_out_0_cp_in_308_cp_in_309_cp_in_310_cp_in_363 */
      .offset_start = 81920,
      .offset_end = 82432,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 32,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_560_conv_identity_dma_init_out_0_190, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_190[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=190 */
    LL_Switch_Init(switch_init_in_190, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_190_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_190_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_190[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560_conv_identity OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
    };


    /* epoch=190 */
    LL_Switch_Deinit(switch_deinit_in_190, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_190_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_190_all_units, 2);

  }
  ec_trace_end_epoch(190);
  ec_trace_start_epoch(191);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_560 */
    static const LL_Convacc_InitTypeDef Conv2D_560_init191 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 32,
      .afilt_first = 1,
      .afilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 7,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_560_init191);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Conv2D_560_mul_scale_597 */
    static const LL_Arithacc_InitTypeDef Conv2D_560_mul_scale_597_init191 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 11,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_560_mul_scale_599) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_560_mul_scale_597_init191);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_560_off_bias_600 */
    static const LL_Arithacc_InitTypeDef Conv2D_560_off_bias_600_init191 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32627,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_560_off_bias_602) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_560_off_bias_600_init191);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_563 */
    static const LL_Activacc_InitTypeDef Sigmoid_563_init191 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_563_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_563_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_563_init191);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_564 */
    static const LL_Arithacc_InitTypeDef Mul_564_init191 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_564_init191);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_564_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_564_mul_sub1__init191 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_564_mul_sub1__init191);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_527 */
    static const LL_Convacc_InitTypeDef Conv2D_527_init191 = {
      .simd = 2,
      .fsub = -126,
      .accumulate = 0,
      .fstat = 1,
      .fstatcnt = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_527_init191);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_dma_init_in_0_191 = {
      /* 8x8x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_560_zero_off_out_595 */
      .offset_start = 81920,
      .offset_end = 82432,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 32,
      .frame_tot_cnt = 512,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_560_dma_init_in_0_191, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560 input ports=1 range=5[884736,1032192] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_dma_init_in_1_191 = {
      /* 64x3x3x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_560_weights */
      .offset_start = 884736,
      .offset_end = 1032192,
      .offset_limit = 1032256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_560_dma_init_in_1_191, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560 input ports=2 range=7[202048,202560] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_dma_init_in_2_191 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 4,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 202048,
      .offset_end = 202560,
      .offset_limit = 202624,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_560_dma_init_in_2_191, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_527 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_527_dma_init_in_0_191 = {
      /* 8x8x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_527_zero_off_out_550 */
      .offset_start = 81920,
      .offset_end = 82432,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 512,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 32,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_527_dma_init_in_0_191, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_527 input ports=1 range=5[2486272,2504704] */

    static const LL_Streng_TensorInitTypeDef Conv2D_527_dma_init_in_1_191 = {
      /* 256x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_527_weights_inflated_639 */
      .offset_start = 2486272,
      .offset_end = 2504704,
      .offset_limit = 2504768,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_527_dma_init_in_1_191, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 294912 */
    /* octoFlash -> 165888 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_560 output ports=0 range=7[202048,202560] */

    static const LL_Streng_TensorInitTypeDef Conv2D_560_dma_init_out_0_191 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_560_out_0 */
      .offset_start = 202048,
      .offset_end = 202560,
      .offset_limit = 202624,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 512,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_560_dma_init_out_0_191, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_563 output ports=0 range=7[193856,197952] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_563_dma_init_out_0_191 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_563_out_0 */
      .offset_start = 193856,
      .offset_end = 194112,
      .offset_limit = 198016,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_563_dma_init_out_0_191, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_564_mul_sub1_ output ports=0 range=7[185664,193856] */

    static const LL_Streng_TensorInitTypeDef Mul_564_mul_sub1__dma_init_out_0_191 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_564_out_0_cp_in_312_cp_in_313 */
      .offset_start = 185664,
      .offset_end = 186176,
      .offset_limit = 193920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Mul_564_mul_sub1__dma_init_out_0_191, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_527 output ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_527_dma_init_out_0_191 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_527_out_0 */
      .offset_start = 49152,
      .offset_end = 49664,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_527_dma_init_out_0_191, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 294912 */

    static const LL_Switch_InitTypeDef switch_init_in_191[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 31, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_560_mul_scale_597 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560_off_bias_600 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_563 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_563 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=191 */
    LL_Switch_Init(switch_init_in_191, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_191_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_191_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x93);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_191[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 31, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_560_mul_scale_597 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_560_off_bias_600 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_563 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_563 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub1_ OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
    };


    /* epoch=191 */
    LL_Switch_Deinit(switch_deinit_in_191, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_191_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_191_all_units, 16);

  }
  ec_trace_end_epoch(191);
  ec_trace_start_epoch(192);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_527_mul_scale_552 */
    static const LL_Arithacc_InitTypeDef Conv2D_527_mul_scale_552_init192 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 10,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_527_mul_scale_554) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_527_mul_scale_552_init192);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_527_off_bias_555 */
    static const LL_Arithacc_InitTypeDef Conv2D_527_off_bias_555_init192 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 18752,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_527_off_bias_557) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_527_off_bias_555_init192);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_530 */
    static const LL_Activacc_InitTypeDef Sigmoid_530_init192 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_530_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_530_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 4,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_530_init192);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Sub node=Mul_564_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_564_mul_sub2__init192 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 19,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17015,
      .B_scalar = -25523,
      .C_scalar = -16542,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_564_mul_sub2__init192);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_527_mul_scale_552 input ports=0 range=7[49152,81920] */

    static const LL_Streng_TensorInitTypeDef Conv2D_527_mul_scale_552_dma_init_in_0_192 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_527_out_0 */
      .offset_start = 49152,
      .offset_end = 49664,
      .offset_limit = 81984,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_527_mul_scale_552_dma_init_in_0_192, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_564_mul_sub2_ input ports=0 range=7[185664,193856] */

    static const LL_Streng_TensorInitTypeDef Mul_564_mul_sub2__dma_init_in_0_192 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_564_out_0_copy_in_314 */
      .offset_start = 185664,
      .offset_end = 186176,
      .offset_limit = 193920,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_564_mul_sub2__dma_init_in_0_192, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_564_mul_sub2_ input ports=1 range=7[193856,197952] */

    static const LL_Streng_TensorInitTypeDef Mul_564_mul_sub2__dma_init_in_1_192 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_563_out_0_inserted_in2345_copy_in_314 */
      .offset_start = 193856,
      .offset_end = 194112,
      .offset_limit = 198016,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_564_mul_sub2__dma_init_in_1_192, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 45056 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_527_off_bias_555 output ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Conv2D_527_off_bias_555_dma_init_out_0_192 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_527_off_bias_out_556 */
      .offset_start = 81920,
      .offset_end = 82176,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_527_off_bias_555_dma_init_out_0_192, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_530 output ports=0 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_530_dma_init_out_0_192 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_530_out_0 */
      .offset_start = 32768,
      .offset_end = 33024,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Sigmoid_530_dma_init_out_0_192, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_564_mul_sub2_ output ports=0 range=7[197952,202048] */

    static const LL_Streng_TensorInitTypeDef Mul_564_mul_sub2__dma_init_out_0_192 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_564_out_0_cp_in_312_cp_in_313_cp_in_314 */
      .offset_start = 197952,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_564_mul_sub2__dma_init_out_0_192, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_192[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_mul_scale_552 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_off_bias_555 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_off_bias_555 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_530 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_530 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=192 */
    LL_Switch_Init(switch_init_in_192, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_192_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_192_all_units, 10);

  }

  ec_trace_wait_epoch_end(0xb);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_192[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_mul_scale_552 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_off_bias_555 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_527_off_bias_555 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_530 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_530 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_564_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=192 */
    LL_Switch_Deinit(switch_deinit_in_192, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_192_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_192_all_units, 10);

  }
  ec_trace_end_epoch(192);
  ec_trace_start_epoch(193);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_531 */
    static const LL_Arithacc_InitTypeDef Mul_531_init193 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_531_init193);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_531_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_531_mul_sub1__init193 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_531_mul_sub1__init193);


    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Conv2D_568_conv_identity */
    /* node=Conv2D_568_conv_identity satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531 input ports=0 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_531_dma_init_in_0_193 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_529_out_0 */
      .offset_start = 81920,
      .offset_end = 82176,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_531_dma_init_in_0_193, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531 input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_531_dma_init_in_1_193 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_530_out_0 */
      .offset_start = 32768,
      .offset_end = 33024,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_531_dma_init_in_1_193, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531_mul_sub1_ input ports=1 range=7[81920,98304] */

    static const LL_Streng_TensorInitTypeDef Mul_531_mul_sub1__dma_init_in_1_193 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_529_out_0_copy_in_316 */
      .offset_start = 81920,
      .offset_end = 82176,
      .offset_limit = 98368,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_531_mul_sub1__dma_init_in_1_193, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568_conv_identity input ports=0 range=7[197952,202048] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_conv_identity_dma_init_in_0_193 = {
      /* memory canonical to batch=8 */
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_568_zero_off_out_604_copy_in_364 */
      .offset_start = 197952,
      .offset_limit = 202112,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 8,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_568_conv_identity_dma_init_in_0_193, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 53248 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531_mul_sub1_ output ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_531_mul_sub1__dma_init_out_0_193 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_531_out_0_cp_in_315_cp_in_316 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_531_mul_sub1__dma_init_out_0_193, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568_conv_identity output ports=0 range=7[185664,189760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_conv_identity_dma_init_out_0_193 = {
      /* to memory with batch=8 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_564_out_0_cp_in_312_cp_in_313_cp_in_314_cp_in_364 */
      .offset_start = 185664,
      .offset_end = 186176,
      .offset_limit = 189824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 8,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_568_conv_identity_dma_init_out_0_193, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 36864 */

    static const LL_Switch_InitTypeDef switch_init_in_193[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=193 */
    LL_Switch_Init(switch_init_in_193, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_193_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_193_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x81);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_193[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub1_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568_conv_identity OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
    };


    /* epoch=193 */
    LL_Switch_Deinit(switch_deinit_in_193, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_193_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_193_all_units, 8);

  }
  ec_trace_end_epoch(193);
  ec_trace_start_epoch(194);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Mul_531_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_531_mul_sub2__init194 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 3,
      .By_shift = 0,
      .C_shift = 11,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 256,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17226,
      .B_scalar = -17226,
      .C_scalar = -16821,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_531_mul_sub2__init194);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531_mul_sub2_ input ports=0 range=7[0,32768] */

    static const LL_Streng_TensorInitTypeDef Mul_531_mul_sub2__dma_init_in_0_194 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_531_out_0_copy_in_317 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 32832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_531_mul_sub2__dma_init_in_0_194, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531_mul_sub2_ input ports=1 range=7[32768,49152] */

    static const LL_Streng_TensorInitTypeDef Mul_531_mul_sub2__dma_init_in_1_194 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_530_out_0_inserted_in2352_copy_in_317 */
      .offset_start = 32768,
      .offset_end = 33024,
      .offset_limit = 49216,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_531_mul_sub2__dma_init_in_1_194, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_531_mul_sub2_ output ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Mul_531_mul_sub2__dma_init_out_0_194 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_531_out_0_cp_in_315_cp_in_316_cp_in_317 */
      .offset_start = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 256,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 16384,
      .frame_loop_cnt = 64,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_531_mul_sub2__dma_init_out_0_194, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 16384 */

    static const LL_Switch_InitTypeDef switch_init_in_194[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=194 */
    LL_Switch_Init(switch_init_in_194, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_194_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_194_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_194[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_531_mul_sub2_ OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=194 */
    LL_Switch_Deinit(switch_deinit_in_194, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_194_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_194_all_units, 4);

  }
  ec_trace_end_epoch(194);
  ec_trace_start_epoch(195);
  {
    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_534 */
    static const LL_Convacc_InitTypeDef Conv2D_534_init195 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 4,
      .afilt_first = 1,
      .afilt_last = 3,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_534_init195);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_534_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_534_ca_pipe_1_init195 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_534_ca_pipe_1_init195);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_534_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_534_ca_pipe_2_init195 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_534_ca_pipe_2_init195);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_534_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_534_ca_pipe_3_init195 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_534_ca_pipe_3_init195);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_534_mul_scale_561 */
    static const LL_Arithacc_InitTypeDef Conv2D_534_mul_scale_561_init195 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_534_mul_scale_563) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_534_mul_scale_561_init195);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_534_off_bias_564 */
    static const LL_Arithacc_InitTypeDef Conv2D_534_off_bias_564_init195 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 19978,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_534_off_bias_566) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_534_off_bias_564_init195);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_dma_init_in_0_195 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_zero_off_out_559 */
      .offset_start = 49152,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_534_dma_init_in_0_195, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534 input ports=1 range=5[2539520,2555904] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_dma_init_in_1_195 = {
      /* 64x1x1x256(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_534_weights */
      .offset_start = 2539520,
      .offset_end = 2539776,
      .offset_limit = 2555968,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 64,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_534_dma_init_in_1_195, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534 input ports=2 range=7[36928,38976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_dma_init_in_2_195 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 36928,
      .offset_end = 38976,
      .offset_limit = 39040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_534_dma_init_in_2_195, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534_ca_pipe_1 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_ca_pipe_1_dma_init_in_0_195 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_zero_off_out_559_copy_in_318 ca pipe offset=1 */
      .offset_start = 49168,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_534_ca_pipe_1_dma_init_in_0_195, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534_ca_pipe_2 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_ca_pipe_2_dma_init_in_0_195 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_zero_off_out_559_copy_in_319 ca pipe offset=2 */
      .offset_start = 49184,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_534_ca_pipe_2_dma_init_in_0_195, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534_ca_pipe_3 input ports=0 range=7[49152,65536] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_ca_pipe_3_dma_init_in_0_195 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_zero_off_out_559_copy_in_320 ca pipe offset=3 */
      .offset_start = 49200,
      .offset_limit = 65600,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 256,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_534_ca_pipe_3_dma_init_in_0_195, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 49152 */
    /* octoFlash -> 16384 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534_ca_pipe_3 output ports=0 range=7[36928,38976] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_ca_pipe_3_dma_init_out_0_195 = {
      /* partial accumulator 2048 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_out_0_cp_in_318_cp_in_319_cp_in_320 */
      .offset_start = 36928,
      .offset_end = 38976,
      .offset_limit = 39040,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_534_ca_pipe_3_dma_init_out_0_195, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_534_off_bias_564 output ports=0 range=7[28736,32832] */

    static const LL_Streng_TensorInitTypeDef Conv2D_534_off_bias_564_dma_init_out_0_195 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_534_off_bias_out_565 */
      .offset_start = 28736,
      .offset_end = 29760,
      .offset_limit = 32896,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_534_off_bias_564_dma_init_out_0_195, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 40960 */

    static const LL_Switch_InitTypeDef switch_init_in_195[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_534_mul_scale_561 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_off_bias_564 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_off_bias_564 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=195 */
    LL_Switch_Init(switch_init_in_195, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_195_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_195_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x9);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_195[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_1 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_2 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_ca_pipe_3 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 3, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_534_mul_scale_561 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_off_bias_564 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_534_off_bias_564 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=195 */
    LL_Switch_Deinit(switch_deinit_in_195, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_195_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_195_all_units, 14);

  }
  ec_trace_end_epoch(195);
  ec_trace_start_epoch(196);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_568 */
    static const LL_Convacc_InitTypeDef Conv2D_568_init196 = {
      .simd = 2,
      .fsub = -123,
      .accumulate = 1,
      .afilt_mode = AFILT_MODE_FRAMEZERO,
      .afilt_tot = 8,
      .afilt_first = 1,
      .afilt_last = 7,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_568_init196);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Conv2D_568_mul_scale_606 */
    static const LL_Arithacc_InitTypeDef Conv2D_568_mul_scale_606_init196 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_568_mul_scale_608) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_568_mul_scale_606_init196);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_568_off_bias_609 */
    static const LL_Arithacc_InitTypeDef Conv2D_568_off_bias_609_init196 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24700,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_568_off_bias_611) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_568_off_bias_609_init196);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_571 */
    static const LL_Activacc_InitTypeDef Sigmoid_571_init196 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_571_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_571_activ_ROM1) },
      .ROM0_nbytes = 4,
      .ROM1_nbytes = 84,
      .shift_b = 5,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 2,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_571_init196);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Mul_572 */
    static const LL_Arithacc_InitTypeDef Mul_572_init196 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_572_init196);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Mul_572_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_572_mul_sub1__init196 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_572_mul_sub1__init196);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_537 */
    static const LL_Activacc_InitTypeDef Sigmoid_537_init196 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_537_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_537_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_537_init196);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568 input ports=0 range=7[185664,189760] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_dma_init_in_0_196 = {
      /* 8x8x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_568_zero_off_out_604 */
      .offset_start = 185664,
      .offset_end = 186176,
      .offset_limit = 189824,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 8,
      .frame_tot_cnt = 128,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Conv2D_568_dma_init_in_0_196, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568 input ports=1 range=5[2310144,2347008] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_dma_init_in_1_196 = {
      /* 64x3x3x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_568_weights */
      .offset_start = 2310144,
      .offset_end = 2347008,
      .offset_limit = 2347072,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_568_dma_init_in_1_196, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568 input ports=2 range=7[20480,20992] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_dma_init_in_2_196 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .sync_with_other = 1,
      .nbits_unsigned = 0,
      .sync_dma = 8,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* ATONN_ACCUMULATOR_PORT */
      .offset_start = 20480,
      .offset_end = 20992,
      .offset_limit = 21056,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_568_dma_init_in_2_196, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_537 input ports=0 range=7[28736,32832] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_537_dma_init_in_0_196 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_536_out_0 */
      .offset_start = 28736,
      .offset_end = 29760,
      .offset_limit = 32896,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Sigmoid_537_dma_init_in_0_196, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 73728 */
    /* octoFlash -> 36864 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_568 output ports=0 range=7[20480,20992] */

    static const LL_Streng_TensorInitTypeDef Conv2D_568_dma_init_out_0_196 = {
      /* partial accumulator 512 (16 bits) */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_568_out_0 */
      .offset_start = 20480,
      .offset_end = 20992,
      .offset_limit = 21056,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 128,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_568_dma_init_out_0_196, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_571 output ports=0 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_571_dma_init_out_0_196 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_571_out_0 */
      .offset_start = 8192,
      .offset_end = 8448,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Sigmoid_571_dma_init_out_0_196, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_572_mul_sub1_ output ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_572_mul_sub1__dma_init_out_0_196 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_572_out_0_cp_in_321_cp_in_322 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_572_mul_sub1__dma_init_out_0_196, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_537 output ports=0 range=7[32832,36928] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_537_dma_init_out_0_196 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_537_out_0 */
      .offset_start = 32832,
      .offset_end = 33856,
      .offset_limit = 36992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sigmoid_537_dma_init_out_0_196, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 86016 */

    static const LL_Switch_InitTypeDef switch_init_in_196[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_568_mul_scale_606 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568_off_bias_609 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_571 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_571 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_537 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_537 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=196 */
    LL_Switch_Init(switch_init_in_196, 15);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_196_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_196_all_units, 15);

  }

  ec_trace_wait_epoch_end(0x11c);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_196[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 0, LL_Switch_Init_Frames(0) = 7, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(1) = 1, LL_Switch_Init_Frames(1) = 1, }, /* Conv2D_568_mul_scale_606 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_568_off_bias_609 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_571 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_571 OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub1_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_537 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_537 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=196 */
    LL_Switch_Deinit(switch_deinit_in_196, 15);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_196_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_196_all_units, 15);

  }
  ec_trace_end_epoch(196);
  ec_trace_start_epoch(197);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_572_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_572_mul_sub2__init197 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 18,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 4,
      .By_shift = 0,
      .C_shift = 10,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29023,
      .B_scalar = 27210,
      .C_scalar = -28599,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_572_mul_sub2__init197);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Mul node=Mul_538 */
    static const LL_Arithacc_InitTypeDef Mul_538_init197 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_538_init197);


    /* Dma inputs units to cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_572_mul_sub2_ input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_572_mul_sub2__dma_init_in_0_197 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_572_out_0_copy_in_323 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_572_mul_sub2__dma_init_in_0_197, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_572_mul_sub2_ input ports=1 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Mul_572_mul_sub2__dma_init_in_1_197 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_571_out_0_inserted_in2362_copy_in_323 */
      .offset_start = 8192,
      .offset_end = 8448,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_572_mul_sub2__dma_init_in_1_197, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538 input ports=0 range=7[28736,32832] */

    static const LL_Streng_TensorInitTypeDef Mul_538_dma_init_in_0_197 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_536_out_0 */
      .offset_start = 28736,
      .offset_end = 29760,
      .offset_limit = 32896,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_538_dma_init_in_0_197, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538 input ports=1 range=7[32832,36928] */

    static const LL_Streng_TensorInitTypeDef Mul_538_dma_init_in_1_197 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_537_out_0 */
      .offset_start = 32832,
      .offset_end = 33856,
      .offset_limit = 36992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_538_dma_init_in_1_197, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 20480 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_572_mul_sub2_ output ports=0 range=7[24640,28736] */

    static const LL_Streng_TensorInitTypeDef Mul_572_mul_sub2__dma_init_out_0_197 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_572_out_0_cp_in_321_cp_in_322_cp_in_323 */
      .offset_start = 24640,
      .offset_limit = 28800,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_572_mul_sub2__dma_init_out_0_197, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538 output ports=0 range=7[12288,20480] */

    static const LL_Streng_TensorInitTypeDef Mul_538_dma_init_out_0_197 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_538_out_0 */
      .offset_start = 12288,
      .offset_end = 14336,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_538_dma_init_out_0_197, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 12288 */

    static const LL_Switch_InitTypeDef switch_init_in_197[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=197 */
    LL_Switch_Init(switch_init_in_197, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_197_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_197_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_197[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_572_mul_sub2_ OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=197 */
    LL_Switch_Deinit(switch_deinit_in_197, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_197_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_197_all_units, 8);

  }
  ec_trace_end_epoch(197);
  ec_trace_start_epoch(198);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_575 */
    static const LL_Convacc_InitTypeDef Conv2D_575_init198 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_575_init198);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_575_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_575_ca_pipe_1_init198 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_575_ca_pipe_1_init198);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_575_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_575_ca_pipe_2_init198 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_575_ca_pipe_2_init198);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_575_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_575_ca_pipe_3_init198 = {
      .simd = 2,
      .fsub = -125,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_575_ca_pipe_3_init198);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_575_mul_scale_615 */
    static const LL_Arithacc_InitTypeDef Conv2D_575_mul_scale_615_init198 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_575_mul_scale_617) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_575_mul_scale_615_init198);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Conv2D_575_off_bias_618 */
    static const LL_Arithacc_InitTypeDef Conv2D_575_off_bias_618_init198 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_575_off_bias_620) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Conv2D_575_off_bias_618_init198);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_538_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_538_mul_sub1__init198 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_538_mul_sub1__init198);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575 input ports=0 range=7[24640,28736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_dma_init_in_0_198 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_575_zero_off_out_613 */
      .offset_start = 24640,
      .offset_limit = 28800,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_575_dma_init_in_0_198, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575 input ports=1 range=5[2712320,2716416] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_dma_init_in_1_198 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_575_weights */
      .offset_start = 2712320,
      .offset_end = 2712576,
      .offset_limit = 2716480,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_575_dma_init_in_1_198, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575_ca_pipe_1 input ports=0 range=7[24640,28736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_ca_pipe_1_dma_init_in_0_198 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_575_zero_off_out_613_copy_in_327 ca pipe offset=1 */
      .offset_start = 24656,
      .offset_limit = 28800,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_575_ca_pipe_1_dma_init_in_0_198, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575_ca_pipe_2 input ports=0 range=7[24640,28736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_ca_pipe_2_dma_init_in_0_198 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_575_zero_off_out_613_copy_in_328 ca pipe offset=2 */
      .offset_start = 24672,
      .offset_limit = 28800,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_575_ca_pipe_2_dma_init_in_0_198, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575_ca_pipe_3 input ports=0 range=7[24640,28736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_ca_pipe_3_dma_init_in_0_198 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_575_zero_off_out_613_copy_in_329 ca pipe offset=3 */
      .offset_start = 24688,
      .offset_limit = 28800,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_575_ca_pipe_3_dma_init_in_0_198, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub1_ input ports=0 range=7[12288,20480] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub1__dma_init_in_0_198 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_538_out_0_copy_in_325 */
      .offset_start = 12288,
      .offset_end = 14336,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_538_mul_sub1__dma_init_in_0_198, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub1_ input ports=1 range=7[28736,32832] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub1__dma_init_in_1_198 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_536_out_0_copy_in_325 */
      .offset_start = 28736,
      .offset_end = 29760,
      .offset_limit = 32896,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_538_mul_sub1__dma_init_in_1_198, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16384 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_575_off_bias_618 output ports=0 range=7[20480,24576] */

    static const LL_Streng_TensorInitTypeDef Conv2D_575_off_bias_618_dma_init_out_0_198 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_575_off_bias_out_619 */
      .offset_start = 20480,
      .offset_limit = 24640,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_575_off_bias_618_dma_init_out_0_198, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub1_ output ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub1__dma_init_out_0_198 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_538_out_0_cp_in_324_cp_in_325 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_538_mul_sub1__dma_init_out_0_198, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 12288 */

    static const LL_Switch_InitTypeDef switch_init_in_198[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_mul_scale_615 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_off_bias_618 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_off_bias_618 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=198 */
    LL_Switch_Init(switch_init_in_198, 17);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_198_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_198_all_units, 16);

  }

  ec_trace_wait_epoch_end(0x82);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_198[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_mul_scale_615 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_off_bias_618 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_575_off_bias_618 OUT: in unit=STREAM_ENG_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub1_ OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=198 */
    LL_Switch_Deinit(switch_deinit_in_198, 17);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_198_all_units[] = {
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_198_all_units, 16);

  }
  ec_trace_end_epoch(198);
  ec_trace_start_epoch(199);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_538_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_538_mul_sub2__init199 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 17,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 5,
      .By_shift = 0,
      .C_shift = 9,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25176,
      .B_scalar = 26749,
      .C_scalar = -24033,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_538_mul_sub2__init199);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub2_ input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub2__dma_init_in_0_199 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_538_out_0_copy_in_326 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_538_mul_sub2__dma_init_in_0_199, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub2_ input ports=1 range=7[32832,36928] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub2__dma_init_in_1_199 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_537_out_0_inserted_in2369_copy_in_326 */
      .offset_start = 32832,
      .offset_end = 33856,
      .offset_limit = 36992,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_538_mul_sub2__dma_init_in_1_199, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_538_mul_sub2_ output ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Mul_538_mul_sub2__dma_init_out_0_199 = {
      /* to memory canonical from batch=16 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_538_out_0_cp_in_324_cp_in_325_cp_in_326 */
      .offset_start = 16384,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 4,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_538_mul_sub2__dma_init_out_0_199, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4096 */

    static const LL_Switch_InitTypeDef switch_init_in_199[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=199 */
    LL_Switch_Init(switch_init_in_199, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_199_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_199_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_199[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_538_mul_sub2_ OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=199 */
    LL_Switch_Deinit(switch_deinit_in_199, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_199_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_199_all_units, 4);

  }
  ec_trace_end_epoch(199);
  ec_trace_start_epoch(200);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_542 */
    static const LL_Convacc_InitTypeDef Conv2D_542_init200 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 0,
      .fstat = 1,
      .fstatcnt = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 3,
      .kernelHeight = 3,
      .nKernels = 4,
      .batchDepth = 8,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 1,
      .right_padding = 1,
      .top_padding = 1,
      .bot_padding = 1,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_542_init200);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_542_mul_scale_570 */
    static const LL_Arithacc_InitTypeDef Conv2D_542_mul_scale_570_init200 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 14,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_542_mul_scale_572) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_542_mul_scale_570_init200);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_542_off_bias_573 */
    static const LL_Arithacc_InitTypeDef Conv2D_542_off_bias_573_init200 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29994,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_542_off_bias_575) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_542_off_bias_573_init200);


    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_545 */
    static const LL_Activacc_InitTypeDef Sigmoid_545_init200 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_545_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_545_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 72,
      .shift_b = 3,
      .shift_c = 8,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_545_init200);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_542 input ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Conv2D_542_dma_init_in_0_200 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_542_zero_off_out_568 */
      .offset_start = 16384,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 8,
      .batch_offset = 64,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 8,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 8,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_542_dma_init_in_0_200, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_542 input ports=1 range=5[2679040,2683648] */

    static const LL_Streng_TensorInitTypeDef Conv2D_542_dma_init_in_1_200 = {
      /* 64x3x3x8(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_542_weights_inflated_641 */
      .offset_start = 2679040,
      .offset_end = 2683648,
      .offset_limit = 2683712,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_542_dma_init_in_1_200, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4096 */
    /* octoFlash -> 4608 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_542_off_bias_573 output ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_542_off_bias_573_dma_init_out_0_200 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_542_off_bias_out_574 */
      .offset_start = 12288,
      .offset_end = 12544,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_542_off_bias_573_dma_init_out_0_200, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_545 output ports=0 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_545_dma_init_out_0_200 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_545_out_0 */
      .offset_start = 8192,
      .offset_end = 8448,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_545_dma_init_out_0_200, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_200[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_mul_scale_570 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_off_bias_573 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_off_bias_573 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_545 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_545 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=200 */
    LL_Switch_Init(switch_init_in_200, 7);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_200_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_200_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x44);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_200[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_mul_scale_570 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_off_bias_573 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_542_off_bias_573 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_545 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_545 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
    };


    /* epoch=200 */
    LL_Switch_Deinit(switch_deinit_in_200, 7);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_200_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_200_all_units, 8);

  }
  ec_trace_end_epoch(200);
  ec_trace_start_epoch(201);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_546 */
    static const LL_Arithacc_InitTypeDef Mul_546_init201 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_546_init201);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_546_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_546_mul_sub1__init201 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_546_mul_sub1__init201);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_546_dma_init_in_0_201 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_544_out_0 */
      .offset_start = 12288,
      .offset_end = 12544,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_546_dma_init_in_0_201, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546 input ports=1 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Mul_546_dma_init_in_1_201 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_545_out_0 */
      .offset_start = 8192,
      .offset_end = 8448,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_546_dma_init_in_1_201, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546_mul_sub1_ input ports=1 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_546_mul_sub1__dma_init_in_1_201 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_544_out_0_copy_in_331 */
      .offset_start = 12288,
      .offset_end = 12544,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Mul_546_mul_sub1__dma_init_in_1_201, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546_mul_sub1_ output ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_546_mul_sub1__dma_init_out_0_201 = {
      /* to memory with batch=4 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_546_out_0_cp_in_330_cp_in_331 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_546_mul_sub1__dma_init_out_0_201, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_201[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=201 */
    LL_Switch_Init(switch_init_in_201, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_201_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_201_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_201[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=201 */
    LL_Switch_Deinit(switch_deinit_in_201, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_201_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_201_all_units, 6);

  }
  ec_trace_end_epoch(201);
  ec_trace_start_epoch(202);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Mul_546_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_546_mul_sub2__init202 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 21,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 13,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 4,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32343,
      .B_scalar = -32343,
      .C_scalar = -31225,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_546_mul_sub2__init202);


    /* Dma inputs units to cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546_mul_sub2_ input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_546_mul_sub2__dma_init_in_0_202 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_546_out_0_copy_in_332 */
      .offset_start = 0,
      .offset_end = 512,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 512,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_546_mul_sub2__dma_init_in_0_202, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546_mul_sub2_ input ports=1 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Mul_546_mul_sub2__dma_init_in_1_202 = {
      /* from memory with batch=4 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_545_out_0_inserted_in2379_copy_in_332 */
      .offset_start = 8192,
      .offset_end = 8448,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_546_mul_sub2__dma_init_in_1_202, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_546_mul_sub2_ output ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Mul_546_mul_sub2__dma_init_out_0_202 = {
      /* to memory canonical from batch=4 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_546_out_0_cp_in_330_cp_in_331_cp_in_332 */
      .offset_start = 16384,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 4,
      .batch_offset = 64,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 4096,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_546_mul_sub2__dma_init_out_0_202, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4096 */

    static const LL_Switch_InitTypeDef switch_init_in_202[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=202 */
    LL_Switch_Init(switch_init_in_202, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_202_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_202_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_202[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_546_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=202 */
    LL_Switch_Deinit(switch_deinit_in_202, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_202_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_202_all_units, 4);

  }
  ec_trace_end_epoch(202);
  ec_trace_start_epoch(203);
  {
    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_549 */
    static const LL_Convacc_InitTypeDef Conv2D_549_init203 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 0,
      .kfilt_tot = 64,
      .kfilt_first = 0,
      .kfilt_last = 15,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 4,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_549_init203);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_549_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_549_ca_pipe_1_init203 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 16,
      .kfilt_last = 31,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_549_ca_pipe_1_init203);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_549_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_549_ca_pipe_2_init203 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 32,
      .kfilt_last = 47,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_549_ca_pipe_2_init203);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_549_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_549_ca_pipe_3_init203 = {
      .simd = 2,
      .fsub = -120,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 64,
      .kfilt_first = 48,
      .kfilt_last = 63,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 4,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 16,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_549_ca_pipe_3_init203);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_549_mul_scale_579 */
    static const LL_Arithacc_InitTypeDef Conv2D_549_mul_scale_579_init203 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = { (unsigned char *)(__blob_Conv2D_549_mul_scale_581) },
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_549_mul_scale_579_init203);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Conv2D_549_off_bias_582 */
    static const LL_Arithacc_InitTypeDef Conv2D_549_off_bias_582_init203 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 0,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 17231,
      .B_scalar = 0,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = { (unsigned char *)(__blob_Conv2D_549_off_bias_584) },
      .vec_precision = {16, 16, 32},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_549_off_bias_582_init203);


    /* Unit= 17 [ACTIV_ACC_V2 1] */
    /* kind=Sigmoid node=Sigmoid_552 */
    static const LL_Activacc_InitTypeDef Sigmoid_552_init203 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_552_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_552_activ_ROM1) },
      .ROM0_nbytes = 1,
      .ROM1_nbytes = 48,
      .shift_b = 3,
      .shift_c = 7,
      .shift_norm = 8,
      .bwidth = 0,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(1, &Sigmoid_552_init203);


    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549 input ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_dma_init_in_0_203 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_549_zero_off_out_577 */
      .offset_start = 16384,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_549_dma_init_in_0_203, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549 input ports=1 range=5[2708224,2712320] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_dma_init_in_1_203 = {
      /* 64x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_549_weights */
      .offset_start = 2708224,
      .offset_end = 2708480,
      .offset_limit = 2712384,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 256,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_549_dma_init_in_1_203, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549_ca_pipe_1 input ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_ca_pipe_1_dma_init_in_0_203 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_549_zero_off_out_577_copy_in_333 ca pipe offset=1 */
      .offset_start = 16400,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_549_ca_pipe_1_dma_init_in_0_203, 1);

    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549_ca_pipe_2 input ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_ca_pipe_2_dma_init_in_0_203 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_549_zero_off_out_577_copy_in_334 ca pipe offset=2 */
      .offset_start = 16416,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_549_ca_pipe_2_dma_init_in_0_203, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549_ca_pipe_3 input ports=0 range=7[16384,20480] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_ca_pipe_3_dma_init_in_0_203 = {
      .dir = 0,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_549_zero_off_out_577_copy_in_335 ca pipe offset=3 */
      .offset_start = 16432,
      .offset_limit = 20544,
      .frame_count = 0,
      .fwidth = 8,
      .fheight = 8,
      .batch_depth = 16,
      .batch_offset = 64,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_549_ca_pipe_3_dma_init_in_0_203, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4096 */
    /* octoFlash -> 4096 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_549_off_bias_582 output ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_549_off_bias_582_dma_init_out_0_203 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_549_off_bias_out_583 */
      .offset_start = 12288,
      .offset_end = 13312,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_549_off_bias_582_dma_init_out_0_203, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_552 output ports=0 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_552_dma_init_out_0_203 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_552_out_0 */
      .offset_start = 8192,
      .offset_end = 9216,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sigmoid_552_dma_init_out_0_203, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_203[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_mul_scale_579 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_off_bias_582 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_off_bias_582 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_552 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_552 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=203 */
    LL_Switch_Init(switch_init_in_203, 16);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_203_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_203_all_units, 14);

  }

  ec_trace_wait_epoch_end(0x84);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_203[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_1 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_2 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_ca_pipe_3 IN: in unit=CONV_ACC_V2 0 in port=2 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_mul_scale_579 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_off_bias_582 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_549_off_bias_582 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_552 IN: in unit=ACTIV_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_552 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ACTIV_ACC_V2 1 out port=0 */
    };


    /* epoch=203 */
    LL_Switch_Deinit(switch_deinit_in_203, 16);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_203_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ACTIV, 1} }, /* ACTIV_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_203_all_units, 14);

  }
  ec_trace_end_epoch(203);
  ec_trace_start_epoch(204);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_553 */
    static const LL_Arithacc_InitTypeDef Mul_553_init204 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_553_init204);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_553_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_553_mul_sub1__init204 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_553_mul_sub1__init204);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_553_dma_init_in_0_204 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_551_out_0 */
      .offset_start = 12288,
      .offset_end = 13312,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_553_dma_init_in_0_204, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553 input ports=1 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Mul_553_dma_init_in_1_204 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_552_out_0 */
      .offset_start = 8192,
      .offset_end = 9216,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Mul_553_dma_init_in_1_204, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553_mul_sub1_ input ports=1 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_553_mul_sub1__dma_init_in_1_204 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_551_out_0_copy_in_337 */
      .offset_start = 12288,
      .offset_end = 13312,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_553_mul_sub1__dma_init_in_1_204, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553_mul_sub1_ output ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_553_mul_sub1__dma_init_out_0_204 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_553_out_0_cp_in_336_cp_in_337 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_553_mul_sub1__dma_init_out_0_204, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 8192 */

    static const LL_Switch_InitTypeDef switch_init_in_204[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=204 */
    LL_Switch_Init(switch_init_in_204, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_204_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_204_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x10);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_204[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub1_ OUT: in unit=STREAM_ENG_V2 4 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=204 */
    LL_Switch_Deinit(switch_deinit_in_204, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_204_all_units[] = {
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_204_all_units, 6);

  }
  ec_trace_end_epoch(204);
  ec_trace_start_epoch(205);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_553_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_553_mul_sub2__init205 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 2,
      .By_shift = 0,
      .C_shift = 12,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 64,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30756,
      .B_scalar = 30756,
      .C_scalar = -29503,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_553_mul_sub2__init205);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553_mul_sub2_ input ports=0 range=7[0,8192] */

    static const LL_Streng_TensorInitTypeDef Mul_553_mul_sub2__dma_init_in_0_205 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_553_out_0_copy_in_338 */
      .offset_start = 0,
      .offset_end = 2048,
      .offset_limit = 8256,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2048,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Mul_553_mul_sub2__dma_init_in_0_205, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553_mul_sub2_ input ports=1 range=7[8192,12288] */

    static const LL_Streng_TensorInitTypeDef Mul_553_mul_sub2__dma_init_in_1_205 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sigmoid_552_out_0_inserted_in2389_copy_in_338 */
      .offset_start = 8192,
      .offset_end = 9216,
      .offset_limit = 12352,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_553_mul_sub2__dma_init_in_1_205, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 12288 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_553_mul_sub2_ output ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Mul_553_mul_sub2__dma_init_out_0_205 = {
      /* to memory with batch=16 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_553_out_0_cp_in_336_cp_in_337_cp_in_338 */
      .offset_start = 12288,
      .offset_end = 13312,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1024,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Mul_553_mul_sub2__dma_init_out_0_205, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 4096 */

    static const LL_Switch_InitTypeDef switch_init_in_205[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=205 */
    LL_Switch_Init(switch_init_in_205, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_205_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_205_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_205[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_553_mul_sub2_ OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=205 */
    LL_Switch_Deinit(switch_deinit_in_205, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_205_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_205_all_units, 4);

  }
  ec_trace_end_epoch(205);
  ec_trace_start_epoch(206);
  {
    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_556 */
    static const LL_Convacc_InitTypeDef Conv2D_556_init206 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 0,
      .kfilt_tot = 4,
      .kfilt_first = 0,
      .kfilt_last = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 5,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_556_init206);


    /* Unit= 11 [CONV_ACC_V2 1] */
    /* kind=Conv node=Conv2D_556_ca_pipe_1 */
    static const LL_Convacc_InitTypeDef Conv2D_556_ca_pipe_1_init206 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 1,
      .kfilt_last = 1,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(1, &Conv2D_556_ca_pipe_1_init206);


    /* Unit= 12 [CONV_ACC_V2 2] */
    /* kind=Conv node=Conv2D_556_ca_pipe_2 */
    static const LL_Convacc_InitTypeDef Conv2D_556_ca_pipe_2_init206 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 2,
      .kfilt_last = 2,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 3,
      .shift_o = 0,
      .raw_o = 1,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(2, &Conv2D_556_ca_pipe_2_init206);


    /* Unit= 13 [CONV_ACC_V2 3] */
    /* kind=Conv node=Conv2D_556_ca_pipe_3 */
    static const LL_Convacc_InitTypeDef Conv2D_556_ca_pipe_3_init206 = {
      .simd = 2,
      .fsub = -119,
      .accumulate = 1,
      .accumulate_first = 1,
      .kfilt_tot = 4,
      .kfilt_first = 3,
      .kfilt_last = 3,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 0,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 2,
      .shift_f = 0,
      .shift_a = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 5,
      .raw_o = 0,
      .fWidth = 8,
      .fHeight = 8,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 7,
      .top_crop = 0,
      .bot_crop = 7,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(3, &Conv2D_556_ca_pipe_3_init206);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Conv2D_556_mul_scale_588 */
    static const LL_Arithacc_InitTypeDef Conv2D_556_mul_scale_588_init206 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 25371,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_556_mul_scale_588_init206);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Conv2D_556_off_bias_591 */
    static const LL_Arithacc_InitTypeDef Conv2D_556_off_bias_591_init206 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 8,
      .fHeight = 8,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 23427,
      .B_scalar = 367,
      .C_scalar = (short)12625,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_556_off_bias_591_init206);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_dma_init_in_0_206 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_556_zero_off_out_586 */
      .offset_start = 12288,
      .offset_end = 13312,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Conv2D_556_dma_init_in_0_206, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556 input ports=1 range=5[2770672,2770736] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_dma_init_in_1_206 = {
      /* 1x1x1x64(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_556_weights */
      .offset_start = 2770672,
      .offset_end = 2770688,
      .offset_limit = 2770800,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 16,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 4,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Conv2D_556_dma_init_in_1_206, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556_ca_pipe_1 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_ca_pipe_1_dma_init_in_0_206 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_556_zero_off_out_586_copy_in_339 ca pipe offset=1 */
      .offset_start = 13312,
      .offset_end = 14336,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Conv2D_556_ca_pipe_1_dma_init_in_0_206, 1);

    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556_ca_pipe_2 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_ca_pipe_2_dma_init_in_0_206 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_556_zero_off_out_586_copy_in_340 ca pipe offset=2 */
      .offset_start = 14336,
      .offset_end = 15360,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Conv2D_556_ca_pipe_2_dma_init_in_0_206, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556_ca_pipe_3 input ports=0 range=7[12288,16384] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_ca_pipe_3_dma_init_in_0_206 = {
      /* 8x8x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 1,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)__LL_ATON_LIB_PHYSICAL_TO_VIRTUAL_ADDR(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_556_zero_off_out_586_copy_in_341 ca pipe offset=3 */
      .offset_start = 15360,
      .offset_end = 16384,
      .offset_limit = 16448,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 4096,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 1,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Conv2D_556_ca_pipe_3_dma_init_in_0_206, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 4096 */
    /* octoFlash -> 64 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_556_off_bias_591 output ports=0 range=7[24576,24640] */

    static const LL_Streng_TensorInitTypeDef Conv2D_556_off_bias_591_dma_init_out_0_206 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_556_off_bias_out_592 */
      .offset_start = 24576,
      .offset_end = 24640,
      .offset_limit = 24704,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 64,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Conv2D_556_off_bias_591_dma_init_out_0_206, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 64 */

    static const LL_Switch_InitTypeDef switch_init_in_206[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_mul_scale_588 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_off_bias_591 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_off_bias_591 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=206 */
    LL_Switch_Init(switch_init_in_206, 14);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_206_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_206_all_units, 12);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_206[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 1, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_1 IN: in unit=CONV_ACC_V2 1 in port=2 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 2, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_2 IN: in unit=CONV_ACC_V2 2 in port=2 out unit=CONV_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 3, 2), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_ca_pipe_3 IN: in unit=CONV_ACC_V2 3 in port=2 out unit=CONV_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_mul_scale_588 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=CONV_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_off_bias_591 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_556_off_bias_591 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=206 */
    LL_Switch_Deinit(switch_deinit_in_206, 14);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_206_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {CONVACC, 1} }, /* CONV_ACC_V2 */
      { {CONVACC, 2} }, /* CONV_ACC_V2 */
      { {CONVACC, 3} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_206_all_units, 12);

  }
  ec_trace_end_epoch(206);
  ec_trace_end_blob("_ec_blob_187");
}

void trace_ec__ec_blob_208(void) {
  ec_trace_start_blob("_ec_blob_208");
  ec_trace_start_epoch(208);
  {
  }
  {
  }
  ec_trace_end_epoch(208);
  ec_trace_start_epoch(209);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Concat node=Concat_583 */
    /* node=Concat_583 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_583 input ports=0 range=7[98304,185664] */

    static const LL_Streng_TensorInitTypeDef Concat_583_dma_init_in_0_209 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_384_out_0 */
      .offset_start = 98304,
      .offset_end = 185664,
      .offset_limit = 185728,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 87360,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Concat_583_dma_init_in_0_209, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 87360 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Concat_583 output ports=0 range=7[0,87360] */

    static const LL_Streng_TensorInitTypeDef Concat_583_dma_init_out_0_209 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Concat_583_out_0 */
      .offset_start = 0,
      .offset_end = 87360,
      .offset_limit = 87424,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 87360,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 24,
      .nbits_out = 24,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Concat_583_dma_init_out_0_209, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 87360 */

    static const LL_Switch_InitTypeDef switch_init_in_209[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_583 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=209 */
    LL_Switch_Init(switch_init_in_209, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_209_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_209_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_209[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Concat_583 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=209 */
    LL_Switch_Deinit(switch_deinit_in_209, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_209_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_209_all_units, 2);

  }
  ec_trace_end_epoch(209);
  ec_trace_end_blob("_ec_blob_208");
}

void trace_ec__ec_blob_212(void) {
  ec_trace_start_blob("_ec_blob_212");
  ec_trace_start_epoch(212);
  {
    /* Unit= 16 [ACTIV_ACC_V2 0] */
    /* kind=Sigmoid node=Sigmoid_585 */
    static const LL_Activacc_InitTypeDef Sigmoid_585_init212 = {
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .inbytes_f = 1,
      .outbytes_f = 1,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .signedop = 1,
      .shift_f = 0,
      .shift_o = 15,
      .parameter = 32640,
      .parameter_2 = 0,
      .ROM0_vector = { (unsigned char *)(__blob_Sigmoid_585_activ_ROM0) },
      .ROM1_vector = { (unsigned char *)(__blob_Sigmoid_585_activ_ROM1) },
      .ROM0_nbytes = 2,
      .ROM1_nbytes = 54,
      .shift_b = 6,
      .shift_c = 11,
      .shift_norm = 8,
      .bwidth = 1,
      .fsub = 0,
      .operation = ACTIV_FUNC,
    };

    /* Unit=ACTIV_ACC_V2 */
    LL_Activacc_Init(0, &Sigmoid_585_init212);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Quantize_588 */
    static const LL_Arithacc_InitTypeDef Quantize_588_init212 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31510,
      .B_scalar = -3,
      .C_scalar = (short)35588,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Quantize_588_init212);


    /* Dma inputs units to cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sigmoid_585 input ports=0 range=7[173376,174720] */

    static const LL_Streng_TensorInitTypeDef Sigmoid_585_dma_init_in_0_212 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_584_out_0 */
      .offset_start = 173376,
      .offset_end = 174720,
      .offset_limit = 174784,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1344,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sigmoid_585_dma_init_in_0_212, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 1344 */

    /* Dma output units from cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Quantize_588 output ports=0 range=7[174720,176064] */

    static const LL_Streng_TensorInitTypeDef Quantize_588_dma_init_out_0_212 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Quantize_588_out_0 */
      .offset_start = 174720,
      .offset_end = 176064,
      .offset_limit = 176128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 1344,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Quantize_588_dma_init_out_0_212, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 1344 */

    static const LL_Switch_InitTypeDef switch_init_in_212[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_585 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_588 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_588 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=212 */
    LL_Switch_Init(switch_init_in_212, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_212_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_212_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x40);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_212[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sigmoid_585 IN: in unit=ACTIV_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ACTIV, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_588 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=ACTIV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Quantize_588 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=212 */
    LL_Switch_Deinit(switch_deinit_in_212, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_212_all_units[] = {
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ACTIV, 0} }, /* ACTIV_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_212_all_units, 4);

  }
  ec_trace_end_epoch(212);
  ec_trace_end_blob("_ec_blob_212");
}

void trace_ec__ec_blob_214(void) {
  ec_trace_start_blob("_ec_blob_214");
  ec_trace_start_epoch(214);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2401 */
    /* node=Identity_inserted_id2401 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2401 input ports=0 range=7[0,86016] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2401_dma_init_in_0_214 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_592_out_0_inserted_in2401 */
      .offset_start = 0,
      .offset_end = 5376,
      .offset_limit = 86080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Identity_inserted_id2401_dma_init_in_0_214, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 86016 */

    /* Dma output units from cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2401 output ports=0 range=7[86016,172032] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2401_dma_init_out_0_214 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_592_out_0_inserted_out2401 */
      .offset_start = 86016,
      .offset_limit = 172096,
      .frame_count = 0,
      .fwidth = 1344,
      .fheight = 4,
      .batch_depth = 1,
      .batch_offset = 16,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 86016,
      .frame_loop_cnt = 16,
      .frame_tot_cnt = 16,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Identity_inserted_id2401_dma_init_out_0_214, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 86016 */

    static const LL_Switch_InitTypeDef switch_init_in_214[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2401 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=214 */
    LL_Switch_Init(switch_init_in_214, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_214_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_214_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x200);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_214[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2401 OUT: in unit=STREAM_ENG_V2 9 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=214 */
    LL_Switch_Deinit(switch_deinit_in_214, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_214_all_units[] = {
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_214_all_units, 2);

  }
  ec_trace_end_epoch(214);
  ec_trace_end_blob("_ec_blob_214");
}

void trace_ec__ec_blob_216(void) {
  ec_trace_start_blob("_ec_blob_216");
  ec_trace_start_epoch(216);
  {
    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Sub node=Conv2D_594_suboff_621 */
    static const LL_Arithacc_InitTypeDef Conv2D_594_suboff_621_init216 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 0,
      .saturation_o = 0,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_SCALAR,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1344,
      .fHeight = 4,
      .fChannels = 16,
      .batchDepth = 16,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 32,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Conv2D_594_suboff_621_init216);


    /* Unit= 10 [CONV_ACC_V2 0] */
    /* kind=Conv node=Conv2D_594 */
    static const LL_Convacc_InitTypeDef Conv2D_594_init216 = {
      .simd = 1,
      .fsub = 0,
      .accumulate = 0,
      .rounding_f = 0,
      .saturation_f = 0,
      .round_mode_f = 0,
      .f_unsigned = 1,
      .k_unsigned = 0,
      .deepmode = 0,
      .dss2mode = 0,
      .kseten = 0,
      .zfbias = 0,
      .inbytes_f = 1,
      .shift_f = 0,
      .shift_a = 3,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 3,
      .raw_o = 0,
      .fWidth = 1344,
      .fHeight = 4,
      .kernelWidth = 1,
      .kernelHeight = 1,
      .nKernels = 1,
      .batchDepth = 16,
      .hstride = 1,
      .vstride = 1,
      .left_padding = 0,
      .right_padding = 0,
      .top_padding = 0,
      .bot_padding = 0,
      .left_crop = 0,
      .right_crop = 1343,
      .top_crop = 0,
      .bot_crop = 3,
    };

    /* Unit=CONV_ACC_V2 */
    LL_Convacc_Init(0, &Conv2D_594_init216);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Mul node=Conv2D_594_mul_scale_624 */
    static const LL_Arithacc_InitTypeDef Conv2D_594_mul_scale_624_init216 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 13,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1344,
      .fHeight = 4,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 30962,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Conv2D_594_mul_scale_624_init216);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Add node=Conv2D_594_off_bias_627 */
    static const LL_Arithacc_InitTypeDef Conv2D_594_off_bias_627_init216 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 2,
      .outbytes_y = 2,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 20,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 1344,
      .fHeight = 4,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 26811,
      .B_scalar = -2048,
      .C_scalar = (short)0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {16, 16, 16},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Conv2D_594_off_bias_627_init216);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_594_suboff_621 input ports=0 range=7[0,86016] */

    static const LL_Streng_TensorInitTypeDef Conv2D_594_suboff_621_dma_init_in_0_216 = {
      /* from memory with batch=16 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Softmax_593_out_0 */
      .offset_start = 0,
      .offset_end = 86016,
      .offset_limit = 86080,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 86016,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Conv2D_594_suboff_621_dma_init_in_0_216, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_594 input ports=1 range=5[2771680,2771696] */

    static const LL_Streng_TensorInitTypeDef Conv2D_594_dma_init_in_1_216 = {
      /* 1x1x1x16(8 bits) */
      .dir = 0,
      .raw = 1,
      .continuous = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Conv2D_594_weights */
      .offset_start = 2771680,
      .offset_end = 2771696,
      .offset_limit = 2771760,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 0,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Conv2D_594_dma_init_in_1_216, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 86016 */
    /* octoFlash -> 16 */

    /* Dma output units from cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Conv2D_594_off_bias_627 output ports=0 range=7[96768,102144] */

    static const LL_Streng_TensorInitTypeDef Conv2D_594_off_bias_627_dma_init_out_0_216 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Conv2D_594_off_bias_out_628 */
      .offset_start = 96768,
      .offset_end = 102144,
      .offset_limit = 102208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Conv2D_594_off_bias_627_dma_init_out_0_216, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5376 */

    static const LL_Switch_InitTypeDef switch_init_in_216[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_suboff_621 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_594 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_mul_scale_624 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_off_bias_627 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_off_bias_627 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=216 */
    LL_Switch_Init(switch_init_in_216, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_216_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_216_all_units, 7);

  }

  ec_trace_wait_epoch_end(0x1);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_216[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_suboff_621 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 1, LL_Switch_Init_Source(1) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(1) = 0, LL_Switch_Init_Frames(1) = 255, }, /* Conv2D_594 IN: in unit=CONV_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, CONVACC, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594 IN: in unit=CONV_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_mul_scale_624 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=CONV_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_off_bias_627 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Conv2D_594_off_bias_627 OUT: in unit=STREAM_ENG_V2 0 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=216 */
    LL_Switch_Deinit(switch_deinit_in_216, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_216_all_units[] = {
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {CONVACC, 0} }, /* CONV_ACC_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_216_all_units, 7);

  }
  ec_trace_end_epoch(216);
  ec_trace_start_epoch(217);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Mul node=Mul_600 */
    static const LL_Arithacc_InitTypeDef Mul_600_init217 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_MUL,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 4,
      .fHeight = 1,
      .fChannels = 1344,
      .batchDepth = 1344,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 1,
      .B_scalar = 1,
      .C_scalar = 1,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_600_init217);


    /* Dma inputs units to cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600 input ports=0 range=7[96768,102144] */

    static const LL_Streng_TensorInitTypeDef Mul_600_dma_init_in_0_217 = {
      /* from memory with batch=1344 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_599_out_0 */
      .offset_start = 96768,
      .offset_end = 102144,
      .offset_limit = 102208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_600_dma_init_in_0_217, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600 input ports=1 range=5[2655232,2660608] */

    static const LL_Streng_TensorInitTypeDef Mul_600_dma_init_in_1_217 = {
      /* from memory with batch=1344 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Mul_600_param1 */
      .offset_start = 2655232,
      .offset_end = 2660608,
      .offset_limit = 2660672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_600_dma_init_in_1_217, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 5376 */
    /* octoFlash -> 5376 */

    /* Dma output units from cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600 output ports=0 range=7[86016,96768] */

    static const LL_Streng_TensorInitTypeDef Mul_600_dma_init_out_0_217 = {
      /* to memory with batch=1344 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_600_out_0 */
      .offset_start = 86016,
      .offset_end = 96768,
      .offset_limit = 96832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 10752,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_600_dma_init_out_0_217, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 10752 */

    static const LL_Switch_InitTypeDef switch_init_in_217[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=217 */
    LL_Switch_Init(switch_init_in_217, 3);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_217_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_217_all_units, 4);

  }

  ec_trace_wait_epoch_end(0x8);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_217[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 8 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600 OUT: in unit=STREAM_ENG_V2 3 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=217 */
    LL_Switch_Deinit(switch_deinit_in_217, 3);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_217_all_units[] = {
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_217_all_units, 4);

  }
  ec_trace_end_epoch(217);
  ec_trace_start_epoch(218);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_600_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_600_mul_sub1__init218 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 4,
      .fHeight = 1,
      .fChannels = 1344,
      .batchDepth = 1344,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_600_mul_sub1__init218);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Mul_600_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_600_mul_sub2__init218 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 2,
      .fWidth = 4,
      .fHeight = 1,
      .fChannels = 1344,
      .batchDepth = 1344,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 31788,
      .B_scalar = 31788,
      .C_scalar = -31362,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Mul_600_mul_sub2__init218);


    /* Dma inputs units to cycle: */
    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600_mul_sub1_ input ports=0 range=7[86016,96768] */

    static const LL_Streng_TensorInitTypeDef Mul_600_mul_sub1__dma_init_in_0_218 = {
      /* from memory with batch=1344 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_600_out_0_copy_in_344 */
      .offset_start = 86016,
      .offset_end = 96768,
      .offset_limit = 96832,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 10752,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_600_mul_sub1__dma_init_in_0_218, 1);

    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600_mul_sub1_ input ports=1 range=7[96768,102144] */

    static const LL_Streng_TensorInitTypeDef Mul_600_mul_sub1__dma_init_in_1_218 = {
      /* from memory with batch=1344 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Transpose_599_out_0_copy_in_344 */
      .offset_start = 96768,
      .offset_end = 102144,
      .offset_limit = 102208,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Mul_600_mul_sub1__dma_init_in_1_218, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600_mul_sub2_ input ports=1 range=5[2655232,2660608] */

    static const LL_Streng_TensorInitTypeDef Mul_600_mul_sub2__dma_init_in_1_218 = {
      /* from memory with batch=1344 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Mul_600_param1_inserted_in2403_copy_in_345 */
      .offset_start = 2655232,
      .offset_end = 2660608,
      .offset_limit = 2660672,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_600_mul_sub2__dma_init_in_1_218, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 16128 */
    /* octoFlash -> 5376 */

    /* Dma output units from cycle: */
    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_600_mul_sub2_ output ports=0 range=7[0,5376] */

    static const LL_Streng_TensorInitTypeDef Mul_600_mul_sub2__dma_init_out_0_218 = {
      /* to memory with batch=1344 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_600_out_0_cp_in_343_cp_in_344_cp_in_345 */
      .offset_start = 0,
      .offset_end = 5376,
      .offset_limit = 5440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_600_mul_sub2__dma_init_out_0_218, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5376 */

    static const LL_Switch_InitTypeDef switch_init_in_218[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=218 */
    LL_Switch_Init(switch_init_in_218, 5);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_218_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_218_all_units, 6);

  }

  ec_trace_wait_epoch_end(0x4);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_218[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub1_ IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_600_mul_sub2_ OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
    };


    /* epoch=218 */
    LL_Switch_Deinit(switch_deinit_in_218, 5);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_218_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_218_all_units, 6);

  }
  ec_trace_end_epoch(218);
  ec_trace_start_epoch(219);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Reshape node=Reshape_603 */
    /* node=Reshape_603 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Reshape_603 input ports=0 range=7[0,5376] */

    static const LL_Streng_TensorInitTypeDef Reshape_603_dma_init_in_0_219 = {
      /* memory canonical to batch=1 */
      .dir = 0,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_602_out_0 */
      .offset_start = 0,
      .offset_limit = 5440,
      .frame_count = 0,
      .fwidth = 4,
      .fheight = 1,
      .batch_depth = 1,
      .batch_offset = 1344,
      .frame_offset = 1,
      .line_offset = 0,
      .loop_offset = 5376,
      .frame_loop_cnt = 1344,
      .frame_tot_cnt = 1344,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Reshape_603_dma_init_in_0_219, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 5376 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Reshape_603 output ports=0 range=7[5376,10752] */

    static const LL_Streng_TensorInitTypeDef Reshape_603_dma_init_out_0_219 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Reshape_603_out_0 */
      .offset_start = 5376,
      .offset_end = 10752,
      .offset_limit = 10816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Reshape_603_dma_init_out_0_219, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5376 */

    static const LL_Switch_InitTypeDef switch_init_in_219[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Reshape_603 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=219 */
    LL_Switch_Init(switch_init_in_219, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_219_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_219_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_219[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Reshape_603 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
    };


    /* epoch=219 */
    LL_Switch_Deinit(switch_deinit_in_219, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_219_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_219_all_units, 2);

  }
  ec_trace_end_epoch(219);
  ec_trace_end_blob("_ec_blob_216");
}

void trace_ec__ec_blob_222(void) {
  ec_trace_start_blob("_ec_blob_222");
  ec_trace_start_epoch(222);
  {
    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Sub node=Sub_609 */
    static const LL_Arithacc_InitTypeDef Sub_609_init222 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 1,
      .C_shift = 5,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 24066,
      .B_scalar = -30800,
      .C_scalar = -26778,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Sub_609_init222);


    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Add_605 */
    static const LL_Arithacc_InitTypeDef Add_605_init222 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 1,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 29727,
      .B_scalar = 23227,
      .C_scalar = 21289,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Add_605_init222);


    /* Dma inputs units to cycle: */
    /* Unit= 4 [STREAM_ENG_V2 4] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_609 input ports=0 range=5[2719104,2721792] */

    static const LL_Streng_TensorInitTypeDef Sub_609_dma_init_in_0_222 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Sub_609_param0 */
      .offset_start = 2719104,
      .offset_end = 2721792,
      .offset_limit = 2721856,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(4, &Sub_609_dma_init_in_0_222, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_609 input ports=1 range=7[0,2688] */

    static const LL_Streng_TensorInitTypeDef Sub_609_dma_init_in_1_222 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_608_out_0 */
      .offset_start = 0,
      .offset_end = 2688,
      .offset_limit = 2752,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Sub_609_dma_init_in_1_222, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_605 input ports=0 range=7[2688,5376] */

    static const LL_Streng_TensorInitTypeDef Add_605_dma_init_in_0_222 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Slice_604_out_0 */
      .offset_start = 2688,
      .offset_end = 5376,
      .offset_limit = 5440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_605_dma_init_in_0_222, 1);

    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Add_605 input ports=1 range=5[2716416,2719104] */

    static const LL_Streng_TensorInitTypeDef Add_605_dma_init_in_1_222 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .cacheable = 1,
      .cache_allocate = 0,
      .addr_base = {(unsigned char *)(0x70380000UL) /* Equivalent hex address = 0x70380000UL */}, /* Add_605_param1 */
      .offset_start = 2716416,
      .offset_end = 2719104,
      .offset_limit = 2719168,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Add_605_dma_init_in_1_222, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 5376 */
    /* octoFlash -> 5376 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_609 output ports=0 range=7[8064,10752] */

    static const LL_Streng_TensorInitTypeDef Sub_609_dma_init_out_0_222 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sub_609_out_0 */
      .offset_start = 8064,
      .offset_end = 10752,
      .offset_limit = 10816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Sub_609_dma_init_out_0_222, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Add_605 output ports=0 range=7[10752,13440] */

    static const LL_Streng_TensorInitTypeDef Add_605_dma_init_out_0_222 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_605_out_0 */
      .offset_start = 10752,
      .offset_end = 13440,
      .offset_limit = 13504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Add_605_dma_init_out_0_222, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 5376 */

    static const LL_Switch_InitTypeDef switch_init_in_222[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=222 */
    LL_Switch_Init(switch_init_in_222, 6);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_222_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_222_all_units, 8);

  }

  ec_trace_wait_epoch_end(0x60);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_222[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 4, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=STREAM_ENG_V2 4 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 IN: in unit=ARITH_ACC_V2 2 in port=1 out unit=STREAM_ENG_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_609 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 7 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_605 OUT: in unit=STREAM_ENG_V2 6 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
    };


    /* epoch=222 */
    LL_Switch_Deinit(switch_deinit_in_222, 6);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_222_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 4} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_222_all_units, 8);

  }
  ec_trace_end_epoch(222);
  ec_trace_start_epoch(223);
  {
    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Sub node=Sub_610 */
    static const LL_Arithacc_InitTypeDef Sub_610_init223 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 14,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 5,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21965,
      .B_scalar = -21200,
      .C_scalar = -17424,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Sub_610_init223);


    /* Unit= 19 [ARITH_ACC_V2 1] */
    /* kind=Add node=Add_611 */
    static const LL_Arithacc_InitTypeDef Add_611_init223 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 15,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 21673,
      .B_scalar = 22456,
      .C_scalar = -19500,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(1, &Add_611_init223);


    /* Unit= 20 [ARITH_ACC_V2 2] */
    /* kind=Mul node=Mul_614 */
    static const LL_Arithacc_InitTypeDef Mul_614_init223 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 1,
      .outbytes_x = 1,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 0,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 127,
      .B_scalar = 0,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(2, &Mul_614_init223);


    /* Dma inputs units to cycle: */
    /* Unit= 9 [STREAM_ENG_V2 9] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_610 input ports=0 range=7[10752,13440] */

    static const LL_Streng_TensorInitTypeDef Sub_610_dma_init_in_0_223 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_607_out_0 */
      .offset_start = 10752,
      .offset_end = 13440,
      .offset_limit = 13504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(9, &Sub_610_dma_init_in_0_223, 1);

    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_610 input ports=1 range=7[8064,10752] */

    static const LL_Streng_TensorInitTypeDef Sub_610_dma_init_in_1_223 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sub_609_out_0 */
      .offset_start = 8064,
      .offset_end = 10752,
      .offset_limit = 10816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Sub_610_dma_init_in_1_223, 1);

    /* Unit= 0 [STREAM_ENG_V2 0] */
    /* Emit conf for STREAM_ENG_V2 node=Add_611 input ports=0 range=7[8064,10752] */

    static const LL_Streng_TensorInitTypeDef Add_611_dma_init_in_0_223 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sub_609_out_0 */
      .offset_start = 8064,
      .offset_end = 10752,
      .offset_limit = 10816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(0, &Add_611_dma_init_in_0_223, 1);

    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Add_611 input ports=1 range=7[10752,13440] */

    static const LL_Streng_TensorInitTypeDef Add_611_dma_init_in_1_223 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_607_out_0 */
      .offset_start = 10752,
      .offset_end = 13440,
      .offset_limit = 13504,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Add_611_dma_init_in_1_223, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 10752 */

    /* Dma output units from cycle: */
    /* Unit= 7 [STREAM_ENG_V2 7] */
    /* Emit conf for STREAM_ENG_V2 node=Sub_610 output ports=0 range=7[13440,16128] */

    static const LL_Streng_TensorInitTypeDef Sub_610_dma_init_out_0_223 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Sub_610_out_0 */
      .offset_start = 13440,
      .offset_end = 16128,
      .offset_limit = 16192,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(7, &Sub_610_dma_init_out_0_223, 1);

    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Add_611 output ports=0 range=7[5376,8064] */

    static const LL_Streng_TensorInitTypeDef Add_611_dma_init_out_0_223 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Add_611_out_0 */
      .offset_start = 5376,
      .offset_end = 8064,
      .offset_limit = 8128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Add_611_dma_init_out_0_223, 1);

    /* Unit= 2 [STREAM_ENG_V2 2] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_614 output ports=0 range=7[0,5376] */

    static const LL_Streng_TensorInitTypeDef Mul_614_dma_init_out_0_223 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_614_out_0 */
      .offset_start = 0,
      .offset_end = 5376,
      .offset_limit = 5440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(2, &Mul_614_dma_init_out_0_223, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 10752 */

    static const LL_Switch_InitTypeDef switch_init_in_223[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=223 */
    LL_Switch_Init(switch_init_in_223, 8);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_223_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_223_all_units, 10);

  }

  ec_trace_wait_epoch_end(0x184);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_223[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 9, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=STREAM_ENG_V2 9 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 IN: in unit=ARITH_ACC_V2 0 in port=1 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 7, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Sub_610 OUT: in unit=STREAM_ENG_V2 7 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 IN: in unit=ARITH_ACC_V2 1 in port=0 out unit=STREAM_ENG_V2 0 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 1, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 IN: in unit=ARITH_ACC_V2 1 in port=1 out unit=STREAM_ENG_V2 5 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Add_611 OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614 IN: in unit=ARITH_ACC_V2 2 in port=0 out unit=ARITH_ACC_V2 1 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 2, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 2, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614 OUT: in unit=STREAM_ENG_V2 2 in port=0 out unit=ARITH_ACC_V2 2 out port=0 */
    };


    /* epoch=223 */
    LL_Switch_Deinit(switch_deinit_in_223, 8);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_223_all_units[] = {
      { {STRENG, 2} }, /* STREAM_ENG_V2 */
      { {STRENG, 7} }, /* STREAM_ENG_V2 */
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 1} }, /* ARITH_ACC_V2 */
      { {ARITH, 2} }, /* ARITH_ACC_V2 */
      { {STRENG, 0} }, /* STREAM_ENG_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 9} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_223_all_units, 10);

  }
  ec_trace_end_epoch(223);
  ec_trace_start_epoch(224);
  {
    /* Unit= 21 [ARITH_ACC_V2 3] */
    /* kind=Add node=Mul_614_mul_sub1_ */
    static const LL_Arithacc_InitTypeDef Mul_614_mul_sub1__init224 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 0,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 2,
      .shift_o = 7,
      .scalar = 1,
      .dualinput = 1,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_NONE,
      .Ax_shift = 7,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 16384,
      .B_scalar = 16384,
      .C_scalar = 0,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(3, &Mul_614_mul_sub1__init224);


    /* Unit= 18 [ARITH_ACC_V2 0] */
    /* kind=Add node=Mul_614_mul_sub2_ */
    static const LL_Arithacc_InitTypeDef Mul_614_mul_sub2__init224 = {
      .rounding_x = 0,
      .saturation_x = 0,
      .round_mode_x = 0,
      .inbytes_x = 2,
      .outbytes_x = 2,
      .shift_x = 0,
      .rounding_y = 0,
      .saturation_y = 0,
      .round_mode_y = 0,
      .inbytes_y = 1,
      .outbytes_y = 1,
      .combinebc = 1,
      .clipout = 0,
      .shift_y = 0,
      .rounding_o = 1,
      .saturation_o = 1,
      .round_mode_o = 1,
      .relu_mode_o = 0,
      .outbytes_o = 1,
      .shift_o = 23,
      .scalar = 1,
      .dualinput = 0,
      .operation = ARITH_AFFINE,
      .bcast = ARITH_BCAST_CHAN,
      .Ax_shift = 0,
      .By_shift = 0,
      .C_shift = 0,
      .fWidth = 2,
      .fHeight = 1344,
      .fChannels = 1,
      .batchDepth = 1,
      .clipmin = 0,
      .clipmax = 0,
      .A_scalar = 32177,
      .B_scalar = -359,
      .C_scalar = (short)56997,
      .A_vector = {0},
      .B_vector = {0},
      .C_vector = {0},
      .vec_precision = {8, 8, 8},
    };

    /* Unit=ARITH_ACC_V2 */
    LL_Arithacc_Init(0, &Mul_614_mul_sub2__init224);


    /* Dma inputs units to cycle: */
    /* Unit= 3 [STREAM_ENG_V2 3] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_614_mul_sub1_ input ports=0 range=7[0,5376] */

    static const LL_Streng_TensorInitTypeDef Mul_614_mul_sub1__dma_init_in_0_224 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_614_out_0_copy_in_347 */
      .offset_start = 0,
      .offset_end = 5376,
      .offset_limit = 5440,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 5376,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(3, &Mul_614_mul_sub1__dma_init_in_0_224, 1);

    /* Unit= 6 [STREAM_ENG_V2 6] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_614_mul_sub1_ input ports=1 range=7[5376,8064] */

    static const LL_Streng_TensorInitTypeDef Mul_614_mul_sub1__dma_init_in_1_224 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_613_out_0_copy_in_347 */
      .offset_start = 5376,
      .offset_end = 8064,
      .offset_limit = 8128,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(6, &Mul_614_mul_sub1__dma_init_in_1_224, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 8064 */

    /* Dma output units from cycle: */
    /* Unit= 8 [STREAM_ENG_V2 8] */
    /* Emit conf for STREAM_ENG_V2 node=Mul_614_mul_sub2_ output ports=0 range=7[8064,10752] */

    static const LL_Streng_TensorInitTypeDef Mul_614_mul_sub2__dma_init_out_0_224 = {
      /* to memory with batch=1 */
      .dir = 1,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Mul_614_out_0_cp_in_346_cp_in_347_cp_in_348 */
      .offset_start = 8064,
      .offset_end = 10752,
      .offset_limit = 10816,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 2688,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1,
      .nbits_in = 8,
      .nbits_out = 8,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(8, &Mul_614_mul_sub2__dma_init_out_0_224, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 2688 */

    static const LL_Switch_InitTypeDef switch_init_in_224[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=224 */
    LL_Switch_Init(switch_init_in_224, 4);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_224_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_224_all_units, 5);

  }

  ec_trace_wait_epoch_end(0x100);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_224[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=0 out unit=STREAM_ENG_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 3, 1), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 6, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub1_ IN: in unit=ARITH_ACC_V2 3 in port=1 out unit=STREAM_ENG_V2 6 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 3, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub2_ IN: in unit=ARITH_ACC_V2 0 in port=0 out unit=ARITH_ACC_V2 3 out port=0 */
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 8, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, ARITH, 0, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Mul_614_mul_sub2_ OUT: in unit=STREAM_ENG_V2 8 in port=0 out unit=ARITH_ACC_V2 0 out port=0 */
    };


    /* epoch=224 */
    LL_Switch_Deinit(switch_deinit_in_224, 4);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_224_all_units[] = {
      { {STRENG, 8} }, /* STREAM_ENG_V2 */
      { {ARITH, 0} }, /* ARITH_ACC_V2 */
      { {ARITH, 3} }, /* ARITH_ACC_V2 */
      { {STRENG, 3} }, /* STREAM_ENG_V2 */
      { {STRENG, 6} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_224_all_units, 5);

  }
  ec_trace_end_epoch(224);
  ec_trace_end_blob("_ec_blob_222");
}

void trace_ec__ec_blob_227(void) {
  ec_trace_start_blob("_ec_blob_227");
  ec_trace_start_epoch(227);
  {
  }
  {
  }
  ec_trace_end_epoch(227);
  ec_trace_start_epoch(228);
  {
    /* Unit= 28 [NULL_UNIT 0] */
    /* kind=Identity node=Identity_inserted_id2418 */
    /* node=Identity_inserted_id2418 satisfies input and output adjacency (DMA->DMA) and can be omitted */

    /* Dma inputs units to cycle: */
    /* Unit= 1 [STREAM_ENG_V2 1] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2418 input ports=0 range=7[0,26880] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2418_dma_init_in_0_228 = {
      /* from memory with batch=1 */
      .dir = 0,
      .raw = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_619_out_0_inserted_out2416_inserted_in2418 */
      .offset_start = 0,
      .offset_end = 20,
      .offset_limit = 26944,
      .frame_count = 0,
      .fwidth = 0,
      .fheight = 0,
      .batch_depth = 0,
      .batch_offset = 0,
      .frame_offset = 20,
      .line_offset = 0,
      .loop_offset = 0,
      .frame_loop_cnt = 0,
      .frame_tot_cnt = 1344,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(1, &Identity_inserted_id2418_dma_init_in_0_228, 1);


    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 26880 */

    /* Dma output units from cycle: */
    /* Unit= 5 [STREAM_ENG_V2 5] */
    /* Emit conf for STREAM_ENG_V2 node=Identity_inserted_id2418 output ports=0 range=7[26880,53760] */

    static const LL_Streng_TensorInitTypeDef Identity_inserted_id2418_dma_init_out_0_228 = {
      /* to memory canonical from batch=1 */
      .dir = 1,
      .noblk = 0,
      .align_right = 0,
      .nbits_unsigned = 0,
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */}, /* Dequantize_619_out_0_inserted_out2416_inserted_out2418 */
      .offset_start = 26880,
      .offset_limit = 53824,
      .frame_count = 0,
      .fwidth = 1,
      .fheight = 5,
      .batch_depth = 2,
      .batch_offset = 5376,
      .frame_offset = 4,
      .line_offset = 0,
      .loop_offset = 26880,
      .frame_loop_cnt = 1344,
      .frame_tot_cnt = 1344,
      .nbits_in = 16,
      .nbits_out = 16,
    };

    /* Unit=STREAM_ENG_V2 */
    LL_Streng_TensorInit(5, &Identity_inserted_id2418_dma_init_out_0_228, 1);


    /* Dma output bandwidth to memory pools: */
    /* npuRAM3 <- 26880 */

    static const LL_Switch_InitTypeDef switch_init_in_228[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2418 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=228 */
    LL_Switch_Init(switch_init_in_228, 1);

    static LL_ATON_EnableUnits_InitTypeDef Enable_epoch_228_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_EnableUnits_Init(Enable_epoch_228_all_units, 2);

  }

  ec_trace_wait_epoch_end(0x20);

  {
    static const LL_Switch_DeinitTypeDef switch_deinit_in_228[] = {
      { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 5, 0), LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, STRENG, 1, 0), LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0, }, /* Identity_inserted_id2418 OUT: in unit=STREAM_ENG_V2 5 in port=0 out unit=STREAM_ENG_V2 1 out port=0 */
    };


    /* epoch=228 */
    LL_Switch_Deinit(switch_deinit_in_228, 1);

    static LL_ATON_DisableUnits_InitTypeDef Disable_epoch_228_all_units[] = {
      { {STRENG, 5} }, /* STREAM_ENG_V2 */
      { {STRENG, 1} }, /* STREAM_ENG_V2 */
    };


    LL_ATON_DisableUnits_Init(Disable_epoch_228_all_units, 2);

  }
  ec_trace_end_epoch(228);
  ec_trace_start_epoch(229);
  {
    /* Dma input bandwidth from memory pools: */
    /* npuRAM3 -> 0 */

  }
  {
  }
  ec_trace_end_epoch(229);
  ec_trace_end_blob("_ec_blob_227");
}


int main () {
  ec_trace_init("network_ecblobs.h", "Default");
  trace_ec__ec_blob_1();
  trace_ec__ec_blob_105();
  trace_ec__ec_blob_120();
  trace_ec__ec_blob_142();
  trace_ec__ec_blob_158();
  trace_ec__ec_blob_169();
  trace_ec__ec_blob_187();
  trace_ec__ec_blob_208();
  trace_ec__ec_blob_212();
  trace_ec__ec_blob_214();
  trace_ec__ec_blob_216();
  trace_ec__ec_blob_222();
  trace_ec__ec_blob_227();
  ec_trace_all_blobs_done();
}
