# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 16:10:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 39.26 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 49.71 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            57861       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            2248        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7397        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            712         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  2947         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  4908         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  14900         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  14900         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -1732       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -3467       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11794                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  12245                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 39.26 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_3_LC_13_8_6/lcout
Path End         : u_app.mem_addr_q_9_LC_4_14_2/in3
Capture Clock    : u_app.mem_addr_q_9_LC_4_14_2/clk
Setup Constraint : 83330p
Path slack       : 57861p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             89939

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                         23350
---------------------------------------   ----- 
End-of-path arrival time (ps)             32078
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                        Odrv12                         0                 0  RISE       1
I__3031/O                                        Odrv12                      1073              1073  RISE       1
I__3033/I                                        Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                        Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                        Sp12to4                        0              1629  RISE       1
I__3034/O                                        Sp12to4                      596              2225  RISE       1
I__3035/I                                        IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                        IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                        LocalMux                       0              2848  RISE       1
I__3036/O                                        LocalMux                    1099              3947  RISE       1
I__3037/I                                        IoInMux                        0              3947  RISE       1
I__3037/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__10116/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                       GlobalMux                      0              6198  RISE       1
I__10117/O                                       GlobalMux                    252              6450  RISE       1
I__10174/I                                       ClkMux                         0              6450  RISE       1
I__10174/O                                       ClkMux                       887              7337  RISE       1
u_app.out_data_q_3_LC_13_8_6/clk                 LogicCell40_SEQ_MODE_1000      0              7337  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_3_LC_13_8_6/lcout           LogicCell40_SEQ_MODE_1000   1391              8728  57861  RISE      18
I__6908/I                                    Odrv12                         0              8728  57861  RISE       1
I__6908/O                                    Odrv12                      1073              9801  57861  RISE       1
I__6913/I                                    LocalMux                       0              9801  57861  RISE       1
I__6913/O                                    LocalMux                    1099             10900  57861  RISE       1
I__6922/I                                    InMux                          0             10900  57861  RISE       1
I__6922/O                                    InMux                        662             11562  57861  RISE       1
u_app.out_data_q_RNITTA8_2_LC_10_8_7/in1     LogicCell40_SEQ_MODE_0000      0             11562  57861  RISE       1
u_app.out_data_q_RNITTA8_2_LC_10_8_7/lcout   LogicCell40_SEQ_MODE_0000   1179             12741  57861  RISE       1
I__4134/I                                    LocalMux                       0             12741  57861  RISE       1
I__4134/O                                    LocalMux                    1099             13841  57861  RISE       1
I__4135/I                                    InMux                          0             13841  57861  RISE       1
I__4135/O                                    InMux                        662             14503  57861  RISE       1
u_app.out_data_q_RNISVB11_7_LC_10_8_6/in3    LogicCell40_SEQ_MODE_0000      0             14503  57861  RISE       1
u_app.out_data_q_RNISVB11_7_LC_10_8_6/lcout  LogicCell40_SEQ_MODE_0000    861             15364  57861  RISE       2
I__4891/I                                    LocalMux                       0             15364  57861  RISE       1
I__4891/O                                    LocalMux                    1099             16463  57861  RISE       1
I__4893/I                                    InMux                          0             16463  57861  RISE       1
I__4893/O                                    InMux                        662             17125  57861  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/in0     LogicCell40_SEQ_MODE_0000      0             17125  57861  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/lcout   LogicCell40_SEQ_MODE_0000   1245             18370  57861  RISE       7
I__5834/I                                    LocalMux                       0             18370  57861  RISE       1
I__5834/O                                    LocalMux                    1099             19469  57861  RISE       1
I__5838/I                                    InMux                          0             19469  57861  RISE       1
I__5838/O                                    InMux                        662             20132  57861  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/in3       LogicCell40_SEQ_MODE_0000      0             20132  57861  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/lcout     LogicCell40_SEQ_MODE_0000    861             20993  57861  RISE       3
I__5821/I                                    Odrv12                         0             20993  57861  RISE       1
I__5821/O                                    Odrv12                      1073             22065  57861  RISE       1
I__5823/I                                    Span12Mux_v                    0             22065  57861  RISE       1
I__5823/O                                    Span12Mux_v                  980             23045  57861  RISE       1
I__5825/I                                    LocalMux                       0             23045  57861  RISE       1
I__5825/O                                    LocalMux                    1099             24145  57861  RISE       1
I__5828/I                                    InMux                          0             24145  57861  RISE       1
I__5828/O                                    InMux                        662             24807  57861  RISE       1
I__5831/I                                    CascadeMux                     0             24807  57861  RISE       1
I__5831/O                                    CascadeMux                     0             24807  57861  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0             24807  57861  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    609             25416  57861  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_0000      0             25416  57861  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_0000    278             25694  57861  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_0000      0             25694  57861  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_0000    278             25973  57861  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_0000      0             25973  57861  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_0000    278             26251  57861  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_0000      0             26251  57861  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_0000    278             26529  57861  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_0000      0             26529  57861  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_0000    278             26807  57861  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryin   LogicCell40_SEQ_MODE_0000      0             26807  57861  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryout  LogicCell40_SEQ_MODE_0000    278             27085  57861  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryin   LogicCell40_SEQ_MODE_0000      0             27085  57861  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryout  LogicCell40_SEQ_MODE_0000    278             27363  57861  RISE       1
IN_MUX_bfv_2_14_0_/carryinitin               ICE_CARRY_IN_MUX               0             27363  57861  RISE       1
IN_MUX_bfv_2_14_0_/carryinitout              ICE_CARRY_IN_MUX             556             27919  57861  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryin   LogicCell40_SEQ_MODE_0000      0             27919  57861  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryout  LogicCell40_SEQ_MODE_0000    278             28198  57861  RISE       1
I__1756/I                                    InMux                          0             28198  57861  RISE       1
I__1756/O                                    InMux                        662             28860  57861  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/in3       LogicCell40_SEQ_MODE_0000      0             28860  57861  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/lcout     LogicCell40_SEQ_MODE_0000    861             29721  57861  RISE       1
I__2062/I                                    Odrv4                          0             29721  57861  RISE       1
I__2062/O                                    Odrv4                        596             30317  57861  RISE       1
I__2063/I                                    LocalMux                       0             30317  57861  RISE       1
I__2063/O                                    LocalMux                    1099             31416  57861  RISE       1
I__2064/I                                    InMux                          0             31416  57861  RISE       1
I__2064/O                                    InMux                        662             32078  57861  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/in3             LogicCell40_SEQ_MODE_1000      0             32078  57861  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                        Odrv12                         0                 0  RISE       1
I__3031/O                                        Odrv12                      1073              1073  RISE       1
I__3033/I                                        Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                        Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                        Sp12to4                        0              1629  RISE       1
I__3034/O                                        Sp12to4                      596              2225  RISE       1
I__3035/I                                        IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                        IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                        LocalMux                       0              2848  RISE       1
I__3036/O                                        LocalMux                    1099              3947  RISE       1
I__3037/I                                        IoInMux                        0              3947  RISE       1
I__3037/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__10116/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                       GlobalMux                      0              6198  RISE       1
I__10117/O                                       GlobalMux                    252              6450  RISE       1
I__10185/I                                       ClkMux                         0              6450  RISE       1
I__10185/O                                       ClkMux                       887              7337  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              7337  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 49.71 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/lcout
Path End         : u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/ce
Capture Clock    : u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/clk
Setup Constraint : 20830p
Path slack       : 712p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18727
---------------------------------------   ----- 
End-of-path arrival time (ps)             21257
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     379
I__15692/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                           GlobalMux                      0                 0  RISE       1
I__15693/O                                           GlobalMux                    252               252  RISE       1
I__15739/I                                           ClkMux                         0               252  RISE       1
I__15739/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530    712  RISE       3
I__5480/I                                                                  LocalMux                       0              2530    712  RISE       1
I__5480/O                                                                  LocalMux                    1099              3629    712  RISE       1
I__5482/I                                                                  InMux                          0              3629    712  RISE       1
I__5482/O                                                                  InMux                        662              4291    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_21_0/in1                LogicCell40_SEQ_MODE_0000      0              4291    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_21_0/lcout              LogicCell40_SEQ_MODE_0000   1179              5470    712  RISE       1
I__4659/I                                                                  Odrv12                         0              5470    712  RISE       1
I__4659/O                                                                  Odrv12                      1073              6543    712  RISE       1
I__4660/I                                                                  Span12Mux_s9_v                 0              6543    712  RISE       1
I__4660/O                                                                  Span12Mux_s9_v               755              7298    712  RISE       1
I__4661/I                                                                  LocalMux                       0              7298    712  RISE       1
I__4661/O                                                                  LocalMux                    1099              8397    712  RISE       1
I__4662/I                                                                  IoInMux                        0              8397    712  RISE       1
I__4662/O                                                                  IoInMux                      662              9059    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              9059    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/GLOBALBUFFEROUTPUT          ICE_GB                      1589             10649    712  RISE      38
I__14364/I                                                                 gio2CtrlBuf                    0             10649    712  RISE       1
I__14364/O                                                                 gio2CtrlBuf                    0             10649    712  RISE       1
I__14365/I                                                                 GlobalMux                      0             10649    712  RISE       1
I__14365/O                                                                 GlobalMux                    252             10900    712  RISE       1
I__14366/I                                                                 Glb2LocalMux                   0             10900    712  RISE       1
I__14366/O                                                                 Glb2LocalMux                 583             11483    712  RISE       1
I__14379/I                                                                 LocalMux                       0             11483    712  RISE       1
I__14379/O                                                                 LocalMux                    1099             12582    712  RISE       1
I__14383/I                                                                 InMux                          0             12582    712  RISE       1
I__14383/O                                                                 InMux                        662             13245    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_3_LC_17_12_7/in3              LogicCell40_SEQ_MODE_0000      0             13245    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_3_LC_17_12_7/lcout            LogicCell40_SEQ_MODE_0000    861             14105    712  RISE       1
I__12358/I                                                                 Odrv4                          0             14105    712  RISE       1
I__12358/O                                                                 Odrv4                        596             14701    712  RISE       1
I__12359/I                                                                 Span4Mux_h                     0             14701    712  RISE       1
I__12359/O                                                                 Span4Mux_h                   517             15218    712  RISE       1
I__12360/I                                                                 Span4Mux_v                     0             15218    712  RISE       1
I__12360/O                                                                 Span4Mux_v                   596             15814    712  RISE       1
I__12361/I                                                                 Span4Mux_v                     0             15814    712  RISE       1
I__12361/O                                                                 Span4Mux_v                   596             16410    712  RISE       1
I__12362/I                                                                 Span4Mux_s3_v                  0             16410    712  RISE       1
I__12362/O                                                                 Span4Mux_s3_v                543             16953    712  RISE       1
I__12363/I                                                                 LocalMux                       0             16953    712  RISE       1
I__12363/O                                                                 LocalMux                    1099             18052    712  RISE       1
I__12364/I                                                                 IoInMux                        0             18052    712  RISE       1
I__12364/O                                                                 IoInMux                      662             18715    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18715    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_3/GLOBALBUFFEROUTPUT        ICE_GB                      1589             20304    712  RISE      56
I__15393/I                                                                 gio2CtrlBuf                    0             20304    712  RISE       1
I__15393/O                                                                 gio2CtrlBuf                    0             20304    712  RISE       1
I__15394/I                                                                 GlobalMux                      0             20304    712  RISE       1
I__15394/O                                                                 GlobalMux                    252             20556    712  RISE       1
I__15395/I                                                                 CEMux                          0             20556    712  RISE       1
I__15395/O                                                                 CEMux                        702             21257    712  RISE       1
u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/ce                                   LogicCell40_SEQ_MODE_1010      0             21257    712  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     379
I__15692/I                                 gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                 gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                 GlobalMux                      0                 0  RISE       1
I__15693/O                                 GlobalMux                    252               252  RISE       1
I__15819/I                                 ClkMux                         0               252  RISE       1
I__15819/O                                 ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/lcout
Path End         : u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/ce
Capture Clock    : u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/clk
Setup Constraint : 20830p
Path slack       : 712p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18727
---------------------------------------   ----- 
End-of-path arrival time (ps)             21257
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     379
I__15692/I                                           gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                           gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                           GlobalMux                      0                 0  RISE       1
I__15693/O                                           GlobalMux                    252               252  RISE       1
I__15739/I                                           ClkMux                         0               252  RISE       1
I__15739/O                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_10_21_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530    712  RISE       3
I__5480/I                                                                  LocalMux                       0              2530    712  RISE       1
I__5480/O                                                                  LocalMux                    1099              3629    712  RISE       1
I__5482/I                                                                  InMux                          0              3629    712  RISE       1
I__5482/O                                                                  InMux                        662              4291    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_21_0/in1                LogicCell40_SEQ_MODE_0000      0              4291    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_LC_10_21_0/lcout              LogicCell40_SEQ_MODE_0000   1179              5470    712  RISE       1
I__4659/I                                                                  Odrv12                         0              5470    712  RISE       1
I__4659/O                                                                  Odrv12                      1073              6543    712  RISE       1
I__4660/I                                                                  Span12Mux_s9_v                 0              6543    712  RISE       1
I__4660/O                                                                  Span12Mux_s9_v               755              7298    712  RISE       1
I__4661/I                                                                  LocalMux                       0              7298    712  RISE       1
I__4661/O                                                                  LocalMux                    1099              8397    712  RISE       1
I__4662/I                                                                  IoInMux                        0              8397    712  RISE       1
I__4662/O                                                                  IoInMux                      662              9059    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              9059    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_0_0/GLOBALBUFFEROUTPUT          ICE_GB                      1589             10649    712  RISE      38
I__14364/I                                                                 gio2CtrlBuf                    0             10649    712  RISE       1
I__14364/O                                                                 gio2CtrlBuf                    0             10649    712  RISE       1
I__14365/I                                                                 GlobalMux                      0             10649    712  RISE       1
I__14365/O                                                                 GlobalMux                    252             10900    712  RISE       1
I__14366/I                                                                 Glb2LocalMux                   0             10900    712  RISE       1
I__14366/O                                                                 Glb2LocalMux                 583             11483    712  RISE       1
I__14379/I                                                                 LocalMux                       0             11483    712  RISE       1
I__14379/O                                                                 LocalMux                    1099             12582    712  RISE       1
I__14383/I                                                                 InMux                          0             12582    712  RISE       1
I__14383/O                                                                 InMux                        662             13245    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_3_LC_17_12_7/in3              LogicCell40_SEQ_MODE_0000      0             13245    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_3_LC_17_12_7/lcout            LogicCell40_SEQ_MODE_0000    861             14105    712  RISE       1
I__12358/I                                                                 Odrv4                          0             14105    712  RISE       1
I__12358/O                                                                 Odrv4                        596             14701    712  RISE       1
I__12359/I                                                                 Span4Mux_h                     0             14701    712  RISE       1
I__12359/O                                                                 Span4Mux_h                   517             15218    712  RISE       1
I__12360/I                                                                 Span4Mux_v                     0             15218    712  RISE       1
I__12360/O                                                                 Span4Mux_v                   596             15814    712  RISE       1
I__12361/I                                                                 Span4Mux_v                     0             15814    712  RISE       1
I__12361/O                                                                 Span4Mux_v                   596             16410    712  RISE       1
I__12362/I                                                                 Span4Mux_s3_v                  0             16410    712  RISE       1
I__12362/O                                                                 Span4Mux_s3_v                543             16953    712  RISE       1
I__12363/I                                                                 LocalMux                       0             16953    712  RISE       1
I__12363/O                                                                 LocalMux                    1099             18052    712  RISE       1
I__12364/I                                                                 IoInMux                        0             18052    712  RISE       1
I__12364/O                                                                 IoInMux                      662             18715    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18715    712  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_3/GLOBALBUFFEROUTPUT        ICE_GB                      1589             20304    712  RISE      56
I__15393/I                                                                 gio2CtrlBuf                    0             20304    712  RISE       1
I__15393/O                                                                 gio2CtrlBuf                    0             20304    712  RISE       1
I__15394/I                                                                 GlobalMux                      0             20304    712  RISE       1
I__15394/O                                                                 GlobalMux                    252             20556    712  RISE       1
I__15395/I                                                                 CEMux                          0             20556    712  RISE       1
I__15395/O                                                                 CEMux                        702             21257    712  RISE       1
u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/ce                                   LogicCell40_SEQ_MODE_1010      0             21257    712  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     379
I__15692/I                                 gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                 gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                 GlobalMux                      0                 0  RISE       1
I__15693/O                                 GlobalMux                    252               252  RISE       1
I__15819/I                                 ClkMux                         0               252  RISE       1
I__15819/O                                 ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.in_byte_q_3_LC_13_5_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_10_13_6/lcout
Path End         : u_app.mem_addr_q_9_LC_4_14_2/in3
Capture Clock    : u_app.mem_addr_q_9_LC_4_14_2/clk
Setup Constraint : 20840p
Path slack       : 7397p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             27449

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17522
---------------------------------------   ----- 
End-of-path arrival time (ps)             20052
 
Launch Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     379
I__15692/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                                                    GlobalMux                      0                 0  RISE       1
I__15693/O                                                                    GlobalMux                    252               252  RISE       1
I__15799/I                                                                    ClkMux                         0               252  RISE       1
I__15799/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_10_13_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_ready_q_LC_10_13_6/lcout  LogicCell40_SEQ_MODE_1010   1391              2530   7397  RISE       5
I__4876/I                                                                       Odrv4                          0              2530   7397  RISE       1
I__4876/O                                                                       Odrv4                        596              3126   7397  RISE       1
I__4880/I                                                                       Span4Mux_v                     0              3126   7397  RISE       1
I__4880/O                                                                       Span4Mux_v                   596              3722   7397  RISE       1
I__4884/I                                                                       LocalMux                       0              3722   7397  RISE       1
I__4884/O                                                                       LocalMux                    1099              4821   7397  RISE       1
I__4888/I                                                                       InMux                          0              4821   7397  RISE       1
I__4888/O                                                                       InMux                        662              5483   7397  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/in3                                        LogicCell40_SEQ_MODE_0000      0              5483   7397  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/lcout                                      LogicCell40_SEQ_MODE_0000    861              6344   7397  RISE       7
I__5834/I                                                                       LocalMux                       0              6344   7397  RISE       1
I__5834/O                                                                       LocalMux                    1099              7443   7397  RISE       1
I__5838/I                                                                       InMux                          0              7443   7397  RISE       1
I__5838/O                                                                       InMux                        662              8106   7397  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/in3                                          LogicCell40_SEQ_MODE_0000      0              8106   7397  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/lcout                                        LogicCell40_SEQ_MODE_0000    861              8967   7397  RISE       3
I__5821/I                                                                       Odrv12                         0              8967   7397  RISE       1
I__5821/O                                                                       Odrv12                      1073             10039   7397  RISE       1
I__5823/I                                                                       Span12Mux_v                    0             10039   7397  RISE       1
I__5823/O                                                                       Span12Mux_v                  980             11019   7397  RISE       1
I__5825/I                                                                       LocalMux                       0             11019   7397  RISE       1
I__5825/O                                                                       LocalMux                    1099             12119   7397  RISE       1
I__5828/I                                                                       InMux                          0             12119   7397  RISE       1
I__5828/O                                                                       InMux                        662             12781   7397  RISE       1
I__5831/I                                                                       CascadeMux                     0             12781   7397  RISE       1
I__5831/O                                                                       CascadeMux                     0             12781   7397  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/in2                                          LogicCell40_SEQ_MODE_0000      0             12781   7397  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/carryout                                     LogicCell40_SEQ_MODE_0000    609             13390   7397  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryin                                      LogicCell40_SEQ_MODE_0000      0             13390   7397  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryout                                     LogicCell40_SEQ_MODE_0000    278             13668   7397  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryin                                      LogicCell40_SEQ_MODE_0000      0             13668   7397  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryout                                     LogicCell40_SEQ_MODE_0000    278             13946   7397  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryin                                      LogicCell40_SEQ_MODE_0000      0             13946   7397  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryout                                     LogicCell40_SEQ_MODE_0000    278             14225   7397  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryin                                      LogicCell40_SEQ_MODE_0000      0             14225   7397  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryout                                     LogicCell40_SEQ_MODE_0000    278             14503   7397  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryin                                      LogicCell40_SEQ_MODE_0000      0             14503   7397  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryout                                     LogicCell40_SEQ_MODE_0000    278             14781   7397  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryin                                      LogicCell40_SEQ_MODE_0000      0             14781   7397  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryout                                     LogicCell40_SEQ_MODE_0000    278             15059   7397  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryin                                      LogicCell40_SEQ_MODE_0000      0             15059   7397  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryout                                     LogicCell40_SEQ_MODE_0000    278             15337   7397  RISE       1
IN_MUX_bfv_2_14_0_/carryinitin                                                  ICE_CARRY_IN_MUX               0             15337   7397  RISE       1
IN_MUX_bfv_2_14_0_/carryinitout                                                 ICE_CARRY_IN_MUX             556             15893   7397  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryin                                      LogicCell40_SEQ_MODE_0000      0             15893   7397  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryout                                     LogicCell40_SEQ_MODE_0000    278             16172   7397  RISE       1
I__1756/I                                                                       InMux                          0             16172   7397  RISE       1
I__1756/O                                                                       InMux                        662             16834   7397  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/in3                                          LogicCell40_SEQ_MODE_0000      0             16834   7397  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/lcout                                        LogicCell40_SEQ_MODE_0000    861             17695   7397  RISE       1
I__2062/I                                                                       Odrv4                          0             17695   7397  RISE       1
I__2062/O                                                                       Odrv4                        596             18291   7397  RISE       1
I__2063/I                                                                       LocalMux                       0             18291   7397  RISE       1
I__2063/O                                                                       LocalMux                    1099             19390   7397  RISE       1
I__2064/I                                                                       InMux                          0             19390   7397  RISE       1
I__2064/O                                                                       InMux                        662             20052   7397  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/in3                                                LogicCell40_SEQ_MODE_1000      0             20052   7397  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                        Odrv12                         0                 0  RISE       1
I__3031/O                                        Odrv12                      1073              1073  RISE       1
I__3033/I                                        Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                        Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                        Sp12to4                        0              1629  RISE       1
I__3034/O                                        Sp12to4                      596              2225  RISE       1
I__3035/I                                        IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                        IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                        LocalMux                       0              2848  RISE       1
I__3036/O                                        LocalMux                    1099              3947  RISE       1
I__3037/I                                        IoInMux                        0              3947  RISE       1
I__3037/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__10116/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                       GlobalMux                      0              6198  RISE       1
I__10117/O                                       GlobalMux                    252              6450  RISE       1
I__10185/I                                       ClkMux                         0              6450  RISE       1
I__10185/O                                       ClkMux                       887              7337  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              7337  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_consumed_q_LC_9_11_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_10_13_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_10_13_3/clk
Setup Constraint : 20830p
Path slack       : 2248p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                         10265
---------------------------------------   ----- 
End-of-path arrival time (ps)             18993
 
Launch Clock Path
pin name                                                                        model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout                                     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                                                       Odrv12                         0                 0  RISE       1
I__3031/O                                                                       Odrv12                      1073              1073  RISE       1
I__3033/I                                                                       Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                                                       Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                                                       Sp12to4                        0              1629  RISE       1
I__3034/O                                                                       Sp12to4                      596              2225  RISE       1
I__3035/I                                                                       IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                                                       IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                                                       LocalMux                       0              2848  RISE       1
I__3036/O                                                                       LocalMux                    1099              3947  RISE       1
I__3037/I                                                                       IoInMux                        0              3947  RISE       1
I__3037/O                                                                       IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                 ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                       ICE_GB                      1589              6198  RISE     160
I__10116/I                                                                      gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                                                      gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                                                      GlobalMux                      0              6198  RISE       1
I__10117/O                                                                      GlobalMux                    252              6450  RISE       1
I__10169/I                                                                      ClkMux                         0              6450  RISE       1
I__10169/O                                                                      ClkMux                       887              7337  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_consumed_q_LC_9_11_1/clk  LogicCell40_SEQ_MODE_1010      0              7337  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_consumed_q_LC_9_11_1/lcout            LogicCell40_SEQ_MODE_1010   1391              8728   2248  RISE       3
I__5269/I                                                                                   Odrv4                          0              8728   2248  RISE       1
I__5269/O                                                                                   Odrv4                        596              9324   2248  RISE       1
I__5270/I                                                                                   Span4Mux_h                     0              9324   2248  RISE       1
I__5270/O                                                                                   Span4Mux_h                   517              9841   2248  RISE       1
I__5271/I                                                                                   LocalMux                       0              9841   2248  RISE       1
I__5271/O                                                                                   LocalMux                    1099             10940   2248  RISE       1
I__5273/I                                                                                   InMux                          0             10940   2248  RISE       1
I__5273/O                                                                                   InMux                        662             11602   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_consumed_q_RNIMBVQ7_LC_11_13_6/in1    LogicCell40_SEQ_MODE_0000      0             11602   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_consumed_q_RNIMBVQ7_LC_11_13_6/lcout  LogicCell40_SEQ_MODE_0000   1179             12781   2248  RISE       8
I__5242/I                                                                                   LocalMux                       0             12781   2248  RISE       1
I__5242/O                                                                                   LocalMux                    1099             13880   2248  RISE       1
I__5248/I                                                                                   InMux                          0             13880   2248  RISE       1
I__5248/O                                                                                   InMux                        662             14543   2248  RISE       1
I__5255/I                                                                                   CascadeMux                     0             14543   2248  RISE       1
I__5255/O                                                                                   CascadeMux                     0             14543   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNO_0_0_LC_11_12_0/in2         LogicCell40_SEQ_MODE_0000      0             14543   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNO_0_0_LC_11_12_0/carryout    LogicCell40_SEQ_MODE_0000    609             15152   2248  RISE       2
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_1_LC_11_12_1/carryin           LogicCell40_SEQ_MODE_1010      0             15152   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_1_LC_11_12_1/carryout          LogicCell40_SEQ_MODE_1010    278             15430   2248  RISE       2
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_2_LC_11_12_2/carryin           LogicCell40_SEQ_MODE_1010      0             15430   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_2_LC_11_12_2/carryout          LogicCell40_SEQ_MODE_1010    278             15708   2248  RISE       1
I__5098/I                                                                                   InMux                          0             15708   2248  RISE       1
I__5098/O                                                                                   InMux                        662             16370   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_12_3/in3         LogicCell40_SEQ_MODE_0000      0             16370   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_12_3/lcout       LogicCell40_SEQ_MODE_0000    861             17231   2248  RISE       1
I__5096/I                                                                                   LocalMux                       0             17231   2248  RISE       1
I__5096/O                                                                                   LocalMux                    1099             18330   2248  RISE       1
I__5097/I                                                                                   InMux                          0             18330   2248  RISE       1
I__5097/O                                                                                   InMux                        662             18993   2248  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_10_13_3/in3               LogicCell40_SEQ_MODE_1010      0             18993   2248  RISE       1

Capture Clock Path
pin name                                                                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                      ICE_GB                         0                 0  RISE     379
I__15692/I                                                                     gio2CtrlBuf                    0                 0  RISE       1
I__15692/O                                                                     gio2CtrlBuf                    0                 0  RISE       1
I__15693/I                                                                     GlobalMux                      0                 0  RISE       1
I__15693/O                                                                     GlobalMux                    252               252  RISE       1
I__15799/I                                                                     ClkMux                         0               252  RISE       1
I__15799/O                                                                     ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_in_fifo.u_gtex4_async_data_in_last_q_3_LC_10_13_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_3_LC_13_8_6/lcout
Path End         : u_app.mem_addr_q_9_LC_4_14_2/in3
Capture Clock    : u_app.mem_addr_q_9_LC_4_14_2/clk
Setup Constraint : 83330p
Path slack       : 57861p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7337
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             89939

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7337
+ Clock To Q                               1391
+ Data Path Delay                         23350
---------------------------------------   ----- 
End-of-path arrival time (ps)             32078
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                        Odrv12                         0                 0  RISE       1
I__3031/O                                        Odrv12                      1073              1073  RISE       1
I__3033/I                                        Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                        Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                        Sp12to4                        0              1629  RISE       1
I__3034/O                                        Sp12to4                      596              2225  RISE       1
I__3035/I                                        IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                        IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                        LocalMux                       0              2848  RISE       1
I__3036/O                                        LocalMux                    1099              3947  RISE       1
I__3037/I                                        IoInMux                        0              3947  RISE       1
I__3037/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__10116/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                       GlobalMux                      0              6198  RISE       1
I__10117/O                                       GlobalMux                    252              6450  RISE       1
I__10174/I                                       ClkMux                         0              6450  RISE       1
I__10174/O                                       ClkMux                       887              7337  RISE       1
u_app.out_data_q_3_LC_13_8_6/clk                 LogicCell40_SEQ_MODE_1000      0              7337  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_3_LC_13_8_6/lcout           LogicCell40_SEQ_MODE_1000   1391              8728  57861  RISE      18
I__6908/I                                    Odrv12                         0              8728  57861  RISE       1
I__6908/O                                    Odrv12                      1073              9801  57861  RISE       1
I__6913/I                                    LocalMux                       0              9801  57861  RISE       1
I__6913/O                                    LocalMux                    1099             10900  57861  RISE       1
I__6922/I                                    InMux                          0             10900  57861  RISE       1
I__6922/O                                    InMux                        662             11562  57861  RISE       1
u_app.out_data_q_RNITTA8_2_LC_10_8_7/in1     LogicCell40_SEQ_MODE_0000      0             11562  57861  RISE       1
u_app.out_data_q_RNITTA8_2_LC_10_8_7/lcout   LogicCell40_SEQ_MODE_0000   1179             12741  57861  RISE       1
I__4134/I                                    LocalMux                       0             12741  57861  RISE       1
I__4134/O                                    LocalMux                    1099             13841  57861  RISE       1
I__4135/I                                    InMux                          0             13841  57861  RISE       1
I__4135/O                                    InMux                        662             14503  57861  RISE       1
u_app.out_data_q_RNISVB11_7_LC_10_8_6/in3    LogicCell40_SEQ_MODE_0000      0             14503  57861  RISE       1
u_app.out_data_q_RNISVB11_7_LC_10_8_6/lcout  LogicCell40_SEQ_MODE_0000    861             15364  57861  RISE       2
I__4891/I                                    LocalMux                       0             15364  57861  RISE       1
I__4891/O                                    LocalMux                    1099             16463  57861  RISE       1
I__4893/I                                    InMux                          0             16463  57861  RISE       1
I__4893/O                                    InMux                        662             17125  57861  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/in0     LogicCell40_SEQ_MODE_0000      0             17125  57861  RISE       1
u_app.out_valid_q_RNIH9943_LC_11_9_2/lcout   LogicCell40_SEQ_MODE_0000   1245             18370  57861  RISE       7
I__5834/I                                    LocalMux                       0             18370  57861  RISE       1
I__5834/O                                    LocalMux                    1099             19469  57861  RISE       1
I__5838/I                                    InMux                          0             19469  57861  RISE       1
I__5838/O                                    InMux                        662             20132  57861  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/in3       LogicCell40_SEQ_MODE_0000      0             20132  57861  RISE       1
u_app.state_q_RNICMTS4_1_LC_12_9_6/lcout     LogicCell40_SEQ_MODE_0000    861             20993  57861  RISE       3
I__5821/I                                    Odrv12                         0             20993  57861  RISE       1
I__5821/O                                    Odrv12                      1073             22065  57861  RISE       1
I__5823/I                                    Span12Mux_v                    0             22065  57861  RISE       1
I__5823/O                                    Span12Mux_v                  980             23045  57861  RISE       1
I__5825/I                                    LocalMux                       0             23045  57861  RISE       1
I__5825/O                                    LocalMux                    1099             24145  57861  RISE       1
I__5828/I                                    InMux                          0             24145  57861  RISE       1
I__5828/O                                    InMux                        662             24807  57861  RISE       1
I__5831/I                                    CascadeMux                     0             24807  57861  RISE       1
I__5831/O                                    CascadeMux                     0             24807  57861  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0             24807  57861  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    609             25416  57861  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_0000      0             25416  57861  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_0000    278             25694  57861  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_0000      0             25694  57861  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_0000    278             25973  57861  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_0000      0             25973  57861  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_0000    278             26251  57861  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_0000      0             26251  57861  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_0000    278             26529  57861  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_0000      0             26529  57861  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_0000    278             26807  57861  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryin   LogicCell40_SEQ_MODE_0000      0             26807  57861  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_2_13_6/carryout  LogicCell40_SEQ_MODE_0000    278             27085  57861  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryin   LogicCell40_SEQ_MODE_0000      0             27085  57861  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_2_13_7/carryout  LogicCell40_SEQ_MODE_0000    278             27363  57861  RISE       1
IN_MUX_bfv_2_14_0_/carryinitin               ICE_CARRY_IN_MUX               0             27363  57861  RISE       1
IN_MUX_bfv_2_14_0_/carryinitout              ICE_CARRY_IN_MUX             556             27919  57861  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryin   LogicCell40_SEQ_MODE_0000      0             27919  57861  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_2_14_0/carryout  LogicCell40_SEQ_MODE_0000    278             28198  57861  RISE       1
I__1756/I                                    InMux                          0             28198  57861  RISE       1
I__1756/O                                    InMux                        662             28860  57861  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/in3       LogicCell40_SEQ_MODE_0000      0             28860  57861  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_2_14_1/lcout     LogicCell40_SEQ_MODE_0000    861             29721  57861  RISE       1
I__2062/I                                    Odrv4                          0             29721  57861  RISE       1
I__2062/O                                    Odrv4                        596             30317  57861  RISE       1
I__2063/I                                    LocalMux                       0             30317  57861  RISE       1
I__2063/O                                    LocalMux                    1099             31416  57861  RISE       1
I__2064/I                                    InMux                          0             31416  57861  RISE       1
I__2064/O                                    InMux                        662             32078  57861  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/in3             LogicCell40_SEQ_MODE_1000      0             32078  57861  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_19_1/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__3031/I                                        Odrv12                         0                 0  RISE       1
I__3031/O                                        Odrv12                      1073              1073  RISE       1
I__3033/I                                        Span12Mux_s7_v                 0              1073  RISE       1
I__3033/O                                        Span12Mux_s7_v               556              1629  RISE       1
I__3034/I                                        Sp12to4                        0              1629  RISE       1
I__3034/O                                        Sp12to4                      596              2225  RISE       1
I__3035/I                                        IoSpan4Mux                     0              2225  RISE       1
I__3035/O                                        IoSpan4Mux                   622              2848  RISE       1
I__3036/I                                        LocalMux                       0              2848  RISE       1
I__3036/O                                        LocalMux                    1099              3947  RISE       1
I__3037/I                                        IoInMux                        0              3947  RISE       1
I__3037/O                                        IoInMux                      662              4609  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4609  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6198  RISE     160
I__10116/I                                       gio2CtrlBuf                    0              6198  RISE       1
I__10116/O                                       gio2CtrlBuf                    0              6198  RISE       1
I__10117/I                                       GlobalMux                      0              6198  RISE       1
I__10117/O                                       GlobalMux                    252              6450  RISE       1
I__10185/I                                       ClkMux                         0              6450  RISE       1
I__10185/O                                       ClkMux                       887              7337  RISE       1
u_app.mem_addr_q_9_LC_4_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              7337  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 2947


Data Path Delay                3358
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 2947

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__15826/I                                      Odrv4                      0      1000               RISE  1       
I__15826/O                                      Odrv4                      596    1596               RISE  1       
I__15827/I                                      LocalMux                   0      1596               RISE  1       
I__15827/O                                      LocalMux                   1099   2695               RISE  1       
I__15828/I                                      InMux                      0      2695               RISE  1       
I__15828/O                                      InMux                      662    3358               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_6/in3  LogicCell40_SEQ_MODE_1000  0      3358               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__15692/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                      GlobalMux                  0      0                  RISE  1       
I__15693/O                                      GlobalMux                  252    252                RISE  1       
I__15694/I                                      ClkMux                     0      252                RISE  1       
I__15694/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4908


Data Path Delay                4987
+ Setup Time                   1060
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4908

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__6713/I                                       Odrv4                      0      1000               RISE  1       
I__6713/O                                       Odrv4                      596    1596               RISE  1       
I__6714/I                                       Span4Mux_h                 0      1596               RISE  1       
I__6714/O                                       Span4Mux_h                 517    2113               RISE  1       
I__6715/I                                       Span4Mux_v                 0      2113               RISE  1       
I__6715/O                                       Span4Mux_v                 596    2709               RISE  1       
I__6716/I                                       Span4Mux_h                 0      2709               RISE  1       
I__6716/O                                       Span4Mux_h                 517    3225               RISE  1       
I__6717/I                                       LocalMux                   0      3225               RISE  1       
I__6717/O                                       LocalMux                   1099   4324               RISE  1       
I__6718/I                                       InMux                      0      4324               RISE  1       
I__6718/O                                       InMux                      662    4987               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_23_6/in1  LogicCell40_SEQ_MODE_1000  0      4987               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__15692/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                      GlobalMux                  0      0                  RISE  1       
I__15693/O                                      GlobalMux                  252    252                RISE  1       
I__15716/I                                      ClkMux                     0      252                RISE  1       
I__15716/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_23_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 14900


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             12370
---------------------------- ------
Clock To Out Delay            14900

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__15692/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                            GlobalMux                  0      0                  RISE  1       
I__15693/O                                            GlobalMux                  252    252                RISE  1       
I__15734/I                                            ClkMux                     0      252                RISE  1       
I__15734/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__13856/I                                                        LocalMux                   0      2530               RISE  1       
I__13856/O                                                        LocalMux                   1099   3629               RISE  1       
I__13864/I                                                        InMux                      0      3629               RISE  1       
I__13864/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_15_6/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_15_6/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__14874/I                                                        Odrv12                     0      5470               RISE  1       
I__14874/O                                                        Odrv12                     1073   6543               RISE  1       
I__14876/I                                                        Span12Mux_s9_v             0      6543               RISE  1       
I__14876/O                                                        Span12Mux_s9_v             755    7298               RISE  1       
I__14878/I                                                        LocalMux                   0      7298               RISE  1       
I__14878/O                                                        LocalMux                   1099   8397               RISE  1       
I__14881/I                                                        InMux                      0      8397               RISE  1       
I__14881/O                                                        InMux                      662    9059               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_29_4/in3    LogicCell40_SEQ_MODE_0000  0      9059               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_29_4/lcout  LogicCell40_SEQ_MODE_0000  861    9920               RISE  2       
I__14868/I                                                        Odrv4                      0      9920               RISE  1       
I__14868/O                                                        Odrv4                      596    10516              RISE  1       
I__14869/I                                                        LocalMux                   0      10516              RISE  1       
I__14869/O                                                        LocalMux                   1099   11615              RISE  1       
I__14871/I                                                        IoInMux                    0      11615              RISE  1       
I__14871/O                                                        IoInMux                    662    12278              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      12278              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    12812              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      12812              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   14900              FALL  1       
usb_dn:out                                                        demo                       0      14900              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 14900


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             12370
---------------------------- ------
Clock To Out Delay            14900

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__15692/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                            GlobalMux                  0      0                  RISE  1       
I__15693/O                                            GlobalMux                  252    252                RISE  1       
I__15734/I                                            ClkMux                     0      252                RISE  1       
I__15734/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__13856/I                                                        LocalMux                   0      2530               RISE  1       
I__13856/O                                                        LocalMux                   1099   3629               RISE  1       
I__13864/I                                                        InMux                      0      3629               RISE  1       
I__13864/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_15_6/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_15_6/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__14874/I                                                        Odrv12                     0      5470               RISE  1       
I__14874/O                                                        Odrv12                     1073   6543               RISE  1       
I__14876/I                                                        Span12Mux_s9_v             0      6543               RISE  1       
I__14876/O                                                        Span12Mux_s9_v             755    7298               RISE  1       
I__14878/I                                                        LocalMux                   0      7298               RISE  1       
I__14878/O                                                        LocalMux                   1099   8397               RISE  1       
I__14881/I                                                        InMux                      0      8397               RISE  1       
I__14881/O                                                        InMux                      662    9059               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_29_4/in3    LogicCell40_SEQ_MODE_0000  0      9059               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_29_4/lcout  LogicCell40_SEQ_MODE_0000  861    9920               RISE  2       
I__14868/I                                                        Odrv4                      0      9920               RISE  1       
I__14868/O                                                        Odrv4                      596    10516              RISE  1       
I__14870/I                                                        LocalMux                   0      10516              RISE  1       
I__14870/O                                                        LocalMux                   1099   11615              RISE  1       
I__14872/I                                                        IoInMux                    0      11615              RISE  1       
I__14872/O                                                        IoInMux                    662    12278              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      12278              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    12812              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      12812              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   14900              FALL  1       
usb_dp:out                                                        demo                       0      14900              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -1732


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -2871
---------------------------- ------
Hold Time                     -1732

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__15826/I                                      Odrv4                      0      950                FALL  1       
I__15826/O                                      Odrv4                      649    1599               FALL  1       
I__15827/I                                      LocalMux                   0      1599               FALL  1       
I__15827/O                                      LocalMux                   768    2367               FALL  1       
I__15828/I                                      InMux                      0      2367               FALL  1       
I__15828/O                                      InMux                      503    2871               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_6/in3  LogicCell40_SEQ_MODE_1000  0      2871               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__15692/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                      GlobalMux                  0      0                  RISE  1       
I__15693/O                                      GlobalMux                  252    252                RISE  1       
I__15694/I                                      ClkMux                     0      252                RISE  1       
I__15694/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_29_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3467


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4606
---------------------------- ------
Hold Time                     -3467

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__6713/I                                       Odrv4                      0      950                FALL  1       
I__6713/O                                       Odrv4                      649    1599               FALL  1       
I__6714/I                                       Span4Mux_h                 0      1599               FALL  1       
I__6714/O                                       Span4Mux_h                 543    2142               FALL  1       
I__6715/I                                       Span4Mux_v                 0      2142               FALL  1       
I__6715/O                                       Span4Mux_v                 649    2791               FALL  1       
I__6716/I                                       Span4Mux_h                 0      2791               FALL  1       
I__6716/O                                       Span4Mux_h                 543    3334               FALL  1       
I__6717/I                                       LocalMux                   0      3334               FALL  1       
I__6717/O                                       LocalMux                   768    4102               FALL  1       
I__6718/I                                       InMux                      0      4102               FALL  1       
I__6718/O                                       InMux                      503    4606               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_23_6/in1  LogicCell40_SEQ_MODE_1000  0      4606               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__15692/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                      GlobalMux                  0      0                  RISE  1       
I__15693/O                                      GlobalMux                  252    252                RISE  1       
I__15716/I                                      ClkMux                     0      252                RISE  1       
I__15716/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_23_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11794


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9264
---------------------------- ------
Clock To Out Delay            11794

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__15692/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                            GlobalMux                  0      0                  RISE  1       
I__15693/O                                            GlobalMux                  252    252                RISE  1       
I__15734/I                                            ClkMux                     0      252                RISE  1       
I__15734/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_18_15_5/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  11      
I__13855/I                                                   LocalMux                   0      2530               FALL  1       
I__13855/O                                                   LocalMux                   768    3298               FALL  1       
I__13862/I                                                   InMux                      0      3298               FALL  1       
I__13862/O                                                   InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__12503/I                                                   Odrv4                      0      4675               FALL  1       
I__12503/O                                                   Odrv4                      649    5324               FALL  1       
I__12504/I                                                   Span4Mux_v                 0      5324               FALL  1       
I__12504/O                                                   Span4Mux_v                 649    5973               FALL  1       
I__12505/I                                                   Span4Mux_v                 0      5973               FALL  1       
I__12505/O                                                   Span4Mux_v                 649    6622               FALL  1       
I__12506/I                                                   Span4Mux_v                 0      6622               FALL  1       
I__12506/O                                                   Span4Mux_v                 649    7271               FALL  1       
I__12507/I                                                   Span4Mux_s3_v              0      7271               FALL  1       
I__12507/O                                                   Span4Mux_s3_v              583    7854               FALL  1       
I__12508/I                                                   LocalMux                   0      7854               FALL  1       
I__12508/O                                                   LocalMux                   768    8622               FALL  1       
I__12509/I                                                   IoInMux                    0      8622               FALL  1       
I__12509/O                                                   IoInMux                    503    9125               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9125               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9880               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9880               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11794              RISE  1       
usb_dn:out                                                   demo                       0      11794              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 12245


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9715
---------------------------- ------
Clock To Out Delay            12245

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__15692/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15692/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15693/I                                            GlobalMux                  0      0                  RISE  1       
I__15693/O                                            GlobalMux                  252    252                RISE  1       
I__15734/I                                            ClkMux                     0      252                RISE  1       
I__15734/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_15_1/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_15_1/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  12      
I__13830/I                                                 LocalMux                   0      2530               FALL  1       
I__13830/O                                                 LocalMux                   768    3298               FALL  1       
I__13838/I                                                 InMux                      0      3298               FALL  1       
I__13838/O                                                 InMux                      503    3801               FALL  1       
I__13845/I                                                 CascadeMux                 0      3801               FALL  1       
I__13845/O                                                 CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_15_3/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_17_15_3/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__12510/I                                                 Odrv12                     0      4980               RISE  1       
I__12510/O                                                 Odrv12                     1073   6053               RISE  1       
I__12511/I                                                 Sp12to4                    0      6053               RISE  1       
I__12511/O                                                 Sp12to4                    596    6649               RISE  1       
I__12512/I                                                 Span4Mux_s3_v              0      6649               RISE  1       
I__12512/O                                                 Span4Mux_s3_v              543    7192               RISE  1       
I__12513/I                                                 IoSpan4Mux                 0      7192               RISE  1       
I__12513/O                                                 IoSpan4Mux                 622    7814               RISE  1       
I__12514/I                                                 LocalMux                   0      7814               RISE  1       
I__12514/O                                                 LocalMux                   1099   8914               RISE  1       
I__12515/I                                                 IoInMux                    0      8914               RISE  1       
I__12515/O                                                 IoInMux                    662    9576               RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      9576               RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    10331              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      10331              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   12245              RISE  1       
usb_dp:out                                                 demo                       0      12245              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

