#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 12 22:21:10 2017
# Process ID: 12532
# Current directory: C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.runs/synth_1
# Command line: vivado.exe -log Structure_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Structure_tb.tcl
# Log file: C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.runs/synth_1/Structure_tb.vds
# Journal file: C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Structure_tb.tcl -notrace
Command: synth_design -top Structure_tb -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 309.293 ; gain = 76.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Structure_tb' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:9]
INFO: [Synth 8-3491] module 'structural_model' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:6' bound to instance 'uut' of component 'Structural_model' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:31]
INFO: [Synth 8-638] synthesizing module 'structural_model' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:15]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_unit' of component 'ALU' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:15]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_adder' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:3' bound to instance 'u1_N_bit_adder' of component 'N_bit_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:32]
INFO: [Synth 8-638] synthesizing module 'N_bit_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:31]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:31]
INFO: [Synth 8-256] done synthesizing module 'N_bit_adder' (3#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_adder' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:3' bound to instance 'u2_N_bit_adder' of component 'N_bit_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:34]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_adder' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v:3' bound to instance 'u3_N_bit_adder' of component 'N_bit_adder' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd:15]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/shifter.vhd:4' bound to instance 'shifter_unit' of component 'shifter' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:53]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/shifter.vhd:13]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (5#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/shifter.vhd:13]
INFO: [Synth 8-3491] module 'non_linear_lookup' declared at 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/non_linear_lookup.vhd:4' bound to instance 'non_linear_lookup_unit' of component 'non_linear_lookup' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:61]
INFO: [Synth 8-638] synthesizing module 'non_linear_lookup' [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/non_linear_lookup.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/non_linear_lookup.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/non_linear_lookup.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'non_linear_lookup' (6#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/non_linear_lookup.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'structural_model' (7#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/structural_model.vhd:15]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:53]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:61]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:70]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:79]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:87]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:95]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:103]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:111]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:119]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:127]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:135]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:143]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:151]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:159]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Structure_tb' (8#1) [C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/Structure_tb.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 348.621 ; gain = 116.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 348.621 ; gain = 116.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Vivado/2017.2/data/boards/board_files/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 647.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 45    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module structural_model 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 647.574 ; gain = 116.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 647.574 ; gain = 415.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

33 Infos, 28 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 647.574 ; gain = 423.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.runs/synth_1/Structure_tb.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 647.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 22:22:28 2017...
