

================================================================
== Vivado HLS Report for 'Block_Mat_exit20_pro'
================================================================
* Date:           Fri Nov 23 08:52:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.838|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      41|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      27|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       2|      68|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mat0_rows_V_out_din  |     +    |      0|  0|  39|          32|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  41|          33|           2|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |mat0_cols_V_out_blk_n  |   9|          2|    1|          2|
    |mat0_rows_V_out_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    3|          6|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Block_Mat.exit20_pro | return value |
|rows0                   |  in |   32|   ap_none  |         rows0        |    scalar    |
|cols0                   |  in |   32|   ap_none  |         cols0        |    scalar    |
|mat0_rows_V_out_din     | out |   32|   ap_fifo  |    mat0_rows_V_out   |    pointer   |
|mat0_rows_V_out_full_n  |  in |    1|   ap_fifo  |    mat0_rows_V_out   |    pointer   |
|mat0_rows_V_out_write   | out |    1|   ap_fifo  |    mat0_rows_V_out   |    pointer   |
|mat0_cols_V_out_din     | out |   32|   ap_fifo  |    mat0_cols_V_out   |    pointer   |
|mat0_cols_V_out_full_n  |  in |    1|   ap_fifo  |    mat0_cols_V_out   |    pointer   |
|mat0_cols_V_out_write   | out |    1|   ap_fifo  |    mat0_cols_V_out   |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

