
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24668
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1032.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:90]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'ctrl_stall' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_stall' (3#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_branch' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_branch' (4#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_ram' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:103]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_ram' (5#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'cache_i' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cache_i' (6#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v:1]
INFO: [Synth 8-6157] synthesizing module 'cache_d' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cache_d' (7#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (8#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_pc' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_pc' (9#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_if' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_if' (10#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_if_id' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_if_id' (11#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_id' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:183]
INFO: [Synth 8-226] default block is never used [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:199]
INFO: [Synth 8-6155] done synthesizing module 'stage_id' (12#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_id_ex' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_id_ex' (13#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_ex' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_ex' (14#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_ex_mem' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_ex_mem' (15#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_mem' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_mem' (16#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_mem_wb' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_mem_wb' (17#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_wb' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_wb' (18#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (20#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (21#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (22#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (23#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (24#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:208]
INFO: [Synth 8-251] IO:Return [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:279]
INFO: [Synth 8-6155] done synthesizing module 'hci' (25#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (26#1) [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:05:37 ; elapsed = 00:05:37 . Memory (MB): peak = 1186.855 ; gain = 154.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:39 ; elapsed = 00:05:39 . Memory (MB): peak = 1192.840 ; gain = 160.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_reg' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'clk_reg' [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                            00001 |                            00001
                 S_START |                            00010 |                            00010
                  S_DATA |                            00100 |                            00100
                S_PARITY |                            01000 |                            01000
                  S_STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                            00001 |                            00001
                 S_START |                            00010 |                            00010
                  S_DATA |                            00100 |                            00100
                S_PARITY |                            01000 |                            01000
                  S_STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                             0000 |                            00001
            S_ECHO_STG_0 |                             0001 |                            00010
            S_ECHO_STG_1 |                             0010 |                            00011
           S_IO_IN_STG_0 |                             0011 |                            00100
           S_IO_IN_STG_1 |                             0100 |                            00101
        S_QUERY_ERR_CODE |                             0101 |                            01000
          S_MEM_RD_STG_0 |                             0110 |                            01001
          S_MEM_RD_STG_1 |                             0111 |                            01010
          S_MEM_WR_STG_0 |                             1000 |                            01011
          S_MEM_WR_STG_1 |                             1001 |                            01100
       S_CPU_REG_RD_STG0 |                             1010 |                            00110
       S_CPU_REG_RD_STG1 |                             1011 |                            00111
                  iSTATE |                             1100 |                            10000
              S_DISABLED |                             1101 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:39 ; elapsed = 00:06:46 . Memory (MB): peak = 1390.629 ; gain = 358.109
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 55    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 2049  
	                1 Bit    Registers := 75    
+---RAMs : 
	            1024K Bit	(131072 X 8 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 2     
	               2K Bit	(64 X 32 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              800 Bit	(32 X 25 bit)          RAMs := 1     
	              640 Bit	(64 X 10 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 45    
	   4 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 10    
	   4 Input   17 Bit        Muxes := 2     
	   5 Input   17 Bit        Muxes := 1     
	  14 Input   17 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   6 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 14    
	   6 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 2     
	  29 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4100  
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4310  
	   4 Input    1 Bit        Muxes := 29    
	   3 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 13    
	  11 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
