// Seed: 2996844893
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3
);
  assign id_0 = id_1 ? 1 : id_3 == 1;
  wire [1 : 1] id_5;
  assign id_0 = id_3;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    output tri id_7,
    output tri1 id_8
    , id_17,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    output wor id_15
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_4
  );
endmodule
