#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 23 08:16:26 2022
# Process ID: 20368
# Current directory: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21308 C:\Users\ANDRES ESCOBAR\Documents\5to Semestre\Circuitos Digitales\Laboratorios\lab_3\lab_3\lab_3.xpr
# Log file: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/vivado.log
# Journal file: C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3'
INFO: [Project 1-313] Project file moved from 'C:/Users/GATEWAY/Documents/lab_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Lab_7
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 868.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_7' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:14]
INFO: [Synth 8-3491] module 'not_gate' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd:4' bound to instance 'utt1' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:46]
INFO: [Synth 8-638] synthesizing module 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'not_gate' (1#1) [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd:9]
INFO: [Synth 8-3491] module 'not_gate' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd:4' bound to instance 'utt2' of component 'not_gate' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:47]
INFO: [Synth 8-3491] module 'and_gate2' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:4' bound to instance 'utt3' of component 'and_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:48]
INFO: [Synth 8-638] synthesizing module 'and_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'and_gate2' (2#1) [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:11]
INFO: [Synth 8-3491] module 'and_gate2' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:4' bound to instance 'utt4' of component 'and_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:49]
INFO: [Synth 8-3491] module 'and_gate2' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:4' bound to instance 'utt5' of component 'and_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:50]
INFO: [Synth 8-3491] module 'and_gate2' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd:4' bound to instance 'utt6' of component 'and_gate2' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:51]
INFO: [Synth 8-3491] module 'or_gate3' declared at 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/or_gate3.vhd:4' bound to instance 'utt7' of component 'or_gate3' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:52]
INFO: [Synth 8-638] synthesizing module 'or_gate3' [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/or_gate3.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'or_gate3' (3#1) [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/or_gate3.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Lab_7' (4#1) [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 868.422 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 868.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 868.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/constrs_1/new/lab_7_cons.xdc]
Finished Parsing XDC File [C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/constrs_1/new/lab_7_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.426 ; gain = 390.004
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.426 ; gain = 390.004
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Lab7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/Lab_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/and_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sources_1/new/or_gate3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_gate3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.srcs/sim_1/new/TB_Lab7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Lab7'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 53491e678fba4c4ba58d29c3cfa9948e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab7_behav xil_defaultlib.TB_Lab7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate2 [and_gate2_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate3 [or_gate3_default]
Compiling architecture behavioral of entity xil_defaultlib.Lab_7 [lab_7_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab7
Built simulation snapshot TB_Lab7_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ANDRES -notrace
couldn't read file "C:/Users/ANDRES": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 23 09:14:13 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/lab_3/lab_3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Lab7_behav -key {Behavioral:sim_1:Functional:TB_Lab7} -tclbatch {TB_Lab7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TB_Lab7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Lab7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 09:54:23 2022...
