Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 27 11:36:33 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_top_timing_summary_routed.rpt -pb lcd_top_timing_summary_routed.pb -rpx lcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  504        0.142        0.000                      0                  504        4.500        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.284        0.000                      0                  504        0.142        0.000                      0                  504        4.500        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X7Y81          FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X7Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.856    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X7Y81          FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X7Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.856    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X7Y81          FDCE                                         r  next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  next_state_reg[5]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X7Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.856    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X7Y81          FDCE                                         r  next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  next_state_reg[6]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X7Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.856    next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X6Y81          FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X6Y81          FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y81          FDPE (Setup_fdpe_C_CE)      -0.169    14.892    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X6Y81          FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y81          FDCE (Setup_fdce_C_CE)      -0.169    14.892    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X6Y81          FDCE                                         r  next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  next_state_reg[4]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y81          FDCE (Setup_fdce_C_CE)      -0.169    14.892    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.511ns  (logic 1.268ns (28.111%)  route 3.243ns (71.889%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.540    10.061    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDCE (Prop_fdce_C_Q)         0.524    10.585 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.979    11.564    send_byte/cnt_sysclk_reg[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  send_byte/count_clk_e_i_10/O
                         net (fo=1, routed)           0.363    12.052    send_byte/count_clk_e_i_10_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    12.176 f  send_byte/count_clk_e_i_8/O
                         net (fo=1, routed)           0.317    12.493    send_byte/count_clk_e_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    12.617 r  send_byte/count_clk_e_i_5/O
                         net (fo=1, routed)           0.550    13.167    send_byte/count_clk_e_i_5_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  send_byte/count_clk_e_i_2/O
                         net (fo=2, routed)           0.306    13.597    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    13.721 r  send_byte/next_state[7]_i_4/O
                         net (fo=1, routed)           0.395    14.116    send_byte/next_state[7]_i_4_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.240 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.332    14.572    next_state
    SLICE_X6Y81          FDCE                                         r  next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.497    14.838    clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  next_state_reg[7]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y81          FDCE (Setup_fdce_C_CE)      -0.169    14.892    next_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 wrong_sysclk_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_password_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.498ns  (logic 1.079ns (23.990%)  route 3.419ns (76.010%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 10.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.545    10.066    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  wrong_sysclk_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.459    10.525 r  wrong_sysclk_reg[15]/Q
                         net (fo=2, routed)           0.581    11.106    send_byte/wrong_sysclk_reg[15]
    SLICE_X11Y80         LUT4 (Prop_lut4_I1_O)        0.124    11.230 f  send_byte/wrong_clk_e_i_14/O
                         net (fo=1, routed)           0.804    12.034    send_byte/wrong_clk_e_i_14_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.158 r  send_byte/wrong_clk_e_i_6/O
                         net (fo=2, routed)           0.527    12.685    send_byte/wrong_clk_e_i_6_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.809 r  send_byte/next_state[7]_i_7/O
                         net (fo=5, routed)           0.628    13.437    send_byte/is_wrong_reg
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  send_byte/input_password[1][3]_i_3/O
                         net (fo=6, routed)           0.689    14.250    send_byte/state_reg[6]_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.124    14.374 r  send_byte/input_password[1][3]_i_1/O
                         net (fo=4, routed)           0.190    14.564    input_password
    SLICE_X6Y78          FDCE                                         r  input_password_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.495    14.836    clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  input_password_reg[1][0]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X6Y78          FDCE (Setup_fdce_C_CE)      -0.169    14.890    input_password_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 wrong_sysclk_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_password_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.498ns  (logic 1.079ns (23.990%)  route 3.419ns (76.010%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 10.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.545    10.066    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  wrong_sysclk_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.459    10.525 r  wrong_sysclk_reg[15]/Q
                         net (fo=2, routed)           0.581    11.106    send_byte/wrong_sysclk_reg[15]
    SLICE_X11Y80         LUT4 (Prop_lut4_I1_O)        0.124    11.230 f  send_byte/wrong_clk_e_i_14/O
                         net (fo=1, routed)           0.804    12.034    send_byte/wrong_clk_e_i_14_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    12.158 r  send_byte/wrong_clk_e_i_6/O
                         net (fo=2, routed)           0.527    12.685    send_byte/wrong_clk_e_i_6_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.809 r  send_byte/next_state[7]_i_7/O
                         net (fo=5, routed)           0.628    13.437    send_byte/is_wrong_reg
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  send_byte/input_password[1][3]_i_3/O
                         net (fo=6, routed)           0.689    14.250    send_byte/state_reg[6]_0
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.124    14.374 r  send_byte/input_password[1][3]_i_1/O
                         net (fo=4, routed)           0.190    14.564    input_password
    SLICE_X6Y78          FDCE                                         r  input_password_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.495    14.836    clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  input_password_reg[1][1]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X6Y78          FDCE (Setup_fdce_C_CE)      -0.169    14.890    input_password_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 send_byte/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.589     1.472    send_byte/us_clk/CLK
    SLICE_X4Y88          FDCE                                         r  send_byte/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  send_byte/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.076     1.690    send_byte/us_clk/clk_ed/clk_div_100
    SLICE_X4Y88          FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.860     1.987    send_byte/us_clk/clk_ed/CLK
    SLICE_X4Y88          FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.515     1.472    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.075     1.547    send_byte/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_valid_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X13Y82         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           0.080     1.662    key_valid_ed/led_OBUF[0]
    SLICE_X13Y82         FDCE                                         r  key_valid_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.825     1.953    key_valid_ed/CLK
    SLICE_X13Y82         FDCE                                         r  key_valid_ed/ff_cur_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y82         FDCE (Hold_fdce_C_D)         0.075     1.516    key_valid_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    send_byte/master/us_clk/CLK
    SLICE_X3Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  send_byte/master/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.110     1.725    send_byte/master/us_clk/cnt_sysclk_reg[5]
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  send_byte/master/us_clk/cnt_sysclk[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    send_byte/master/us_clk/p_0_in__0[3]
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.861     1.989    send_byte/master/us_clk/CLK
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.121     1.608    send_byte/master/us_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 send_byte/master/count_usec5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/scl_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.589     1.472    send_byte/master/CLK
    SLICE_X1Y85          FDCE                                         r  send_byte/master/count_usec5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  send_byte/master/count_usec5_reg[2]/Q
                         net (fo=5, routed)           0.091     1.704    send_byte/master/us_clk/clk_ed/count_usec5[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.749 r  send_byte/master/us_clk/clk_ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.749    send_byte/master/us_clk_n_2
    SLICE_X0Y85          FDCE                                         r  send_byte/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.858     1.986    send_byte/master/CLK
    SLICE_X0Y85          FDCE                                         r  send_byte/master/scl_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     1.577    send_byte/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 send_byte/send_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/send_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.585     1.468    send_byte/send_ed/CLK
    SLICE_X5Y82          FDCE                                         r  send_byte/send_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  send_byte/send_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.122     1.732    send_byte/send_ed/p_0_in[1]
    SLICE_X7Y83          FDCE                                         r  send_byte/send_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.855     1.982    send_byte/send_ed/CLK
    SLICE_X7Y83          FDCE                                         r  send_byte/send_ed/ff_old_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.075     1.558    send_byte/send_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cnt_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X7Y79          FDCE                                         r  cnt_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  cnt_data_reg[6]/Q
                         net (fo=8, routed)           0.125     1.731    send_byte/cnt_data_reg[10][6]
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  send_byte/cnt_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.776    send_byte_n_8
    SLICE_X6Y79          FDCE                                         r  cnt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.850     1.978    clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  cnt_data_reg[8]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.121     1.599    cnt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X7Y79          FDCE                                         r  cnt_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  cnt_data_reg[0]/Q
                         net (fo=30, routed)          0.139     1.745    send_byte/cnt_data_reg[10][0]
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  send_byte/cnt_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    send_byte_n_15
    SLICE_X6Y79          FDCE                                         r  cnt_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.850     1.978    clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  cnt_data_reg[1]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.121     1.599    cnt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.313%)  route 0.147ns (43.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    send_byte/master/us_clk/CLK
    SLICE_X3Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  send_byte/master/us_clk/cnt_sysclk_reg[4]/Q
                         net (fo=7, routed)           0.147     1.762    send_byte/master/us_clk/cnt_sysclk_reg[4]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.048     1.810 r  send_byte/master/us_clk/cnt_sysclk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    send_byte/master/us_clk/p_0_in__0[2]
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.861     1.989    send_byte/master/us_clk/CLK
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.131     1.618    send_byte/master/us_clk/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    send_byte/master/us_clk/CLK
    SLICE_X3Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  send_byte/master/us_clk/cnt_sysclk_reg[4]/Q
                         net (fo=7, routed)           0.143     1.758    send_byte/master/us_clk/cnt_sysclk_reg[4]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  send_byte/master/us_clk/cnt_sysclk[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    send_byte/master/us_clk/p_0_in__0[0]
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.861     1.989    send_byte/master/us_clk/CLK
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.120     1.607    send_byte/master/us_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    send_byte/master/us_clk/CLK
    SLICE_X2Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  send_byte/master/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.094     1.733    send_byte/master/us_clk/cnt_sysclk_reg[3]
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  send_byte/master/us_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    send_byte/master/us_clk/p_0_in__0[5]
    SLICE_X3Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.861     1.989    send_byte/master/us_clk/CLK
    SLICE_X3Y88          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.092     1.579    send_byte/master/us_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79    cnt_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79    cnt_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79    cnt_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79    cnt_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79    cnt_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79    cnt_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79    cnt_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79    cnt_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79    cnt_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    cnt_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    cnt_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    cnt_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    cnt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79    cnt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79    cnt_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.987ns (64.059%)  route 2.798ns (35.941%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           2.798     4.280    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.785 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.785    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.983ns (66.709%)  route 2.487ns (33.291%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           2.487     3.940    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.469 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.469    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.939ns (69.798%)  route 2.137ns (30.202%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          2.137     3.575    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.076 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.076    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.968ns (70.427%)  route 2.086ns (29.573%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           2.086     3.545    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.054 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.054    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.408ns (75.700%)  route 0.452ns (24.300%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          0.452     0.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.860 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.860    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.437ns (76.758%)  route 0.435ns (23.242%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           0.435     0.662    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.873 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.873    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.452ns (70.391%)  route 0.611ns (29.609%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           0.611     0.832    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.062 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.062    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.456ns (63.330%)  route 0.843ns (36.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           0.843     1.093    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.299 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.299    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 3.962ns (44.359%)  route 4.970ns (55.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.614     5.135    send_byte/CLK
    SLICE_X5Y82          FDCE                                         r  send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  send_byte/busy_reg/Q
                         net (fo=27, routed)          4.970    10.561    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.067 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.067    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 3.970ns (47.420%)  route 4.403ns (52.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.612     5.133    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.589 r  is_done_reg/Q
                         net (fo=5, routed)           4.403     9.991    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.506 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.506    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 3.956ns (48.539%)  route 4.195ns (51.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.548     5.069    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.195     9.720    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         3.500    13.220 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.220    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.049ns (51.276%)  route 3.847ns (48.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.548     5.069    keypad/CLK
    SLICE_X12Y82         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.518     5.587 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.847     9.434    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.531    12.965 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.965    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.847ns  (logic 3.953ns (50.372%)  route 3.894ns (49.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.548     5.069    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.894     9.419    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         3.497    12.916 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.916    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 3.975ns (51.512%)  route 3.742ns (48.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.548     5.069    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.742     9.266    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         3.519    12.785 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.785    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 star_pressed_once_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 3.957ns (52.326%)  route 3.605ns (47.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.613     5.134    clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  star_pressed_once_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 r  star_pressed_once_reg/Q
                         net (fo=8, routed)           3.605     9.195    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.695 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.695    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 3.977ns (55.038%)  route 3.249ns (44.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.548     5.069    keypad/CLK
    SLICE_X13Y82         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           3.249     8.774    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.296 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.296    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.961ns (55.832%)  route 3.133ns (44.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.621     5.142    send_byte/master/CLK
    SLICE_X0Y85          FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           3.133     8.731    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.236 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    12.236    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.964ns (56.659%)  route 3.032ns (43.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           3.032     8.627    sda_TRI
    C16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.508    12.134 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000    12.134    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 0.965ns (44.741%)  route 1.192ns (55.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.192     2.804    sda_TRI
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.628 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.628    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.347ns (57.676%)  route 0.988ns (42.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.589     1.472    send_byte/master/CLK
    SLICE_X0Y85          FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           0.988     2.602    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.808 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.808    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.363ns (55.633%)  route 1.087ns (44.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X13Y82         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           1.087     2.670    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.892 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.892    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 star_pressed_once_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.343ns (54.884%)  route 1.104ns (45.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  star_pressed_once_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  star_pressed_once_reg/Q
                         net (fo=8, routed)           1.104     2.712    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.914 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.914    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.361ns (52.073%)  route 1.253ns (47.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.253     2.835    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         1.220     4.055 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.055    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.339ns (49.493%)  route 1.366ns (50.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.366     2.949    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         1.198     4.146 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.146    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.396ns (51.257%)  route 1.327ns (48.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X12Y82         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.327     2.933    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.232     4.164 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.164    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.343ns (47.371%)  route 1.492ns (52.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.558     1.441    keypad/CLK
    SLICE_X11Y82         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.492     3.074    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         1.202     4.276 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.276    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.357ns (46.791%)  route 1.543ns (53.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  is_done_reg/Q
                         net (fo=5, routed)           1.543     3.150    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.365 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.365    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.348ns (41.727%)  route 1.883ns (58.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.585     1.468    send_byte/CLK
    SLICE_X5Y82          FDCE                                         r  send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  send_byte/busy_reg/Q
                         net (fo=27, routed)          1.883     3.492    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.699 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.699    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/comm_start_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X7Y83          FDCE                                         f  send_byte/comm_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X7Y83          FDCE                                         r  send_byte/comm_start_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDPE                                         f  send_byte/next_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDPE                                         r  send_byte/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDCE                                         f  send_byte/next_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDCE                                         r  send_byte/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDCE                                         f  send_byte/next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDCE                                         r  send_byte/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDCE                                         f  send_byte/next_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDCE                                         r  send_byte/next_state_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDCE                                         f  send_byte/next_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDCE                                         r  send_byte/next_state_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/AR[0]
    SLICE_X6Y83          FDCE                                         f  send_byte/next_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/CLK
    SLICE_X6Y83          FDCE                                         r  send_byte/next_state_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/send_ed/ff_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.441ns (19.595%)  route 5.914ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.914     7.355    send_byte/send_ed/AR[0]
    SLICE_X7Y83          FDCE                                         f  send_byte/send_ed/ff_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.500     4.841    send_byte/send_ed/CLK
    SLICE_X7Y83          FDCE                                         r  send_byte/send_ed/ff_old_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            wrong_sysclk_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.441ns (19.886%)  route 5.806ns (80.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.806     7.248    reset_p_IBUF
    SLICE_X8Y84          FDCE                                         f  wrong_sysclk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.434     9.775    clk_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  wrong_sysclk_reg[28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            wrong_sysclk_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.441ns (19.886%)  route 5.806ns (80.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.806     7.248    reset_p_IBUF
    SLICE_X8Y84          FDCE                                         f  wrong_sysclk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.434     9.775    clk_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  wrong_sysclk_reg[29]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn0/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.222ns (18.543%)  route 0.975ns (81.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.975     1.197    btn0/btn_0/btn_IBUF[0]
    SLICE_X2Y72          FDRE                                         r  btn0/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.850     1.978    btn0/btn_0/CLK
    SLICE_X2Y72          FDRE                                         r  btn0/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            btn0/btn_ed/ff_cur_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.210ns (16.924%)  route 1.029ns (83.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.029     1.238    btn0/btn_ed/AR[0]
    SLICE_X7Y72          FDCE                                         f  btn0/btn_ed/ff_cur_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.849     1.976    btn0/btn_ed/CLK
    SLICE_X7Y72          FDCE                                         r  btn0/btn_ed/ff_cur_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.210ns (14.622%)  route 1.223ns (85.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 6.973 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.223     1.433    reset_p_IBUF
    SLICE_X6Y75          FDCE                                         f  state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.845     6.973    clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  state_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            input_password_reg[0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.210ns (14.022%)  route 1.285ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.285     1.494    reset_p_IBUF
    SLICE_X2Y78          FDCE                                         f  input_password_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  input_password_reg[0][0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            input_password_reg[0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.210ns (14.022%)  route 1.285ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.285     1.494    reset_p_IBUF
    SLICE_X2Y78          FDCE                                         f  input_password_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  input_password_reg[0][1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            input_password_reg[0][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.210ns (14.022%)  route 1.285ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.285     1.494    reset_p_IBUF
    SLICE_X2Y78          FDCE                                         f  input_password_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  input_password_reg[0][2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            input_password_reg[0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.210ns (14.022%)  route 1.285ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.285     1.494    reset_p_IBUF
    SLICE_X2Y78          FDCE                                         f  input_password_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  input_password_reg[0][3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            is_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.210ns (14.022%)  route 1.285ns (85.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.285     1.494    reset_p_IBUF
    SLICE_X3Y78          FDCE                                         f  is_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  is_done_reg/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.266ns (17.588%)  route 1.247ns (82.412%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           1.247     1.468    keypad/star_pressed_once_reg_3[1]
    SLICE_X12Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.513 r  keypad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.513    keypad/key_value_0[2]
    SLICE_X12Y81         FDCE                                         r  keypad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.824     1.952    keypad/CLK
    SLICE_X12Y81         FDCE                                         r  keypad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/key_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.266ns (17.564%)  route 1.249ns (82.436%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           1.249     1.470    keypad/star_pressed_once_reg_3[1]
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.515 r  keypad/key_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.515    keypad/key_value_0[0]
    SLICE_X12Y81         FDCE                                         r  keypad/key_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.824     1.952    keypad/CLK
    SLICE_X12Y81         FDCE                                         r  keypad/key_value_reg[0]/C





