# Progetto_Reti_Logiche_22-23

VHDL code for the implementation of an FPGA. Every information about the project are included in the relation paper.

Politecnico di Milano
AA 2022-2023

Project by Stefano Morano and Alessandro Mancini
Professor Fabio Salice
