$date
	Sat Jul  5 19:31:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_control_tb $end
$var wire 4 ! ALUCtrl [3:0] $end
$var parameter 4 " ALU_ADD $end
$var parameter 4 # ALU_AND $end
$var parameter 4 $ ALU_LUI $end
$var parameter 4 % ALU_OR $end
$var parameter 4 & ALU_SLL $end
$var parameter 4 ' ALU_SLT $end
$var parameter 4 ( ALU_SLTU $end
$var parameter 4 ) ALU_SRA $end
$var parameter 4 * ALU_SRL $end
$var parameter 4 + ALU_SUB $end
$var parameter 4 , ALU_XOR $end
$var reg 2 - ALUOp [1:0] $end
$var reg 3 . funct3 [2:0] $end
$var reg 1 / funct7_5 $end
$var integer 32 0 failed [31:0] $end
$var integer 32 1 passed [31:0] $end
$scope module uut $end
$var wire 2 2 ALUOp [1:0] $end
$var wire 3 3 funct3 [2:0] $end
$var wire 1 / funct7_5 $end
$var reg 4 4 ALUCtrl [3:0] $end
$upscope $end
$scope task check_output $end
$var reg 4 5 actual [3:0] $end
$var reg 4 6 expected [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 ,
b1 +
b110 *
b111 )
b100 (
b11 '
b10 &
b1000 %
b1010 $
b1001 #
b0 "
$end
#0
$dumpvars
bx 6
bx 5
b0 4
b101 3
b0 2
b0 1
b0 0
1/
b101 .
b0 -
b0 !
$end
#1
b1 !
b1 4
b10 .
b10 3
b1 -
b1 2
b1 1
b0 5
b0 6
#2
b0 !
b0 4
0/
b0 .
b0 3
b10 -
b10 2
b10 1
b1 5
b1 6
#3
b1 !
b1 4
1/
b11 1
b0 5
b0 6
#4
b10 !
b10 4
0/
b1 .
b1 3
b100 1
b1 5
b1 6
#5
b11 !
b11 4
b10 .
b10 3
b101 1
b10 5
b10 6
#6
b100 !
b100 4
b11 .
b11 3
b110 1
b11 5
b11 6
#7
b101 !
b101 4
b100 .
b100 3
b111 1
b100 5
b100 6
#8
b110 !
b110 4
b101 .
b101 3
b1000 1
b101 5
b101 6
#9
b111 !
b111 4
1/
b1001 1
b110 5
b110 6
#10
b1000 !
b1000 4
0/
b110 .
b110 3
b1010 1
b111 5
b111 6
#11
b1001 !
b1001 4
b111 .
b111 3
b1011 1
b1000 5
b1000 6
#12
b1010 !
b1010 4
b0 .
b0 3
b11 -
b11 2
b1100 1
b1001 5
b1001 6
#13
b1101 1
b1010 5
b1010 6
