{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603046054619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603046054619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 20:34:14 2020 " "Processing started: Sun Oct 18 20:34:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603046054619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603046054619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603046054619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603046054903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab1/lab1/secuencial/proyecto_1/tipos_constantes_pkg/retardos_componentes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab1/lab1/secuencial/proyecto_1/tipos_constantes_pkg/retardos_componentes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_componentes_pkg " "Found design unit 1: retardos_componentes_pkg" {  } { { "../../../../../Secuencial/proyecto_1/tipos_constantes_pkg/retardos_componentes_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/tipos_constantes_pkg/retardos_componentes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603046055291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603046055291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab1/lab1/secuencial/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab1/lab1/secuencial/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../Secuencial/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603046055293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603046055293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/proc_func_control_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/proc_func_control_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_func_control_pkg " "Found design unit 1: proc_func_control_pkg" {  } { { "../CODIGO/proc_func_control_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Segmentado/proyecto_1/mcd/control/CODIGO/proc_func_control_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603046055296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 proc_func_control_pkg-body " "Found design unit 2: proc_func_control_pkg-body" {  } { { "../CODIGO/proc_func_control_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Segmentado/proyecto_1/mcd/control/CODIGO/proc_func_control_pkg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603046055296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603046055296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/estado_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/estado_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estado_pkg " "Found design unit 1: estado_pkg" {  } { { "../CODIGO/estado_pkg.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Segmentado/proyecto_1/mcd/control/CODIGO/estado_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603046055299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603046055299 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"camino_intercambio\";  expecting \"then\" control.vhd(84) " "VHDL syntax error at control.vhd(84) near text \"camino_intercambio\";  expecting \"then\"" {  } { { "../CODIGO/control.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Segmentado/proyecto_1/mcd/control/CODIGO/control.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1603046055302 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement control.vhd(85) " "VHDL syntax error at control.vhd(85) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "../CODIGO/control.vhd" "" { Text "C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Segmentado/proyecto_1/mcd/control/CODIGO/control.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1603046055302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/victor/documents/fibq9/mp/lab1/lab1/segmentado/proyecto_1/mcd/control/codigo/control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603046055302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603046055379 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 18 20:34:15 2020 " "Processing ended: Sun Oct 18 20:34:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603046055379 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603046055379 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603046055379 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603046055379 ""}
