<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-cns3xxx › pcie.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pcie.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PCI-E support for CNS3xxx</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Cavium Networks</span>
<span class="cm"> *		  Richard Liu &lt;richard.liu@caviumnetworks.com&gt;</span>
<span class="cm"> * Copyright 2010 MontaVista Software, LLC.</span>
<span class="cm"> *		  Anton Vorontsov &lt;avorontsov@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/cns3xxx.h&gt;</span>
<span class="cp">#include &quot;core.h&quot;</span>

<span class="k">enum</span> <span class="n">cns3xxx_access_type</span> <span class="p">{</span>
	<span class="n">CNS3XXX_HOST_TYPE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CNS3XXX_CFG0_TYPE</span><span class="p">,</span>
	<span class="n">CNS3XXX_CFG1_TYPE</span><span class="p">,</span>
	<span class="n">CNS3XXX_NUM_ACCESS_TYPES</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">map_desc</span> <span class="n">cfg_bases</span><span class="p">[</span><span class="n">CNS3XXX_NUM_ACCESS_TYPES</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res_io</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res_mem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hw_pci</span> <span class="n">hw_pci</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">linked</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="n">cns3xxx_pcie</span><span class="p">[];</span> <span class="cm">/* forward decl. */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="nf">sysdata_to_cnspci</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sysdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">root</span> <span class="o">=</span> <span class="n">sysdata</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">root</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="nf">pdev_to_cnspci</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sysdata_to_cnspci</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="nf">pbus_to_cnspci</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sysdata_to_cnspci</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">cns3xxx_pci_cfg_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="n">cnspci</span> <span class="o">=</span> <span class="n">pbus_to_cnspci</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">busno</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">cns3xxx_access_type</span> <span class="n">type</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>

	<span class="cm">/* If there is no link, just show the CNS PCI bridge. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">linked</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">busno</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">slot</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The CNS PCI bridge doesn&#39;t fit into the PCI hierarchy, though</span>
<span class="cm">	 * we still want to access it. For this to work, we must place</span>
<span class="cm">	 * the first device on the same bus as the CNS PCI bridge.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">busno</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">slot</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">slot</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">CNS3XXX_CFG1_TYPE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">cfg_bases</span><span class="p">[</span><span class="n">type</span><span class="p">].</span><span class="k">virtual</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="p">((</span><span class="n">busno</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0xffc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_pci_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">size</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">where</span> <span class="o">%</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">cns3xxx_pci_cfg_base</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">devfn</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0xffc</span><span class="p">)</span> <span class="o">==</span> <span class="n">PCI_CLASS_REVISION</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * RC&#39;s class is 0xb, but Linux PCI driver needs 0x604</span>
<span class="cm">		 * for a PCIe bridge. So we must fixup the class code</span>
<span class="cm">		 * to 0x604 here.</span>
<span class="cm">		 */</span>
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x604</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">v</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_pci_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				    <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">size</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">where</span> <span class="o">%</span> <span class="mi">4</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">cns3xxx_pci_cfg_base</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_pci_setup</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="n">cnspci</span> <span class="o">=</span> <span class="n">sysdata_to_cnspci</span><span class="p">(</span><span class="n">sys</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_io</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">res_io</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_mem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">res_mem</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="n">res_io</span><span class="p">)</span> <span class="o">||</span>
	       <span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="n">res_mem</span><span class="p">));</span>

	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="n">res_io</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="n">res_mem</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">cns3xxx_pcie_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">cns3xxx_pci_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">cns3xxx_pci_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_pcie_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="n">cnspci</span> <span class="o">=</span> <span class="n">pdev_to_cnspci</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">irqs</span><span class="p">[</span><span class="n">slot</span><span class="p">];</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCIe map irq: %04d:%02x:%02x.%02x slot %d, pin %d, irq: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pci_domain_nr</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">),</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">),</span>
		<span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">),</span> <span class="n">slot</span><span class="p">,</span> <span class="n">pin</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="n">cns3xxx_pcie</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_bases</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">CNS3XXX_HOST_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_HOST_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE0_HOST_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
			<span class="p">[</span><span class="n">CNS3XXX_CFG0_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_CFG0_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE0_CFG0_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
			<span class="p">[</span><span class="n">CNS3XXX_CFG1_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_CFG1_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE0_CFG1_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">res_io</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe0 I/O space&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_IO_BASE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_IO_BASE</span> <span class="o">+</span> <span class="n">SZ_16M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">res_mem</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe0 non-prefetchable&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_MEM_BASE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE0_MEM_BASE</span> <span class="o">+</span> <span class="n">SZ_16M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">irqs</span> <span class="o">=</span> <span class="p">{</span> <span class="n">IRQ_CNS3XXX_PCIE0_RC</span><span class="p">,</span> <span class="n">IRQ_CNS3XXX_PCIE0_DEVICE</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">hw_pci</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">domain</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nr_controllers</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cns3xxx_pcie_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">setup</span> <span class="o">=</span> <span class="n">cns3xxx_pci_setup</span><span class="p">,</span>
			<span class="p">.</span><span class="n">map_irq</span> <span class="o">=</span> <span class="n">cns3xxx_pcie_map_irq</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_bases</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">CNS3XXX_HOST_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_HOST_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE1_HOST_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
			<span class="p">[</span><span class="n">CNS3XXX_CFG0_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_CFG0_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE1_CFG0_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
			<span class="p">[</span><span class="n">CNS3XXX_CFG1_TYPE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
				<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_CFG1_BASE_VIRT</span><span class="p">,</span>
				<span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">CNS3XXX_PCIE1_CFG1_BASE</span><span class="p">),</span>
				<span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
				<span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
			<span class="p">},</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">res_io</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe1 I/O space&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_IO_BASE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_IO_BASE</span> <span class="o">+</span> <span class="n">SZ_16M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">res_mem</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe1 non-prefetchable&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_MEM_BASE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">CNS3XXX_PCIE1_MEM_BASE</span> <span class="o">+</span> <span class="n">SZ_16M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">irqs</span> <span class="o">=</span> <span class="p">{</span> <span class="n">IRQ_CNS3XXX_PCIE1_RC</span><span class="p">,</span> <span class="n">IRQ_CNS3XXX_PCIE1_DEVICE</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">hw_pci</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">domain</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nr_controllers</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cns3xxx_pcie_ops</span><span class="p">,</span>
			<span class="p">.</span><span class="n">setup</span> <span class="o">=</span> <span class="n">cns3xxx_pci_setup</span><span class="p">,</span>
			<span class="p">.</span><span class="n">map_irq</span> <span class="o">=</span> <span class="n">cns3xxx_pcie_map_irq</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_pcie_check_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="n">cnspci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">hw_pci</span><span class="p">.</span><span class="n">domain</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">time</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MISC_PCIE_CTRL</span><span class="p">(</span><span class="n">port</span><span class="p">));</span>
	<span class="cm">/*</span>
<span class="cm">	 * Enable Application Request to 1, it will exit L1 automatically,</span>
<span class="cm">	 * but when chip back, it will use another clock, still can use 0x1.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">MISC_PCIE_CTRL</span><span class="p">(</span><span class="n">port</span><span class="p">));</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCIe: Port[%d] Enable PCIe LTSSM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCIe: Port[%d] Check data link layer...&quot;</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>

	<span class="n">time</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MISC_PCIE_PM_DEBUG</span><span class="p">(</span><span class="n">port</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Link up.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">linked</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">time</span> <span class="o">+</span> <span class="mi">50</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Device not found.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">cns3xxx_pcie_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cns3xxx_pcie</span> <span class="o">*</span><span class="n">cnspci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">hw_pci</span><span class="p">.</span><span class="n">domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="n">sd</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">domain</span> <span class="o">=</span> <span class="n">port</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="n">bus</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">number</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cns3xxx_pcie_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">sysdata</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sd</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">io_base</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">res_io</span><span class="p">.</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mem_base</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">res_mem</span><span class="p">.</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">host_base</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">cfg_bases</span><span class="p">[</span><span class="n">CNS3XXX_HOST_TYPE</span><span class="p">].</span><span class="n">pfn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfg0_base</span> <span class="o">=</span> <span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">cfg_bases</span><span class="p">[</span><span class="n">CNS3XXX_CFG0_TYPE</span><span class="p">].</span><span class="n">pfn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">devfn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pos</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dc</span><span class="p">;</span>

	<span class="n">host_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">__pfn_to_phys</span><span class="p">(</span><span class="n">host_base</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">cfg0_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">__pfn_to_phys</span><span class="p">(</span><span class="n">cfg0_base</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">pci_bus_write_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_PRIMARY_BUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">pci_bus_write_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_SECONDARY_BUS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">pci_bus_write_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_SUBORDINATE_BUS</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">pci_bus_read_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_PRIMARY_BUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp8</span><span class="p">);</span>
	<span class="n">pci_bus_read_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_SECONDARY_BUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp8</span><span class="p">);</span>
	<span class="n">pci_bus_read_config_byte</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_SUBORDINATE_BUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp8</span><span class="p">);</span>

	<span class="n">pci_bus_write_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_MEMORY_BASE</span><span class="p">,</span> <span class="n">mem_base</span><span class="p">);</span>
	<span class="n">pci_bus_write_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_MEMORY_LIMIT</span><span class="p">,</span> <span class="n">host_base</span><span class="p">);</span>
	<span class="n">pci_bus_write_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_IO_BASE_UPPER16</span><span class="p">,</span> <span class="n">io_base</span><span class="p">);</span>
	<span class="n">pci_bus_write_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_IO_LIMIT_UPPER16</span><span class="p">,</span> <span class="n">cfg0_base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cnspci</span><span class="o">-&gt;</span><span class="n">linked</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Set Device Max_Read_Request_Size to 128 byte */</span>
	<span class="n">devfn</span> <span class="o">=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_bus_find_capability</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">);</span>
	<span class="n">pci_bus_read_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dc</span><span class="p">);</span>
	<span class="n">dc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>	<span class="cm">/* Clear Device Control Register [14:12] */</span>
	<span class="n">pci_bus_write_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="n">dc</span><span class="p">);</span>
	<span class="n">pci_bus_read_config_word</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)))</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCIe: Set Device Max_Read_Request_Size to 128 byte</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Disable PCIe0 Interrupt Mask INTA to INTD */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x3FFF</span><span class="p">,</span> <span class="n">MISC_PCIE_INT_MASK</span><span class="p">(</span><span class="n">port</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cns3xxx_pcie_abort_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">))</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">ARM_pc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cns3xxx_pcie_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pcibios_min_io</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pcibios_min_mem</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">hook_fault_code</span><span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="mi">6</span><span class="p">,</span> <span class="n">cns3xxx_pcie_abort_handler</span><span class="p">,</span> <span class="n">SIGBUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="s">&quot;imprecise external abort&quot;</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cns3xxx_pcie</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iotable_init</span><span class="p">(</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cfg_bases</span><span class="p">,</span>
			     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cfg_bases</span><span class="p">));</span>
		<span class="n">cns3xxx_pwr_clk_en</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">PM_CLK_GATE_REG_OFFSET_PCIE</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">cns3xxx_pwr_soft_rst</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">PM_SOFT_RST_REG_OFFST_PCIE</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">cns3xxx_pcie_check_link</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">cns3xxx_pcie_hw_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">pci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cns3xxx_pcie</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">hw_pci</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pci_assign_unassigned_resources</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">cns3xxx_pcie_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
