#ifndef _ARCH_H
#define _ARCH_H

#ifdef __ASSEMBLER__
#define UL(a)     a
#define ULL(a)    a
#else   // __ASSEMBLER__
#define UL(a)     a##ul
#define ULL(a)    a##ull
#endif

#define CR0_PE              0x1
#define CR0_PG              0x80000000
#define CR4_PAE             (1 << 5)

#define CPUID_0             0x0
#define CPUID_1             0x1
#define CPUID_1_ECX_X2APIC  0x200000
#define CPUID_1_EDX_MSR     0x20
#define CPUID_1_EDX_PAE     0x40
#define CPUID_1_EDX_APIC    0x200

#define CPUID_EXT             0x80000001
#define CPUID_EXT1_EDX_64BIT  0x20000000

#define CPUID_EXT2            0x80000002
#define CPUID_EXT3            0x80000003
#define CPUID_EXT4            0x80000004

#define IA32_EFER             0xc0000080
#define IA32_EFER_SCE         (1 << 0)
#define IA32_EFER_LME         (1 << 8)
#define IA32_EFER_LMA         (1 << 10)
#define IA32_EFER_NXE         (1 << 11)
#define IA32_EFER_SVME        (1 << 12)
#define IA32_EFER_LMSLE       (1 << 13)
#define IA32_EFER_FFXSR       (1 << 14)
#define IA32_EFER_TCE         (1 << 15)

#define IA32_APIC_BASE                    0x1b
#define IA32_APIC_BASE_ENABLE_X2APIC      0x400
#define IA32_APIC_BASE_APIC_GLOBAL_ENABLE 0x800
#define IA32_APIC_BASE_APIC_BASE_MASK     0xfffffffffffff000ull

#ifndef __ASSEMBLER__

#include <types.h>

#define HLT   asm volatile ("hlt")

static inline void
outb (u16 port, u8 data)
{
  asm volatile ("outb %0, %1" :: "a"(data), "d"(port));
}

static inline u8
inb (u16 port)
{
  u8 data;
  asm volatile ("inb %1, %0" : "=a"(data) : "d"(port));
  return data;
}

static inline ulong
cr2 (void)
{
  ulong r;
  asm volatile ("movq %%cr2, %0" : "=r"(r));
  return r;
}

static inline void
cpuid (u32 ax, u32 *a, u32 *b, u32 *c, u32 *d)
{
  asm volatile ("cpuid" : "=a"(*a), "=b"(*b), "=c"(*c), "=d"(*d) : "a"(ax));
}

static inline void
__rdmsr (u32 reg, u32 *a, u32 *d)
{
  asm volatile ("rdmsr" : "=a"(*a), "=d"(*d) : "c"(reg));
}

static inline u32
rdmsr32 (u32 reg)
{
  u32 a, d;
  __rdmsr (reg, &a, &d);
  return a;
}

static inline u64
rdmsr64 (u32 reg)
{
  u32 a, d;
  __rdmsr (reg, &a, &d);
  return (u64)a | ((u64)d << 32);
}

static inline void
__wrmsr (u32 reg, u32 a, u32 d)
{
  asm volatile ("wrmsr" :: "c"(reg), "a"(a), "d"(d));
}

static inline void
wrmsr32 (u32 reg, u32 val)
{
  __wrmsr (reg, val, 0);
}

static inline void
wrmsr64 (u32 reg, u64 val)
{
  u32 a, d;
  a = (u32)val;
  d = (u32)(val >> 32);
  __wrmsr (reg, a, d);
}

#define INTR_DISABLE    asm volatile ("cli");
#define INTR_ENABLE     asm volatile ("sti");

// PERCPU data
// #define PERCPU_ENABLE

#ifdef PERCPU_ENABLE

#define PERCPU    SECTION(".data.percpu")

extern char __percpu_data[];
extern char __percpu_data_e[];

extern void *__PerCpuPtr[NCPU];

#define PERCPU_VAR_OFFSET(_v) ((ulong)&(_v) - (ulong)__percpu_data)
#define CPU_VAR(_v, _cpu) (*(typeof(_v) *)(__PerCpuPtr[(_cpu)] + PERCPU_VAR_OFFSET(_v)))
#define MYCPU(_v)         CPU_VAR(_v, currentcpu)

#else   // !PERCPU_ENABLE

#define PERCPU

#define PERCPU_VAR_OFFSET(_v)
#define CPU_VAR(_v, _cpu)   _v
#define MYCPU(_v)           _v

#endif  // PERCPU_ENABLE

void initpercpu (void);

#endif  // __ASSEMBLER__
#endif  // _ARCH_H
