

================================================================
== Vitis HLS Report for 'radix2_bfly'
================================================================
* Date:           Wed Jun 25 09:29:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|     94|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|     285|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     285|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_14s_28_1_1_U37  |mul_16s_14s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_14s_28_1_1_U38  |mul_16s_14s_28_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  12|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_14s_28s_28_4_1_U40  |mac_muladd_16s_14s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_14s_28s_28_4_1_U39  |mac_mulsub_16s_14s_28s_28_4_1  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_104_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln46_fu_108_p2  |         +|   0|  0|  23|          16|          16|
    |sub_ln47_fu_113_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln48_fu_117_p2  |         -|   0|  0|  23|          16|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  94|          65|          66|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|          7|    3|          7|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_imag_read_1_reg_187                |  16|   0|   16|          0|
    |a_imag_read_1_reg_187_pp0_iter1_reg  |  16|   0|   16|          0|
    |a_real_read_1_reg_193                |  16|   0|   16|          0|
    |a_real_read_1_reg_193_pp0_iter1_reg  |  16|   0|   16|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_port_reg_a_imag_read              |  16|   0|   16|          0|
    |ap_port_reg_a_real_read              |  16|   0|   16|          0|
    |mul_ln10_reg_182                     |  28|   0|   28|          0|
    |mul_ln11_1_reg_199                   |  28|   0|   28|          0|
    |r_real_reg_204                       |  16|   0|   16|          0|
    |sext_ln10_1_reg_165                  |  28|   0|   28|          0|
    |sext_ln10_2_reg_170                  |  28|   0|   28|          0|
    |sext_ln10_3_reg_176                  |  28|   0|   28|          0|
    |sext_ln10_reg_160                    |  28|   0|   28|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 285|   0|  285|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|a_real_read  |   in|   16|     ap_none|   a_real_read|        scalar|
|a_imag_read  |   in|   16|     ap_none|   a_imag_read|        scalar|
|b_real_read  |   in|   16|     ap_none|   b_real_read|        scalar|
|b_imag_read  |   in|   16|     ap_none|   b_imag_read|        scalar|
|w_real_val   |   in|   14|     ap_none|    w_real_val|        scalar|
|w_imag_val   |   in|   14|     ap_none|    w_imag_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_imag_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_imag_val"   --->   Operation 6 'read' 'w_imag_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_real_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_real_val"   --->   Operation 7 'read' 'w_real_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_imag_read"   --->   Operation 8 'read' 'b_imag_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_real_read"   --->   Operation 9 'read' 'b_real_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %b_real_read_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 10 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i14 %w_real_val_read" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 11 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %b_imag_read_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 12 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i14 %w_imag_val_read" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 13 'sext' 'sext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (5.58ns)   --->   "%mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 14 'mul' 'mul_ln10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 15 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_imag_read"   --->   Operation 16 'read' 'a_imag_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%a_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_real_read"   --->   Operation 17 'read' 'a_real_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 18 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [3/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 19 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (5.58ns)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 20 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 21 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 21 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 22 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [2/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 23 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 24 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 24 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%r_real = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 25 'partselect' 'r_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 26 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 27 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 28 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 28 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%r_imag = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 29 'partselect' 'r_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %r_real, i16 %a_real_read_1" [FFT32_check.cpp:45]   --->   Operation 30 'add' 'add_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (2.07ns)   --->   "%add_ln46 = add i16 %r_imag, i16 %a_imag_read_1" [FFT32_check.cpp:46]   --->   Operation 31 'add' 'add_ln46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln47 = sub i16 %a_real_read_1, i16 %r_real" [FFT32_check.cpp:47]   --->   Operation 32 'sub' 'sub_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (2.07ns)   --->   "%sub_ln48 = sub i16 %a_imag_read_1, i16 %r_imag" [FFT32_check.cpp:48]   --->   Operation 33 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %add_ln45" [FFT32_check.cpp:49]   --->   Operation 34 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %add_ln46" [FFT32_check.cpp:49]   --->   Operation 35 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %sub_ln47" [FFT32_check.cpp:49]   --->   Operation 36 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %sub_ln48" [FFT32_check.cpp:49]   --->   Operation 37 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i64 %mrv_3" [FFT32_check.cpp:49]   --->   Operation 38 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_real_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_imag_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_imag_val_read (read       ) [ 000000]
w_real_val_read (read       ) [ 000000]
b_imag_read_1   (read       ) [ 000000]
b_real_read_1   (read       ) [ 000000]
sext_ln10       (sext       ) [ 011110]
sext_ln10_1     (sext       ) [ 001000]
sext_ln10_2     (sext       ) [ 011100]
sext_ln10_3     (sext       ) [ 011110]
mul_ln10        (mul        ) [ 011110]
a_imag_read_1   (read       ) [ 011111]
a_real_read_1   (read       ) [ 011111]
mul_ln11_1      (mul        ) [ 011111]
mul_ln10_1      (mul        ) [ 001010]
sub_ln10        (sub        ) [ 000000]
r_real          (partselect ) [ 010001]
mul_ln11        (mul        ) [ 010001]
add_ln11        (add        ) [ 000000]
r_imag          (partselect ) [ 000000]
add_ln45        (add        ) [ 000000]
add_ln46        (add        ) [ 000000]
sub_ln47        (sub        ) [ 000000]
sub_ln48        (sub        ) [ 000000]
mrv             (insertvalue) [ 000000]
mrv_1           (insertvalue) [ 000000]
mrv_2           (insertvalue) [ 000000]
mrv_3           (insertvalue) [ 000000]
ret_ln49        (ret        ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_real_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_real_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_imag_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_imag_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_real_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_real_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_imag_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_imag_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_real_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_real_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_imag_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_imag_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="w_imag_val_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="14" slack="0"/>
<pin id="26" dir="0" index="1" bw="14" slack="0"/>
<pin id="27" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_imag_val_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="w_real_val_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="14" slack="0"/>
<pin id="32" dir="0" index="1" bw="14" slack="0"/>
<pin id="33" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_real_val_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="b_imag_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_imag_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="b_real_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_real_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="a_imag_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_imag_read_1/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="a_real_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_real_read_1/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln10_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln10_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln10_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln10_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mul_ln10_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="14" slack="0"/>
<pin id="79" dir="1" index="2" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln11_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="1"/>
<pin id="84" dir="0" index="1" bw="14" slack="1"/>
<pin id="85" dir="1" index="2" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_real_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="28" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="0" index="3" bw="6" slack="0"/>
<pin id="91" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="r_imag_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="28" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="0" index="3" bw="6" slack="0"/>
<pin id="100" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln45_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="0" index="1" bw="16" slack="3"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln46_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="3"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sub_ln47_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="3"/>
<pin id="115" dir="0" index="1" bw="16" slack="1"/>
<pin id="116" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sub_ln48_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="3"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mrv_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="146" class="1007" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln10_1/1 sub_ln10/3 "/>
</bind>
</comp>

<comp id="154" class="1007" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="0" index="1" bw="14" slack="1"/>
<pin id="157" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln11/2 add_ln11/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="sext_ln10_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="28" slack="1"/>
<pin id="162" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10 "/>
</bind>
</comp>

<comp id="165" class="1005" name="sext_ln10_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="28" slack="1"/>
<pin id="167" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="sext_ln10_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="28" slack="1"/>
<pin id="172" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="sext_ln10_3_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="28" slack="1"/>
<pin id="178" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="mul_ln10_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="28" slack="2"/>
<pin id="184" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln10 "/>
</bind>
</comp>

<comp id="187" class="1005" name="a_imag_read_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="3"/>
<pin id="189" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="a_imag_read_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="a_real_read_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="3"/>
<pin id="195" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="a_real_read_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mul_ln11_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="28" slack="2"/>
<pin id="201" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="r_real_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_real "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="10" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="42" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="36" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="60" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="64" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="112"><net_src comp="95" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="121"><net_src comp="95" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="104" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="108" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="113" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="117" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="68" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="72" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="159"><net_src comp="154" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="163"><net_src comp="60" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="64" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="173"><net_src comp="68" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="179"><net_src comp="72" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="185"><net_src comp="76" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="190"><net_src comp="48" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="196"><net_src comp="54" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="202"><net_src comp="82" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="207"><net_src comp="86" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_real_read | {}
	Port: a_imag_read | {}
	Port: b_real_read | {}
	Port: b_imag_read | {}
	Port: w_real_val | {}
	Port: w_imag_val | {}
 - Input state : 
	Port: radix2_bfly : a_real_read | {2 }
	Port: radix2_bfly : a_imag_read | {2 }
	Port: radix2_bfly : b_real_read | {1 }
	Port: radix2_bfly : b_imag_read | {1 }
	Port: radix2_bfly : w_real_val | {1 }
	Port: radix2_bfly : w_imag_val | {1 }
  - Chain level:
	State 1
		mul_ln10 : 1
		mul_ln10_1 : 1
	State 2
	State 3
		sub_ln10 : 1
	State 4
		r_real : 1
		add_ln11 : 1
	State 5
		r_imag : 1
		add_ln46 : 2
		sub_ln48 : 2
		mrv : 1
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln49 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln45_fu_104      |    0    |    0    |    23   |
|          |       add_ln46_fu_108      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln47_fu_113      |    0    |    0    |    23   |
|          |       sub_ln48_fu_117      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln10_fu_76       |    1    |    0    |    6    |
|          |      mul_ln11_1_fu_82      |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|  mulsub  |         grp_fu_146         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_154         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | w_imag_val_read_read_fu_24 |    0    |    0    |    0    |
|          | w_real_val_read_read_fu_30 |    0    |    0    |    0    |
|   read   |  b_imag_read_1_read_fu_36  |    0    |    0    |    0    |
|          |  b_real_read_1_read_fu_42  |    0    |    0    |    0    |
|          |  a_imag_read_1_read_fu_48  |    0    |    0    |    0    |
|          |  a_real_read_1_read_fu_54  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       sext_ln10_fu_60      |    0    |    0    |    0    |
|   sext   |      sext_ln10_1_fu_64     |    0    |    0    |    0    |
|          |      sext_ln10_2_fu_68     |    0    |    0    |    0    |
|          |      sext_ln10_3_fu_72     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        r_real_fu_86        |    0    |    0    |    0    |
|          |        r_imag_fu_95        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mrv_fu_122         |    0    |    0    |    0    |
|insertvalue|        mrv_1_fu_128        |    0    |    0    |    0    |
|          |        mrv_2_fu_134        |    0    |    0    |    0    |
|          |        mrv_3_fu_140        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   104   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|a_imag_read_1_reg_187|   16   |
|a_real_read_1_reg_193|   16   |
|   mul_ln10_reg_182  |   28   |
|  mul_ln11_1_reg_199 |   28   |
|    r_real_reg_204   |   16   |
| sext_ln10_1_reg_165 |   28   |
| sext_ln10_2_reg_170 |   28   |
| sext_ln10_3_reg_176 |   28   |
|  sext_ln10_reg_160  |   28   |
+---------------------+--------+
|        Total        |   216  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_146 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_146 |  p1  |   2  |  14  |   28   ||    9    |
| grp_fu_154 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   108  ||  4.8833 ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   216  |   136  |
+-----------+--------+--------+--------+--------+
