#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: memset^tmp~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^exitcond_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~0_FF.clk[0] (.latch)                                  1.338     1.338
memset^tmp~0_FF.Q[0] (.latch) [clock-to-output]                  0.124     1.462
n514.in[0] (.names)                                              1.338     2.800
n514.out[0] (.names)                                             0.261     3.061
n511.in[2] (.names)                                              1.338     4.398
n511.out[0] (.names)                                             0.235     4.633
n358.in[0] (.names)                                              1.338     5.971
n358.out[0] (.names)                                             0.235     6.206
memset^exitcond_FF.D[0] (.latch)                                 1.338     7.544
data arrival time                                                          7.544

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^exitcond_FF.clk[0] (.latch)                               1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.272


#Path 2
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~22_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1248.in[2] (.names)                                             1.338     5.945
n1248.out[0] (.names)                                            0.235     6.180
memset^return_val~22_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~22_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 3
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~11_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1188.in[2] (.names)                                             1.338     5.945
n1188.out[0] (.names)                                            0.235     6.180
memset^return_val~11_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~11_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 4
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~21_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1243.in[2] (.names)                                             1.338     5.945
n1243.out[0] (.names)                                            0.235     6.180
memset^return_val~21_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~21_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 5
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~20_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1238.in[2] (.names)                                             1.338     5.945
n1238.out[0] (.names)                                            0.235     6.180
memset^return_val~20_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~20_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 6
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1233.in[2] (.names)                                             1.338     5.945
n1233.out[0] (.names)                                            0.235     6.180
memset^return_val~2_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~2_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 7
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~19_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1228.in[2] (.names)                                             1.338     5.945
n1228.out[0] (.names)                                            0.235     6.180
memset^return_val~19_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~19_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 8
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~18_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1223.in[2] (.names)                                             1.338     5.945
n1223.out[0] (.names)                                            0.235     6.180
memset^return_val~18_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~18_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 9
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~17_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1218.in[2] (.names)                                             1.338     5.945
n1218.out[0] (.names)                                            0.235     6.180
memset^return_val~17_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~17_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 10
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~16_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1213.in[2] (.names)                                             1.338     5.945
n1213.out[0] (.names)                                            0.235     6.180
memset^return_val~16_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~16_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 11
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~15_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1208.in[2] (.names)                                             1.338     5.945
n1208.out[0] (.names)                                            0.235     6.180
memset^return_val~15_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~15_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 12
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~14_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1203.in[2] (.names)                                             1.338     5.945
n1203.out[0] (.names)                                            0.235     6.180
memset^return_val~14_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~14_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 13
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~13_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1198.in[2] (.names)                                             1.338     5.945
n1198.out[0] (.names)                                            0.235     6.180
memset^return_val~13_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~13_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 14
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~12_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1193.in[2] (.names)                                             1.338     5.945
n1193.out[0] (.names)                                            0.235     6.180
memset^return_val~12_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~12_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 15
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~10_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1183.in[2] (.names)                                             1.338     5.945
n1183.out[0] (.names)                                            0.235     6.180
memset^return_val~10_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~10_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 16
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~1_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1178.in[2] (.names)                                             1.338     5.945
n1178.out[0] (.names)                                            0.235     6.180
memset^return_val~1_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~1_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 17
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~0_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1173.in[2] (.names)                                             1.338     5.945
n1173.out[0] (.names)                                            0.235     6.180
memset^return_val~0_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~0_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 18
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^finish_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1168.in[2] (.names)                                             1.338     5.945
n1168.out[0] (.names)                                            0.235     6.180
memset^finish_FF.D[0] (.latch)                                   1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^finish_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 19
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~24_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1258.in[2] (.names)                                             1.338     5.945
n1258.out[0] (.names)                                            0.235     6.180
memset^return_val~24_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~24_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 20
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~9_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1328.in[2] (.names)                                             1.338     5.945
n1328.out[0] (.names)                                            0.235     6.180
memset^return_val~9_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~9_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 21
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~8_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1323.in[2] (.names)                                             1.338     5.945
n1323.out[0] (.names)                                            0.235     6.180
memset^return_val~8_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~8_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 22
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~7_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1318.in[2] (.names)                                             1.338     5.945
n1318.out[0] (.names)                                            0.235     6.180
memset^return_val~7_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~7_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 23
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~6_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1313.in[2] (.names)                                             1.338     5.945
n1313.out[0] (.names)                                            0.235     6.180
memset^return_val~6_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~6_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 24
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~23_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1253.in[2] (.names)                                             1.338     5.945
n1253.out[0] (.names)                                            0.235     6.180
memset^return_val~23_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~23_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 25
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~5_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1308.in[2] (.names)                                             1.338     5.945
n1308.out[0] (.names)                                            0.235     6.180
memset^return_val~5_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~5_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 26
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~4_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1303.in[2] (.names)                                             1.338     5.945
n1303.out[0] (.names)                                            0.235     6.180
memset^return_val~4_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~4_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 27
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~31_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1298.in[2] (.names)                                             1.338     5.945
n1298.out[0] (.names)                                            0.235     6.180
memset^return_val~31_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~31_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 28
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~3_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1288.in[2] (.names)                                             1.338     5.945
n1288.out[0] (.names)                                            0.235     6.180
memset^return_val~3_FF.D[0] (.latch)                             1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~3_FF.clk[0] (.latch)                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 29
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~29_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1283.in[2] (.names)                                             1.338     5.945
n1283.out[0] (.names)                                            0.235     6.180
memset^return_val~29_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~29_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 30
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~28_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1278.in[2] (.names)                                             1.338     5.945
n1278.out[0] (.names)                                            0.235     6.180
memset^return_val~28_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~28_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 31
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~27_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1273.in[2] (.names)                                             1.338     5.945
n1273.out[0] (.names)                                            0.235     6.180
memset^return_val~27_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~27_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 32
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~26_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1268.in[2] (.names)                                             1.338     5.945
n1268.out[0] (.names)                                            0.235     6.180
memset^return_val~26_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~26_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 33
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~25_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1263.in[2] (.names)                                             1.338     5.945
n1263.out[0] (.names)                                            0.235     6.180
memset^return_val~25_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~25_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 34
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~30_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n507.in[0] (.names)                                              1.338     2.800
n507.out[0] (.names)                                             0.235     3.035
n518.in[2] (.names)                                              1.338     4.372
n518.out[0] (.names)                                             0.235     4.607
n1293.in[2] (.names)                                             1.338     5.945
n1293.out[0] (.names)                                            0.235     6.180
memset^return_val~30_FF.D[0] (.latch)                            1.338     7.518
data arrival time                                                          7.518

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~30_FF.clk[0] (.latch)                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.518
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.246


#Path 35
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~17.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~17.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~17.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~17.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 36
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~16.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~16.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~16.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~16.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 37
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~15.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~15.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~15.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~15.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 38
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~14.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~14.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~14.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~14.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 39
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~13.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~13.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~13.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~13.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 40
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~12.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~12.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~12.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~12.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 41
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~11.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~11.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~11.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~11.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 42
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~10.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~10.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~10.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~10.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 43
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~9.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~9.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~9.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~9.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 44
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~8.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~8.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~8.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~8.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 45
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~7.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~7.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~7.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~7.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 46
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~6.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~6.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~6.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~6.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 47
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~5.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~5.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~5.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~5.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 48
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~18.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~18.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~18.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~18.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 49
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~19.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~19.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~19.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~19.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 50
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~20.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~20.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~20.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~20.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 51
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~22.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~22.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~22.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~22.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 52
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~23.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~23.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~23.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~23.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 53
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~24.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~24.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~24.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~24.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 54
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~25.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~25.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~25.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~25.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 55
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~26.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~26.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~26.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~26.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 56
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~27.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~27.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~27.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~27.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 57
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~28.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~28.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~28.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~28.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 58
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~29.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~29.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~29.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~29.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 59
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~30.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~30.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~30.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~30.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 60
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~31.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~31.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~31.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~31.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 61
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~21.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                         1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                        0.235     3.035
memset^memory_controller_in~21.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~21.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~21.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                      5.945

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.945
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.945


#Path 62
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~4.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~4.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~4.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~4.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 63
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~0.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~0.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~0.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~0.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 64
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~1.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~1.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~1.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~1.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 65
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~3.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~3.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~3.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~3.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 66
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~2.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~2.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~2.out[0] (.names)                               0.235     4.607
out:memset^memory_controller_in~2.outpad[0] (.output)                       1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.945


#Path 67
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~5.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~5.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~5.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~5.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~5.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 68
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~4.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~4.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~4.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~4.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~4.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 69
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~0.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~0.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~0.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~0.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~0.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 70
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~1.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~1.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~1.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~1.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~1.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 71
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~7.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~7.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~7.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~7.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~7.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 72
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~3.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~3.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~3.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~3.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~3.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 73
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~6.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~6.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~6.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~6.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~6.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 74
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~2.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       1.338     1.338
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     1.462
memset^memory_controller_write_enable.in[0] (.names)                        1.338     2.800
memset^memory_controller_write_enable.out[0] (.names)                       0.235     3.035
memset^memory_controller_in~2.in[0] (.names)                                1.338     4.372
memset^memory_controller_in~2.out[0] (.names)                               0.235     4.607
memset.memtroll._str^out~2.data[0] (single_port_ram)                        1.338     5.945
data arrival time                                                                     5.945

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~2.clk[0] (single_port_ram)                         1.338     1.338
clock uncertainty                                                           0.000     1.338
cell setup time                                                            -0.509     0.829
data required time                                                                    0.829
-------------------------------------------------------------------------------------------
data required time                                                                    0.829
data arrival time                                                                    -5.945
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.116


#Path 75
Startpoint: memset^n~4.inpad[0] (.input clocked by memset^clk)
Endpoint  : memset^var2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
memset^n~4.inpad[0] (.input)                                     0.000     0.000
n586.in[0] (.names)                                              1.338     1.338
n586.out[0] (.names)                                             0.261     1.599
n585.in[0] (.names)                                              1.338     2.937
n585.out[0] (.names)                                             0.261     3.198
n1498.in[0] (.names)                                             1.338     4.535
n1498.out[0] (.names)                                            0.261     4.796
memset^var2_FF.D[0] (.latch)                                     1.338     6.134
data arrival time                                                          6.134

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^var2_FF.clk[0] (.latch)                                   1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.862


#Path 76
Startpoint: memset^exitcond_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^cur_state~2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^exitcond_FF.clk[0] (.latch)                               1.338     1.338
memset^exitcond_FF.Q[0] (.latch) [clock-to-output]               0.124     1.462
n504.in[0] (.names)                                              1.338     2.800
n504.out[0] (.names)                                             0.261     3.061
n348.in[0] (.names)                                              1.338     4.398
n348.out[0] (.names)                                             0.235     4.633
memset^cur_state~2_FF.D[0] (.latch)                              1.338     5.971
data arrival time                                                          5.971

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~2_FF.clk[0] (.latch)                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 77
Startpoint: memset^exitcond_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^cur_state~1_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^exitcond_FF.clk[0] (.latch)                               1.338     1.338
memset^exitcond_FF.Q[0] (.latch) [clock-to-output]               0.124     1.462
n504.in[0] (.names)                                              1.338     2.800
n504.out[0] (.names)                                             0.261     3.061
n343.in[0] (.names)                                              1.338     4.398
n343.out[0] (.names)                                             0.235     4.633
memset^cur_state~1_FF.D[0] (.latch)                              1.338     5.971
data arrival time                                                          5.971

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 78
Startpoint: memset^exitcond_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^cur_state~0_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^exitcond_FF.clk[0] (.latch)                               1.338     1.338
memset^exitcond_FF.Q[0] (.latch) [clock-to-output]               0.124     1.462
n502.in[1] (.names)                                              1.338     2.800
n502.out[0] (.names)                                             0.261     3.061
n338.in[0] (.names)                                              1.338     4.398
n338.out[0] (.names)                                             0.235     4.633
memset^cur_state~0_FF.D[0] (.latch)                              1.338     5.971
data arrival time                                                          5.971

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 79
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~18_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1383.in[2] (.names)                                             1.338     4.372
n1383.out[0] (.names)                                            0.235     4.607
memset^tmp~18_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~18_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 80
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~26_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1428.in[2] (.names)                                             1.338     4.372
n1428.out[0] (.names)                                            0.235     4.607
memset^tmp~26_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~26_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 81
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~25_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1423.in[2] (.names)                                             1.338     4.372
n1423.out[0] (.names)                                            0.235     4.607
memset^tmp~25_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~25_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 82
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~24_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1418.in[2] (.names)                                             1.338     4.372
n1418.out[0] (.names)                                            0.235     4.607
memset^tmp~24_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~24_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 83
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~23_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1413.in[2] (.names)                                             1.338     4.372
n1413.out[0] (.names)                                            0.235     4.607
memset^tmp~23_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~23_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 84
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~22_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1408.in[2] (.names)                                             1.338     4.372
n1408.out[0] (.names)                                            0.235     4.607
memset^tmp~22_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~22_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 85
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~21_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1403.in[2] (.names)                                             1.338     4.372
n1403.out[0] (.names)                                            0.235     4.607
memset^tmp~21_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~21_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 86
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~20_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1398.in[2] (.names)                                             1.338     4.372
n1398.out[0] (.names)                                            0.235     4.607
memset^tmp~20_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~20_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 87
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1393.in[2] (.names)                                             1.338     4.372
n1393.out[0] (.names)                                            0.235     4.607
memset^tmp~2_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~2_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 88
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~19_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1388.in[2] (.names)                                             1.338     4.372
n1388.out[0] (.names)                                            0.235     4.607
memset^tmp~19_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~19_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 89
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~27_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1433.in[2] (.names)                                             1.338     4.372
n1433.out[0] (.names)                                            0.235     4.607
memset^tmp~27_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~27_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 90
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~28_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1438.in[2] (.names)                                             1.338     4.372
n1438.out[0] (.names)                                            0.235     4.607
memset^tmp~28_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~28_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 91
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~29_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1443.in[2] (.names)                                             1.338     4.372
n1443.out[0] (.names)                                            0.235     4.607
memset^tmp~29_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~29_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 92
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~3_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1448.in[2] (.names)                                             1.338     4.372
n1448.out[0] (.names)                                            0.235     4.607
memset^tmp~3_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~3_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 93
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~30_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1453.in[2] (.names)                                             1.338     4.372
n1453.out[0] (.names)                                            0.235     4.607
memset^tmp~30_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~30_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 94
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~31_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1458.in[2] (.names)                                             1.338     4.372
n1458.out[0] (.names)                                            0.235     4.607
memset^tmp~31_FF.D[0] (.latch)                                   1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~31_FF.clk[0] (.latch)                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 95
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~4_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1463.in[2] (.names)                                             1.338     4.372
n1463.out[0] (.names)                                            0.235     4.607
memset^tmp~4_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~4_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 96
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~5_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1468.in[2] (.names)                                             1.338     4.372
n1468.out[0] (.names)                                            0.235     4.607
memset^tmp~5_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~5_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 97
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~6_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1473.in[2] (.names)                                             1.338     4.372
n1473.out[0] (.names)                                            0.235     4.607
memset^tmp~6_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~6_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 98
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~7_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1478.in[2] (.names)                                             1.338     4.372
n1478.out[0] (.names)                                            0.235     4.607
memset^tmp~7_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~7_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 99
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~8_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1483.in[2] (.names)                                             1.338     4.372
n1483.out[0] (.names)                                            0.235     4.607
memset^tmp~8_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~8_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#Path 100
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~9_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            1.338     1.338
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     1.462
n552.in[1] (.names)                                              1.338     2.800
n552.out[0] (.names)                                             0.235     3.035
n1488.in[2] (.names)                                             1.338     4.372
n1488.out[0] (.names)                                            0.235     4.607
memset^tmp~9_FF.D[0] (.latch)                                    1.338     5.945
data arrival time                                                          5.945

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~9_FF.clk[0] (.latch)                                  1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.673


#End of timing report
