// Seed: 224251012
module module_0 (
    input tri1 id_0
);
  reg id_2;
  tri id_3 = "" - 1;
  always id_2 <= 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5
);
  wire id_7;
  module_0(
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    output logic id_5,
    input supply0 id_6,
    input wor id_7,
    output wor id_8
);
  wire id_10;
  always_latch begin
    id_5 <= id_7 - 1;
  end
  assign id_3 = 1;
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_10), .id_2(id_4), .id_3(~id_10), .id_4(id_10)
  );
  assign id_2 = 1;
  wire id_13;
  assign id_3 = 1;
  tri1 id_14;
  module_0(
      id_7
  );
  assign id_14 = 1;
  assign id_10 = 1;
  integer id_15;
endmodule
