## Verilog code of a JK flip flop with testbench
Here is verilog code of a JK flip flop with testbench module with reset input, clock and Qbar output.g