{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@364:385@HdlStmIf", "  end\n\n  // dds\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_dds_data_s = 16'd0;\n  end else begin\n  ad_dds i_dds (\n    .clk (dac_clk),\n    .dds_format (dac_dds_format),\n    .dds_phase_0 (dac_dds_phase_0),\n    .dds_scale_0 (dac_dds_scale_1_s),\n    .dds_phase_1 (dac_dds_phase_1),\n    .dds_scale_1 (dac_dds_scale_2_s),\n    .dds_data (dac_dds_data_s));\n  end\n  endgenerate\n\n  // single channel processor\n\n  up_dac_channel #(.PCORE_DAC_CHID(CHID)) i_up_dac_channel (\n"], "Clone Blocks": [["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@620:641", "    .dds_data (dac_dds_data_14_s));\n  end\n  endgenerate\n  \n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_dds_data_15_s = 16'd0;\n  end else begin\n  ad_dds i_dds_0 (\n    .clk (dac_div_clk),\n    .dds_format (dac_dds_format),\n    .dds_phase_0 (dac_dds_phase_15_0),\n    .dds_scale_0 (dac_dds_scale_1_s),\n    .dds_phase_1 (dac_dds_phase_15_1),\n    .dds_scale_1 (dac_dds_scale_2_s),\n    .dds_data (dac_dds_data_15_s));\n  end\n  endgenerate\n  \n  // single channel processor\n\n  up_dac_channel #(.PCORE_DAC_CHID(CHID)) i_up_dac_channel (\n"], ["hdl/library/axi_ad9144/axi_ad9144_channel.v@538:559", "    .dds_data (dac_dds_data_2_s));\n  end\n  endgenerate\n  \n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_dds_data_3_s = 16'd0;\n  end else begin\n  ad_dds i_dds_3 (\n    .clk (dac_clk),\n    .dds_format (dac_dds_format),\n    .dds_phase_0 (dac_dds_phase_3_0),\n    .dds_scale_0 (dac_dds_scale_1_s),\n    .dds_phase_1 (dac_dds_phase_3_1),\n    .dds_scale_1 (dac_dds_scale_2_s),\n    .dds_data (dac_dds_data_3_s));\n  end\n  endgenerate\n  \n  // single channel processor\n\n  up_dac_channel #(.PCORE_DAC_CHID(CHID)) i_up_dac_channel (\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@227:248", "    .dds_data (dac_dds_data_2_s));\n  end\n  endgenerate\n  \n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_dds_data_3_s = 16'd0;\n  end else begin\n  ad_dds i_dds_3 (\n    .clk (dac_div_clk),\n    .dds_format (dac_dds_format),\n    .dds_phase_0 (dac_dds_phase_3_0),\n    .dds_scale_0 (dac_dds_scale_1_s),\n    .dds_phase_1 (dac_dds_phase_3_1),\n    .dds_scale_1 (dac_dds_scale_2_s),\n    .dds_data (dac_dds_data_3_s));\n  end\n  endgenerate\n  \n  // single channel processor\n\n  up_dac_channel #(.PCORE_DAC_CHID(CHID)) i_up_dac_channel (\n"], ["hdl/library/axi_ad9152/axi_ad9152_channel.v@538:559", "    .dds_data (dac_dds_data_2_s));\n  end\n  endgenerate\n  \n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_dds_data_3_s = 16'd0;\n  end else begin\n  ad_dds i_dds_3 (\n    .clk (dac_clk),\n    .dds_format (dac_dds_format),\n    .dds_phase_0 (dac_dds_phase_3_0),\n    .dds_scale_0 (dac_dds_scale_1_s),\n    .dds_phase_1 (dac_dds_phase_3_1),\n    .dds_scale_1 (dac_dds_scale_2_s),\n    .dds_data (dac_dds_data_3_s));\n  end\n  endgenerate\n  \n  // single channel processor\n\n  up_dac_channel #(.PCORE_DAC_CHID(CHID)) i_up_dac_channel (\n"]], "Diff Content": {"Delete": [[369, "  if (DP_DISABLE == 1) begin\n"]], "Add": [[369, "  if (DATAPATH_DISABLE == 1) begin\n"]]}}