# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_19_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 {C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:10 on Oct 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:05:10 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:20 on Oct 18,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v 
# -- Compiling module q_5_19_tb
# 
# Top level modules:
# 	q_5_19_tb
# End time: 13:05:20 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_19_tb
# vsim work.q_5_19_tb 
# Start time: 13:05:23 on Oct 18,2019
# Loading work.q_5_19_tb
# Loading work.q_5_19
# ** Fatal: (vsim-3365) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(5): Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /q_5_19_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# FATAL ERROR while loading design
# Error loading design
# End time: 13:05:24 on Oct 18,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:16 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:08:16 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:16 on Oct 18,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v 
# -- Compiling module q_5_19_tb
# 
# Top level modules:
# 	q_5_19_tb
# End time: 13:08:16 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_19_tb
# vsim work.q_5_19_tb 
# Start time: 13:08:19 on Oct 18,2019
# Loading work.q_5_19_tb
# Loading work.q_5_19
add wave -position insertpoint  \
sim:/q_5_19_tb/rstn \
sim:/q_5_19_tb/clk \
sim:/q_5_19_tb/x_in \
sim:/q_5_19_tb/y_out \
sim:/q_5_19_tb/state
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:30 on Oct 18,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v 
# -- Compiling module q_5_19_tb
# 
# Top level modules:
# 	q_5_19_tb
# End time: 13:09:30 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_19_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:04 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:13:04 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_19
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:31 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:15:31 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_19
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:44 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:18:44 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_19
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:11 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(13): near "always": syntax error, unexpected always, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(20): 'S1' already exists - must not be redefined.
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(20): near "if": syntax error, unexpected if, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(21): 'S2' already exists - must not be redefined.
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(21): near "if": syntax error, unexpected if, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(22): 'S3' already exists - must not be redefined.
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(22): near "if": syntax error, unexpected if, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(23): 'S4' already exists - must not be redefined.
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v(23): near "if": syntax error, unexpected if, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# End time: 13:22:11 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_19 C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:22 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_19" C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19.v 
# -- Compiling module q_5_19
# 
# Top level modules:
# 	q_5_19
# End time: 13:22:22 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_19
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v(26)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_19_tb
# 1
# Break in Module q_5_19_tb at C:/Users/home/Documents/Fpga_proj/q_5_19/q_5_19_tb.v line 26
# End time: 13:22:55 on Oct 18,2019, Elapsed time: 0:14:36
# Errors: 10, Warnings: 0
