
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.128390                       # Number of seconds simulated
sim_ticks                                128390096000                       # Number of ticks simulated
final_tick                               128390096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 437647                       # Simulator instruction rate (inst/s)
host_op_rate                                   455367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              139514025                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677340                       # Number of bytes of host memory used
host_seconds                                   920.27                       # Real time elapsed on the host
sim_insts                                   402752336                       # Number of instructions simulated
sim_ops                                     419059282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           65664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             204224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        65664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3191                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             511441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             314043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        765168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1590652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        511441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           511441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            511441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            314043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       765168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1590652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 204224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  204224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  128390020500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    369.777778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.661521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.864068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          185     33.70%     33.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          116     21.13%     54.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70     12.75%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      4.55%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.00%     74.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.73%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.09%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.46%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          113     20.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          549                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    136750160                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               196581410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42854.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61604.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   40235042.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2113440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1111935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12573540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             50777880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12587520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       363145290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       296321760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      30456296985                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31385552400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.454622                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         128245720535                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     26329000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      81182000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 126677724250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    771664479                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      36820715                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    796375556                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1849260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10210200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         161650320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41830590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10635840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       330458640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       237661920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      30507226740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            31302495030                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            243.807707                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         128270021546                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22080500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      68866000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 126927063500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    618909750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28482704                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    724693546                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                65648545                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55229432                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4432938                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59864814                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51259209                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.624937                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5783731                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             655654                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          288761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             210456                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            78305                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          606                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        256780193                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4378559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      502936833                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    65648545                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           57253396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     247815225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8929562                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  683                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           281                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 161493397                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          256660707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.076369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.028137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12139964      4.73%      4.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 90181644     35.14%     39.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20276509      7.90%     47.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                134062590     52.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            256660707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.255660                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.958628                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11918652                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10508138                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 225525252                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4329970                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4378695                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             47953650                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 86344                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              499524082                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              18982887                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4378695                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 27347475                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3817070                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2271752                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 214339296                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4506419                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              482047489                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8504672                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                204873                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2255720                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    721                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43328                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           664229876                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2407354694                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        799664681                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946508                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 87283368                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155368                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31600                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7574263                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             41987655                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41636917                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            564602                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           481644                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  472951557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32182                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 442597020                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2589293                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        53924456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    165119608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             74                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     256660707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.724444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.970603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            42241007     16.46%     16.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38672378     15.07%     31.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           123924544     48.28%     79.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51215558     19.95%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              607220      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       256660707                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                66731823     83.58%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5528826      6.92%     90.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7584173      9.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             361691649     81.72%     81.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1596928      0.36%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.03%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39416516      8.91%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            39737230      8.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              442597020                       # Type of FU issued
system.cpu.iq.rate                           1.723642                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    79844857                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.180401                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1224288851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         526909207                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    435237351                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              522441847                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           312607                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4798996                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2592                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1029                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3934782                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        44566                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4378695                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3433834                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   690                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           472983752                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              41987655                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41636917                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31598                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     92                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   592                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1029                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4351593                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1364                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4352957                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             436182688                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38370548                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6414332                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                     77072348                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 50899812                       # Number of branches executed
system.cpu.iew.exec_stores                   38701800                       # Number of stores executed
system.cpu.iew.exec_rate                     1.698662                       # Inst execution rate
system.cpu.iew.wb_sent                      435403797                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     435237367                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 318494269                       # num instructions producing a value
system.cpu.iew.wb_consumers                 773401176                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.694980                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.411810                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        45050852                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4346852                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    248849992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.683984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.964694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     79592362     31.98%     31.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61640136     24.77%     56.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     63862437     25.66%     82.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9138779      3.67%     86.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5961410      2.40%     88.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16501564      6.63%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       356191      0.14%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       589575      0.24%     95.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11207538      4.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    248849992                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752336                       # Number of instructions committed
system.cpu.commit.committedOps              419059282                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890794                       # Number of memory references committed
system.cpu.commit.loads                      37188659                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724595                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416918     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188659      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702119      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059282                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11207538                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    701721468                       # The number of ROB reads
system.cpu.rob.rob_writes                   936002346                       # The number of ROB writes
system.cpu.timesIdled                             793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          119486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752336                       # Number of Instructions Simulated
system.cpu.committedOps                     419059282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.637564                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.637564                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.568471                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.568471                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                709572965                       # number of integer regfile reads
system.cpu.int_regfile_writes               307368885                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1423898014                       # number of cc regfile reads
system.cpu.cc_regfile_writes                291703764                       # number of cc regfile writes
system.cpu.misc_regfile_reads                76494139                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5938                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.007719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58896070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8459.648090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1057993000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.007719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          566                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117856140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117856140                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     37217457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37217457                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677455                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          575                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          575                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58894912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58894912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58894912                       # number of overall hits
system.cpu.dcache.overall_hits::total        58894912                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4596                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23908                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28504                       # number of overall misses
system.cpu.dcache.overall_misses::total         28504                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    168726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168726500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    220060500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220060500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    388787000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    388787000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    388787000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    388787000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     37222053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37222053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58923416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58923416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58923416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58923416                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001102                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025424                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36711.597041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36711.597041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9204.471307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9204.471307                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        12600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13639.734774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13639.734774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13639.734774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13639.734774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2233                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.989252                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5938                       # number of writebacks
system.cpu.dcache.writebacks::total              5938                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1416                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20126                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21542                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3180                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3782                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6962                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    128185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    128185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43200500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43200500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    171386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    171386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    171386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    171386000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40309.905660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40309.905660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11422.659968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11422.659968                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24617.351336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24617.351336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24617.351336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24617.351336                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1704                       # number of replacements
system.cpu.icache.tags.tagsinuse           447.048261                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           161490777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2192                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73672.799726                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   447.048261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.873141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         322988974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        322988974                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    161490777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       161490777                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     161490777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        161490777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    161490777                       # number of overall hits
system.cpu.icache.overall_hits::total       161490777                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2614                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2614                       # number of overall misses
system.cpu.icache.overall_misses::total          2614                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    137352475                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137352475                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    137352475                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137352475                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    137352475                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137352475                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    161493391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    161493391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    161493391                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    161493391                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    161493391                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    161493391                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52544.940704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52544.940704                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52544.940704                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52544.940704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52544.940704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52544.940704                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        36992                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          855                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               348                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.298851                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          855                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1704                       # number of writebacks
system.cpu.icache.writebacks::total              1704                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          422                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          422                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    114536980                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114536980                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    114536980                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114536980                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    114536980                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114536980                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52252.271898                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52252.271898                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52252.271898                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52252.271898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52252.271898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52252.271898                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18236                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18236                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2148                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   692.485089                       # Cycle average of tags in use
system.l2.tags.total_refs                        3441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.677821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      673.493476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.991613                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.020553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021133                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.038391                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    139918                       # Number of tag accesses
system.l2.tags.data_accesses                   139918                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         4907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4907                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2332                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3660                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1165                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2635                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6295                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7460                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1165                       # number of overall hits
system.l2.overall_hits::cpu.data                 6295                       # number of overall hits
system.l2.overall_hits::total                    7460                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 122                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1027                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             545                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1027                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 667                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1694                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1027                       # number of overall misses
system.l2.overall_misses::cpu.data                667                       # number of overall misses
system.l2.overall_misses::total                  1694                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13303500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13303500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104695500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    106228000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    106228000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     119531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        224227000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104695500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    119531500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       224227000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         4907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2332                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              6962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9154                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             6962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9154                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.468522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.468522                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.171384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.171384                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.468522                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.095806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185056                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.468522                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.095806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185056                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 109045.081967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109045.081967                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101943.037975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101943.037975                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 194913.761468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 194913.761468                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101943.037975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 179207.646177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132365.407320                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101943.037975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 179207.646177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132365.407320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  38                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 38                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3180                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3180                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1026                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          537                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4836                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     93793895                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93793895                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     98474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    102521500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    102521500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    114091500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    212566000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    114091500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     93793895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    306359895                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.468066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.468066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.168868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168868                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.468066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.090491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180905                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.468066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.090491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528294                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 29494.935535                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 29494.935535                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 124408.602151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124408.602151                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95979.044834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95979.044834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 190915.270019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 190915.270019                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95979.044834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 181097.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128361.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95979.044834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 181097.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 29494.935535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63349.854218                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3098                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3098                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3191                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4743685                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16750520                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        16796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         7657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          403                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1645                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 128390096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2735                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2192                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 25950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       249344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       825600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1074944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3420                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.370353                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10511     83.59%     83.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2063     16.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16040000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3288998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10446992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
