
STMF103C8_Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000607c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  0800618c  0800618c  0001618c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062c0  080062c0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080062c0  080062c0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080062c0  080062c0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062c0  080062c0  000162c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062c4  080062c4  000162c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080062c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e20  20000078  08006340  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e98  08006340  00020e98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015912  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003674  00000000  00000000  000359b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  00039028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  0003a328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab0d  00000000  00000000  0003b4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015219  00000000  00000000  00055fcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009674a  00000000  00000000  0006b1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101930  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055d8  00000000  00000000  00101984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08006174 	.word	0x08006174

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08006174 	.word	0x08006174

08000150 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000156:	4b1a      	ldr	r3, [pc, #104]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000158:	699b      	ldr	r3, [r3, #24]
 800015a:	4a19      	ldr	r2, [pc, #100]	; (80001c0 <MX_GPIO_Init+0x70>)
 800015c:	f043 0310 	orr.w	r3, r3, #16
 8000160:	6193      	str	r3, [r2, #24]
 8000162:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	f003 0310 	and.w	r3, r3, #16
 800016a:	60fb      	str	r3, [r7, #12]
 800016c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800016e:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000170:	699b      	ldr	r3, [r3, #24]
 8000172:	4a13      	ldr	r2, [pc, #76]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000174:	f043 0320 	orr.w	r3, r3, #32
 8000178:	6193      	str	r3, [r2, #24]
 800017a:	4b11      	ldr	r3, [pc, #68]	; (80001c0 <MX_GPIO_Init+0x70>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	f003 0320 	and.w	r3, r3, #32
 8000182:	60bb      	str	r3, [r7, #8]
 8000184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000186:	4b0e      	ldr	r3, [pc, #56]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000188:	699b      	ldr	r3, [r3, #24]
 800018a:	4a0d      	ldr	r2, [pc, #52]	; (80001c0 <MX_GPIO_Init+0x70>)
 800018c:	f043 0304 	orr.w	r3, r3, #4
 8000190:	6193      	str	r3, [r2, #24]
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000194:	699b      	ldr	r3, [r3, #24]
 8000196:	f003 0304 	and.w	r3, r3, #4
 800019a:	607b      	str	r3, [r7, #4]
 800019c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800019e:	4b08      	ldr	r3, [pc, #32]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	4a07      	ldr	r2, [pc, #28]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a4:	f043 0308 	orr.w	r3, r3, #8
 80001a8:	6193      	str	r3, [r2, #24]
 80001aa:	4b05      	ldr	r3, [pc, #20]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001ac:	699b      	ldr	r3, [r3, #24]
 80001ae:	f003 0308 	and.w	r3, r3, #8
 80001b2:	603b      	str	r3, [r7, #0]
 80001b4:	683b      	ldr	r3, [r7, #0]

}
 80001b6:	bf00      	nop
 80001b8:	3714      	adds	r7, #20
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr
 80001c0:	40021000 	.word	0x40021000

080001c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80001d4:	f003 0301 	and.w	r3, r3, #1
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d013      	beq.n	8000204 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80001dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80001e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d00b      	beq.n	8000204 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80001ec:	e000      	b.n	80001f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80001ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80001f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d0f9      	beq.n	80001ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80001fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001fe:	687a      	ldr	r2, [r7, #4]
 8000200:	b2d2      	uxtb	r2, r2
 8000202:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000204:	687b      	ldr	r3, [r7, #4]
}
 8000206:	4618      	mov	r0, r3
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000216:	f000 fb79 	bl	800090c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021a:	f000 f859 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021e:	f7ff ff97 	bl	8000150 <MX_GPIO_Init>
  MX_RTC_Init();
 8000222:	f000 f95b 	bl	80004dc <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000226:	f000 facd 	bl	80007c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  Time_Queue_Handler = xQueueCreate(1,sizeof(RTC_TimeTypeDef));
 800022a:	2200      	movs	r2, #0
 800022c:	2103      	movs	r1, #3
 800022e:	2001      	movs	r0, #1
 8000230:	f003 f970 	bl	8003514 <xQueueGenericCreate>
 8000234:	4603      	mov	r3, r0
 8000236:	4a1a      	ldr	r2, [pc, #104]	; (80002a0 <main+0x90>)
 8000238:	6013      	str	r3, [r2, #0]
  Time_UART_Rx_Queue_Handler = xQueueCreate(1,sizeof(RTC_TimeTypeDef));
 800023a:	2200      	movs	r2, #0
 800023c:	2103      	movs	r1, #3
 800023e:	2001      	movs	r0, #1
 8000240:	f003 f968 	bl	8003514 <xQueueGenericCreate>
 8000244:	4603      	mov	r3, r0
 8000246:	4a17      	ldr	r2, [pc, #92]	; (80002a4 <main+0x94>)
 8000248:	6013      	str	r3, [r2, #0]

  Status = xTaskCreate(Get_Time_RTC_Runnable, "Get Time ", 100, NULL, 2, &Get_Time_Handler);
 800024a:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <main+0x98>)
 800024c:	9301      	str	r3, [sp, #4]
 800024e:	2302      	movs	r3, #2
 8000250:	9300      	str	r3, [sp, #0]
 8000252:	2300      	movs	r3, #0
 8000254:	2264      	movs	r2, #100	; 0x64
 8000256:	4915      	ldr	r1, [pc, #84]	; (80002ac <main+0x9c>)
 8000258:	4815      	ldr	r0, [pc, #84]	; (80002b0 <main+0xa0>)
 800025a:	f003 fc67 	bl	8003b2c <xTaskCreate>
 800025e:	4603      	mov	r3, r0
 8000260:	4a14      	ldr	r2, [pc, #80]	; (80002b4 <main+0xa4>)
 8000262:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Print_Time_Runnable, "Print Time", 100, NULL, 2, &Print_Time_Handler);
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <main+0xa8>)
 8000266:	9301      	str	r3, [sp, #4]
 8000268:	2302      	movs	r3, #2
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2300      	movs	r3, #0
 800026e:	2264      	movs	r2, #100	; 0x64
 8000270:	4912      	ldr	r1, [pc, #72]	; (80002bc <main+0xac>)
 8000272:	4813      	ldr	r0, [pc, #76]	; (80002c0 <main+0xb0>)
 8000274:	f003 fc5a 	bl	8003b2c <xTaskCreate>
 8000278:	4603      	mov	r3, r0
 800027a:	4a0e      	ldr	r2, [pc, #56]	; (80002b4 <main+0xa4>)
 800027c:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Process_UART_Data_unnable, "UART Rx", 100, NULL, 3, &Process_Rx_Data_Handler);
 800027e:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <main+0xb4>)
 8000280:	9301      	str	r3, [sp, #4]
 8000282:	2303      	movs	r3, #3
 8000284:	9300      	str	r3, [sp, #0]
 8000286:	2300      	movs	r3, #0
 8000288:	2264      	movs	r2, #100	; 0x64
 800028a:	490f      	ldr	r1, [pc, #60]	; (80002c8 <main+0xb8>)
 800028c:	480f      	ldr	r0, [pc, #60]	; (80002cc <main+0xbc>)
 800028e:	f003 fc4d 	bl	8003b2c <xTaskCreate>
 8000292:	4603      	mov	r3, r0
 8000294:	4a07      	ldr	r2, [pc, #28]	; (80002b4 <main+0xa4>)
 8000296:	6013      	str	r3, [r2, #0]


  vTaskStartScheduler();
 8000298:	f003 fdb6 	bl	8003e08 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800029c:	e7fe      	b.n	800029c <main+0x8c>
 800029e:	bf00      	nop
 80002a0:	200000a0 	.word	0x200000a0
 80002a4:	200000a4 	.word	0x200000a4
 80002a8:	20000094 	.word	0x20000094
 80002ac:	0800618c 	.word	0x0800618c
 80002b0:	080003b5 	.word	0x080003b5
 80002b4:	20000de0 	.word	0x20000de0
 80002b8:	20000098 	.word	0x20000098
 80002bc:	08006198 	.word	0x08006198
 80002c0:	08000405 	.word	0x08000405
 80002c4:	2000009c 	.word	0x2000009c
 80002c8:	080061a4 	.word	0x080061a4
 80002cc:	08000375 	.word	0x08000375

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b094      	sub	sp, #80	; 0x50
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002da:	2228      	movs	r2, #40	; 0x28
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f004 ff5c 	bl	800519c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	605a      	str	r2, [r3, #4]
 80002ee:	609a      	str	r2, [r3, #8]
 80002f0:	60da      	str	r2, [r3, #12]
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000300:	2305      	movs	r3, #5
 8000302:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000304:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000308:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800030a:	2301      	movs	r3, #1
 800030c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030e:	2300      	movs	r3, #0
 8000310:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000312:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000316:	4618      	mov	r0, r3
 8000318:	f000 fe4a 	bl	8000fb0 <HAL_RCC_OscConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000322:	f000 f8d5 	bl	80004d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	230f      	movs	r3, #15
 8000328:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800032a:	2301      	movs	r3, #1
 800032c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000332:	2300      	movs	r3, #0
 8000334:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800033a:	f107 0314 	add.w	r3, r7, #20
 800033e:	2100      	movs	r1, #0
 8000340:	4618      	mov	r0, r3
 8000342:	f001 f8b5 	bl	80014b0 <HAL_RCC_ClockConfig>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800034c:	f000 f8c0 	bl	80004d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000350:	2301      	movs	r3, #1
 8000352:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000354:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000358:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fa71 	bl	8001844 <HAL_RCCEx_PeriphCLKConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000368:	f000 f8b2 	bl	80004d0 <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3750      	adds	r7, #80	; 0x50
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <Process_UART_Data_unnable>:

/* USER CODE BEGIN 4 */

static void Process_UART_Data_unnable(void * parameters)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef L_RTC_Data;
	for(;;)
	{
		printf("Process UART TX Rx Alive\n");
 800037c:	480a      	ldr	r0, [pc, #40]	; (80003a8 <Process_UART_Data_unnable+0x34>)
 800037e:	f004 ff9b 	bl	80052b8 <puts>
		xQueueReceive(Time_UART_Rx_Queue_Handler, &L_RTC_Data, portMAX_DELAY);
 8000382:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <Process_UART_Data_unnable+0x38>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f107 010c 	add.w	r1, r7, #12
 800038a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800038e:	4618      	mov	r0, r3
 8000390:	f003 fa00 	bl	8003794 <xQueueReceive>
		taskYIELD();
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <Process_UART_Data_unnable+0x3c>)
 8000396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	f3bf 8f4f 	dsb	sy
 80003a0:	f3bf 8f6f 	isb	sy
		printf("Process UART TX Rx Alive\n");
 80003a4:	e7ea      	b.n	800037c <Process_UART_Data_unnable+0x8>
 80003a6:	bf00      	nop
 80003a8:	080061ac 	.word	0x080061ac
 80003ac:	200000a4 	.word	0x200000a4
 80003b0:	e000ed04 	.word	0xe000ed04

080003b4 <Get_Time_RTC_Runnable>:
	}
}

static void Get_Time_RTC_Runnable(void * parameters)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef Local_RTC_Data;
	for(;;)
	{
		printf("Getting Time Alive\n");
 80003bc:	480d      	ldr	r0, [pc, #52]	; (80003f4 <Get_Time_RTC_Runnable+0x40>)
 80003be:	f004 ff7b 	bl	80052b8 <puts>
		HAL_RTC_GetTime(&hrtc, &Local_RTC_Data, RTC_FORMAT_BIN);
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	2200      	movs	r2, #0
 80003c8:	4619      	mov	r1, r3
 80003ca:	480b      	ldr	r0, [pc, #44]	; (80003f8 <Get_Time_RTC_Runnable+0x44>)
 80003cc:	f001 fce2 	bl	8001d94 <HAL_RTC_GetTime>
		xQueueSend(Time_Queue_Handler, &Local_RTC_Data, 0);
 80003d0:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <Get_Time_RTC_Runnable+0x48>)
 80003d2:	6818      	ldr	r0, [r3, #0]
 80003d4:	f107 010c 	add.w	r1, r7, #12
 80003d8:	2300      	movs	r3, #0
 80003da:	2200      	movs	r2, #0
 80003dc:	f003 f90c 	bl	80035f8 <xQueueGenericSend>
		taskYIELD();
 80003e0:	4b07      	ldr	r3, [pc, #28]	; (8000400 <Get_Time_RTC_Runnable+0x4c>)
 80003e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	f3bf 8f4f 	dsb	sy
 80003ec:	f3bf 8f6f 	isb	sy
		printf("Getting Time Alive\n");
 80003f0:	e7e4      	b.n	80003bc <Get_Time_RTC_Runnable+0x8>
 80003f2:	bf00      	nop
 80003f4:	080061c8 	.word	0x080061c8
 80003f8:	20000de4 	.word	0x20000de4
 80003fc:	200000a0 	.word	0x200000a0
 8000400:	e000ed04 	.word	0xe000ed04

08000404 <Print_Time_Runnable>:
	}
}

static void Print_Time_Runnable(void * parameters)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef L_RTC_Data;
	for(;;)
	{
		//printf("Printing Time Alive\n");
		xQueueReceive(Time_Queue_Handler, &L_RTC_Data, portMAX_DELAY);
 800040c:	4b10      	ldr	r3, [pc, #64]	; (8000450 <Print_Time_Runnable+0x4c>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	f107 010c 	add.w	r1, r7, #12
 8000414:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000418:	4618      	mov	r0, r3
 800041a:	f003 f9bb 	bl	8003794 <xQueueReceive>
		HAL_UART_Transmit_IT(&huart1, &L_RTC_Data.Seconds, 1);
 800041e:	f107 030c 	add.w	r3, r7, #12
 8000422:	3302      	adds	r3, #2
 8000424:	2201      	movs	r2, #1
 8000426:	4619      	mov	r1, r3
 8000428:	480a      	ldr	r0, [pc, #40]	; (8000454 <Print_Time_Runnable+0x50>)
 800042a:	f002 fb7a 	bl	8002b22 <HAL_UART_Transmit_IT>
		printf("%d:%d:%d\n", L_RTC_Data.Hours, L_RTC_Data.Minutes, L_RTC_Data.Seconds);
 800042e:	7b3b      	ldrb	r3, [r7, #12]
 8000430:	4619      	mov	r1, r3
 8000432:	7b7b      	ldrb	r3, [r7, #13]
 8000434:	461a      	mov	r2, r3
 8000436:	7bbb      	ldrb	r3, [r7, #14]
 8000438:	4807      	ldr	r0, [pc, #28]	; (8000458 <Print_Time_Runnable+0x54>)
 800043a:	f004 feb7 	bl	80051ac <iprintf>
		taskYIELD();
 800043e:	4b07      	ldr	r3, [pc, #28]	; (800045c <Print_Time_Runnable+0x58>)
 8000440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	f3bf 8f4f 	dsb	sy
 800044a:	f3bf 8f6f 	isb	sy
		xQueueReceive(Time_Queue_Handler, &L_RTC_Data, portMAX_DELAY);
 800044e:	e7dd      	b.n	800040c <Print_Time_Runnable+0x8>
 8000450:	200000a0 	.word	0x200000a0
 8000454:	20000e40 	.word	0x20000e40
 8000458:	080061dc 	.word	0x080061dc
 800045c:	e000ed04 	.word	0xe000ed04

08000460 <_write>:
}



int _write(int file, char *ptr, int len)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800046c:	2300      	movs	r3, #0
 800046e:	617b      	str	r3, [r7, #20]
 8000470:	e009      	b.n	8000486 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000472:	68bb      	ldr	r3, [r7, #8]
 8000474:	1c5a      	adds	r2, r3, #1
 8000476:	60ba      	str	r2, [r7, #8]
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	4618      	mov	r0, r3
 800047c:	f7ff fea2 	bl	80001c4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000480:	697b      	ldr	r3, [r7, #20]
 8000482:	3301      	adds	r3, #1
 8000484:	617b      	str	r3, [r7, #20]
 8000486:	697a      	ldr	r2, [r7, #20]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	429a      	cmp	r2, r3
 800048c:	dbf1      	blt.n	8000472 <_write+0x12>
	}
	return len;
 800048e:	687b      	ldr	r3, [r7, #4]
}
 8000490:	4618      	mov	r0, r3
 8000492:	3718      	adds	r7, #24
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}

08000498 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
   __NOP();// do nothing here
 80004a0:	bf00      	nop
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004ba:	4293      	cmp	r3, r2
 80004bc:	d101      	bne.n	80004c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004be:	f000 fa3b 	bl	8000938 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004c2:	bf00      	nop
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	40000800 	.word	0x40000800

080004d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d4:	b672      	cpsid	i
}
 80004d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d8:	e7fe      	b.n	80004d8 <Error_Handler+0x8>
	...

080004dc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	2100      	movs	r1, #0
 80004e6:	460a      	mov	r2, r1
 80004e8:	801a      	strh	r2, [r3, #0]
 80004ea:	460a      	mov	r2, r1
 80004ec:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80004ee:	2300      	movs	r3, #0
 80004f0:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80004f2:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <MX_RTC_Init+0x8c>)
 80004f4:	4a1d      	ldr	r2, [pc, #116]	; (800056c <MX_RTC_Init+0x90>)
 80004f6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80004f8:	4b1b      	ldr	r3, [pc, #108]	; (8000568 <MX_RTC_Init+0x8c>)
 80004fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000500:	4b19      	ldr	r3, [pc, #100]	; (8000568 <MX_RTC_Init+0x8c>)
 8000502:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000506:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000508:	4817      	ldr	r0, [pc, #92]	; (8000568 <MX_RTC_Init+0x8c>)
 800050a:	f001 fb15 	bl	8001b38 <HAL_RTC_Init>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000514:	f7ff ffdc 	bl	80004d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000518:	2300      	movs	r3, #0
 800051a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800051c:	2300      	movs	r3, #0
 800051e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000520:	2300      	movs	r3, #0
 8000522:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	2200      	movs	r2, #0
 8000528:	4619      	mov	r1, r3
 800052a:	480f      	ldr	r0, [pc, #60]	; (8000568 <MX_RTC_Init+0x8c>)
 800052c:	f001 fb9a 	bl	8001c64 <HAL_RTC_SetTime>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8000536:	f7ff ffcb 	bl	80004d0 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800053a:	2301      	movs	r3, #1
 800053c:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 800053e:	2301      	movs	r3, #1
 8000540:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 8000542:	2301      	movs	r3, #1
 8000544:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 800054a:	463b      	mov	r3, r7
 800054c:	2200      	movs	r2, #0
 800054e:	4619      	mov	r1, r3
 8000550:	4805      	ldr	r0, [pc, #20]	; (8000568 <MX_RTC_Init+0x8c>)
 8000552:	f001 fcf7 	bl	8001f44 <HAL_RTC_SetDate>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 800055c:	f7ff ffb8 	bl	80004d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000de4 	.word	0x20000de4
 800056c:	40002800 	.word	0x40002800

08000570 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a0b      	ldr	r2, [pc, #44]	; (80005ac <HAL_RTC_MspInit+0x3c>)
 800057e:	4293      	cmp	r3, r2
 8000580:	d110      	bne.n	80005a4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000582:	f000 fd09 	bl	8000f98 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000586:	4b0a      	ldr	r3, [pc, #40]	; (80005b0 <HAL_RTC_MspInit+0x40>)
 8000588:	69db      	ldr	r3, [r3, #28]
 800058a:	4a09      	ldr	r2, [pc, #36]	; (80005b0 <HAL_RTC_MspInit+0x40>)
 800058c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000590:	61d3      	str	r3, [r2, #28]
 8000592:	4b07      	ldr	r3, [pc, #28]	; (80005b0 <HAL_RTC_MspInit+0x40>)
 8000594:	69db      	ldr	r3, [r3, #28]
 8000596:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800059e:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <HAL_RTC_MspInit+0x44>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80005a4:	bf00      	nop
 80005a6:	3710      	adds	r7, #16
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40002800 	.word	0x40002800
 80005b0:	40021000 	.word	0x40021000
 80005b4:	4242043c 	.word	0x4242043c

080005b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005be:	4b15      	ldr	r3, [pc, #84]	; (8000614 <HAL_MspInit+0x5c>)
 80005c0:	699b      	ldr	r3, [r3, #24]
 80005c2:	4a14      	ldr	r2, [pc, #80]	; (8000614 <HAL_MspInit+0x5c>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6193      	str	r3, [r2, #24]
 80005ca:	4b12      	ldr	r3, [pc, #72]	; (8000614 <HAL_MspInit+0x5c>)
 80005cc:	699b      	ldr	r3, [r3, #24]
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <HAL_MspInit+0x5c>)
 80005d8:	69db      	ldr	r3, [r3, #28]
 80005da:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <HAL_MspInit+0x5c>)
 80005dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005e0:	61d3      	str	r3, [r2, #28]
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <HAL_MspInit+0x5c>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005ee:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <HAL_MspInit+0x60>)
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	4a04      	ldr	r2, [pc, #16]	; (8000618 <HAL_MspInit+0x60>)
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	bc80      	pop	{r7}
 8000612:	4770      	bx	lr
 8000614:	40021000 	.word	0x40021000
 8000618:	40010000 	.word	0x40010000

0800061c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08c      	sub	sp, #48	; 0x30
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000628:	2300      	movs	r3, #0
 800062a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800062c:	2200      	movs	r2, #0
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	201e      	movs	r0, #30
 8000632:	f000 fa52 	bl	8000ada <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000636:	201e      	movs	r0, #30
 8000638:	f000 fa6b 	bl	8000b12 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800063c:	4b1e      	ldr	r3, [pc, #120]	; (80006b8 <HAL_InitTick+0x9c>)
 800063e:	69db      	ldr	r3, [r3, #28]
 8000640:	4a1d      	ldr	r2, [pc, #116]	; (80006b8 <HAL_InitTick+0x9c>)
 8000642:	f043 0304 	orr.w	r3, r3, #4
 8000646:	61d3      	str	r3, [r2, #28]
 8000648:	4b1b      	ldr	r3, [pc, #108]	; (80006b8 <HAL_InitTick+0x9c>)
 800064a:	69db      	ldr	r3, [r3, #28]
 800064c:	f003 0304 	and.w	r3, r3, #4
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000654:	f107 0210 	add.w	r2, r7, #16
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	4611      	mov	r1, r2
 800065e:	4618      	mov	r0, r3
 8000660:	f001 f8a2 	bl	80017a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000664:	f001 f878 	bl	8001758 <HAL_RCC_GetPCLK1Freq>
 8000668:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800066a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800066c:	4a13      	ldr	r2, [pc, #76]	; (80006bc <HAL_InitTick+0xa0>)
 800066e:	fba2 2303 	umull	r2, r3, r2, r3
 8000672:	0c9b      	lsrs	r3, r3, #18
 8000674:	3b01      	subs	r3, #1
 8000676:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <HAL_InitTick+0xa4>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <HAL_InitTick+0xa8>)
 800067c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <HAL_InitTick+0xa4>)
 8000680:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000684:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000686:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <HAL_InitTick+0xa4>)
 8000688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800068a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <HAL_InitTick+0xa4>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <HAL_InitTick+0xa4>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000698:	4809      	ldr	r0, [pc, #36]	; (80006c0 <HAL_InitTick+0xa4>)
 800069a:	f001 ffab 	bl	80025f4 <HAL_TIM_Base_Init>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d104      	bne.n	80006ae <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80006a4:	4806      	ldr	r0, [pc, #24]	; (80006c0 <HAL_InitTick+0xa4>)
 80006a6:	f001 fffd 	bl	80026a4 <HAL_TIM_Base_Start_IT>
 80006aa:	4603      	mov	r3, r0
 80006ac:	e000      	b.n	80006b0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80006ae:	2301      	movs	r3, #1
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3730      	adds	r7, #48	; 0x30
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40021000 	.word	0x40021000
 80006bc:	431bde83 	.word	0x431bde83
 80006c0:	20000df8 	.word	0x20000df8
 80006c4:	40000800 	.word	0x40000800

080006c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006cc:	e7fe      	b.n	80006cc <NMI_Handler+0x4>

080006ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ce:	b480      	push	{r7}
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006d2:	e7fe      	b.n	80006d2 <HardFault_Handler+0x4>

080006d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <MemManage_Handler+0x4>

080006da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <BusFault_Handler+0x4>

080006e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <UsageFault_Handler+0x4>

080006e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ea:	bf00      	nop
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
	...

080006f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006f8:	4802      	ldr	r0, [pc, #8]	; (8000704 <TIM4_IRQHandler+0x10>)
 80006fa:	f002 f825 	bl	8002748 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	20000df8 	.word	0x20000df8

08000708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800070c:	4802      	ldr	r0, [pc, #8]	; (8000718 <USART1_IRQHandler+0x10>)
 800070e:	f002 fa4d 	bl	8002bac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000e40 	.word	0x20000e40

0800071c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	e00a      	b.n	8000744 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800072e:	f3af 8000 	nop.w
 8000732:	4601      	mov	r1, r0
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	1c5a      	adds	r2, r3, #1
 8000738:	60ba      	str	r2, [r7, #8]
 800073a:	b2ca      	uxtb	r2, r1
 800073c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	3301      	adds	r3, #1
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	697a      	ldr	r2, [r7, #20]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	429a      	cmp	r2, r3
 800074a:	dbf0      	blt.n	800072e <_read+0x12>
	}

return len;
 800074c:	687b      	ldr	r3, [r7, #4]
}
 800074e:	4618      	mov	r0, r3
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000756:	b480      	push	{r7}
 8000758:	b083      	sub	sp, #12
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
	return -1;
 800075e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000762:	4618      	mov	r0, r3
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr

0800076c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800077c:	605a      	str	r2, [r3, #4]
	return 0;
 800077e:	2300      	movs	r3, #0
}
 8000780:	4618      	mov	r0, r3
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr

0800078a <_isatty>:

int _isatty(int file)
{
 800078a:	b480      	push	{r7}
 800078c:	b083      	sub	sp, #12
 800078e:	af00      	add	r7, sp, #0
 8000790:	6078      	str	r0, [r7, #4]
	return 1;
 8000792:	2301      	movs	r3, #1
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr

0800079e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800079e:	b480      	push	{r7}
 80007a0:	b085      	sub	sp, #20
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	60f8      	str	r0, [r7, #12]
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	607a      	str	r2, [r7, #4]
	return 0;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr

080007b6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ba:	bf00      	nop
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
	...

080007c4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007ca:	4a12      	ldr	r2, [pc, #72]	; (8000814 <MX_USART1_UART_Init+0x50>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80007d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <MX_USART1_UART_Init+0x4c>)
 80007fc:	f002 f944 	bl	8002a88 <HAL_UART_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000806:	f7ff fe63 	bl	80004d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000e40 	.word	0x20000e40
 8000814:	40013800 	.word	0x40013800

08000818 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b088      	sub	sp, #32
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 0310 	add.w	r3, r7, #16
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a20      	ldr	r2, [pc, #128]	; (80008b4 <HAL_UART_MspInit+0x9c>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d139      	bne.n	80008ac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000838:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	4a1e      	ldr	r2, [pc, #120]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 800083e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	4b1c      	ldr	r3, [pc, #112]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000850:	4b19      	ldr	r3, [pc, #100]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	4a18      	ldr	r2, [pc, #96]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 8000856:	f043 0304 	orr.w	r3, r3, #4
 800085a:	6193      	str	r3, [r2, #24]
 800085c:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <HAL_UART_MspInit+0xa0>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f003 0304 	and.w	r3, r3, #4
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800086c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000872:	2303      	movs	r3, #3
 8000874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0310 	add.w	r3, r7, #16
 800087a:	4619      	mov	r1, r3
 800087c:	480f      	ldr	r0, [pc, #60]	; (80008bc <HAL_UART_MspInit+0xa4>)
 800087e:	f000 fa07 	bl	8000c90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000888:	2300      	movs	r3, #0
 800088a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	4619      	mov	r1, r3
 8000896:	4809      	ldr	r0, [pc, #36]	; (80008bc <HAL_UART_MspInit+0xa4>)
 8000898:	f000 f9fa 	bl	8000c90 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	2106      	movs	r1, #6
 80008a0:	2025      	movs	r0, #37	; 0x25
 80008a2:	f000 f91a 	bl	8000ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008a6:	2025      	movs	r0, #37	; 0x25
 80008a8:	f000 f933 	bl	8000b12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80008ac:	bf00      	nop
 80008ae:	3720      	adds	r7, #32
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40013800 	.word	0x40013800
 80008b8:	40021000 	.word	0x40021000
 80008bc:	40010800 	.word	0x40010800

080008c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480c      	ldr	r0, [pc, #48]	; (80008f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008c2:	490d      	ldr	r1, [pc, #52]	; (80008f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008c4:	4a0d      	ldr	r2, [pc, #52]	; (80008fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008d8:	4c0a      	ldr	r4, [pc, #40]	; (8000904 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008e6:	f7ff ff66 	bl	80007b6 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ea:	f004 fc25 	bl	8005138 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ee:	f7ff fc8f 	bl	8000210 <main>
  bx lr
 80008f2:	4770      	bx	lr
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80008fc:	080062c8 	.word	0x080062c8
  ldr r2, =_sbss
 8000900:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000904:	20000e98 	.word	0x20000e98

08000908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC1_2_IRQHandler>
	...

0800090c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <HAL_Init+0x28>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a07      	ldr	r2, [pc, #28]	; (8000934 <HAL_Init+0x28>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800091c:	2003      	movs	r0, #3
 800091e:	f000 f8d1 	bl	8000ac4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000922:	200f      	movs	r0, #15
 8000924:	f7ff fe7a 	bl	800061c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000928:	f7ff fe46 	bl	80005b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40022000 	.word	0x40022000

08000938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <HAL_IncTick+0x1c>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	461a      	mov	r2, r3
 8000942:	4b05      	ldr	r3, [pc, #20]	; (8000958 <HAL_IncTick+0x20>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4413      	add	r3, r2
 8000948:	4a03      	ldr	r2, [pc, #12]	; (8000958 <HAL_IncTick+0x20>)
 800094a:	6013      	str	r3, [r2, #0]
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	20000008 	.word	0x20000008
 8000958:	20000e84 	.word	0x20000e84

0800095c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  return uwTick;
 8000960:	4b02      	ldr	r3, [pc, #8]	; (800096c <HAL_GetTick+0x10>)
 8000962:	681b      	ldr	r3, [r3, #0]
}
 8000964:	4618      	mov	r0, r3
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr
 800096c:	20000e84 	.word	0x20000e84

08000970 <__NVIC_SetPriorityGrouping>:
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	f003 0307 	and.w	r3, r3, #7
 800097e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000980:	4b0c      	ldr	r3, [pc, #48]	; (80009b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000986:	68ba      	ldr	r2, [r7, #8]
 8000988:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800098c:	4013      	ands	r3, r2
 800098e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000998:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800099c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009a2:	4a04      	ldr	r2, [pc, #16]	; (80009b4 <__NVIC_SetPriorityGrouping+0x44>)
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	60d3      	str	r3, [r2, #12]
}
 80009a8:	bf00      	nop
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <__NVIC_GetPriorityGrouping>:
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <__NVIC_GetPriorityGrouping+0x18>)
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	0a1b      	lsrs	r3, r3, #8
 80009c2:	f003 0307 	and.w	r3, r3, #7
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <__NVIC_EnableIRQ>:
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	db0b      	blt.n	80009fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	f003 021f 	and.w	r2, r3, #31
 80009ec:	4906      	ldr	r1, [pc, #24]	; (8000a08 <__NVIC_EnableIRQ+0x34>)
 80009ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f2:	095b      	lsrs	r3, r3, #5
 80009f4:	2001      	movs	r0, #1
 80009f6:	fa00 f202 	lsl.w	r2, r0, r2
 80009fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr
 8000a08:	e000e100 	.word	0xe000e100

08000a0c <__NVIC_SetPriority>:
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	6039      	str	r1, [r7, #0]
 8000a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	db0a      	blt.n	8000a36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	490c      	ldr	r1, [pc, #48]	; (8000a58 <__NVIC_SetPriority+0x4c>)
 8000a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2a:	0112      	lsls	r2, r2, #4
 8000a2c:	b2d2      	uxtb	r2, r2
 8000a2e:	440b      	add	r3, r1
 8000a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000a34:	e00a      	b.n	8000a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	b2da      	uxtb	r2, r3
 8000a3a:	4908      	ldr	r1, [pc, #32]	; (8000a5c <__NVIC_SetPriority+0x50>)
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	f003 030f 	and.w	r3, r3, #15
 8000a42:	3b04      	subs	r3, #4
 8000a44:	0112      	lsls	r2, r2, #4
 8000a46:	b2d2      	uxtb	r2, r2
 8000a48:	440b      	add	r3, r1
 8000a4a:	761a      	strb	r2, [r3, #24]
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bc80      	pop	{r7}
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	e000e100 	.word	0xe000e100
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <NVIC_EncodePriority>:
{
 8000a60:	b480      	push	{r7}
 8000a62:	b089      	sub	sp, #36	; 0x24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	f003 0307 	and.w	r3, r3, #7
 8000a72:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a74:	69fb      	ldr	r3, [r7, #28]
 8000a76:	f1c3 0307 	rsb	r3, r3, #7
 8000a7a:	2b04      	cmp	r3, #4
 8000a7c:	bf28      	it	cs
 8000a7e:	2304      	movcs	r3, #4
 8000a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	3304      	adds	r3, #4
 8000a86:	2b06      	cmp	r3, #6
 8000a88:	d902      	bls.n	8000a90 <NVIC_EncodePriority+0x30>
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	3b03      	subs	r3, #3
 8000a8e:	e000      	b.n	8000a92 <NVIC_EncodePriority+0x32>
 8000a90:	2300      	movs	r3, #0
 8000a92:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a98:	69bb      	ldr	r3, [r7, #24]
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	43da      	mvns	r2, r3
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	401a      	ands	r2, r3
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000aa8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab2:	43d9      	mvns	r1, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab8:	4313      	orrs	r3, r2
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3724      	adds	r7, #36	; 0x24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr

08000ac4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff ff4f 	bl	8000970 <__NVIC_SetPriorityGrouping>
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
 8000ae6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000aec:	f7ff ff64 	bl	80009b8 <__NVIC_GetPriorityGrouping>
 8000af0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	68b9      	ldr	r1, [r7, #8]
 8000af6:	6978      	ldr	r0, [r7, #20]
 8000af8:	f7ff ffb2 	bl	8000a60 <NVIC_EncodePriority>
 8000afc:	4602      	mov	r2, r0
 8000afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff81 	bl	8000a0c <__NVIC_SetPriority>
}
 8000b0a:	bf00      	nop
 8000b0c:	3718      	adds	r7, #24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b082      	sub	sp, #8
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	4603      	mov	r3, r0
 8000b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff57 	bl	80009d4 <__NVIC_EnableIRQ>
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b085      	sub	sp, #20
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b36:	2300      	movs	r3, #0
 8000b38:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d008      	beq.n	8000b56 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2204      	movs	r2, #4
 8000b48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e020      	b.n	8000b98 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f022 020e 	bic.w	r2, r2, #14
 8000b64:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f022 0201 	bic.w	r2, r2, #1
 8000b74:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b7e:	2101      	movs	r1, #1
 8000b80:	fa01 f202 	lsl.w	r2, r1, r2
 8000b84:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	d005      	beq.n	8000bc6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	e051      	b.n	8000c6a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f022 020e 	bic.w	r2, r2, #14
 8000bd4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f022 0201 	bic.w	r2, r2, #1
 8000be4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a22      	ldr	r2, [pc, #136]	; (8000c74 <HAL_DMA_Abort_IT+0xd0>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d029      	beq.n	8000c44 <HAL_DMA_Abort_IT+0xa0>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	; (8000c78 <HAL_DMA_Abort_IT+0xd4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d022      	beq.n	8000c40 <HAL_DMA_Abort_IT+0x9c>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a1f      	ldr	r2, [pc, #124]	; (8000c7c <HAL_DMA_Abort_IT+0xd8>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d01a      	beq.n	8000c3a <HAL_DMA_Abort_IT+0x96>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a1d      	ldr	r2, [pc, #116]	; (8000c80 <HAL_DMA_Abort_IT+0xdc>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d012      	beq.n	8000c34 <HAL_DMA_Abort_IT+0x90>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a1c      	ldr	r2, [pc, #112]	; (8000c84 <HAL_DMA_Abort_IT+0xe0>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d00a      	beq.n	8000c2e <HAL_DMA_Abort_IT+0x8a>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a1a      	ldr	r2, [pc, #104]	; (8000c88 <HAL_DMA_Abort_IT+0xe4>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d102      	bne.n	8000c28 <HAL_DMA_Abort_IT+0x84>
 8000c22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c26:	e00e      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c2c:	e00b      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c32:	e008      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c38:	e005      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c3e:	e002      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c40:	2310      	movs	r3, #16
 8000c42:	e000      	b.n	8000c46 <HAL_DMA_Abort_IT+0xa2>
 8000c44:	2301      	movs	r3, #1
 8000c46:	4a11      	ldr	r2, [pc, #68]	; (8000c8c <HAL_DMA_Abort_IT+0xe8>)
 8000c48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2200      	movs	r2, #0
 8000c56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d003      	beq.n	8000c6a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	4798      	blx	r3
    } 
  }
  return status;
 8000c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40020008 	.word	0x40020008
 8000c78:	4002001c 	.word	0x4002001c
 8000c7c:	40020030 	.word	0x40020030
 8000c80:	40020044 	.word	0x40020044
 8000c84:	40020058 	.word	0x40020058
 8000c88:	4002006c 	.word	0x4002006c
 8000c8c:	40020000 	.word	0x40020000

08000c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b08b      	sub	sp, #44	; 0x2c
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ca2:	e169      	b.n	8000f78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	69fa      	ldr	r2, [r7, #28]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cb8:	69ba      	ldr	r2, [r7, #24]
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	f040 8158 	bne.w	8000f72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	4a9a      	ldr	r2, [pc, #616]	; (8000f30 <HAL_GPIO_Init+0x2a0>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d05e      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
 8000ccc:	4a98      	ldr	r2, [pc, #608]	; (8000f30 <HAL_GPIO_Init+0x2a0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d875      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000cd2:	4a98      	ldr	r2, [pc, #608]	; (8000f34 <HAL_GPIO_Init+0x2a4>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d058      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
 8000cd8:	4a96      	ldr	r2, [pc, #600]	; (8000f34 <HAL_GPIO_Init+0x2a4>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d86f      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000cde:	4a96      	ldr	r2, [pc, #600]	; (8000f38 <HAL_GPIO_Init+0x2a8>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d052      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
 8000ce4:	4a94      	ldr	r2, [pc, #592]	; (8000f38 <HAL_GPIO_Init+0x2a8>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d869      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000cea:	4a94      	ldr	r2, [pc, #592]	; (8000f3c <HAL_GPIO_Init+0x2ac>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d04c      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
 8000cf0:	4a92      	ldr	r2, [pc, #584]	; (8000f3c <HAL_GPIO_Init+0x2ac>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d863      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000cf6:	4a92      	ldr	r2, [pc, #584]	; (8000f40 <HAL_GPIO_Init+0x2b0>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d046      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
 8000cfc:	4a90      	ldr	r2, [pc, #576]	; (8000f40 <HAL_GPIO_Init+0x2b0>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d85d      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000d02:	2b12      	cmp	r3, #18
 8000d04:	d82a      	bhi.n	8000d5c <HAL_GPIO_Init+0xcc>
 8000d06:	2b12      	cmp	r3, #18
 8000d08:	d859      	bhi.n	8000dbe <HAL_GPIO_Init+0x12e>
 8000d0a:	a201      	add	r2, pc, #4	; (adr r2, 8000d10 <HAL_GPIO_Init+0x80>)
 8000d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d10:	08000d8b 	.word	0x08000d8b
 8000d14:	08000d65 	.word	0x08000d65
 8000d18:	08000d77 	.word	0x08000d77
 8000d1c:	08000db9 	.word	0x08000db9
 8000d20:	08000dbf 	.word	0x08000dbf
 8000d24:	08000dbf 	.word	0x08000dbf
 8000d28:	08000dbf 	.word	0x08000dbf
 8000d2c:	08000dbf 	.word	0x08000dbf
 8000d30:	08000dbf 	.word	0x08000dbf
 8000d34:	08000dbf 	.word	0x08000dbf
 8000d38:	08000dbf 	.word	0x08000dbf
 8000d3c:	08000dbf 	.word	0x08000dbf
 8000d40:	08000dbf 	.word	0x08000dbf
 8000d44:	08000dbf 	.word	0x08000dbf
 8000d48:	08000dbf 	.word	0x08000dbf
 8000d4c:	08000dbf 	.word	0x08000dbf
 8000d50:	08000dbf 	.word	0x08000dbf
 8000d54:	08000d6d 	.word	0x08000d6d
 8000d58:	08000d81 	.word	0x08000d81
 8000d5c:	4a79      	ldr	r2, [pc, #484]	; (8000f44 <HAL_GPIO_Init+0x2b4>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d013      	beq.n	8000d8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d62:	e02c      	b.n	8000dbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	623b      	str	r3, [r7, #32]
          break;
 8000d6a:	e029      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	3304      	adds	r3, #4
 8000d72:	623b      	str	r3, [r7, #32]
          break;
 8000d74:	e024      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	3308      	adds	r3, #8
 8000d7c:	623b      	str	r3, [r7, #32]
          break;
 8000d7e:	e01f      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	330c      	adds	r3, #12
 8000d86:	623b      	str	r3, [r7, #32]
          break;
 8000d88:	e01a      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d102      	bne.n	8000d98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d92:	2304      	movs	r3, #4
 8000d94:	623b      	str	r3, [r7, #32]
          break;
 8000d96:	e013      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d105      	bne.n	8000dac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000da0:	2308      	movs	r3, #8
 8000da2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	69fa      	ldr	r2, [r7, #28]
 8000da8:	611a      	str	r2, [r3, #16]
          break;
 8000daa:	e009      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dac:	2308      	movs	r3, #8
 8000dae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	69fa      	ldr	r2, [r7, #28]
 8000db4:	615a      	str	r2, [r3, #20]
          break;
 8000db6:	e003      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000db8:	2300      	movs	r3, #0
 8000dba:	623b      	str	r3, [r7, #32]
          break;
 8000dbc:	e000      	b.n	8000dc0 <HAL_GPIO_Init+0x130>
          break;
 8000dbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	2bff      	cmp	r3, #255	; 0xff
 8000dc4:	d801      	bhi.n	8000dca <HAL_GPIO_Init+0x13a>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	e001      	b.n	8000dce <HAL_GPIO_Init+0x13e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	2bff      	cmp	r3, #255	; 0xff
 8000dd4:	d802      	bhi.n	8000ddc <HAL_GPIO_Init+0x14c>
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	e002      	b.n	8000de2 <HAL_GPIO_Init+0x152>
 8000ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dde:	3b08      	subs	r3, #8
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	210f      	movs	r1, #15
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	fa01 f303 	lsl.w	r3, r1, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	401a      	ands	r2, r3
 8000df4:	6a39      	ldr	r1, [r7, #32]
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 80b1 	beq.w	8000f72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e10:	4b4d      	ldr	r3, [pc, #308]	; (8000f48 <HAL_GPIO_Init+0x2b8>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a4c      	ldr	r2, [pc, #304]	; (8000f48 <HAL_GPIO_Init+0x2b8>)
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	6193      	str	r3, [r2, #24]
 8000e1c:	4b4a      	ldr	r3, [pc, #296]	; (8000f48 <HAL_GPIO_Init+0x2b8>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e28:	4a48      	ldr	r2, [pc, #288]	; (8000f4c <HAL_GPIO_Init+0x2bc>)
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	089b      	lsrs	r3, r3, #2
 8000e2e:	3302      	adds	r3, #2
 8000e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e38:	f003 0303 	and.w	r3, r3, #3
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	220f      	movs	r2, #15
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a40      	ldr	r2, [pc, #256]	; (8000f50 <HAL_GPIO_Init+0x2c0>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d013      	beq.n	8000e7c <HAL_GPIO_Init+0x1ec>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a3f      	ldr	r2, [pc, #252]	; (8000f54 <HAL_GPIO_Init+0x2c4>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d00d      	beq.n	8000e78 <HAL_GPIO_Init+0x1e8>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a3e      	ldr	r2, [pc, #248]	; (8000f58 <HAL_GPIO_Init+0x2c8>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d007      	beq.n	8000e74 <HAL_GPIO_Init+0x1e4>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a3d      	ldr	r2, [pc, #244]	; (8000f5c <HAL_GPIO_Init+0x2cc>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d101      	bne.n	8000e70 <HAL_GPIO_Init+0x1e0>
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e006      	b.n	8000e7e <HAL_GPIO_Init+0x1ee>
 8000e70:	2304      	movs	r3, #4
 8000e72:	e004      	b.n	8000e7e <HAL_GPIO_Init+0x1ee>
 8000e74:	2302      	movs	r3, #2
 8000e76:	e002      	b.n	8000e7e <HAL_GPIO_Init+0x1ee>
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e000      	b.n	8000e7e <HAL_GPIO_Init+0x1ee>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e80:	f002 0203 	and.w	r2, r2, #3
 8000e84:	0092      	lsls	r2, r2, #2
 8000e86:	4093      	lsls	r3, r2
 8000e88:	68fa      	ldr	r2, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e8e:	492f      	ldr	r1, [pc, #188]	; (8000f4c <HAL_GPIO_Init+0x2bc>)
 8000e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e92:	089b      	lsrs	r3, r3, #2
 8000e94:	3302      	adds	r3, #2
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d006      	beq.n	8000eb6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	492c      	ldr	r1, [pc, #176]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	600b      	str	r3, [r1, #0]
 8000eb4:	e006      	b.n	8000ec4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eb6:	4b2a      	ldr	r3, [pc, #168]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	4928      	ldr	r1, [pc, #160]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d006      	beq.n	8000ede <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000ed2:	685a      	ldr	r2, [r3, #4]
 8000ed4:	4922      	ldr	r1, [pc, #136]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	604b      	str	r3, [r1, #4]
 8000edc:	e006      	b.n	8000eec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ede:	4b20      	ldr	r3, [pc, #128]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	491e      	ldr	r1, [pc, #120]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d006      	beq.n	8000f06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ef8:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000efa:	689a      	ldr	r2, [r3, #8]
 8000efc:	4918      	ldr	r1, [pc, #96]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	608b      	str	r3, [r1, #8]
 8000f04:	e006      	b.n	8000f14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	4914      	ldr	r1, [pc, #80]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d021      	beq.n	8000f64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000f22:	68da      	ldr	r2, [r3, #12]
 8000f24:	490e      	ldr	r1, [pc, #56]	; (8000f60 <HAL_GPIO_Init+0x2d0>)
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	60cb      	str	r3, [r1, #12]
 8000f2c:	e021      	b.n	8000f72 <HAL_GPIO_Init+0x2e2>
 8000f2e:	bf00      	nop
 8000f30:	10320000 	.word	0x10320000
 8000f34:	10310000 	.word	0x10310000
 8000f38:	10220000 	.word	0x10220000
 8000f3c:	10210000 	.word	0x10210000
 8000f40:	10120000 	.word	0x10120000
 8000f44:	10110000 	.word	0x10110000
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	40010000 	.word	0x40010000
 8000f50:	40010800 	.word	0x40010800
 8000f54:	40010c00 	.word	0x40010c00
 8000f58:	40011000 	.word	0x40011000
 8000f5c:	40011400 	.word	0x40011400
 8000f60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f64:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <HAL_GPIO_Init+0x304>)
 8000f66:	68da      	ldr	r2, [r3, #12]
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	4909      	ldr	r1, [pc, #36]	; (8000f94 <HAL_GPIO_Init+0x304>)
 8000f6e:	4013      	ands	r3, r2
 8000f70:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	3301      	adds	r3, #1
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f47f ae8e 	bne.w	8000ca4 <HAL_GPIO_Init+0x14>
  }
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	372c      	adds	r7, #44	; 0x2c
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr
 8000f94:	40010400 	.word	0x40010400

08000f98 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_PWR_EnableBkUpAccess+0x14>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	420e0020 	.word	0x420e0020

08000fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e26c      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 8087 	beq.w	80010de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fd0:	4b92      	ldr	r3, [pc, #584]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 030c 	and.w	r3, r3, #12
 8000fd8:	2b04      	cmp	r3, #4
 8000fda:	d00c      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fdc:	4b8f      	ldr	r3, [pc, #572]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 030c 	and.w	r3, r3, #12
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	d112      	bne.n	800100e <HAL_RCC_OscConfig+0x5e>
 8000fe8:	4b8c      	ldr	r3, [pc, #560]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff4:	d10b      	bne.n	800100e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff6:	4b89      	ldr	r3, [pc, #548]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d06c      	beq.n	80010dc <HAL_RCC_OscConfig+0x12c>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d168      	bne.n	80010dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e246      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001016:	d106      	bne.n	8001026 <HAL_RCC_OscConfig+0x76>
 8001018:	4b80      	ldr	r3, [pc, #512]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a7f      	ldr	r2, [pc, #508]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800101e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	e02e      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10c      	bne.n	8001048 <HAL_RCC_OscConfig+0x98>
 800102e:	4b7b      	ldr	r3, [pc, #492]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a7a      	ldr	r2, [pc, #488]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	4b78      	ldr	r3, [pc, #480]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a77      	ldr	r2, [pc, #476]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001040:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001044:	6013      	str	r3, [r2, #0]
 8001046:	e01d      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001050:	d10c      	bne.n	800106c <HAL_RCC_OscConfig+0xbc>
 8001052:	4b72      	ldr	r3, [pc, #456]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a71      	ldr	r2, [pc, #452]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800105c:	6013      	str	r3, [r2, #0]
 800105e:	4b6f      	ldr	r3, [pc, #444]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a6e      	ldr	r2, [pc, #440]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	e00b      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 800106c:	4b6b      	ldr	r3, [pc, #428]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a6a      	ldr	r2, [pc, #424]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	4b68      	ldr	r3, [pc, #416]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a67      	ldr	r2, [pc, #412]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800107e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001082:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d013      	beq.n	80010b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff fc66 	bl	800095c <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001094:	f7ff fc62 	bl	800095c <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b64      	cmp	r3, #100	; 0x64
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e1fa      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a6:	4b5d      	ldr	r3, [pc, #372]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0xe4>
 80010b2:	e014      	b.n	80010de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fc52 	bl	800095c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010bc:	f7ff fc4e 	bl	800095c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b64      	cmp	r3, #100	; 0x64
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e1e6      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ce:	4b53      	ldr	r3, [pc, #332]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x10c>
 80010da:	e000      	b.n	80010de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d063      	beq.n	80011b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010ea:	4b4c      	ldr	r3, [pc, #304]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 030c 	and.w	r3, r3, #12
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00b      	beq.n	800110e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010f6:	4b49      	ldr	r3, [pc, #292]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 030c 	and.w	r3, r3, #12
 80010fe:	2b08      	cmp	r3, #8
 8001100:	d11c      	bne.n	800113c <HAL_RCC_OscConfig+0x18c>
 8001102:	4b46      	ldr	r3, [pc, #280]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d116      	bne.n	800113c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	4b43      	ldr	r3, [pc, #268]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d005      	beq.n	8001126 <HAL_RCC_OscConfig+0x176>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d001      	beq.n	8001126 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e1ba      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001126:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	4939      	ldr	r1, [pc, #228]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001136:	4313      	orrs	r3, r2
 8001138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800113a:	e03a      	b.n	80011b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d020      	beq.n	8001186 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001144:	4b36      	ldr	r3, [pc, #216]	; (8001220 <HAL_RCC_OscConfig+0x270>)
 8001146:	2201      	movs	r2, #1
 8001148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff fc07 	bl	800095c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001152:	f7ff fc03 	bl	800095c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e19b      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001164:	4b2d      	ldr	r3, [pc, #180]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001170:	4b2a      	ldr	r3, [pc, #168]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	4927      	ldr	r1, [pc, #156]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001180:	4313      	orrs	r3, r2
 8001182:	600b      	str	r3, [r1, #0]
 8001184:	e015      	b.n	80011b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <HAL_RCC_OscConfig+0x270>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fbe6 	bl	800095c <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001194:	f7ff fbe2 	bl	800095c <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e17a      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a6:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d03a      	beq.n	8001234 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d019      	beq.n	80011fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <HAL_RCC_OscConfig+0x274>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011cc:	f7ff fbc6 	bl	800095c <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011d4:	f7ff fbc2 	bl	800095c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e15a      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0f0      	beq.n	80011d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f000 fb08 	bl	8001808 <RCC_Delay>
 80011f8:	e01c      	b.n	8001234 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <HAL_RCC_OscConfig+0x274>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001200:	f7ff fbac 	bl	800095c <HAL_GetTick>
 8001204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001206:	e00f      	b.n	8001228 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001208:	f7ff fba8 	bl	800095c <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d908      	bls.n	8001228 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e140      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000
 8001220:	42420000 	.word	0x42420000
 8001224:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001228:	4b9e      	ldr	r3, [pc, #632]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1e9      	bne.n	8001208 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 80a6 	beq.w	800138e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001242:	2300      	movs	r3, #0
 8001244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001246:	4b97      	ldr	r3, [pc, #604]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10d      	bne.n	800126e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	4b94      	ldr	r3, [pc, #592]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a93      	ldr	r2, [pc, #588]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125c:	61d3      	str	r3, [r2, #28]
 800125e:	4b91      	ldr	r3, [pc, #580]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800126e:	4b8e      	ldr	r3, [pc, #568]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001276:	2b00      	cmp	r3, #0
 8001278:	d118      	bne.n	80012ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800127a:	4b8b      	ldr	r3, [pc, #556]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a8a      	ldr	r2, [pc, #552]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 8001280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001284:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001286:	f7ff fb69 	bl	800095c <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800128e:	f7ff fb65 	bl	800095c <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b64      	cmp	r3, #100	; 0x64
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e0fd      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a0:	4b81      	ldr	r3, [pc, #516]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f0      	beq.n	800128e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_OscConfig+0x312>
 80012b4:	4b7b      	ldr	r3, [pc, #492]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4a7a      	ldr	r2, [pc, #488]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	6213      	str	r3, [r2, #32]
 80012c0:	e02d      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10c      	bne.n	80012e4 <HAL_RCC_OscConfig+0x334>
 80012ca:	4b76      	ldr	r3, [pc, #472]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012cc:	6a1b      	ldr	r3, [r3, #32]
 80012ce:	4a75      	ldr	r2, [pc, #468]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012d0:	f023 0301 	bic.w	r3, r3, #1
 80012d4:	6213      	str	r3, [r2, #32]
 80012d6:	4b73      	ldr	r3, [pc, #460]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	4a72      	ldr	r2, [pc, #456]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012dc:	f023 0304 	bic.w	r3, r3, #4
 80012e0:	6213      	str	r3, [r2, #32]
 80012e2:	e01c      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	2b05      	cmp	r3, #5
 80012ea:	d10c      	bne.n	8001306 <HAL_RCC_OscConfig+0x356>
 80012ec:	4b6d      	ldr	r3, [pc, #436]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	6a1b      	ldr	r3, [r3, #32]
 80012f0:	4a6c      	ldr	r2, [pc, #432]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	6213      	str	r3, [r2, #32]
 80012f8:	4b6a      	ldr	r3, [pc, #424]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4a69      	ldr	r2, [pc, #420]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6213      	str	r3, [r2, #32]
 8001304:	e00b      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 8001306:	4b67      	ldr	r3, [pc, #412]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	4a66      	ldr	r2, [pc, #408]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800130c:	f023 0301 	bic.w	r3, r3, #1
 8001310:	6213      	str	r3, [r2, #32]
 8001312:	4b64      	ldr	r3, [pc, #400]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001314:	6a1b      	ldr	r3, [r3, #32]
 8001316:	4a63      	ldr	r2, [pc, #396]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001318:	f023 0304 	bic.w	r3, r3, #4
 800131c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d015      	beq.n	8001352 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001326:	f7ff fb19 	bl	800095c <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fb15 	bl	800095c <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	; 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e0ab      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001344:	4b57      	ldr	r3, [pc, #348]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0ee      	beq.n	800132e <HAL_RCC_OscConfig+0x37e>
 8001350:	e014      	b.n	800137c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001352:	f7ff fb03 	bl	800095c <HAL_GetTick>
 8001356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001358:	e00a      	b.n	8001370 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800135a:	f7ff faff 	bl	800095c <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f241 3288 	movw	r2, #5000	; 0x1388
 8001368:	4293      	cmp	r3, r2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e095      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001370:	4b4c      	ldr	r3, [pc, #304]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1ee      	bne.n	800135a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800137c:	7dfb      	ldrb	r3, [r7, #23]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d105      	bne.n	800138e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001382:	4b48      	ldr	r3, [pc, #288]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	4a47      	ldr	r2, [pc, #284]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800138c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8081 	beq.w	800149a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001398:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d061      	beq.n	8001468 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d146      	bne.n	800143a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ac:	4b3f      	ldr	r3, [pc, #252]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b2:	f7ff fad3 	bl	800095c <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ba:	f7ff facf 	bl	800095c <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e067      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013cc:	4b35      	ldr	r3, [pc, #212]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1f0      	bne.n	80013ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e0:	d108      	bne.n	80013f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013e2:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	492d      	ldr	r1, [pc, #180]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013f4:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a19      	ldr	r1, [r3, #32]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	430b      	orrs	r3, r1
 8001406:	4927      	ldr	r1, [pc, #156]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001408:	4313      	orrs	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001412:	f7ff faa3 	bl	800095c <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800141a:	f7ff fa9f 	bl	800095c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e037      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x46a>
 8001438:	e02f      	b.n	800149a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143a:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001440:	f7ff fa8c 	bl	800095c <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001448:	f7ff fa88 	bl	800095c <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e020      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x498>
 8001466:	e018      	b.n	800149a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e013      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	429a      	cmp	r2, r3
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001492:	429a      	cmp	r2, r3
 8001494:	d001      	beq.n	800149a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40007000 	.word	0x40007000
 80014ac:	42420060 	.word	0x42420060

080014b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0d0      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014c4:	4b6a      	ldr	r3, [pc, #424]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d910      	bls.n	80014f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d2:	4b67      	ldr	r3, [pc, #412]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 0207 	bic.w	r2, r3, #7
 80014da:	4965      	ldr	r1, [pc, #404]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	4313      	orrs	r3, r2
 80014e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e2:	4b63      	ldr	r3, [pc, #396]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d001      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e0b8      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d020      	beq.n	8001542 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800150c:	4b59      	ldr	r3, [pc, #356]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4a58      	ldr	r2, [pc, #352]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001512:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001516:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001524:	4b53      	ldr	r3, [pc, #332]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4a52      	ldr	r2, [pc, #328]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800152e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001530:	4b50      	ldr	r3, [pc, #320]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	494d      	ldr	r1, [pc, #308]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b00      	cmp	r3, #0
 800154c:	d040      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d107      	bne.n	8001566 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	4b47      	ldr	r3, [pc, #284]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d115      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e07f      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b02      	cmp	r3, #2
 800156c:	d107      	bne.n	800157e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800156e:	4b41      	ldr	r3, [pc, #260]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d109      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e073      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157e:	4b3d      	ldr	r3, [pc, #244]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e06b      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800158e:	4b39      	ldr	r3, [pc, #228]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f023 0203 	bic.w	r2, r3, #3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4936      	ldr	r1, [pc, #216]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800159c:	4313      	orrs	r3, r2
 800159e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a0:	f7ff f9dc 	bl	800095c <HAL_GetTick>
 80015a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a6:	e00a      	b.n	80015be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015a8:	f7ff f9d8 	bl	800095c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e053      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015be:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 020c 	and.w	r2, r3, #12
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d1eb      	bne.n	80015a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d0:	4b27      	ldr	r3, [pc, #156]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0307 	and.w	r3, r3, #7
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d210      	bcs.n	8001600 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	4b24      	ldr	r3, [pc, #144]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f023 0207 	bic.w	r2, r3, #7
 80015e6:	4922      	ldr	r1, [pc, #136]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e032      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	4916      	ldr	r1, [pc, #88]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800161a:	4313      	orrs	r3, r2
 800161c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d009      	beq.n	800163e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800162a:	4b12      	ldr	r3, [pc, #72]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	490e      	ldr	r1, [pc, #56]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800163a:	4313      	orrs	r3, r2
 800163c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800163e:	f000 f821 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8001642:	4602      	mov	r2, r0
 8001644:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	490a      	ldr	r1, [pc, #40]	; (8001678 <HAL_RCC_ClockConfig+0x1c8>)
 8001650:	5ccb      	ldrb	r3, [r1, r3]
 8001652:	fa22 f303 	lsr.w	r3, r2, r3
 8001656:	4a09      	ldr	r2, [pc, #36]	; (800167c <HAL_RCC_ClockConfig+0x1cc>)
 8001658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800165a:	4b09      	ldr	r3, [pc, #36]	; (8001680 <HAL_RCC_ClockConfig+0x1d0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ffdc 	bl	800061c <HAL_InitTick>

  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000
 8001674:	40021000 	.word	0x40021000
 8001678:	08006210 	.word	0x08006210
 800167c:	20000000 	.word	0x20000000
 8001680:	20000004 	.word	0x20000004

08001684 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001684:	b490      	push	{r4, r7}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_RCC_GetSysClockFreq+0xb0>)
 800168c:	1d3c      	adds	r4, r7, #4
 800168e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001694:	f240 2301 	movw	r3, #513	; 0x201
 8001698:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
 80016a2:	2300      	movs	r3, #0
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016ae:	4b22      	ldr	r3, [pc, #136]	; (8001738 <HAL_RCC_GetSysClockFreq+0xb4>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d002      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x40>
 80016be:	2b08      	cmp	r3, #8
 80016c0:	d003      	beq.n	80016ca <HAL_RCC_GetSysClockFreq+0x46>
 80016c2:	e02d      	b.n	8001720 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016c4:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_RCC_GetSysClockFreq+0xb8>)
 80016c6:	623b      	str	r3, [r7, #32]
      break;
 80016c8:	e02d      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	0c9b      	lsrs	r3, r3, #18
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016d6:	4413      	add	r3, r2
 80016d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d013      	beq.n	8001710 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016e8:	4b13      	ldr	r3, [pc, #76]	; (8001738 <HAL_RCC_GetSysClockFreq+0xb4>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	0c5b      	lsrs	r3, r3, #17
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016f6:	4413      	add	r3, r2
 80016f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	4a0e      	ldr	r2, [pc, #56]	; (800173c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001702:	fb02 f203 	mul.w	r2, r2, r3
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
 800170e:	e004      	b.n	800171a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001714:	fb02 f303 	mul.w	r3, r2, r3
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	623b      	str	r3, [r7, #32]
      break;
 800171e:	e002      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001720:	4b06      	ldr	r3, [pc, #24]	; (800173c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001722:	623b      	str	r3, [r7, #32]
      break;
 8001724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001726:	6a3b      	ldr	r3, [r7, #32]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3728      	adds	r7, #40	; 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bc90      	pop	{r4, r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	080061e8 	.word	0x080061e8
 8001738:	40021000 	.word	0x40021000
 800173c:	007a1200 	.word	0x007a1200
 8001740:	003d0900 	.word	0x003d0900

08001744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001748:	4b02      	ldr	r3, [pc, #8]	; (8001754 <HAL_RCC_GetHCLKFreq+0x10>)
 800174a:	681b      	ldr	r3, [r3, #0]
}
 800174c:	4618      	mov	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr
 8001754:	20000000 	.word	0x20000000

08001758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800175c:	f7ff fff2 	bl	8001744 <HAL_RCC_GetHCLKFreq>
 8001760:	4602      	mov	r2, r0
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	0a1b      	lsrs	r3, r3, #8
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	4903      	ldr	r1, [pc, #12]	; (800177c <HAL_RCC_GetPCLK1Freq+0x24>)
 800176e:	5ccb      	ldrb	r3, [r1, r3]
 8001770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001774:	4618      	mov	r0, r3
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000
 800177c:	08006220 	.word	0x08006220

08001780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001784:	f7ff ffde 	bl	8001744 <HAL_RCC_GetHCLKFreq>
 8001788:	4602      	mov	r2, r0
 800178a:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	0adb      	lsrs	r3, r3, #11
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	4903      	ldr	r1, [pc, #12]	; (80017a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001796:	5ccb      	ldrb	r3, [r1, r3]
 8001798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800179c:	4618      	mov	r0, r3
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	08006220 	.word	0x08006220

080017a8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	220f      	movs	r2, #15
 80017b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <HAL_RCC_GetClockConfig+0x58>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 0203 	and.w	r2, r3, #3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80017c4:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <HAL_RCC_GetClockConfig+0x58>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_RCC_GetClockConfig+0x58>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <HAL_RCC_GetClockConfig+0x58>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_RCC_GetClockConfig+0x5c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0207 	and.w	r2, r3, #7
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr
 8001800:	40021000 	.word	0x40021000
 8001804:	40022000 	.word	0x40022000

08001808 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001810:	4b0a      	ldr	r3, [pc, #40]	; (800183c <RCC_Delay+0x34>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <RCC_Delay+0x38>)
 8001816:	fba2 2303 	umull	r2, r3, r2, r3
 800181a:	0a5b      	lsrs	r3, r3, #9
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	fb02 f303 	mul.w	r3, r2, r3
 8001822:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001824:	bf00      	nop
  }
  while (Delay --);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	1e5a      	subs	r2, r3, #1
 800182a:	60fa      	str	r2, [r7, #12]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1f9      	bne.n	8001824 <RCC_Delay+0x1c>
}
 8001830:	bf00      	nop
 8001832:	bf00      	nop
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr
 800183c:	20000000 	.word	0x20000000
 8001840:	10624dd3 	.word	0x10624dd3

08001844 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	2b00      	cmp	r3, #0
 800185e:	d07d      	beq.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001860:	2300      	movs	r3, #0
 8001862:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001864:	4b4f      	ldr	r3, [pc, #316]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001866:	69db      	ldr	r3, [r3, #28]
 8001868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d10d      	bne.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001870:	4b4c      	ldr	r3, [pc, #304]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	4a4b      	ldr	r2, [pc, #300]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001876:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187a:	61d3      	str	r3, [r2, #28]
 800187c:	4b49      	ldr	r3, [pc, #292]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001888:	2301      	movs	r3, #1
 800188a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800188c:	4b46      	ldr	r3, [pc, #280]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001894:	2b00      	cmp	r3, #0
 8001896:	d118      	bne.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001898:	4b43      	ldr	r3, [pc, #268]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a42      	ldr	r2, [pc, #264]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800189e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018a4:	f7ff f85a 	bl	800095c <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	e008      	b.n	80018be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ac:	f7ff f856 	bl	800095c <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b64      	cmp	r3, #100	; 0x64
 80018b8:	d901      	bls.n	80018be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e06d      	b.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018be:	4b3a      	ldr	r3, [pc, #232]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0f0      	beq.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018ca:	4b36      	ldr	r3, [pc, #216]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d02e      	beq.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d027      	beq.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018e8:	4b2e      	ldr	r3, [pc, #184]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018f2:	4b2e      	ldr	r3, [pc, #184]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018f8:	4b2c      	ldr	r3, [pc, #176]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018fe:	4a29      	ldr	r2, [pc, #164]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	2b00      	cmp	r3, #0
 800190c:	d014      	beq.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190e:	f7ff f825 	bl	800095c <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001914:	e00a      	b.n	800192c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001916:	f7ff f821 	bl	800095c <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f241 3288 	movw	r2, #5000	; 0x1388
 8001924:	4293      	cmp	r3, r2
 8001926:	d901      	bls.n	800192c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e036      	b.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	4b1d      	ldr	r3, [pc, #116]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ee      	beq.n	8001916 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001938:	4b1a      	ldr	r3, [pc, #104]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4917      	ldr	r1, [pc, #92]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001946:	4313      	orrs	r3, r2
 8001948:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800194a:	7dfb      	ldrb	r3, [r7, #23]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d105      	bne.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001950:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	4a13      	ldr	r2, [pc, #76]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001956:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800195a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d008      	beq.n	800197a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001968:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	490b      	ldr	r1, [pc, #44]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001976:	4313      	orrs	r3, r2
 8001978:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0310 	and.w	r3, r3, #16
 8001982:	2b00      	cmp	r3, #0
 8001984:	d008      	beq.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	4904      	ldr	r1, [pc, #16]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001994:	4313      	orrs	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40007000 	.word	0x40007000
 80019ac:	42420440 	.word	0x42420440

080019b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b08d      	sub	sp, #52	; 0x34
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80019b8:	4b5a      	ldr	r3, [pc, #360]	; (8001b24 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80019ba:	f107 040c 	add.w	r4, r7, #12
 80019be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019c4:	f240 2301 	movw	r3, #513	; 0x201
 80019c8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
 80019da:	2300      	movs	r3, #0
 80019dc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b10      	cmp	r3, #16
 80019e2:	d00a      	beq.n	80019fa <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b10      	cmp	r3, #16
 80019e8:	f200 8091 	bhi.w	8001b0e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d04c      	beq.n	8001a8c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d07c      	beq.n	8001af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80019f8:	e089      	b.n	8001b0e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80019fa:	4b4b      	ldr	r3, [pc, #300]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001a00:	4b49      	ldr	r3, [pc, #292]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f000 8082 	beq.w	8001b12 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	0c9b      	lsrs	r3, r3, #18
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a20:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d018      	beq.n	8001a5e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a2c:	4b3e      	ldr	r3, [pc, #248]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	0c5b      	lsrs	r3, r3, #17
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d00d      	beq.n	8001a68 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001a4c:	4a37      	ldr	r2, [pc, #220]	; (8001b2c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a54:	6a3b      	ldr	r3, [r7, #32]
 8001a56:	fb02 f303 	mul.w	r3, r2, r3
 8001a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a5c:	e004      	b.n	8001a68 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	4a33      	ldr	r2, [pc, #204]	; (8001b30 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8001a62:	fb02 f303 	mul.w	r3, r2, r3
 8001a66:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001a68:	4b2f      	ldr	r3, [pc, #188]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a74:	d102      	bne.n	8001a7c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8001a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a78:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001a7a:	e04a      	b.n	8001b12 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8001a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4a2c      	ldr	r2, [pc, #176]	; (8001b34 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	085b      	lsrs	r3, r3, #1
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001a8a:	e042      	b.n	8001b12 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8001a8c:	4b26      	ldr	r3, [pc, #152]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a9c:	d108      	bne.n	8001ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8001aa8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aac:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aae:	e01f      	b.n	8001af0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ab6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aba:	d109      	bne.n	8001ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8001abc:	4b1a      	ldr	r3, [pc, #104]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001ac8:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ace:	e00f      	b.n	8001af0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ad6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ada:	d11c      	bne.n	8001b16 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001adc:	4b12      	ldr	r3, [pc, #72]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d016      	beq.n	8001b16 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001ae8:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001aec:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001aee:	e012      	b.n	8001b16 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001af0:	e011      	b.n	8001b16 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001af2:	f7ff fe45 	bl	8001780 <HAL_RCC_GetPCLK2Freq>
 8001af6:	4602      	mov	r2, r0
 8001af8:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	0b9b      	lsrs	r3, r3, #14
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	3301      	adds	r3, #1
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001b0c:	e004      	b.n	8001b18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001b0e:	bf00      	nop
 8001b10:	e002      	b.n	8001b18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001b12:	bf00      	nop
 8001b14:	e000      	b.n	8001b18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001b16:	bf00      	nop
    }
  }
  return (frequency);
 8001b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3734      	adds	r7, #52	; 0x34
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd90      	pop	{r4, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	080061f8 	.word	0x080061f8
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	007a1200 	.word	0x007a1200
 8001b30:	003d0900 	.word	0x003d0900
 8001b34:	aaaaaaab 	.word	0xaaaaaaab

08001b38 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e084      	b.n	8001c58 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7c5b      	ldrb	r3, [r3, #17]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d105      	bne.n	8001b64 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7fe fd06 	bl	8000570 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2202      	movs	r2, #2
 8001b68:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 faa0 	bl	80020b0 <HAL_RTC_WaitForSynchro>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2204      	movs	r2, #4
 8001b7a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e06b      	b.n	8001c58 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fb59 	bl	8002238 <RTC_EnterInitMode>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d004      	beq.n	8001b96 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2204      	movs	r2, #4
 8001b90:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e060      	b.n	8001c58 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0207 	bic.w	r2, r2, #7
 8001ba4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d005      	beq.n	8001bba <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001bae:	4b2c      	ldr	r3, [pc, #176]	; (8001c60 <HAL_RTC_Init+0x128>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	4a2b      	ldr	r2, [pc, #172]	; (8001c60 <HAL_RTC_Init+0x128>)
 8001bb4:	f023 0301 	bic.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001bba:	4b29      	ldr	r3, [pc, #164]	; (8001c60 <HAL_RTC_Init+0x128>)
 8001bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbe:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	4926      	ldr	r1, [pc, #152]	; (8001c60 <HAL_RTC_Init+0x128>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bd4:	d003      	beq.n	8001bde <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	e00e      	b.n	8001bfc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001bde:	2001      	movs	r0, #1
 8001be0:	f7ff fee6 	bl	80019b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001be4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d104      	bne.n	8001bf6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2204      	movs	r2, #4
 8001bf0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e030      	b.n	8001c58 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f023 010f 	bic.w	r1, r3, #15
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	0c1a      	lsrs	r2, r3, #16
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	0c1b      	lsrs	r3, r3, #16
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	b291      	uxth	r1, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	430b      	orrs	r3, r1
 8001c26:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 fb2d 	bl	8002288 <RTC_ExitInitMode>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d004      	beq.n	8001c3e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2204      	movs	r2, #4
 8001c38:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00c      	b.n	8001c58 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8001c56:	2300      	movs	r3, #0
  }
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40006c00 	.word	0x40006c00

08001c64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b087      	sub	sp, #28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_RTC_SetTime+0x20>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e080      	b.n	8001d8a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	7c1b      	ldrb	r3, [r3, #16]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_RTC_SetTime+0x30>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e07a      	b.n	8001d8a <HAL_RTC_SetTime+0x126>
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2201      	movs	r2, #1
 8001c98:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d113      	bne.n	8001cce <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001cb0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	785b      	ldrb	r3, [r3, #1]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	460b      	mov	r3, r1
 8001cbc:	011b      	lsls	r3, r3, #4
 8001cbe:	1a5b      	subs	r3, r3, r1
 8001cc0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001cc2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001cc4:	68ba      	ldr	r2, [r7, #8]
 8001cc6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001cc8:	4413      	add	r3, r2
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e01e      	b.n	8001d0c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 fb1d 	bl	8002312 <RTC_Bcd2ToByte>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001ce0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	785b      	ldrb	r3, [r3, #1]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f000 fb12 	bl	8002312 <RTC_Bcd2ToByte>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	011b      	lsls	r3, r3, #4
 8001cf6:	1a9b      	subs	r3, r3, r2
 8001cf8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001cfa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	789b      	ldrb	r3, [r3, #2]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 fb06 	bl	8002312 <RTC_Bcd2ToByte>
 8001d06:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001d08:	4423      	add	r3, r4
 8001d0a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001d0c:	6979      	ldr	r1, [r7, #20]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 fa2b 	bl	800216a <RTC_WriteTimeCounter>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2200      	movs	r2, #0
 8001d24:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e02f      	b.n	8001d8a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0205 	bic.w	r2, r2, #5
 8001d38:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f000 fa3c 	bl	80021b8 <RTC_ReadAlarmCounter>
 8001d40:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d48:	d018      	beq.n	8001d7c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d214      	bcs.n	8001d7c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001d58:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001d5c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001d5e:	6939      	ldr	r1, [r7, #16]
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f000 fa42 	bl	80021ea <RTC_WriteAlarmCounter>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d007      	beq.n	8001d7c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2204      	movs	r2, #4
 8001d70:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e006      	b.n	8001d8a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001d88:	2300      	movs	r3, #0
  }
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	371c      	adds	r7, #28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd90      	pop	{r4, r7, pc}
	...

08001d94 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <HAL_RTC_GetTime+0x28>
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0b5      	b.n	8001f2c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 0304 	and.w	r3, r3, #4
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e0ac      	b.n	8001f2c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f999 	bl	800210a <RTC_ReadTimeCounter>
 8001dd8:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	4a55      	ldr	r2, [pc, #340]	; (8001f34 <HAL_RTC_GetTime+0x1a0>)
 8001dde:	fba2 2303 	umull	r2, r3, r2, r3
 8001de2:	0adb      	lsrs	r3, r3, #11
 8001de4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4b52      	ldr	r3, [pc, #328]	; (8001f34 <HAL_RTC_GetTime+0x1a0>)
 8001dea:	fba3 1302 	umull	r1, r3, r3, r2
 8001dee:	0adb      	lsrs	r3, r3, #11
 8001df0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001df4:	fb01 f303 	mul.w	r3, r1, r3
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	4a4f      	ldr	r2, [pc, #316]	; (8001f38 <HAL_RTC_GetTime+0x1a4>)
 8001dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001e00:	095b      	lsrs	r3, r3, #5
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	4a4a      	ldr	r2, [pc, #296]	; (8001f34 <HAL_RTC_GetTime+0x1a0>)
 8001e0c:	fba2 1203 	umull	r1, r2, r2, r3
 8001e10:	0ad2      	lsrs	r2, r2, #11
 8001e12:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001e16:	fb01 f202 	mul.w	r2, r1, r2
 8001e1a:	1a9a      	subs	r2, r3, r2
 8001e1c:	4b46      	ldr	r3, [pc, #280]	; (8001f38 <HAL_RTC_GetTime+0x1a4>)
 8001e1e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e22:	0959      	lsrs	r1, r3, #5
 8001e24:	460b      	mov	r3, r1
 8001e26:	011b      	lsls	r3, r3, #4
 8001e28:	1a5b      	subs	r3, r3, r1
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	1ad1      	subs	r1, r2, r3
 8001e2e:	b2ca      	uxtb	r2, r1
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	2b17      	cmp	r3, #23
 8001e38:	d955      	bls.n	8001ee6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	4a3f      	ldr	r2, [pc, #252]	; (8001f3c <HAL_RTC_GetTime+0x1a8>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	091b      	lsrs	r3, r3, #4
 8001e44:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001e46:	6939      	ldr	r1, [r7, #16]
 8001e48:	4b3c      	ldr	r3, [pc, #240]	; (8001f3c <HAL_RTC_GetTime+0x1a8>)
 8001e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8001e4e:	091a      	lsrs	r2, r3, #4
 8001e50:	4613      	mov	r3, r2
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	4413      	add	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	1aca      	subs	r2, r1, r3
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f9a9 	bl	80021b8 <RTC_ReadAlarmCounter>
 8001e66:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e6e:	d008      	beq.n	8001e82 <HAL_RTC_GetTime+0xee>
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d904      	bls.n	8001e82 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001e78:	69fa      	ldr	r2, [r7, #28]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	61fb      	str	r3, [r7, #28]
 8001e80:	e002      	b.n	8001e88 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e86:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	4a2d      	ldr	r2, [pc, #180]	; (8001f40 <HAL_RTC_GetTime+0x1ac>)
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001e96:	69b9      	ldr	r1, [r7, #24]
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f000 f966 	bl	800216a <RTC_WriteTimeCounter>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e041      	b.n	8001f2c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eae:	d00c      	beq.n	8001eca <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001eb0:	69fa      	ldr	r2, [r7, #28]
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001eb8:	69f9      	ldr	r1, [r7, #28]
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 f995 	bl	80021ea <RTC_WriteAlarmCounter>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00a      	beq.n	8001edc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e030      	b.n	8001f2c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001eca:	69f9      	ldr	r1, [r7, #28]
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 f98c 	bl	80021ea <RTC_WriteAlarmCounter>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e027      	b.n	8001f2c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001edc:	6979      	ldr	r1, [r7, #20]
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f000 fa34 	bl	800234c <RTC_DateUpdate>
 8001ee4:	e003      	b.n	8001eee <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01a      	beq.n	8001f2a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f000 f9ed 	bl	80022d8 <RTC_ByteToBcd2>
 8001efe:	4603      	mov	r3, r0
 8001f00:	461a      	mov	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	785b      	ldrb	r3, [r3, #1]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f9e4 	bl	80022d8 <RTC_ByteToBcd2>
 8001f10:	4603      	mov	r3, r0
 8001f12:	461a      	mov	r2, r3
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	789b      	ldrb	r3, [r3, #2]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 f9db 	bl	80022d8 <RTC_ByteToBcd2>
 8001f22:	4603      	mov	r3, r0
 8001f24:	461a      	mov	r2, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3720      	adds	r7, #32
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	91a2b3c5 	.word	0x91a2b3c5
 8001f38:	88888889 	.word	0x88888889
 8001f3c:	aaaaaaab 	.word	0xaaaaaaab
 8001f40:	00015180 	.word	0x00015180

08001f44 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b088      	sub	sp, #32
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <HAL_RTC_SetDate+0x24>
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e097      	b.n	800209c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	7c1b      	ldrb	r3, [r3, #16]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <HAL_RTC_SetDate+0x34>
 8001f74:	2302      	movs	r3, #2
 8001f76:	e091      	b.n	800209c <HAL_RTC_SetDate+0x158>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2202      	movs	r2, #2
 8001f82:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	78da      	ldrb	r2, [r3, #3]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	785a      	ldrb	r2, [r3, #1]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	789a      	ldrb	r2, [r3, #2]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	739a      	strb	r2, [r3, #14]
 8001fa2:	e01a      	b.n	8001fda <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	78db      	ldrb	r3, [r3, #3]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 f9b2 	bl	8002312 <RTC_Bcd2ToByte>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	785b      	ldrb	r3, [r3, #1]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 f9a9 	bl	8002312 <RTC_Bcd2ToByte>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	789b      	ldrb	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 f9a0 	bl	8002312 <RTC_Bcd2ToByte>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	7bdb      	ldrb	r3, [r3, #15]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	7b59      	ldrb	r1, [r3, #13]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	7b9b      	ldrb	r3, [r3, #14]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	f000 fa8b 	bl	8002504 <RTC_WeekDayNum>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	7b1a      	ldrb	r2, [r3, #12]
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001ffe:	68f8      	ldr	r0, [r7, #12]
 8002000:	f000 f883 	bl	800210a <RTC_ReadTimeCounter>
 8002004:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	4a26      	ldr	r2, [pc, #152]	; (80020a4 <HAL_RTC_SetDate+0x160>)
 800200a:	fba2 2303 	umull	r2, r3, r2, r3
 800200e:	0adb      	lsrs	r3, r3, #11
 8002010:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b18      	cmp	r3, #24
 8002016:	d93a      	bls.n	800208e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	4a23      	ldr	r2, [pc, #140]	; (80020a8 <HAL_RTC_SetDate+0x164>)
 800201c:	fba2 2303 	umull	r2, r3, r2, r3
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	4a22      	ldr	r2, [pc, #136]	; (80020ac <HAL_RTC_SetDate+0x168>)
 8002024:	fb02 f303 	mul.w	r3, r2, r3
 8002028:	69fa      	ldr	r2, [r7, #28]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800202e:	69f9      	ldr	r1, [r7, #28]
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 f89a 	bl	800216a <RTC_WriteTimeCounter>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d007      	beq.n	800204c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2204      	movs	r2, #4
 8002040:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e027      	b.n	800209c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 f8b3 	bl	80021b8 <RTC_ReadAlarmCounter>
 8002052:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800205a:	d018      	beq.n	800208e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	429a      	cmp	r2, r3
 8002062:	d214      	bcs.n	800208e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800206a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800206e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002070:	69b9      	ldr	r1, [r7, #24]
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 f8b9 	bl	80021ea <RTC_WriteAlarmCounter>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d007      	beq.n	800208e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2204      	movs	r2, #4
 8002082:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e006      	b.n	800209c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2201      	movs	r2, #1
 8002092:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2200      	movs	r2, #0
 8002098:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	3720      	adds	r7, #32
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	91a2b3c5 	.word	0x91a2b3c5
 80020a8:	aaaaaaab 	.word	0xaaaaaaab
 80020ac:	00015180 	.word	0x00015180

080020b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e01d      	b.n	8002102 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0208 	bic.w	r2, r2, #8
 80020d4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80020d6:	f7fe fc41 	bl	800095c <HAL_GetTick>
 80020da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80020dc:	e009      	b.n	80020f2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80020de:	f7fe fc3d 	bl	800095c <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020ec:	d901      	bls.n	80020f2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e007      	b.n	8002102 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 0308 	and.w	r3, r3, #8
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0ee      	beq.n	80020de <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800210a:	b480      	push	{r7}
 800210c:	b087      	sub	sp, #28
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002112:	2300      	movs	r3, #0
 8002114:	827b      	strh	r3, [r7, #18]
 8002116:	2300      	movs	r3, #0
 8002118:	823b      	strh	r3, [r7, #16]
 800211a:	2300      	movs	r3, #0
 800211c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800213a:	8a7a      	ldrh	r2, [r7, #18]
 800213c:	8a3b      	ldrh	r3, [r7, #16]
 800213e:	429a      	cmp	r2, r3
 8002140:	d008      	beq.n	8002154 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002142:	8a3b      	ldrh	r3, [r7, #16]
 8002144:	041a      	lsls	r2, r3, #16
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	b29b      	uxth	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e004      	b.n	800215e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002154:	8a7b      	ldrh	r3, [r7, #18]
 8002156:	041a      	lsls	r2, r3, #16
 8002158:	89fb      	ldrh	r3, [r7, #14]
 800215a:	4313      	orrs	r3, r2
 800215c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800215e:	697b      	ldr	r3, [r7, #20]
}
 8002160:	4618      	mov	r0, r3
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr

0800216a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
 8002172:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f85d 	bl	8002238 <RTC_EnterInitMode>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	e011      	b.n	80021ae <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	0c12      	lsrs	r2, r2, #16
 8002192:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	b292      	uxth	r2, r2
 800219c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f872 	bl	8002288 <RTC_ExitInitMode>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	81fb      	strh	r3, [r7, #14]
 80021c4:	2300      	movs	r3, #0
 80021c6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80021d8:	89fb      	ldrh	r3, [r7, #14]
 80021da:	041a      	lsls	r2, r3, #16
 80021dc:	89bb      	ldrh	r3, [r7, #12]
 80021de:	4313      	orrs	r3, r2
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr

080021ea <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b084      	sub	sp, #16
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
 80021f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f81d 	bl	8002238 <RTC_EnterInitMode>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d002      	beq.n	800220a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e011      	b.n	800222e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	683a      	ldr	r2, [r7, #0]
 8002210:	0c12      	lsrs	r2, r2, #16
 8002212:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	b292      	uxth	r2, r2
 800221c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f832 	bl	8002288 <RTC_ExitInitMode>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002244:	f7fe fb8a 	bl	800095c <HAL_GetTick>
 8002248:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800224a:	e009      	b.n	8002260 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800224c:	f7fe fb86 	bl	800095c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800225a:	d901      	bls.n	8002260 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e00f      	b.n	8002280 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0320 	and.w	r3, r3, #32
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0ee      	beq.n	800224c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 0210 	orr.w	r2, r2, #16
 800227c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002290:	2300      	movs	r3, #0
 8002292:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0210 	bic.w	r2, r2, #16
 80022a2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80022a4:	f7fe fb5a 	bl	800095c <HAL_GetTick>
 80022a8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80022aa:	e009      	b.n	80022c0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80022ac:	f7fe fb56 	bl	800095c <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022ba:	d901      	bls.n	80022c0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e007      	b.n	80022d0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0320 	and.w	r3, r3, #32
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d0ee      	beq.n	80022ac <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80022e6:	e005      	b.n	80022f4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3301      	adds	r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	3b0a      	subs	r3, #10
 80022f2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	2b09      	cmp	r3, #9
 80022f8:	d8f6      	bhi.n	80022e8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	b2da      	uxtb	r2, r3
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	4313      	orrs	r3, r2
 8002306:	b2db      	uxtb	r3, r3
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr

08002312 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002312:	b480      	push	{r7}
 8002314:	b085      	sub	sp, #20
 8002316:	af00      	add	r7, sp, #0
 8002318:	4603      	mov	r3, r0
 800231a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	b2db      	uxtb	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	b2da      	uxtb	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	4413      	add	r3, r2
 8002340:	b2db      	uxtb	r3, r3
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr

0800234c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002362:	2300      	movs	r3, #0
 8002364:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7bdb      	ldrb	r3, [r3, #15]
 800236a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	7b5b      	ldrb	r3, [r3, #13]
 8002370:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7b9b      	ldrb	r3, [r3, #14]
 8002376:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	e06f      	b.n	800245e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d011      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	2b03      	cmp	r3, #3
 8002388:	d00e      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	2b05      	cmp	r3, #5
 800238e:	d00b      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	2b07      	cmp	r3, #7
 8002394:	d008      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d005      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	2b0a      	cmp	r3, #10
 80023a0:	d002      	beq.n	80023a8 <RTC_DateUpdate+0x5c>
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	2b0c      	cmp	r3, #12
 80023a6:	d117      	bne.n	80023d8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2b1e      	cmp	r3, #30
 80023ac:	d803      	bhi.n	80023b6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	3301      	adds	r3, #1
 80023b2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80023b4:	e050      	b.n	8002458 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	2b0c      	cmp	r3, #12
 80023ba:	d005      	beq.n	80023c8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	3301      	adds	r3, #1
 80023c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80023c2:	2301      	movs	r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80023c6:	e047      	b.n	8002458 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80023c8:	2301      	movs	r3, #1
 80023ca:	613b      	str	r3, [r7, #16]
          day = 1U;
 80023cc:	2301      	movs	r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
          year++;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	3301      	adds	r3, #1
 80023d4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80023d6:	e03f      	b.n	8002458 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d008      	beq.n	80023f0 <RTC_DateUpdate+0xa4>
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	2b06      	cmp	r3, #6
 80023e2:	d005      	beq.n	80023f0 <RTC_DateUpdate+0xa4>
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2b09      	cmp	r3, #9
 80023e8:	d002      	beq.n	80023f0 <RTC_DateUpdate+0xa4>
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	2b0b      	cmp	r3, #11
 80023ee:	d10c      	bne.n	800240a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2b1d      	cmp	r3, #29
 80023f4:	d803      	bhi.n	80023fe <RTC_DateUpdate+0xb2>
      {
        day++;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	3301      	adds	r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80023fc:	e02c      	b.n	8002458 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	3301      	adds	r3, #1
 8002402:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002404:	2301      	movs	r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002408:	e026      	b.n	8002458 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d123      	bne.n	8002458 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2b1b      	cmp	r3, #27
 8002414:	d803      	bhi.n	800241e <RTC_DateUpdate+0xd2>
      {
        day++;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3301      	adds	r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	e01c      	b.n	8002458 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2b1c      	cmp	r3, #28
 8002422:	d111      	bne.n	8002448 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	b29b      	uxth	r3, r3
 8002428:	4618      	mov	r0, r3
 800242a:	f000 f839 	bl	80024a0 <RTC_IsLeapYear>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <RTC_DateUpdate+0xf0>
        {
          day++;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3301      	adds	r3, #1
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	e00d      	b.n	8002458 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	3301      	adds	r3, #1
 8002440:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002442:	2301      	movs	r3, #1
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	e007      	b.n	8002458 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2b1d      	cmp	r3, #29
 800244c:	d104      	bne.n	8002458 <RTC_DateUpdate+0x10c>
      {
        month++;
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	3301      	adds	r3, #1
 8002452:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002454:	2301      	movs	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	3301      	adds	r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d38b      	bcc.n	800237e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	4619      	mov	r1, r3
 8002488:	6978      	ldr	r0, [r7, #20]
 800248a:	f000 f83b 	bl	8002504 <RTC_WeekDayNum>
 800248e:	4603      	mov	r3, r0
 8002490:	461a      	mov	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	731a      	strb	r2, [r3, #12]
}
 8002496:	bf00      	nop
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80024aa:	88fb      	ldrh	r3, [r7, #6]
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	e01d      	b.n	80024f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80024ba:	88fb      	ldrh	r3, [r7, #6]
 80024bc:	4a10      	ldr	r2, [pc, #64]	; (8002500 <RTC_IsLeapYear+0x60>)
 80024be:	fba2 1203 	umull	r1, r2, r2, r3
 80024c2:	0952      	lsrs	r2, r2, #5
 80024c4:	2164      	movs	r1, #100	; 0x64
 80024c6:	fb01 f202 	mul.w	r2, r1, r2
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00f      	b.n	80024f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80024d6:	88fb      	ldrh	r3, [r7, #6]
 80024d8:	4a09      	ldr	r2, [pc, #36]	; (8002500 <RTC_IsLeapYear+0x60>)
 80024da:	fba2 1203 	umull	r1, r2, r2, r3
 80024de:	09d2      	lsrs	r2, r2, #7
 80024e0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80024e4:	fb01 f202 	mul.w	r2, r1, r2
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e000      	b.n	80024f6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80024f4:	2300      	movs	r3, #0
  }
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	51eb851f 	.word	0x51eb851f

08002504 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
 8002510:	4613      	mov	r3, r2
 8002512:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002522:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002524:	78fb      	ldrb	r3, [r7, #3]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d82d      	bhi.n	8002586 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	4a2c      	ldr	r2, [pc, #176]	; (80025e8 <RTC_WeekDayNum+0xe4>)
 8002538:	fba2 2303 	umull	r2, r3, r2, r3
 800253c:	085a      	lsrs	r2, r3, #1
 800253e:	78bb      	ldrb	r3, [r7, #2]
 8002540:	441a      	add	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	441a      	add	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	3b01      	subs	r3, #1
 800254a:	089b      	lsrs	r3, r3, #2
 800254c:	441a      	add	r2, r3
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	3b01      	subs	r3, #1
 8002552:	4926      	ldr	r1, [pc, #152]	; (80025ec <RTC_WeekDayNum+0xe8>)
 8002554:	fba1 1303 	umull	r1, r3, r1, r3
 8002558:	095b      	lsrs	r3, r3, #5
 800255a:	1ad2      	subs	r2, r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	3b01      	subs	r3, #1
 8002560:	4922      	ldr	r1, [pc, #136]	; (80025ec <RTC_WeekDayNum+0xe8>)
 8002562:	fba1 1303 	umull	r1, r3, r1, r3
 8002566:	09db      	lsrs	r3, r3, #7
 8002568:	4413      	add	r3, r2
 800256a:	1d1a      	adds	r2, r3, #4
 800256c:	4b20      	ldr	r3, [pc, #128]	; (80025f0 <RTC_WeekDayNum+0xec>)
 800256e:	fba3 1302 	umull	r1, r3, r3, r2
 8002572:	1ad1      	subs	r1, r2, r3
 8002574:	0849      	lsrs	r1, r1, #1
 8002576:	440b      	add	r3, r1
 8002578:	0899      	lsrs	r1, r3, #2
 800257a:	460b      	mov	r3, r1
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	1a5b      	subs	r3, r3, r1
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	e029      	b.n	80025da <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002586:	78fa      	ldrb	r2, [r7, #3]
 8002588:	4613      	mov	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4413      	add	r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	4a15      	ldr	r2, [pc, #84]	; (80025e8 <RTC_WeekDayNum+0xe4>)
 8002594:	fba2 2303 	umull	r2, r3, r2, r3
 8002598:	085a      	lsrs	r2, r3, #1
 800259a:	78bb      	ldrb	r3, [r7, #2]
 800259c:	441a      	add	r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	441a      	add	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	089b      	lsrs	r3, r3, #2
 80025a6:	441a      	add	r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	4910      	ldr	r1, [pc, #64]	; (80025ec <RTC_WeekDayNum+0xe8>)
 80025ac:	fba1 1303 	umull	r1, r3, r1, r3
 80025b0:	095b      	lsrs	r3, r3, #5
 80025b2:	1ad2      	subs	r2, r2, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	490d      	ldr	r1, [pc, #52]	; (80025ec <RTC_WeekDayNum+0xe8>)
 80025b8:	fba1 1303 	umull	r1, r3, r1, r3
 80025bc:	09db      	lsrs	r3, r3, #7
 80025be:	4413      	add	r3, r2
 80025c0:	1c9a      	adds	r2, r3, #2
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <RTC_WeekDayNum+0xec>)
 80025c4:	fba3 1302 	umull	r1, r3, r3, r2
 80025c8:	1ad1      	subs	r1, r2, r3
 80025ca:	0849      	lsrs	r1, r1, #1
 80025cc:	440b      	add	r3, r1
 80025ce:	0899      	lsrs	r1, r3, #2
 80025d0:	460b      	mov	r3, r1
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	1a5b      	subs	r3, r3, r1
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	b2db      	uxtb	r3, r3
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	38e38e39 	.word	0x38e38e39
 80025ec:	51eb851f 	.word	0x51eb851f
 80025f0:	24924925 	.word	0x24924925

080025f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e041      	b.n	800268a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f839 	bl	8002692 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3304      	adds	r3, #4
 8002630:	4619      	mov	r1, r3
 8002632:	4610      	mov	r0, r2
 8002634:	f000 f9b4 	bl	80029a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d001      	beq.n	80026bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e03a      	b.n	8002732 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a18      	ldr	r2, [pc, #96]	; (800273c <HAL_TIM_Base_Start_IT+0x98>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d00e      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x58>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e6:	d009      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x58>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a14      	ldr	r2, [pc, #80]	; (8002740 <HAL_TIM_Base_Start_IT+0x9c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d004      	beq.n	80026fc <HAL_TIM_Base_Start_IT+0x58>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a13      	ldr	r2, [pc, #76]	; (8002744 <HAL_TIM_Base_Start_IT+0xa0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d111      	bne.n	8002720 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2b06      	cmp	r3, #6
 800270c:	d010      	beq.n	8002730 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271e:	e007      	b.n	8002730 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	40012c00 	.word	0x40012c00
 8002740:	40000400 	.word	0x40000400
 8002744:	40000800 	.word	0x40000800

08002748 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b02      	cmp	r3, #2
 800275c:	d122      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b02      	cmp	r3, #2
 800276a:	d11b      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0202 	mvn.w	r2, #2
 8002774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f8ed 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 8002790:	e005      	b.n	800279e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f8e0 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f8ef 	bl	800297c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d122      	bne.n	80027f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d11b      	bne.n	80027f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f06f 0204 	mvn.w	r2, #4
 80027c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2202      	movs	r2, #2
 80027ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f8c3 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 80027e4:	e005      	b.n	80027f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f8b6 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 f8c5 	bl	800297c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f003 0308 	and.w	r3, r3, #8
 8002802:	2b08      	cmp	r3, #8
 8002804:	d122      	bne.n	800284c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b08      	cmp	r3, #8
 8002812:	d11b      	bne.n	800284c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0208 	mvn.w	r2, #8
 800281c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2204      	movs	r2, #4
 8002822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f899 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 8002838:	e005      	b.n	8002846 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f88c 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f89b 	bl	800297c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b10      	cmp	r3, #16
 8002858:	d122      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f003 0310 	and.w	r3, r3, #16
 8002864:	2b10      	cmp	r3, #16
 8002866:	d11b      	bne.n	80028a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f06f 0210 	mvn.w	r2, #16
 8002870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2208      	movs	r2, #8
 8002876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f86f 	bl	800296a <HAL_TIM_IC_CaptureCallback>
 800288c:	e005      	b.n	800289a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f862 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f871 	bl	800297c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d10e      	bne.n	80028cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d107      	bne.n	80028cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0201 	mvn.w	r2, #1
 80028c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7fd fdf0 	bl	80004ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d6:	2b80      	cmp	r3, #128	; 0x80
 80028d8:	d10e      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e4:	2b80      	cmp	r3, #128	; 0x80
 80028e6:	d107      	bne.n	80028f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8bf 	bl	8002a76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002902:	2b40      	cmp	r3, #64	; 0x40
 8002904:	d10e      	bne.n	8002924 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002910:	2b40      	cmp	r3, #64	; 0x40
 8002912:	d107      	bne.n	8002924 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800291c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f835 	bl	800298e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	f003 0320 	and.w	r3, r3, #32
 800292e:	2b20      	cmp	r3, #32
 8002930:	d10e      	bne.n	8002950 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b20      	cmp	r3, #32
 800293e:	d107      	bne.n	8002950 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f06f 0220 	mvn.w	r2, #32
 8002948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f88a 	bl	8002a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a29      	ldr	r2, [pc, #164]	; (8002a58 <TIM_Base_SetConfig+0xb8>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d00b      	beq.n	80029d0 <TIM_Base_SetConfig+0x30>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029be:	d007      	beq.n	80029d0 <TIM_Base_SetConfig+0x30>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a26      	ldr	r2, [pc, #152]	; (8002a5c <TIM_Base_SetConfig+0xbc>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d003      	beq.n	80029d0 <TIM_Base_SetConfig+0x30>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a25      	ldr	r2, [pc, #148]	; (8002a60 <TIM_Base_SetConfig+0xc0>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d108      	bne.n	80029e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4313      	orrs	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a1c      	ldr	r2, [pc, #112]	; (8002a58 <TIM_Base_SetConfig+0xb8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d00b      	beq.n	8002a02 <TIM_Base_SetConfig+0x62>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f0:	d007      	beq.n	8002a02 <TIM_Base_SetConfig+0x62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a19      	ldr	r2, [pc, #100]	; (8002a5c <TIM_Base_SetConfig+0xbc>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d003      	beq.n	8002a02 <TIM_Base_SetConfig+0x62>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a18      	ldr	r2, [pc, #96]	; (8002a60 <TIM_Base_SetConfig+0xc0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d108      	bne.n	8002a14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a07      	ldr	r2, [pc, #28]	; (8002a58 <TIM_Base_SetConfig+0xb8>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d103      	bne.n	8002a48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	615a      	str	r2, [r3, #20]
}
 8002a4e:	bf00      	nop
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr
 8002a58:	40012c00 	.word	0x40012c00
 8002a5c:	40000400 	.word	0x40000400
 8002a60:	40000800 	.word	0x40000800

08002a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr

08002a76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b083      	sub	sp, #12
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e03f      	b.n	8002b1a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fd feb2 	bl	8000818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2224      	movs	r2, #36	; 0x24
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 fb85 	bl	80031dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695a      	ldr	r2, [r3, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b085      	sub	sp, #20
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b20      	cmp	r3, #32
 8002b3a:	d130      	bne.n	8002b9e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d002      	beq.n	8002b48 <HAL_UART_Transmit_IT+0x26>
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e029      	b.n	8002ba0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_UART_Transmit_IT+0x38>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e022      	b.n	8002ba0 <HAL_UART_Transmit_IT+0x7e>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	88fa      	ldrh	r2, [r7, #6]
 8002b6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	88fa      	ldrh	r2, [r7, #6]
 8002b72:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2221      	movs	r2, #33	; 0x21
 8002b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b98:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e000      	b.n	8002ba0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002b9e:	2302      	movs	r3, #2
  }
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr
	...

08002bac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	; 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10d      	bne.n	8002bfe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d008      	beq.n	8002bfe <HAL_UART_IRQHandler+0x52>
 8002bec:	6a3b      	ldr	r3, [r7, #32]
 8002bee:	f003 0320 	and.w	r3, r3, #32
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 fa46 	bl	8003088 <UART_Receive_IT>
      return;
 8002bfc:	e17b      	b.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80b1 	beq.w	8002d68 <HAL_UART_IRQHandler+0x1bc>
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d105      	bne.n	8002c1c <HAL_UART_IRQHandler+0x70>
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 80a6 	beq.w	8002d68 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00a      	beq.n	8002c3c <HAL_UART_IRQHandler+0x90>
 8002c26:	6a3b      	ldr	r3, [r7, #32]
 8002c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	f043 0201 	orr.w	r2, r3, #1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00a      	beq.n	8002c5c <HAL_UART_IRQHandler+0xb0>
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d005      	beq.n	8002c5c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	f043 0202 	orr.w	r2, r3, #2
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00a      	beq.n	8002c7c <HAL_UART_IRQHandler+0xd0>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d005      	beq.n	8002c7c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f043 0204 	orr.w	r2, r3, #4
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00f      	beq.n	8002ca6 <HAL_UART_IRQHandler+0xfa>
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d104      	bne.n	8002c9a <HAL_UART_IRQHandler+0xee>
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d005      	beq.n	8002ca6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	f043 0208 	orr.w	r2, r3, #8
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 811e 	beq.w	8002eec <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_UART_IRQHandler+0x11e>
 8002cba:	6a3b      	ldr	r3, [r7, #32]
 8002cbc:	f003 0320 	and.w	r3, r3, #32
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d002      	beq.n	8002cca <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f9df 	bl	8003088 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf14      	ite	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	2300      	moveq	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x146>
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d031      	beq.n	8002d56 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f921 	bl	8002f3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d023      	beq.n	8002d4e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695a      	ldr	r2, [r3, #20]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d14:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d013      	beq.n	8002d46 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d22:	4a76      	ldr	r2, [pc, #472]	; (8002efc <HAL_UART_IRQHandler+0x350>)
 8002d24:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fd ff3a 	bl	8000ba4 <HAL_DMA_Abort_IT>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d016      	beq.n	8002d64 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d40:	4610      	mov	r0, r2
 8002d42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d44:	e00e      	b.n	8002d64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f8e3 	bl	8002f12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d4c:	e00a      	b.n	8002d64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f8df 	bl	8002f12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d54:	e006      	b.n	8002d64 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f8db 	bl	8002f12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002d62:	e0c3      	b.n	8002eec <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d64:	bf00      	nop
    return;
 8002d66:	e0c1      	b.n	8002eec <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	f040 80a1 	bne.w	8002eb4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 809b 	beq.w	8002eb4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f000 8095 	beq.w	8002eb4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d04e      	beq.n	8002e4c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002db8:	8a3b      	ldrh	r3, [r7, #16]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 8098 	beq.w	8002ef0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002dc4:	8a3a      	ldrh	r2, [r7, #16]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	f080 8092 	bcs.w	8002ef0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	8a3a      	ldrh	r2, [r7, #16]
 8002dd0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	d02b      	beq.n	8002e34 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dea:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695a      	ldr	r2, [r3, #20]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e0a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0210 	bic.w	r2, r2, #16
 8002e28:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fd fe7d 	bl	8000b2e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	4619      	mov	r1, r3
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 f86d 	bl	8002f24 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002e4a:	e051      	b.n	8002ef0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d047      	beq.n	8002ef4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002e64:	8a7b      	ldrh	r3, [r7, #18]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d044      	beq.n	8002ef4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e78:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0201 	bic.w	r2, r2, #1
 8002e88:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0210 	bic.w	r2, r2, #16
 8002ea6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ea8:	8a7b      	ldrh	r3, [r7, #18]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f839 	bl	8002f24 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002eb2:	e01f      	b.n	8002ef4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d008      	beq.n	8002ed0 <HAL_UART_IRQHandler+0x324>
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f876 	bl	8002fba <UART_Transmit_IT>
    return;
 8002ece:	e012      	b.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d008      	beq.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f8b7 	bl	8003058 <UART_EndTransmit_IT>
    return;
 8002eea:	e004      	b.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
    return;
 8002eec:	bf00      	nop
 8002eee:	e002      	b.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
      return;
 8002ef0:	bf00      	nop
 8002ef2:	e000      	b.n	8002ef6 <HAL_UART_IRQHandler+0x34a>
      return;
 8002ef4:	bf00      	nop
  }
}
 8002ef6:	3728      	adds	r7, #40	; 0x28
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	08002f93 	.word	0x08002f93

08002f00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr

08002f12 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr

08002f24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f50:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	695a      	ldr	r2, [r3, #20]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0201 	bic.w	r2, r2, #1
 8002f60:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d107      	bne.n	8002f7a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0210 	bic.w	r2, r2, #16
 8002f78:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr

08002f92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b084      	sub	sp, #16
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f7ff ffb0 	bl	8002f12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fb2:	bf00      	nop
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b085      	sub	sp, #20
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b21      	cmp	r3, #33	; 0x21
 8002fcc:	d13e      	bne.n	800304c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd6:	d114      	bne.n	8003002 <UART_Transmit_IT+0x48>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d110      	bne.n	8003002 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ff4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a1b      	ldr	r3, [r3, #32]
 8002ffa:	1c9a      	adds	r2, r3, #2
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	621a      	str	r2, [r3, #32]
 8003000:	e008      	b.n	8003014 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	1c59      	adds	r1, r3, #1
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6211      	str	r1, [r2, #32]
 800300c:	781a      	ldrb	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003018:	b29b      	uxth	r3, r3
 800301a:	3b01      	subs	r3, #1
 800301c:	b29b      	uxth	r3, r3
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	4619      	mov	r1, r3
 8003022:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10f      	bne.n	8003048 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003036:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003046:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003048:	2300      	movs	r3, #0
 800304a:	e000      	b.n	800304e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800304c:	2302      	movs	r3, #2
  }
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr

08003058 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800306e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7fd fa0d 	bl	8000498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b22      	cmp	r3, #34	; 0x22
 800309a:	f040 8099 	bne.w	80031d0 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a6:	d117      	bne.n	80030d8 <UART_Receive_IT+0x50>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d113      	bne.n	80030d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	1c9a      	adds	r2, r3, #2
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	629a      	str	r2, [r3, #40]	; 0x28
 80030d6:	e026      	b.n	8003126 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ea:	d007      	beq.n	80030fc <UART_Receive_IT+0x74>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10a      	bne.n	800310a <UART_Receive_IT+0x82>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d106      	bne.n	800310a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	b2da      	uxtb	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	701a      	strb	r2, [r3, #0]
 8003108:	e008      	b.n	800311c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003116:	b2da      	uxtb	r2, r3
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29b      	uxth	r3, r3
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	4619      	mov	r1, r3
 8003134:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003136:	2b00      	cmp	r3, #0
 8003138:	d148      	bne.n	80031cc <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0220 	bic.w	r2, r2, #32
 8003148:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003158:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	2b01      	cmp	r3, #1
 8003178:	d123      	bne.n	80031c2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0210 	bic.w	r2, r2, #16
 800318e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b10      	cmp	r3, #16
 800319c:	d10a      	bne.n	80031b4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	60fb      	str	r3, [r7, #12]
 80031b2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031b8:	4619      	mov	r1, r3
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff feb2 	bl	8002f24 <HAL_UARTEx_RxEventCallback>
 80031c0:	e002      	b.n	80031c8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7ff fe9c 	bl	8002f00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031c8:	2300      	movs	r3, #0
 80031ca:	e002      	b.n	80031d2 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	e000      	b.n	80031d2 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80031d0:	2302      	movs	r3, #2
  }
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003216:	f023 030c 	bic.w	r3, r3, #12
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	68b9      	ldr	r1, [r7, #8]
 8003220:	430b      	orrs	r3, r1
 8003222:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699a      	ldr	r2, [r3, #24]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a2c      	ldr	r2, [pc, #176]	; (80032f0 <UART_SetConfig+0x114>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d103      	bne.n	800324c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003244:	f7fe fa9c 	bl	8001780 <HAL_RCC_GetPCLK2Freq>
 8003248:	60f8      	str	r0, [r7, #12]
 800324a:	e002      	b.n	8003252 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800324c:	f7fe fa84 	bl	8001758 <HAL_RCC_GetPCLK1Freq>
 8003250:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	4613      	mov	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	009a      	lsls	r2, r3, #2
 800325c:	441a      	add	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	fbb2 f3f3 	udiv	r3, r2, r3
 8003268:	4a22      	ldr	r2, [pc, #136]	; (80032f4 <UART_SetConfig+0x118>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	0119      	lsls	r1, r3, #4
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	009a      	lsls	r2, r3, #2
 800327c:	441a      	add	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	fbb2 f2f3 	udiv	r2, r2, r3
 8003288:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <UART_SetConfig+0x118>)
 800328a:	fba3 0302 	umull	r0, r3, r3, r2
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2064      	movs	r0, #100	; 0x64
 8003292:	fb00 f303 	mul.w	r3, r0, r3
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	3332      	adds	r3, #50	; 0x32
 800329c:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <UART_SetConfig+0x118>)
 800329e:	fba2 2303 	umull	r2, r3, r2, r3
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032a8:	4419      	add	r1, r3
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	009a      	lsls	r2, r3, #2
 80032b4:	441a      	add	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <UART_SetConfig+0x118>)
 80032c2:	fba3 0302 	umull	r0, r3, r3, r2
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	2064      	movs	r0, #100	; 0x64
 80032ca:	fb00 f303 	mul.w	r3, r0, r3
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	3332      	adds	r3, #50	; 0x32
 80032d4:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <UART_SetConfig+0x118>)
 80032d6:	fba2 2303 	umull	r2, r3, r2, r3
 80032da:	095b      	lsrs	r3, r3, #5
 80032dc:	f003 020f 	and.w	r2, r3, #15
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	440a      	add	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40013800 	.word	0x40013800
 80032f4:	51eb851f 	.word	0x51eb851f

080032f8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f103 0208 	add.w	r2, r3, #8
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003310:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f103 0208 	add.w	r2, r3, #8
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f103 0208 	add.w	r2, r3, #8
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr

08003336 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr

0800334e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800334e:	b480      	push	{r7}
 8003350:	b085      	sub	sp, #20
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
 8003356:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003364:	d103      	bne.n	800336e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	e00c      	b.n	8003388 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3308      	adds	r3, #8
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	e002      	b.n	800337c <vListInsert+0x2e>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	d2f6      	bcs.n	8003376 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	601a      	str	r2, [r3, #0]
}
 80033b4:	bf00      	nop
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr

080033be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80033be:	b480      	push	{r7}
 80033c0:	b085      	sub	sp, #20
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6892      	ldr	r2, [r2, #8]
 80033d4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6852      	ldr	r2, [r2, #4]
 80033de:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d103      	bne.n	80033f2 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	1e5a      	subs	r2, r3, #1
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
}
 8003406:	4618      	mov	r0, r3
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800341a:	2301      	movs	r3, #1
 800341c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10a      	bne.n	800343e <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342c:	f383 8811 	msr	BASEPRI, r3
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	f3bf 8f4f 	dsb	sy
 8003438:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800343a:	bf00      	nop
 800343c:	e7fe      	b.n	800343c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d052      	beq.n	80034ea <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8003448:	2b00      	cmp	r3, #0
 800344a:	d04e      	beq.n	80034ea <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003454:	2100      	movs	r1, #0
 8003456:	fba3 2302 	umull	r2, r3, r3, r2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d000      	beq.n	8003460 <xQueueGenericReset+0x50>
 800345e:	2101      	movs	r1, #1
 8003460:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003462:	2b00      	cmp	r3, #0
 8003464:	d141      	bne.n	80034ea <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 8003466:	f001 fbab 	bl	8004bc0 <vPortEnterCritical>

        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003472:	6939      	ldr	r1, [r7, #16]
 8003474:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003476:	fb01 f303 	mul.w	r3, r1, r3
 800347a:	441a      	add	r2, r3
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2200      	movs	r2, #0
 8003484:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003496:	3b01      	subs	r3, #1
 8003498:	6939      	ldr	r1, [r7, #16]
 800349a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	441a      	add	r2, r3
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	22ff      	movs	r2, #255	; 0xff
 80034aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	22ff      	movs	r2, #255	; 0xff
 80034b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d109      	bne.n	80034d0 <xQueueGenericReset+0xc0>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00f      	beq.n	80034e4 <xQueueGenericReset+0xd4>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	3310      	adds	r3, #16
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 ff57 	bl	800437c <xTaskRemoveFromEventList>
 80034ce:	e009      	b.n	80034e4 <xQueueGenericReset+0xd4>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	3310      	adds	r3, #16
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff ff0f 	bl	80032f8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	3324      	adds	r3, #36	; 0x24
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff ff0a 	bl	80032f8 <vListInitialise>
        }
        taskEXIT_CRITICAL();
 80034e4:	f001 fb9c 	bl	8004c20 <vPortExitCritical>
 80034e8:	e001      	b.n	80034ee <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <xQueueGenericReset+0xfa>
        __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	60bb      	str	r3, [r7, #8]
    }
 8003506:	bf00      	nop
 8003508:	e7fe      	b.n	8003508 <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800350a:	697b      	ldr	r3, [r7, #20]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003514:	b580      	push	{r7, lr}
 8003516:	b08a      	sub	sp, #40	; 0x28
 8003518:	af02      	add	r7, sp, #8
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	4613      	mov	r3, r2
 8003520:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d02e      	beq.n	800358a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800352c:	2100      	movs	r1, #0
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	fba3 2302 	umull	r2, r3, r3, r2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d000      	beq.n	800353c <xQueueGenericCreate+0x28>
 800353a:	2101      	movs	r1, #1
 800353c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800353e:	2b00      	cmp	r3, #0
 8003540:	d123      	bne.n	800358a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800354a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800354e:	d81c      	bhi.n	800358a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	fb02 f303 	mul.w	r3, r2, r3
 8003558:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	3350      	adds	r3, #80	; 0x50
 800355e:	4618      	mov	r0, r3
 8003560:	f001 fbee 	bl	8004d40 <pvPortMalloc>
 8003564:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01c      	beq.n	80035a6 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	3350      	adds	r3, #80	; 0x50
 8003574:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003576:	79fa      	ldrb	r2, [r7, #7]
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	4613      	mov	r3, r2
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	68b9      	ldr	r1, [r7, #8]
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f814 	bl	80035b0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003588:	e00d      	b.n	80035a6 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10a      	bne.n	80035a6 <xQueueGenericCreate+0x92>
        __asm volatile
 8003590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003594:	f383 8811 	msr	BASEPRI, r3
 8003598:	f3bf 8f6f 	isb	sy
 800359c:	f3bf 8f4f 	dsb	sy
 80035a0:	613b      	str	r3, [r7, #16]
    }
 80035a2:	bf00      	nop
 80035a4:	e7fe      	b.n	80035a4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80035a6:	69fb      	ldr	r3, [r7, #28]
    }
 80035a8:	4618      	mov	r0, r3
 80035aa:	3720      	adds	r7, #32
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d103      	bne.n	80035cc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	e002      	b.n	80035d2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80035de:	2101      	movs	r1, #1
 80035e0:	69b8      	ldr	r0, [r7, #24]
 80035e2:	f7ff ff15 	bl	8003410 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	78fa      	ldrb	r2, [r7, #3]
 80035ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80035ee:	bf00      	nop
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08c      	sub	sp, #48	; 0x30
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003606:	2300      	movs	r3, #0
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 800360e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <xQueueGenericSend+0x32>
        __asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	623b      	str	r3, [r7, #32]
    }
 8003626:	bf00      	nop
 8003628:	e7fe      	b.n	8003628 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d103      	bne.n	8003638 <xQueueGenericSend+0x40>
 8003630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <xQueueGenericSend+0x44>
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <xQueueGenericSend+0x46>
 800363c:	2300      	movs	r3, #0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10a      	bne.n	8003658 <xQueueGenericSend+0x60>
        __asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	61fb      	str	r3, [r7, #28]
    }
 8003654:	bf00      	nop
 8003656:	e7fe      	b.n	8003656 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d103      	bne.n	8003666 <xQueueGenericSend+0x6e>
 800365e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <xQueueGenericSend+0x72>
 8003666:	2301      	movs	r3, #1
 8003668:	e000      	b.n	800366c <xQueueGenericSend+0x74>
 800366a:	2300      	movs	r3, #0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10a      	bne.n	8003686 <xQueueGenericSend+0x8e>
        __asm volatile
 8003670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003674:	f383 8811 	msr	BASEPRI, r3
 8003678:	f3bf 8f6f 	isb	sy
 800367c:	f3bf 8f4f 	dsb	sy
 8003680:	61bb      	str	r3, [r7, #24]
    }
 8003682:	bf00      	nop
 8003684:	e7fe      	b.n	8003684 <xQueueGenericSend+0x8c>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003686:	f001 fa9b 	bl	8004bc0 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800368a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800368c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800368e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003692:	429a      	cmp	r2, r3
 8003694:	d302      	bcc.n	800369c <xQueueGenericSend+0xa4>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b02      	cmp	r3, #2
 800369a:	d112      	bne.n	80036c2 <xQueueGenericSend+0xca>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036a2:	f000 f933 	bl	800390c <prvCopyDataToQueue>
 80036a6:	6278      	str	r0, [r7, #36]	; 0x24

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d004      	beq.n	80036ba <xQueueGenericSend+0xc2>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b2:	3324      	adds	r3, #36	; 0x24
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fe61 	bl	800437c <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80036ba:	f001 fab1 	bl	8004c20 <vPortExitCritical>
                return pdPASS;
 80036be:	2301      	movs	r3, #1
 80036c0:	e062      	b.n	8003788 <xQueueGenericSend+0x190>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d103      	bne.n	80036d0 <xQueueGenericSend+0xd8>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80036c8:	f001 faaa 	bl	8004c20 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80036cc:	2300      	movs	r3, #0
 80036ce:	e05b      	b.n	8003788 <xQueueGenericSend+0x190>
                }
                else if( xEntryTimeSet == pdFALSE )
 80036d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <xQueueGenericSend+0xec>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80036d6:	f107 0310 	add.w	r3, r7, #16
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 ff24 	bl	8004528 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80036e0:	2301      	movs	r3, #1
 80036e2:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80036e4:	f001 fa9c 	bl	8004c20 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80036e8:	f000 fbda 	bl	8003ea0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80036ec:	f001 fa68 	bl	8004bc0 <vPortEnterCritical>
 80036f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036f6:	b25b      	sxtb	r3, r3
 80036f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036fc:	d103      	bne.n	8003706 <xQueueGenericSend+0x10e>
 80036fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003708:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800370c:	b25b      	sxtb	r3, r3
 800370e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003712:	d103      	bne.n	800371c <xQueueGenericSend+0x124>
 8003714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800371c:	f001 fa80 	bl	8004c20 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003720:	1d3a      	adds	r2, r7, #4
 8003722:	f107 0310 	add.w	r3, r7, #16
 8003726:	4611      	mov	r1, r2
 8003728:	4618      	mov	r0, r3
 800372a:	f000 ff13 	bl	8004554 <xTaskCheckForTimeOut>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d123      	bne.n	800377c <xQueueGenericSend+0x184>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003736:	f000 f9e1 	bl	8003afc <prvIsQueueFull>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d017      	beq.n	8003770 <xQueueGenericSend+0x178>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003742:	3310      	adds	r3, #16
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fdf3 	bl	8004334 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800374e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003750:	f000 f96c 	bl	8003a2c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003754:	f000 fbb2 	bl	8003ebc <xTaskResumeAll>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d193      	bne.n	8003686 <xQueueGenericSend+0x8e>
                {
                    portYIELD_WITHIN_API();
 800375e:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <xQueueGenericSend+0x198>)
 8003760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	f3bf 8f6f 	isb	sy
 800376e:	e78a      	b.n	8003686 <xQueueGenericSend+0x8e>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003772:	f000 f95b 	bl	8003a2c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003776:	f000 fba1 	bl	8003ebc <xTaskResumeAll>
 800377a:	e784      	b.n	8003686 <xQueueGenericSend+0x8e>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800377c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800377e:	f000 f955 	bl	8003a2c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003782:	f000 fb9b 	bl	8003ebc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003786:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003788:	4618      	mov	r0, r3
 800378a:	3730      	adds	r7, #48	; 0x30
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	e000ed04 	.word	0xe000ed04

08003794 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08c      	sub	sp, #48	; 0x30
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80037a0:	2300      	movs	r3, #0
 80037a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80037a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10a      	bne.n	80037c4 <xQueueReceive+0x30>
        __asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	623b      	str	r3, [r7, #32]
    }
 80037c0:	bf00      	nop
 80037c2:	e7fe      	b.n	80037c2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d103      	bne.n	80037d2 <xQueueReceive+0x3e>
 80037ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <xQueueReceive+0x42>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <xQueueReceive+0x44>
 80037d6:	2300      	movs	r3, #0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <xQueueReceive+0x5e>
        __asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	61fb      	str	r3, [r7, #28]
    }
 80037ee:	bf00      	nop
 80037f0:	e7fe      	b.n	80037f0 <xQueueReceive+0x5c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80037f2:	f001 f9e5 	bl	8004bc0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fa:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d014      	beq.n	800382c <xQueueReceive+0x98>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003806:	f000 f8eb 	bl	80039e0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	1e5a      	subs	r2, r3, #1
 800380e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003810:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d004      	beq.n	8003824 <xQueueReceive+0x90>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800381a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381c:	3310      	adds	r3, #16
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fdac 	bl	800437c <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003824:	f001 f9fc 	bl	8004c20 <vPortExitCritical>
                return pdPASS;
 8003828:	2301      	movs	r3, #1
 800382a:	e069      	b.n	8003900 <xQueueReceive+0x16c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d103      	bne.n	800383a <xQueueReceive+0xa6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003832:	f001 f9f5 	bl	8004c20 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003836:	2300      	movs	r3, #0
 8003838:	e062      	b.n	8003900 <xQueueReceive+0x16c>
                }
                else if( xEntryTimeSet == pdFALSE )
 800383a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800383c:	2b00      	cmp	r3, #0
 800383e:	d106      	bne.n	800384e <xQueueReceive+0xba>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003840:	f107 0314 	add.w	r3, r7, #20
 8003844:	4618      	mov	r0, r3
 8003846:	f000 fe6f 	bl	8004528 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800384a:	2301      	movs	r3, #1
 800384c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800384e:	f001 f9e7 	bl	8004c20 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003852:	f000 fb25 	bl	8003ea0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003856:	f001 f9b3 	bl	8004bc0 <vPortEnterCritical>
 800385a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003860:	b25b      	sxtb	r3, r3
 8003862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003866:	d103      	bne.n	8003870 <xQueueReceive+0xdc>
 8003868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003876:	b25b      	sxtb	r3, r3
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800387c:	d103      	bne.n	8003886 <xQueueReceive+0xf2>
 800387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003886:	f001 f9cb 	bl	8004c20 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800388a:	1d3a      	adds	r2, r7, #4
 800388c:	f107 0314 	add.w	r3, r7, #20
 8003890:	4611      	mov	r1, r2
 8003892:	4618      	mov	r0, r3
 8003894:	f000 fe5e 	bl	8004554 <xTaskCheckForTimeOut>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d123      	bne.n	80038e6 <xQueueReceive+0x152>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800389e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038a0:	f000 f916 	bl	8003ad0 <prvIsQueueEmpty>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d017      	beq.n	80038da <xQueueReceive+0x146>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80038aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ac:	3324      	adds	r3, #36	; 0x24
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 fd3e 	bl	8004334 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80038b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038ba:	f000 f8b7 	bl	8003a2c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80038be:	f000 fafd 	bl	8003ebc <xTaskResumeAll>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d194      	bne.n	80037f2 <xQueueReceive+0x5e>
                {
                    portYIELD_WITHIN_API();
 80038c8:	4b0f      	ldr	r3, [pc, #60]	; (8003908 <xQueueReceive+0x174>)
 80038ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	f3bf 8f4f 	dsb	sy
 80038d4:	f3bf 8f6f 	isb	sy
 80038d8:	e78b      	b.n	80037f2 <xQueueReceive+0x5e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80038da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038dc:	f000 f8a6 	bl	8003a2c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80038e0:	f000 faec 	bl	8003ebc <xTaskResumeAll>
 80038e4:	e785      	b.n	80037f2 <xQueueReceive+0x5e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80038e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038e8:	f000 f8a0 	bl	8003a2c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80038ec:	f000 fae6 	bl	8003ebc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038f2:	f000 f8ed 	bl	8003ad0 <prvIsQueueEmpty>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f43f af7a 	beq.w	80037f2 <xQueueReceive+0x5e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80038fe:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003900:	4618      	mov	r0, r3
 8003902:	3730      	adds	r7, #48	; 0x30
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	e000ed04 	.word	0xe000ed04

0800390c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003920:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10d      	bne.n	8003946 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d14d      	bne.n	80039ce <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	4618      	mov	r0, r3
 8003938:	f000 ff28 	bl	800478c <xTaskPriorityDisinherit>
 800393c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	609a      	str	r2, [r3, #8]
 8003944:	e043      	b.n	80039ce <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d119      	bne.n	8003980 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6858      	ldr	r0, [r3, #4]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	461a      	mov	r2, r3
 8003956:	68b9      	ldr	r1, [r7, #8]
 8003958:	f001 fc12 	bl	8005180 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	441a      	add	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	429a      	cmp	r2, r3
 8003974:	d32b      	bcc.n	80039ce <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	605a      	str	r2, [r3, #4]
 800397e:	e026      	b.n	80039ce <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	68d8      	ldr	r0, [r3, #12]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	461a      	mov	r2, r3
 800398a:	68b9      	ldr	r1, [r7, #8]
 800398c:	f001 fbf8 	bl	8005180 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	425b      	negs	r3, r3
 800399a:	441a      	add	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68da      	ldr	r2, [r3, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d207      	bcs.n	80039bc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	425b      	negs	r3, r3
 80039b6:	441a      	add	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d105      	bne.n	80039ce <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1c5a      	adds	r2, r3, #1
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80039d6:	697b      	ldr	r3, [r7, #20]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d018      	beq.n	8003a24 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	441a      	add	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d303      	bcc.n	8003a14 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68d9      	ldr	r1, [r3, #12]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	6838      	ldr	r0, [r7, #0]
 8003a20:	f001 fbae 	bl	8005180 <memcpy>
    }
}
 8003a24:	bf00      	nop
 8003a26:	3708      	adds	r7, #8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003a34:	f001 f8c4 	bl	8004bc0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a3e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a40:	e011      	b.n	8003a66 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d012      	beq.n	8003a70 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3324      	adds	r3, #36	; 0x24
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 fc94 	bl	800437c <xTaskRemoveFromEventList>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8003a5a:	f000 fde1 	bl	8004620 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	dce9      	bgt.n	8003a42 <prvUnlockQueue+0x16>
 8003a6e:	e000      	b.n	8003a72 <prvUnlockQueue+0x46>
                        break;
 8003a70:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	22ff      	movs	r2, #255	; 0xff
 8003a76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8003a7a:	f001 f8d1 	bl	8004c20 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003a7e:	f001 f89f 	bl	8004bc0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a88:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a8a:	e011      	b.n	8003ab0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d012      	beq.n	8003aba <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3310      	adds	r3, #16
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fc6f 	bl	800437c <xTaskRemoveFromEventList>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003aa4:	f000 fdbc 	bl	8004620 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003aa8:	7bbb      	ldrb	r3, [r7, #14]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ab0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	dce9      	bgt.n	8003a8c <prvUnlockQueue+0x60>
 8003ab8:	e000      	b.n	8003abc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003aba:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	22ff      	movs	r2, #255	; 0xff
 8003ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8003ac4:	f001 f8ac 	bl	8004c20 <vPortExitCritical>
}
 8003ac8:	bf00      	nop
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003ad8:	f001 f872 	bl	8004bc0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d102      	bne.n	8003aea <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	e001      	b.n	8003aee <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003aee:	f001 f897 	bl	8004c20 <vPortExitCritical>

    return xReturn;
 8003af2:	68fb      	ldr	r3, [r7, #12]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003b04:	f001 f85c 	bl	8004bc0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d102      	bne.n	8003b1a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003b14:	2301      	movs	r3, #1
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	e001      	b.n	8003b1e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003b1e:	f001 f87f 	bl	8004c20 <vPortExitCritical>

    return xReturn;
 8003b22:	68fb      	ldr	r3, [r7, #12]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08c      	sub	sp, #48	; 0x30
 8003b30:	af04      	add	r7, sp, #16
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b3c:	88fb      	ldrh	r3, [r7, #6]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4618      	mov	r0, r3
 8003b42:	f001 f8fd 	bl	8004d40 <pvPortMalloc>
 8003b46:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00e      	beq.n	8003b6c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b4e:	2058      	movs	r0, #88	; 0x58
 8003b50:	f001 f8f6 	bl	8004d40 <pvPortMalloc>
 8003b54:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d003      	beq.n	8003b64 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
 8003b62:	e005      	b.n	8003b70 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 8003b64:	6978      	ldr	r0, [r7, #20]
 8003b66:	f001 f9cb 	bl	8004f00 <vPortFree>
 8003b6a:	e001      	b.n	8003b70 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d013      	beq.n	8003b9e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b76:	88fa      	ldrh	r2, [r7, #6]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	9303      	str	r3, [sp, #12]
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	9302      	str	r3, [sp, #8]
 8003b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b82:	9301      	str	r3, [sp, #4]
 8003b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68b9      	ldr	r1, [r7, #8]
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 f80e 	bl	8003bae <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003b92:	69f8      	ldr	r0, [r7, #28]
 8003b94:	f000 f8b0 	bl	8003cf8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	61bb      	str	r3, [r7, #24]
 8003b9c:	e002      	b.n	8003ba4 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ba2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003ba4:	69bb      	ldr	r3, [r7, #24]
    }
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3720      	adds	r7, #32
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b088      	sub	sp, #32
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbe:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	21a5      	movs	r1, #165	; 0xa5
 8003bc8:	f001 fae8 	bl	800519c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4413      	add	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	f023 0307 	bic.w	r3, r3, #7
 8003be4:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <prvInitialiseNewTask+0x58>
        __asm volatile
 8003bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf4:	f383 8811 	msr	BASEPRI, r3
 8003bf8:	f3bf 8f6f 	isb	sy
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	617b      	str	r3, [r7, #20]
    }
 8003c02:	bf00      	nop
 8003c04:	e7fe      	b.n	8003c04 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01f      	beq.n	8003c4c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61fb      	str	r3, [r7, #28]
 8003c10:	e012      	b.n	8003c38 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	4413      	add	r3, r2
 8003c18:	7819      	ldrb	r1, [r3, #0]
 8003c1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	4413      	add	r3, r2
 8003c20:	3334      	adds	r3, #52	; 0x34
 8003c22:	460a      	mov	r2, r1
 8003c24:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d006      	beq.n	8003c40 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	3301      	adds	r3, #1
 8003c36:	61fb      	str	r3, [r7, #28]
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	2b09      	cmp	r3, #9
 8003c3c:	d9e9      	bls.n	8003c12 <prvInitialiseNewTask+0x64>
 8003c3e:	e000      	b.n	8003c42 <prvInitialiseNewTask+0x94>
            {
                break;
 8003c40:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003c4a:	e003      	b.n	8003c54 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d90a      	bls.n	8003c70 <prvInitialiseNewTask+0xc2>
        __asm volatile
 8003c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c5e:	f383 8811 	msr	BASEPRI, r3
 8003c62:	f3bf 8f6f 	isb	sy
 8003c66:	f3bf 8f4f 	dsb	sy
 8003c6a:	613b      	str	r3, [r7, #16]
    }
 8003c6c:	bf00      	nop
 8003c6e:	e7fe      	b.n	8003c6e <prvInitialiseNewTask+0xc0>
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	d901      	bls.n	8003c7a <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c76:	2304      	movs	r3, #4
 8003c78:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c7e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c84:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c88:	2200      	movs	r2, #0
 8003c8a:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8e:	3304      	adds	r3, #4
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fb50 	bl	8003336 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c98:	3318      	adds	r3, #24
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fb4b 	bl	8003336 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	f1c3 0205 	rsb	r2, r3, #5
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb8:	3350      	adds	r3, #80	; 0x50
 8003cba:	2204      	movs	r2, #4
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f001 fa6c 	bl	800519c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc6:	3354      	adds	r3, #84	; 0x54
 8003cc8:	2201      	movs	r2, #1
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 fa65 	bl	800519c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	68f9      	ldr	r1, [r7, #12]
 8003cd6:	69b8      	ldr	r0, [r7, #24]
 8003cd8:	f000 fe7c 	bl	80049d4 <pxPortInitialiseStack>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d002      	beq.n	8003cee <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003cee:	bf00      	nop
 8003cf0:	3720      	adds	r7, #32
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003d00:	f000 ff5e 	bl	8004bc0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003d04:	4b3a      	ldr	r3, [pc, #232]	; (8003df0 <prvAddNewTaskToReadyList+0xf8>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	4a39      	ldr	r2, [pc, #228]	; (8003df0 <prvAddNewTaskToReadyList+0xf8>)
 8003d0c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003d0e:	4b39      	ldr	r3, [pc, #228]	; (8003df4 <prvAddNewTaskToReadyList+0xfc>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d109      	bne.n	8003d2a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003d16:	4a37      	ldr	r2, [pc, #220]	; (8003df4 <prvAddNewTaskToReadyList+0xfc>)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d1c:	4b34      	ldr	r3, [pc, #208]	; (8003df0 <prvAddNewTaskToReadyList+0xf8>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d110      	bne.n	8003d46 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003d24:	f000 fc9a 	bl	800465c <prvInitialiseTaskLists>
 8003d28:	e00d      	b.n	8003d46 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003d2a:	4b33      	ldr	r3, [pc, #204]	; (8003df8 <prvAddNewTaskToReadyList+0x100>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d32:	4b30      	ldr	r3, [pc, #192]	; (8003df4 <prvAddNewTaskToReadyList+0xfc>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d802      	bhi.n	8003d46 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003d40:	4a2c      	ldr	r2, [pc, #176]	; (8003df4 <prvAddNewTaskToReadyList+0xfc>)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003d46:	4b2d      	ldr	r3, [pc, #180]	; (8003dfc <prvAddNewTaskToReadyList+0x104>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	4a2b      	ldr	r2, [pc, #172]	; (8003dfc <prvAddNewTaskToReadyList+0x104>)
 8003d4e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d50:	4b2a      	ldr	r3, [pc, #168]	; (8003dfc <prvAddNewTaskToReadyList+0x104>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	4b27      	ldr	r3, [pc, #156]	; (8003e00 <prvAddNewTaskToReadyList+0x108>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <prvAddNewTaskToReadyList+0x108>)
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6e:	4925      	ldr	r1, [pc, #148]	; (8003e04 <prvAddNewTaskToReadyList+0x10c>)
 8003d70:	4613      	mov	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	609a      	str	r2, [r3, #8]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	60da      	str	r2, [r3, #12]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	3204      	adds	r2, #4
 8003d96:	605a      	str	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	1d1a      	adds	r2, r3, #4
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	609a      	str	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	4a15      	ldr	r2, [pc, #84]	; (8003e04 <prvAddNewTaskToReadyList+0x10c>)
 8003dae:	441a      	add	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	615a      	str	r2, [r3, #20]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	4912      	ldr	r1, [pc, #72]	; (8003e04 <prvAddNewTaskToReadyList+0x10c>)
 8003dba:	4613      	mov	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	1c59      	adds	r1, r3, #1
 8003dc8:	480e      	ldr	r0, [pc, #56]	; (8003e04 <prvAddNewTaskToReadyList+0x10c>)
 8003dca:	4613      	mov	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4403      	add	r3, r0
 8003dd4:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003dd6:	f000 ff23 	bl	8004c20 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003dda:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <prvAddNewTaskToReadyList+0x100>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003de2:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <prvAddNewTaskToReadyList+0xfc>)
 8003de4:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003de6:	bf00      	nop
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000180 	.word	0x20000180
 8003df4:	200000a8 	.word	0x200000a8
 8003df8:	2000018c 	.word	0x2000018c
 8003dfc:	2000019c 	.word	0x2000019c
 8003e00:	20000188 	.word	0x20000188
 8003e04:	200000ac 	.word	0x200000ac

08003e08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003e0e:	4b1d      	ldr	r3, [pc, #116]	; (8003e84 <vTaskStartScheduler+0x7c>)
 8003e10:	9301      	str	r3, [sp, #4]
 8003e12:	2300      	movs	r3, #0
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	2300      	movs	r3, #0
 8003e18:	2282      	movs	r2, #130	; 0x82
 8003e1a:	491b      	ldr	r1, [pc, #108]	; (8003e88 <vTaskStartScheduler+0x80>)
 8003e1c:	481b      	ldr	r0, [pc, #108]	; (8003e8c <vTaskStartScheduler+0x84>)
 8003e1e:	f7ff fe85 	bl	8003b2c <xTaskCreate>
 8003e22:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d116      	bne.n	8003e58 <vTaskStartScheduler+0x50>
        __asm volatile
 8003e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	60bb      	str	r3, [r7, #8]
    }
 8003e3c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003e3e:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <vTaskStartScheduler+0x88>)
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e44:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003e46:	4b13      	ldr	r3, [pc, #76]	; (8003e94 <vTaskStartScheduler+0x8c>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e4c:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <vTaskStartScheduler+0x90>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003e52:	f000 fe43 	bl	8004adc <xPortStartScheduler>
 8003e56:	e00e      	b.n	8003e76 <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e5e:	d10a      	bne.n	8003e76 <vTaskStartScheduler+0x6e>
        __asm volatile
 8003e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e64:	f383 8811 	msr	BASEPRI, r3
 8003e68:	f3bf 8f6f 	isb	sy
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	607b      	str	r3, [r7, #4]
    }
 8003e72:	bf00      	nop
 8003e74:	e7fe      	b.n	8003e74 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003e76:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <vTaskStartScheduler+0x94>)
 8003e78:	681b      	ldr	r3, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	200001a4 	.word	0x200001a4
 8003e88:	08006208 	.word	0x08006208
 8003e8c:	08004639 	.word	0x08004639
 8003e90:	200001a0 	.word	0x200001a0
 8003e94:	2000018c 	.word	0x2000018c
 8003e98:	20000184 	.word	0x20000184
 8003e9c:	2000000c 	.word	0x2000000c

08003ea0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <vTaskSuspendAll+0x18>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	4a03      	ldr	r2, [pc, #12]	; (8003eb8 <vTaskSuspendAll+0x18>)
 8003eac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003eae:	bf00      	nop
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bc80      	pop	{r7}
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	200001a8 	.word	0x200001a8

08003ebc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003eca:	4b6b      	ldr	r3, [pc, #428]	; (8004078 <xTaskResumeAll+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10a      	bne.n	8003ee8 <xTaskResumeAll+0x2c>
        __asm volatile
 8003ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed6:	f383 8811 	msr	BASEPRI, r3
 8003eda:	f3bf 8f6f 	isb	sy
 8003ede:	f3bf 8f4f 	dsb	sy
 8003ee2:	607b      	str	r3, [r7, #4]
    }
 8003ee4:	bf00      	nop
 8003ee6:	e7fe      	b.n	8003ee6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003ee8:	f000 fe6a 	bl	8004bc0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003eec:	4b62      	ldr	r3, [pc, #392]	; (8004078 <xTaskResumeAll+0x1bc>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	4a61      	ldr	r2, [pc, #388]	; (8004078 <xTaskResumeAll+0x1bc>)
 8003ef4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ef6:	4b60      	ldr	r3, [pc, #384]	; (8004078 <xTaskResumeAll+0x1bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f040 80b4 	bne.w	8004068 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f00:	4b5e      	ldr	r3, [pc, #376]	; (800407c <xTaskResumeAll+0x1c0>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 80af 	beq.w	8004068 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f0a:	e08a      	b.n	8004022 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f0c:	4b5c      	ldr	r3, [pc, #368]	; (8004080 <xTaskResumeAll+0x1c4>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	69db      	ldr	r3, [r3, #28]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	6a12      	ldr	r2, [r2, #32]
 8003f22:	609a      	str	r2, [r3, #8]
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	69d2      	ldr	r2, [r2, #28]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	3318      	adds	r3, #24
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d103      	bne.n	8003f42 <xTaskResumeAll+0x86>
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	6a1a      	ldr	r2, [r3, #32]
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	2200      	movs	r2, #0
 8003f46:	629a      	str	r2, [r3, #40]	; 0x28
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	1e5a      	subs	r2, r3, #1
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	69fa      	ldr	r2, [r7, #28]
 8003f5e:	68d2      	ldr	r2, [r2, #12]
 8003f60:	609a      	str	r2, [r3, #8]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	69fa      	ldr	r2, [r7, #28]
 8003f68:	6892      	ldr	r2, [r2, #8]
 8003f6a:	605a      	str	r2, [r3, #4]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	3304      	adds	r3, #4
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d103      	bne.n	8003f80 <xTaskResumeAll+0xc4>
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	605a      	str	r2, [r3, #4]
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	2200      	movs	r2, #0
 8003f84:	615a      	str	r2, [r3, #20]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	1e5a      	subs	r2, r3, #1
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f94:	2201      	movs	r2, #1
 8003f96:	409a      	lsls	r2, r3
 8003f98:	4b3a      	ldr	r3, [pc, #232]	; (8004084 <xTaskResumeAll+0x1c8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	4a39      	ldr	r2, [pc, #228]	; (8004084 <xTaskResumeAll+0x1c8>)
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa6:	4938      	ldr	r1, [pc, #224]	; (8004088 <xTaskResumeAll+0x1cc>)
 8003fa8:	4613      	mov	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	60bb      	str	r3, [r7, #8]
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	609a      	str	r2, [r3, #8]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	60da      	str	r2, [r3, #12]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	69fa      	ldr	r2, [r7, #28]
 8003fcc:	3204      	adds	r2, #4
 8003fce:	605a      	str	r2, [r3, #4]
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	1d1a      	adds	r2, r3, #4
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fdc:	4613      	mov	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4a28      	ldr	r2, [pc, #160]	; (8004088 <xTaskResumeAll+0x1cc>)
 8003fe6:	441a      	add	r2, r3
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	615a      	str	r2, [r3, #20]
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ff0:	4925      	ldr	r1, [pc, #148]	; (8004088 <xTaskResumeAll+0x1cc>)
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	1c59      	adds	r1, r3, #1
 8004000:	4821      	ldr	r0, [pc, #132]	; (8004088 <xTaskResumeAll+0x1cc>)
 8004002:	4613      	mov	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4403      	add	r3, r0
 800400c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004012:	4b1e      	ldr	r3, [pc, #120]	; (800408c <xTaskResumeAll+0x1d0>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	429a      	cmp	r2, r3
 800401a:	d302      	bcc.n	8004022 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 800401c:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <xTaskResumeAll+0x1d4>)
 800401e:	2201      	movs	r2, #1
 8004020:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004022:	4b17      	ldr	r3, [pc, #92]	; (8004080 <xTaskResumeAll+0x1c4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	f47f af70 	bne.w	8003f0c <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004032:	f000 fb91 	bl	8004758 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004036:	4b17      	ldr	r3, [pc, #92]	; (8004094 <xTaskResumeAll+0x1d8>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d010      	beq.n	8004064 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004042:	f000 f829 	bl	8004098 <xTaskIncrementTick>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 800404c:	4b10      	ldr	r3, [pc, #64]	; (8004090 <xTaskResumeAll+0x1d4>)
 800404e:	2201      	movs	r2, #1
 8004050:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	3b01      	subs	r3, #1
 8004056:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1f1      	bne.n	8004042 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800405e:	4b0d      	ldr	r3, [pc, #52]	; (8004094 <xTaskResumeAll+0x1d8>)
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004064:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <xTaskResumeAll+0x1d4>)
 8004066:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004068:	f000 fdda 	bl	8004c20 <vPortExitCritical>

    return xAlreadyYielded;
 800406c:	697b      	ldr	r3, [r7, #20]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3720      	adds	r7, #32
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	200001a8 	.word	0x200001a8
 800407c:	20000180 	.word	0x20000180
 8004080:	20000140 	.word	0x20000140
 8004084:	20000188 	.word	0x20000188
 8004088:	200000ac 	.word	0x200000ac
 800408c:	200000a8 	.word	0x200000a8
 8004090:	20000194 	.word	0x20000194
 8004094:	20000190 	.word	0x20000190

08004098 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b08a      	sub	sp, #40	; 0x28
 800409c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800409e:	2300      	movs	r3, #0
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040a2:	4b6e      	ldr	r3, [pc, #440]	; (800425c <xTaskIncrementTick+0x1c4>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 80cd 	bne.w	8004246 <xTaskIncrementTick+0x1ae>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040ac:	4b6c      	ldr	r3, [pc, #432]	; (8004260 <xTaskIncrementTick+0x1c8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3301      	adds	r3, #1
 80040b2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80040b4:	4a6a      	ldr	r2, [pc, #424]	; (8004260 <xTaskIncrementTick+0x1c8>)
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d120      	bne.n	8004102 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80040c0:	4b68      	ldr	r3, [pc, #416]	; (8004264 <xTaskIncrementTick+0x1cc>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <xTaskIncrementTick+0x48>
        __asm volatile
 80040ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	607b      	str	r3, [r7, #4]
    }
 80040dc:	bf00      	nop
 80040de:	e7fe      	b.n	80040de <xTaskIncrementTick+0x46>
 80040e0:	4b60      	ldr	r3, [pc, #384]	; (8004264 <xTaskIncrementTick+0x1cc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	4b60      	ldr	r3, [pc, #384]	; (8004268 <xTaskIncrementTick+0x1d0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a5e      	ldr	r2, [pc, #376]	; (8004264 <xTaskIncrementTick+0x1cc>)
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	4a5e      	ldr	r2, [pc, #376]	; (8004268 <xTaskIncrementTick+0x1d0>)
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4b5d      	ldr	r3, [pc, #372]	; (800426c <xTaskIncrementTick+0x1d4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3301      	adds	r3, #1
 80040fa:	4a5c      	ldr	r2, [pc, #368]	; (800426c <xTaskIncrementTick+0x1d4>)
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	f000 fb2b 	bl	8004758 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004102:	4b5b      	ldr	r3, [pc, #364]	; (8004270 <xTaskIncrementTick+0x1d8>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6a3a      	ldr	r2, [r7, #32]
 8004108:	429a      	cmp	r2, r3
 800410a:	f0c0 80a1 	bcc.w	8004250 <xTaskIncrementTick+0x1b8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800410e:	4b55      	ldr	r3, [pc, #340]	; (8004264 <xTaskIncrementTick+0x1cc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004118:	4b55      	ldr	r3, [pc, #340]	; (8004270 <xTaskIncrementTick+0x1d8>)
 800411a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800411e:	601a      	str	r2, [r3, #0]
                    break;
 8004120:	e096      	b.n	8004250 <xTaskIncrementTick+0x1b8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004122:	4b50      	ldr	r3, [pc, #320]	; (8004264 <xTaskIncrementTick+0x1cc>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004132:	6a3a      	ldr	r2, [r7, #32]
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	429a      	cmp	r2, r3
 8004138:	d203      	bcs.n	8004142 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800413a:	4a4d      	ldr	r2, [pc, #308]	; (8004270 <xTaskIncrementTick+0x1d8>)
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004140:	e086      	b.n	8004250 <xTaskIncrementTick+0x1b8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	68d2      	ldr	r2, [r2, #12]
 8004150:	609a      	str	r2, [r3, #8]
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	6892      	ldr	r2, [r2, #8]
 800415a:	605a      	str	r2, [r3, #4]
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	3304      	adds	r3, #4
 8004164:	429a      	cmp	r2, r3
 8004166:	d103      	bne.n	8004170 <xTaskIncrementTick+0xd8>
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	68da      	ldr	r2, [r3, #12]
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	605a      	str	r2, [r3, #4]
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2200      	movs	r2, #0
 8004174:	615a      	str	r2, [r3, #20]
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	1e5a      	subs	r2, r3, #1
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01e      	beq.n	80041c6 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800418c:	60fb      	str	r3, [r7, #12]
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	6a12      	ldr	r2, [r2, #32]
 8004196:	609a      	str	r2, [r3, #8]
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	69d2      	ldr	r2, [r2, #28]
 80041a0:	605a      	str	r2, [r3, #4]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	3318      	adds	r3, #24
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d103      	bne.n	80041b6 <xTaskIncrementTick+0x11e>
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	6a1a      	ldr	r2, [r3, #32]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	605a      	str	r2, [r3, #4]
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2200      	movs	r2, #0
 80041ba:	629a      	str	r2, [r3, #40]	; 0x28
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	1e5a      	subs	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ca:	2201      	movs	r2, #1
 80041cc:	409a      	lsls	r2, r3
 80041ce:	4b29      	ldr	r3, [pc, #164]	; (8004274 <xTaskIncrementTick+0x1dc>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	4a27      	ldr	r2, [pc, #156]	; (8004274 <xTaskIncrementTick+0x1dc>)
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041dc:	4926      	ldr	r1, [pc, #152]	; (8004278 <xTaskIncrementTick+0x1e0>)
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	3304      	adds	r3, #4
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	609a      	str	r2, [r3, #8]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	60da      	str	r2, [r3, #12]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	3204      	adds	r2, #4
 8004204:	605a      	str	r2, [r3, #4]
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	1d1a      	adds	r2, r3, #4
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	609a      	str	r2, [r3, #8]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004212:	4613      	mov	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4a17      	ldr	r2, [pc, #92]	; (8004278 <xTaskIncrementTick+0x1e0>)
 800421c:	441a      	add	r2, r3
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	615a      	str	r2, [r3, #20]
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004226:	4914      	ldr	r1, [pc, #80]	; (8004278 <xTaskIncrementTick+0x1e0>)
 8004228:	4613      	mov	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	1c59      	adds	r1, r3, #1
 8004236:	4810      	ldr	r0, [pc, #64]	; (8004278 <xTaskIncrementTick+0x1e0>)
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4403      	add	r3, r0
 8004242:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004244:	e763      	b.n	800410e <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004246:	4b0d      	ldr	r3, [pc, #52]	; (800427c <xTaskIncrementTick+0x1e4>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	3301      	adds	r3, #1
 800424c:	4a0b      	ldr	r2, [pc, #44]	; (800427c <xTaskIncrementTick+0x1e4>)
 800424e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004252:	4618      	mov	r0, r3
 8004254:	3728      	adds	r7, #40	; 0x28
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	200001a8 	.word	0x200001a8
 8004260:	20000184 	.word	0x20000184
 8004264:	20000138 	.word	0x20000138
 8004268:	2000013c 	.word	0x2000013c
 800426c:	20000198 	.word	0x20000198
 8004270:	200001a0 	.word	0x200001a0
 8004274:	20000188 	.word	0x20000188
 8004278:	200000ac 	.word	0x200000ac
 800427c:	20000190 	.word	0x20000190

08004280 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004286:	4b26      	ldr	r3, [pc, #152]	; (8004320 <vTaskSwitchContext+0xa0>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800428e:	4b25      	ldr	r3, [pc, #148]	; (8004324 <vTaskSwitchContext+0xa4>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004294:	e03f      	b.n	8004316 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8004296:	4b23      	ldr	r3, [pc, #140]	; (8004324 <vTaskSwitchContext+0xa4>)
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800429c:	4b22      	ldr	r3, [pc, #136]	; (8004328 <vTaskSwitchContext+0xa8>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	fab3 f383 	clz	r3, r3
 80042a8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80042aa:	7afb      	ldrb	r3, [r7, #11]
 80042ac:	f1c3 031f 	rsb	r3, r3, #31
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	491e      	ldr	r1, [pc, #120]	; (800432c <vTaskSwitchContext+0xac>)
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	440b      	add	r3, r1
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10a      	bne.n	80042dc <vTaskSwitchContext+0x5c>
        __asm volatile
 80042c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	607b      	str	r3, [r7, #4]
    }
 80042d8:	bf00      	nop
 80042da:	e7fe      	b.n	80042da <vTaskSwitchContext+0x5a>
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	4613      	mov	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4a11      	ldr	r2, [pc, #68]	; (800432c <vTaskSwitchContext+0xac>)
 80042e8:	4413      	add	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	605a      	str	r2, [r3, #4]
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	3308      	adds	r3, #8
 80042fe:	429a      	cmp	r2, r3
 8004300:	d104      	bne.n	800430c <vTaskSwitchContext+0x8c>
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	4a07      	ldr	r2, [pc, #28]	; (8004330 <vTaskSwitchContext+0xb0>)
 8004314:	6013      	str	r3, [r2, #0]
}
 8004316:	bf00      	nop
 8004318:	371c      	adds	r7, #28
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr
 8004320:	200001a8 	.word	0x200001a8
 8004324:	20000194 	.word	0x20000194
 8004328:	20000188 	.word	0x20000188
 800432c:	200000ac 	.word	0x200000ac
 8004330:	200000a8 	.word	0x200000a8

08004334 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10a      	bne.n	800435a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8004344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	60fb      	str	r3, [r7, #12]
    }
 8004356:	bf00      	nop
 8004358:	e7fe      	b.n	8004358 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800435a:	4b07      	ldr	r3, [pc, #28]	; (8004378 <vTaskPlaceOnEventList+0x44>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	3318      	adds	r3, #24
 8004360:	4619      	mov	r1, r3
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fe fff3 	bl	800334e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004368:	2101      	movs	r1, #1
 800436a:	6838      	ldr	r0, [r7, #0]
 800436c:	f000 fab2 	bl	80048d4 <prvAddCurrentTaskToDelayedList>
}
 8004370:	bf00      	nop
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	200000a8 	.word	0x200000a8

0800437c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800437c:	b480      	push	{r7}
 800437e:	b08b      	sub	sp, #44	; 0x2c
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10a      	bne.n	80043a8 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004396:	f383 8811 	msr	BASEPRI, r3
 800439a:	f3bf 8f6f 	isb	sy
 800439e:	f3bf 8f4f 	dsb	sy
 80043a2:	60fb      	str	r3, [r7, #12]
    }
 80043a4:	bf00      	nop
 80043a6:	e7fe      	b.n	80043a6 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ac:	61fb      	str	r3, [r7, #28]
 80043ae:	6a3b      	ldr	r3, [r7, #32]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	6a3a      	ldr	r2, [r7, #32]
 80043b4:	6a12      	ldr	r2, [r2, #32]
 80043b6:	609a      	str	r2, [r3, #8]
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	6a3a      	ldr	r2, [r7, #32]
 80043be:	69d2      	ldr	r2, [r2, #28]
 80043c0:	605a      	str	r2, [r3, #4]
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	3318      	adds	r3, #24
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d103      	bne.n	80043d6 <xTaskRemoveFromEventList+0x5a>
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	6a1a      	ldr	r2, [r3, #32]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	2200      	movs	r2, #0
 80043da:	629a      	str	r2, [r3, #40]	; 0x28
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	1e5a      	subs	r2, r3, #1
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043e6:	4b4a      	ldr	r3, [pc, #296]	; (8004510 <xTaskRemoveFromEventList+0x194>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d15e      	bne.n	80044ac <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	6a3a      	ldr	r2, [r7, #32]
 80043fa:	68d2      	ldr	r2, [r2, #12]
 80043fc:	609a      	str	r2, [r3, #8]
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	6a3a      	ldr	r2, [r7, #32]
 8004404:	6892      	ldr	r2, [r2, #8]
 8004406:	605a      	str	r2, [r3, #4]
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	3304      	adds	r3, #4
 8004410:	429a      	cmp	r2, r3
 8004412:	d103      	bne.n	800441c <xTaskRemoveFromEventList+0xa0>
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	68da      	ldr	r2, [r3, #12]
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	605a      	str	r2, [r3, #4]
 800441c:	6a3b      	ldr	r3, [r7, #32]
 800441e:	2200      	movs	r2, #0
 8004420:	615a      	str	r2, [r3, #20]
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	1e5a      	subs	r2, r3, #1
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	2201      	movs	r2, #1
 8004432:	409a      	lsls	r2, r3
 8004434:	4b37      	ldr	r3, [pc, #220]	; (8004514 <xTaskRemoveFromEventList+0x198>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4313      	orrs	r3, r2
 800443a:	4a36      	ldr	r2, [pc, #216]	; (8004514 <xTaskRemoveFromEventList+0x198>)
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	4935      	ldr	r1, [pc, #212]	; (8004518 <xTaskRemoveFromEventList+0x19c>)
 8004444:	4613      	mov	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	3304      	adds	r3, #4
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	613b      	str	r3, [r7, #16]
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	609a      	str	r2, [r3, #8]
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	60da      	str	r2, [r3, #12]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	6a3a      	ldr	r2, [r7, #32]
 8004468:	3204      	adds	r2, #4
 800446a:	605a      	str	r2, [r3, #4]
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	1d1a      	adds	r2, r3, #4
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	609a      	str	r2, [r3, #8]
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004478:	4613      	mov	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4a25      	ldr	r2, [pc, #148]	; (8004518 <xTaskRemoveFromEventList+0x19c>)
 8004482:	441a      	add	r2, r3
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	615a      	str	r2, [r3, #20]
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800448c:	4922      	ldr	r1, [pc, #136]	; (8004518 <xTaskRemoveFromEventList+0x19c>)
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	1c59      	adds	r1, r3, #1
 800449c:	481e      	ldr	r0, [pc, #120]	; (8004518 <xTaskRemoveFromEventList+0x19c>)
 800449e:	4613      	mov	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4403      	add	r3, r0
 80044a8:	6019      	str	r1, [r3, #0]
 80044aa:	e01b      	b.n	80044e4 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80044ac:	4b1b      	ldr	r3, [pc, #108]	; (800451c <xTaskRemoveFromEventList+0x1a0>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	61bb      	str	r3, [r7, #24]
 80044b2:	6a3b      	ldr	r3, [r7, #32]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	61da      	str	r2, [r3, #28]
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	621a      	str	r2, [r3, #32]
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	6a3a      	ldr	r2, [r7, #32]
 80044c6:	3218      	adds	r2, #24
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	f103 0218 	add.w	r2, r3, #24
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	4a11      	ldr	r2, [pc, #68]	; (800451c <xTaskRemoveFromEventList+0x1a0>)
 80044d8:	629a      	str	r2, [r3, #40]	; 0x28
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <xTaskRemoveFromEventList+0x1a0>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3301      	adds	r3, #1
 80044e0:	4a0e      	ldr	r2, [pc, #56]	; (800451c <xTaskRemoveFromEventList+0x1a0>)
 80044e2:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e8:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <xTaskRemoveFromEventList+0x1a4>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d905      	bls.n	80044fe <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80044f2:	2301      	movs	r3, #1
 80044f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <xTaskRemoveFromEventList+0x1a8>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	e001      	b.n	8004502 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 80044fe:	2300      	movs	r3, #0
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004504:	4618      	mov	r0, r3
 8004506:	372c      	adds	r7, #44	; 0x2c
 8004508:	46bd      	mov	sp, r7
 800450a:	bc80      	pop	{r7}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	200001a8 	.word	0x200001a8
 8004514:	20000188 	.word	0x20000188
 8004518:	200000ac 	.word	0x200000ac
 800451c:	20000140 	.word	0x20000140
 8004520:	200000a8 	.word	0x200000a8
 8004524:	20000194 	.word	0x20000194

08004528 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <vTaskInternalSetTimeOutState+0x24>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004538:	4b05      	ldr	r3, [pc, #20]	; (8004550 <vTaskInternalSetTimeOutState+0x28>)
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	605a      	str	r2, [r3, #4]
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	20000198 	.word	0x20000198
 8004550:	20000184 	.word	0x20000184

08004554 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10a      	bne.n	800457a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8004564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	613b      	str	r3, [r7, #16]
    }
 8004576:	bf00      	nop
 8004578:	e7fe      	b.n	8004578 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10a      	bne.n	8004596 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	60fb      	str	r3, [r7, #12]
    }
 8004592:	bf00      	nop
 8004594:	e7fe      	b.n	8004594 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8004596:	f000 fb13 	bl	8004bc0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800459a:	4b1f      	ldr	r3, [pc, #124]	; (8004618 <xTaskCheckForTimeOut+0xc4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045b2:	d102      	bne.n	80045ba <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
 80045b8:	e026      	b.n	8004608 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b17      	ldr	r3, [pc, #92]	; (800461c <xTaskCheckForTimeOut+0xc8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d00a      	beq.n	80045dc <xTaskCheckForTimeOut+0x88>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d305      	bcc.n	80045dc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80045d0:	2301      	movs	r3, #1
 80045d2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	e015      	b.n	8004608 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d20b      	bcs.n	80045fe <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	1ad2      	subs	r2, r2, r3
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7ff ff98 	bl	8004528 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80045f8:	2300      	movs	r3, #0
 80045fa:	61fb      	str	r3, [r7, #28]
 80045fc:	e004      	b.n	8004608 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004604:	2301      	movs	r3, #1
 8004606:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004608:	f000 fb0a 	bl	8004c20 <vPortExitCritical>

    return xReturn;
 800460c:	69fb      	ldr	r3, [r7, #28]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3720      	adds	r7, #32
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000184 	.word	0x20000184
 800461c:	20000198 	.word	0x20000198

08004620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004624:	4b03      	ldr	r3, [pc, #12]	; (8004634 <vTaskMissedYield+0x14>)
 8004626:	2201      	movs	r2, #1
 8004628:	601a      	str	r2, [r3, #0]
}
 800462a:	bf00      	nop
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	20000194 	.word	0x20000194

08004638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004640:	f000 f84c 	bl	80046dc <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8004644:	4b04      	ldr	r3, [pc, #16]	; (8004658 <prvIdleTask+0x20>)
 8004646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	f3bf 8f4f 	dsb	sy
 8004650:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004654:	e7f4      	b.n	8004640 <prvIdleTask+0x8>
 8004656:	bf00      	nop
 8004658:	e000ed04 	.word	0xe000ed04

0800465c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004662:	2300      	movs	r3, #0
 8004664:	607b      	str	r3, [r7, #4]
 8004666:	e00c      	b.n	8004682 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	4613      	mov	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	4a12      	ldr	r2, [pc, #72]	; (80046bc <prvInitialiseTaskLists+0x60>)
 8004674:	4413      	add	r3, r2
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fe3e 	bl	80032f8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3301      	adds	r3, #1
 8004680:	607b      	str	r3, [r7, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b04      	cmp	r3, #4
 8004686:	d9ef      	bls.n	8004668 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004688:	480d      	ldr	r0, [pc, #52]	; (80046c0 <prvInitialiseTaskLists+0x64>)
 800468a:	f7fe fe35 	bl	80032f8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800468e:	480d      	ldr	r0, [pc, #52]	; (80046c4 <prvInitialiseTaskLists+0x68>)
 8004690:	f7fe fe32 	bl	80032f8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004694:	480c      	ldr	r0, [pc, #48]	; (80046c8 <prvInitialiseTaskLists+0x6c>)
 8004696:	f7fe fe2f 	bl	80032f8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800469a:	480c      	ldr	r0, [pc, #48]	; (80046cc <prvInitialiseTaskLists+0x70>)
 800469c:	f7fe fe2c 	bl	80032f8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80046a0:	480b      	ldr	r0, [pc, #44]	; (80046d0 <prvInitialiseTaskLists+0x74>)
 80046a2:	f7fe fe29 	bl	80032f8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80046a6:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <prvInitialiseTaskLists+0x78>)
 80046a8:	4a05      	ldr	r2, [pc, #20]	; (80046c0 <prvInitialiseTaskLists+0x64>)
 80046aa:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046ac:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <prvInitialiseTaskLists+0x7c>)
 80046ae:	4a05      	ldr	r2, [pc, #20]	; (80046c4 <prvInitialiseTaskLists+0x68>)
 80046b0:	601a      	str	r2, [r3, #0]
}
 80046b2:	bf00      	nop
 80046b4:	3708      	adds	r7, #8
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	200000ac 	.word	0x200000ac
 80046c0:	20000110 	.word	0x20000110
 80046c4:	20000124 	.word	0x20000124
 80046c8:	20000140 	.word	0x20000140
 80046cc:	20000154 	.word	0x20000154
 80046d0:	2000016c 	.word	0x2000016c
 80046d4:	20000138 	.word	0x20000138
 80046d8:	2000013c 	.word	0x2000013c

080046dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046e2:	e019      	b.n	8004718 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80046e4:	f000 fa6c 	bl	8004bc0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046e8:	4b10      	ldr	r3, [pc, #64]	; (800472c <prvCheckTasksWaitingTermination+0x50>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3304      	adds	r3, #4
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fe fe62 	bl	80033be <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <prvCheckTasksWaitingTermination+0x54>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3b01      	subs	r3, #1
 8004700:	4a0b      	ldr	r2, [pc, #44]	; (8004730 <prvCheckTasksWaitingTermination+0x54>)
 8004702:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004704:	4b0b      	ldr	r3, [pc, #44]	; (8004734 <prvCheckTasksWaitingTermination+0x58>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	3b01      	subs	r3, #1
 800470a:	4a0a      	ldr	r2, [pc, #40]	; (8004734 <prvCheckTasksWaitingTermination+0x58>)
 800470c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800470e:	f000 fa87 	bl	8004c20 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f810 	bl	8004738 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004718:	4b06      	ldr	r3, [pc, #24]	; (8004734 <prvCheckTasksWaitingTermination+0x58>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1e1      	bne.n	80046e4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004720:	bf00      	nop
 8004722:	bf00      	nop
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	20000154 	.word	0x20000154
 8004730:	20000180 	.word	0x20000180
 8004734:	20000168 	.word	0x20000168

08004738 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004744:	4618      	mov	r0, r3
 8004746:	f000 fbdb 	bl	8004f00 <vPortFree>
                vPortFree( pxTCB );
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 fbd8 	bl	8004f00 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800475c:	4b09      	ldr	r3, [pc, #36]	; (8004784 <prvResetNextTaskUnblockTime+0x2c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d104      	bne.n	8004770 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004766:	4b08      	ldr	r3, [pc, #32]	; (8004788 <prvResetNextTaskUnblockTime+0x30>)
 8004768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800476c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800476e:	e005      	b.n	800477c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004770:	4b04      	ldr	r3, [pc, #16]	; (8004784 <prvResetNextTaskUnblockTime+0x2c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a03      	ldr	r2, [pc, #12]	; (8004788 <prvResetNextTaskUnblockTime+0x30>)
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr
 8004784:	20000138 	.word	0x20000138
 8004788:	200001a0 	.word	0x200001a0

0800478c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004798:	2300      	movs	r3, #0
 800479a:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 808c 	beq.w	80048bc <xTaskPriorityDisinherit+0x130>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80047a4:	4b48      	ldr	r3, [pc, #288]	; (80048c8 <xTaskPriorityDisinherit+0x13c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d00a      	beq.n	80047c4 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 80047ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b2:	f383 8811 	msr	BASEPRI, r3
 80047b6:	f3bf 8f6f 	isb	sy
 80047ba:	f3bf 8f4f 	dsb	sy
 80047be:	613b      	str	r3, [r7, #16]
    }
 80047c0:	bf00      	nop
 80047c2:	e7fe      	b.n	80047c2 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10a      	bne.n	80047e2 <xTaskPriorityDisinherit+0x56>
        __asm volatile
 80047cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	60fb      	str	r3, [r7, #12]
    }
 80047de:	bf00      	nop
 80047e0:	e7fe      	b.n	80047e0 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e6:	1e5a      	subs	r2, r3, #1
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d061      	beq.n	80048bc <xTaskPriorityDisinherit+0x130>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d15d      	bne.n	80048bc <xTaskPriorityDisinherit+0x130>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	3304      	adds	r3, #4
 8004804:	4618      	mov	r0, r3
 8004806:	f7fe fdda 	bl	80033be <uxListRemove>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004814:	2201      	movs	r2, #1
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	43da      	mvns	r2, r3
 800481c:	4b2b      	ldr	r3, [pc, #172]	; (80048cc <xTaskPriorityDisinherit+0x140>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4013      	ands	r3, r2
 8004822:	4a2a      	ldr	r2, [pc, #168]	; (80048cc <xTaskPriorityDisinherit+0x140>)
 8004824:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004832:	f1c3 0205 	rsb	r2, r3, #5
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483e:	2201      	movs	r2, #1
 8004840:	409a      	lsls	r2, r3
 8004842:	4b22      	ldr	r3, [pc, #136]	; (80048cc <xTaskPriorityDisinherit+0x140>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4313      	orrs	r3, r2
 8004848:	4a20      	ldr	r2, [pc, #128]	; (80048cc <xTaskPriorityDisinherit+0x140>)
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004850:	491f      	ldr	r1, [pc, #124]	; (80048d0 <xTaskPriorityDisinherit+0x144>)
 8004852:	4613      	mov	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4413      	add	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	3304      	adds	r3, #4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	60da      	str	r2, [r3, #12]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	3204      	adds	r2, #4
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	1d1a      	adds	r2, r3, #4
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	609a      	str	r2, [r3, #8]
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004886:	4613      	mov	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4a10      	ldr	r2, [pc, #64]	; (80048d0 <xTaskPriorityDisinherit+0x144>)
 8004890:	441a      	add	r2, r3
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	615a      	str	r2, [r3, #20]
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800489a:	490d      	ldr	r1, [pc, #52]	; (80048d0 <xTaskPriorityDisinherit+0x144>)
 800489c:	4613      	mov	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	1c59      	adds	r1, r3, #1
 80048aa:	4809      	ldr	r0, [pc, #36]	; (80048d0 <xTaskPriorityDisinherit+0x144>)
 80048ac:	4613      	mov	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4403      	add	r3, r0
 80048b6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80048b8:	2301      	movs	r3, #1
 80048ba:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80048bc:	69fb      	ldr	r3, [r7, #28]
    }
 80048be:	4618      	mov	r0, r3
 80048c0:	3720      	adds	r7, #32
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200000a8 	.word	0x200000a8
 80048cc:	20000188 	.word	0x20000188
 80048d0:	200000ac 	.word	0x200000ac

080048d4 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80048de:	4b36      	ldr	r3, [pc, #216]	; (80049b8 <prvAddCurrentTaskToDelayedList+0xe4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048e4:	4b35      	ldr	r3, [pc, #212]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe fd67 	bl	80033be <uxListRemove>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10b      	bne.n	800490e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80048f6:	4b31      	ldr	r3, [pc, #196]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fc:	2201      	movs	r2, #1
 80048fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004902:	43da      	mvns	r2, r3
 8004904:	4b2e      	ldr	r3, [pc, #184]	; (80049c0 <prvAddCurrentTaskToDelayedList+0xec>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4013      	ands	r3, r2
 800490a:	4a2d      	ldr	r2, [pc, #180]	; (80049c0 <prvAddCurrentTaskToDelayedList+0xec>)
 800490c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004914:	d124      	bne.n	8004960 <prvAddCurrentTaskToDelayedList+0x8c>
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d021      	beq.n	8004960 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800491c:	4b29      	ldr	r3, [pc, #164]	; (80049c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	613b      	str	r3, [r7, #16]
 8004922:	4b26      	ldr	r3, [pc, #152]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	609a      	str	r2, [r3, #8]
 800492a:	4b24      	ldr	r3, [pc, #144]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	6892      	ldr	r2, [r2, #8]
 8004932:	60da      	str	r2, [r3, #12]
 8004934:	4b21      	ldr	r3, [pc, #132]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	3204      	adds	r2, #4
 800493e:	605a      	str	r2, [r3, #4]
 8004940:	4b1e      	ldr	r3, [pc, #120]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	1d1a      	adds	r2, r3, #4
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	609a      	str	r2, [r3, #8]
 800494a:	4b1c      	ldr	r3, [pc, #112]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1d      	ldr	r2, [pc, #116]	; (80049c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004950:	615a      	str	r2, [r3, #20]
 8004952:	4b1c      	ldr	r3, [pc, #112]	; (80049c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3301      	adds	r3, #1
 8004958:	4a1a      	ldr	r2, [pc, #104]	; (80049c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 800495a:	6013      	str	r3, [r2, #0]
 800495c:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800495e:	e026      	b.n	80049ae <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4413      	add	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004968:	4b14      	ldr	r3, [pc, #80]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	429a      	cmp	r2, r3
 8004976:	d209      	bcs.n	800498c <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004978:	4b13      	ldr	r3, [pc, #76]	; (80049c8 <prvAddCurrentTaskToDelayedList+0xf4>)
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	4b0f      	ldr	r3, [pc, #60]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	3304      	adds	r3, #4
 8004982:	4619      	mov	r1, r3
 8004984:	4610      	mov	r0, r2
 8004986:	f7fe fce2 	bl	800334e <vListInsert>
}
 800498a:	e010      	b.n	80049ae <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800498c:	4b0f      	ldr	r3, [pc, #60]	; (80049cc <prvAddCurrentTaskToDelayedList+0xf8>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f7fe fcd8 	bl	800334e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800499e:	4b0c      	ldr	r3, [pc, #48]	; (80049d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d202      	bcs.n	80049ae <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 80049a8:	4a09      	ldr	r2, [pc, #36]	; (80049d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6013      	str	r3, [r2, #0]
}
 80049ae:	bf00      	nop
 80049b0:	3718      	adds	r7, #24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000184 	.word	0x20000184
 80049bc:	200000a8 	.word	0x200000a8
 80049c0:	20000188 	.word	0x20000188
 80049c4:	2000016c 	.word	0x2000016c
 80049c8:	2000013c 	.word	0x2000013c
 80049cc:	20000138 	.word	0x20000138
 80049d0:	200001a0 	.word	0x200001a0

080049d4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3b04      	subs	r3, #4
 80049e4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80049ec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	3b04      	subs	r3, #4
 80049f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f023 0201 	bic.w	r2, r3, #1
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	3b04      	subs	r3, #4
 8004a02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004a04:	4a08      	ldr	r2, [pc, #32]	; (8004a28 <pxPortInitialiseStack+0x54>)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	3b14      	subs	r3, #20
 8004a0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3b20      	subs	r3, #32
 8004a1a:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr
 8004a28:	08004a2d 	.word	0x08004a2d

08004a2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004a36:	4b12      	ldr	r3, [pc, #72]	; (8004a80 <prvTaskExitError+0x54>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a3e:	d00a      	beq.n	8004a56 <prvTaskExitError+0x2a>
        __asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	60fb      	str	r3, [r7, #12]
    }
 8004a52:	bf00      	nop
 8004a54:	e7fe      	b.n	8004a54 <prvTaskExitError+0x28>
        __asm volatile
 8004a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5a:	f383 8811 	msr	BASEPRI, r3
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	f3bf 8f4f 	dsb	sy
 8004a66:	60bb      	str	r3, [r7, #8]
    }
 8004a68:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004a6a:	bf00      	nop
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d0fc      	beq.n	8004a6c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004a72:	bf00      	nop
 8004a74:	bf00      	nop
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	20000010 	.word	0x20000010
	...

08004a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004a90:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <pxCurrentTCBConst2>)
 8004a92:	6819      	ldr	r1, [r3, #0]
 8004a94:	6808      	ldr	r0, [r1, #0]
 8004a96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a9a:	f380 8809 	msr	PSP, r0
 8004a9e:	f3bf 8f6f 	isb	sy
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f380 8811 	msr	BASEPRI, r0
 8004aaa:	f04e 0e0d 	orr.w	lr, lr, #13
 8004aae:	4770      	bx	lr

08004ab0 <pxCurrentTCBConst2>:
 8004ab0:	200000a8 	.word	0x200000a8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004ab4:	bf00      	nop
 8004ab6:	bf00      	nop

08004ab8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8004ab8:	4806      	ldr	r0, [pc, #24]	; (8004ad4 <prvPortStartFirstTask+0x1c>)
 8004aba:	6800      	ldr	r0, [r0, #0]
 8004abc:	6800      	ldr	r0, [r0, #0]
 8004abe:	f380 8808 	msr	MSP, r0
 8004ac2:	b662      	cpsie	i
 8004ac4:	b661      	cpsie	f
 8004ac6:	f3bf 8f4f 	dsb	sy
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	df00      	svc	0
 8004ad0:	bf00      	nop
 8004ad2:	0000      	.short	0x0000
 8004ad4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004ad8:	bf00      	nop
 8004ada:	bf00      	nop

08004adc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ae2:	4b32      	ldr	r3, [pc, #200]	; (8004bac <xPortStartScheduler+0xd0>)
 8004ae4:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	22ff      	movs	r2, #255	; 0xff
 8004af2:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004afc:	78fb      	ldrb	r3, [r7, #3]
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <xPortStartScheduler+0xd4>)
 8004b08:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b0a:	4b2a      	ldr	r3, [pc, #168]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b0c:	2207      	movs	r2, #7
 8004b0e:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b10:	e009      	b.n	8004b26 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8004b12:	4b28      	ldr	r3, [pc, #160]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	4a26      	ldr	r2, [pc, #152]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b1a:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b26:	78fb      	ldrb	r3, [r7, #3]
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b2e:	2b80      	cmp	r3, #128	; 0x80
 8004b30:	d0ef      	beq.n	8004b12 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b32:	4b20      	ldr	r3, [pc, #128]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f1c3 0307 	rsb	r3, r3, #7
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d00a      	beq.n	8004b54 <xPortStartScheduler+0x78>
        __asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	60bb      	str	r3, [r7, #8]
    }
 8004b50:	bf00      	nop
 8004b52:	e7fe      	b.n	8004b52 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b54:	4b17      	ldr	r3, [pc, #92]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	021b      	lsls	r3, r3, #8
 8004b5a:	4a16      	ldr	r2, [pc, #88]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b5c:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b5e:	4b15      	ldr	r3, [pc, #84]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b66:	4a13      	ldr	r2, [pc, #76]	; (8004bb4 <xPortStartScheduler+0xd8>)
 8004b68:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004b72:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <xPortStartScheduler+0xdc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a10      	ldr	r2, [pc, #64]	; (8004bb8 <xPortStartScheduler+0xdc>)
 8004b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b7c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	; (8004bb8 <xPortStartScheduler+0xdc>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a0d      	ldr	r2, [pc, #52]	; (8004bb8 <xPortStartScheduler+0xdc>)
 8004b84:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004b88:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004b8a:	f000 f8b7 	bl	8004cfc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004b8e:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <xPortStartScheduler+0xe0>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004b94:	f7ff ff90 	bl	8004ab8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004b98:	f7ff fb72 	bl	8004280 <vTaskSwitchContext>
    prvTaskExitError();
 8004b9c:	f7ff ff46 	bl	8004a2c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	e000e400 	.word	0xe000e400
 8004bb0:	200001ac 	.word	0x200001ac
 8004bb4:	200001b0 	.word	0x200001b0
 8004bb8:	e000ed20 	.word	0xe000ed20
 8004bbc:	20000010 	.word	0x20000010

08004bc0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
        __asm volatile
 8004bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bca:	f383 8811 	msr	BASEPRI, r3
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	607b      	str	r3, [r7, #4]
    }
 8004bd8:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004bda:	4b0f      	ldr	r3, [pc, #60]	; (8004c18 <vPortEnterCritical+0x58>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	3301      	adds	r3, #1
 8004be0:	4a0d      	ldr	r2, [pc, #52]	; (8004c18 <vPortEnterCritical+0x58>)
 8004be2:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004be4:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <vPortEnterCritical+0x58>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d10f      	bne.n	8004c0c <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004bec:	4b0b      	ldr	r3, [pc, #44]	; (8004c1c <vPortEnterCritical+0x5c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00a      	beq.n	8004c0c <vPortEnterCritical+0x4c>
        __asm volatile
 8004bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	603b      	str	r3, [r7, #0]
    }
 8004c08:	bf00      	nop
 8004c0a:	e7fe      	b.n	8004c0a <vPortEnterCritical+0x4a>
    }
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	20000010 	.word	0x20000010
 8004c1c:	e000ed04 	.word	0xe000ed04

08004c20 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004c26:	4b11      	ldr	r3, [pc, #68]	; (8004c6c <vPortExitCritical+0x4c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10a      	bne.n	8004c44 <vPortExitCritical+0x24>
        __asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	607b      	str	r3, [r7, #4]
    }
 8004c40:	bf00      	nop
 8004c42:	e7fe      	b.n	8004c42 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004c44:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <vPortExitCritical+0x4c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	4a08      	ldr	r2, [pc, #32]	; (8004c6c <vPortExitCritical+0x4c>)
 8004c4c:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004c4e:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <vPortExitCritical+0x4c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d105      	bne.n	8004c62 <vPortExitCritical+0x42>
 8004c56:	2300      	movs	r3, #0
 8004c58:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004c60:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr
 8004c6c:	20000010 	.word	0x20000010

08004c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004c70:	f3ef 8009 	mrs	r0, PSP
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	4b0d      	ldr	r3, [pc, #52]	; (8004cb0 <pxCurrentTCBConst>)
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004c80:	6010      	str	r0, [r2, #0]
 8004c82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004c86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c8a:	f380 8811 	msr	BASEPRI, r0
 8004c8e:	f7ff faf7 	bl	8004280 <vTaskSwitchContext>
 8004c92:	f04f 0000 	mov.w	r0, #0
 8004c96:	f380 8811 	msr	BASEPRI, r0
 8004c9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004c9e:	6819      	ldr	r1, [r3, #0]
 8004ca0:	6808      	ldr	r0, [r1, #0]
 8004ca2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004ca6:	f380 8809 	msr	PSP, r0
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	4770      	bx	lr

08004cb0 <pxCurrentTCBConst>:
 8004cb0:	200000a8 	.word	0x200000a8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop

08004cb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
        __asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	607b      	str	r3, [r7, #4]
    }
 8004cd0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004cd2:	f7ff f9e1 	bl	8004098 <xTaskIncrementTick>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004cdc:	4b06      	ldr	r3, [pc, #24]	; (8004cf8 <SysTick_Handler+0x40>)
 8004cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	f383 8811 	msr	BASEPRI, r3
    }
 8004cee:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004cf0:	bf00      	nop
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	e000ed04 	.word	0xe000ed04

08004cfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d00:	4b0a      	ldr	r3, [pc, #40]	; (8004d2c <vPortSetupTimerInterrupt+0x30>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d06:	4b0a      	ldr	r3, [pc, #40]	; (8004d30 <vPortSetupTimerInterrupt+0x34>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d0c:	4b09      	ldr	r3, [pc, #36]	; (8004d34 <vPortSetupTimerInterrupt+0x38>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <vPortSetupTimerInterrupt+0x3c>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	099b      	lsrs	r3, r3, #6
 8004d18:	4a08      	ldr	r2, [pc, #32]	; (8004d3c <vPortSetupTimerInterrupt+0x40>)
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d1e:	4b03      	ldr	r3, [pc, #12]	; (8004d2c <vPortSetupTimerInterrupt+0x30>)
 8004d20:	2207      	movs	r2, #7
 8004d22:	601a      	str	r2, [r3, #0]
}
 8004d24:	bf00      	nop
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr
 8004d2c:	e000e010 	.word	0xe000e010
 8004d30:	e000e018 	.word	0xe000e018
 8004d34:	20000000 	.word	0x20000000
 8004d38:	10624dd3 	.word	0x10624dd3
 8004d3c:	e000e014 	.word	0xe000e014

08004d40 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08a      	sub	sp, #40	; 0x28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004d4c:	f7ff f8a8 	bl	8003ea0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004d50:	4b65      	ldr	r3, [pc, #404]	; (8004ee8 <pvPortMalloc+0x1a8>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004d58:	f000 f934 	bl	8004fc4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d5c:	4b63      	ldr	r3, [pc, #396]	; (8004eec <pvPortMalloc+0x1ac>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 80a7 	bne.w	8004eb8 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d02d      	beq.n	8004dcc <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004d70:	2208      	movs	r2, #8
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d227      	bcs.n	8004dcc <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004d7c:	2208      	movs	r2, #8
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4413      	add	r3, r2
 8004d82:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d021      	beq.n	8004dd2 <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f023 0307 	bic.w	r3, r3, #7
 8004d94:	3308      	adds	r3, #8
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d214      	bcs.n	8004dc6 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f023 0307 	bic.w	r3, r3, #7
 8004da2:	3308      	adds	r3, #8
 8004da4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d010      	beq.n	8004dd2 <pvPortMalloc+0x92>
        __asm volatile
 8004db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db4:	f383 8811 	msr	BASEPRI, r3
 8004db8:	f3bf 8f6f 	isb	sy
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	617b      	str	r3, [r7, #20]
    }
 8004dc2:	bf00      	nop
 8004dc4:	e7fe      	b.n	8004dc4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004dca:	e002      	b.n	8004dd2 <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	607b      	str	r3, [r7, #4]
 8004dd0:	e000      	b.n	8004dd4 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004dd2:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d06e      	beq.n	8004eb8 <pvPortMalloc+0x178>
 8004dda:	4b45      	ldr	r3, [pc, #276]	; (8004ef0 <pvPortMalloc+0x1b0>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d869      	bhi.n	8004eb8 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004de4:	4b43      	ldr	r3, [pc, #268]	; (8004ef4 <pvPortMalloc+0x1b4>)
 8004de6:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004de8:	4b42      	ldr	r3, [pc, #264]	; (8004ef4 <pvPortMalloc+0x1b4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dee:	e004      	b.n	8004dfa <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8004df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df2:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d903      	bls.n	8004e0c <pvPortMalloc+0xcc>
 8004e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1f1      	bne.n	8004df0 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004e0c:	4b36      	ldr	r3, [pc, #216]	; (8004ee8 <pvPortMalloc+0x1a8>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d050      	beq.n	8004eb8 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2208      	movs	r2, #8
 8004e1c:	4413      	add	r3, r2
 8004e1e:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	2308      	movs	r3, #8
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d91f      	bls.n	8004e78 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	f003 0307 	and.w	r3, r3, #7
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00a      	beq.n	8004e60 <pvPortMalloc+0x120>
        __asm volatile
 8004e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	613b      	str	r3, [r7, #16]
    }
 8004e5c:	bf00      	nop
 8004e5e:	e7fe      	b.n	8004e5e <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	1ad2      	subs	r2, r2, r3
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e72:	69b8      	ldr	r0, [r7, #24]
 8004e74:	f000 f908 	bl	8005088 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e78:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <pvPortMalloc+0x1b0>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	4a1b      	ldr	r2, [pc, #108]	; (8004ef0 <pvPortMalloc+0x1b0>)
 8004e84:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e86:	4b1a      	ldr	r3, [pc, #104]	; (8004ef0 <pvPortMalloc+0x1b0>)
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	4b1b      	ldr	r3, [pc, #108]	; (8004ef8 <pvPortMalloc+0x1b8>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d203      	bcs.n	8004e9a <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e92:	4b17      	ldr	r3, [pc, #92]	; (8004ef0 <pvPortMalloc+0x1b0>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a18      	ldr	r2, [pc, #96]	; (8004ef8 <pvPortMalloc+0x1b8>)
 8004e98:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	4b13      	ldr	r3, [pc, #76]	; (8004eec <pvPortMalloc+0x1ac>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004eae:	4b13      	ldr	r3, [pc, #76]	; (8004efc <pvPortMalloc+0x1bc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	4a11      	ldr	r2, [pc, #68]	; (8004efc <pvPortMalloc+0x1bc>)
 8004eb6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004eb8:	f7ff f800 	bl	8003ebc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <pvPortMalloc+0x19c>
        __asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	60fb      	str	r3, [r7, #12]
    }
 8004ed8:	bf00      	nop
 8004eda:	e7fe      	b.n	8004eda <pvPortMalloc+0x19a>
    return pvReturn;
 8004edc:	69fb      	ldr	r3, [r7, #28]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3728      	adds	r7, #40	; 0x28
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20000dbc 	.word	0x20000dbc
 8004eec:	20000dd0 	.word	0x20000dd0
 8004ef0:	20000dc0 	.word	0x20000dc0
 8004ef4:	20000db4 	.word	0x20000db4
 8004ef8:	20000dc4 	.word	0x20000dc4
 8004efc:	20000dc8 	.word	0x20000dc8

08004f00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d04d      	beq.n	8004fae <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004f12:	2308      	movs	r3, #8
 8004f14:	425b      	negs	r3, r3
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4413      	add	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	4b24      	ldr	r3, [pc, #144]	; (8004fb8 <vPortFree+0xb8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <vPortFree+0x44>
        __asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	60fb      	str	r3, [r7, #12]
    }
 8004f40:	bf00      	nop
 8004f42:	e7fe      	b.n	8004f42 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00a      	beq.n	8004f62 <vPortFree+0x62>
        __asm volatile
 8004f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f50:	f383 8811 	msr	BASEPRI, r3
 8004f54:	f3bf 8f6f 	isb	sy
 8004f58:	f3bf 8f4f 	dsb	sy
 8004f5c:	60bb      	str	r3, [r7, #8]
    }
 8004f5e:	bf00      	nop
 8004f60:	e7fe      	b.n	8004f60 <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	4b14      	ldr	r3, [pc, #80]	; (8004fb8 <vPortFree+0xb8>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d01e      	beq.n	8004fae <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d11a      	bne.n	8004fae <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	4b0e      	ldr	r3, [pc, #56]	; (8004fb8 <vPortFree+0xb8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	43db      	mvns	r3, r3
 8004f82:	401a      	ands	r2, r3
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004f88:	f7fe ff8a 	bl	8003ea0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <vPortFree+0xbc>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4413      	add	r3, r2
 8004f96:	4a09      	ldr	r2, [pc, #36]	; (8004fbc <vPortFree+0xbc>)
 8004f98:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f9a:	6938      	ldr	r0, [r7, #16]
 8004f9c:	f000 f874 	bl	8005088 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004fa0:	4b07      	ldr	r3, [pc, #28]	; (8004fc0 <vPortFree+0xc0>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	4a06      	ldr	r2, [pc, #24]	; (8004fc0 <vPortFree+0xc0>)
 8004fa8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004faa:	f7fe ff87 	bl	8003ebc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004fae:	bf00      	nop
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000dd0 	.word	0x20000dd0
 8004fbc:	20000dc0 	.word	0x20000dc0
 8004fc0:	20000dcc 	.word	0x20000dcc

08004fc4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004fca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004fce:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004fd0:	4b27      	ldr	r3, [pc, #156]	; (8005070 <prvHeapInit+0xac>)
 8004fd2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00c      	beq.n	8004ff8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	3307      	adds	r3, #7
 8004fe2:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0307 	bic.w	r3, r3, #7
 8004fea:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	4a1f      	ldr	r2, [pc, #124]	; (8005070 <prvHeapInit+0xac>)
 8004ff4:	4413      	add	r3, r2
 8004ff6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	; (8005074 <prvHeapInit+0xb0>)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005002:	4b1c      	ldr	r3, [pc, #112]	; (8005074 <prvHeapInit+0xb0>)
 8005004:	2200      	movs	r2, #0
 8005006:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	4413      	add	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005010:	2208      	movs	r2, #8
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1a9b      	subs	r3, r3, r2
 8005016:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0307 	bic.w	r3, r3, #7
 800501e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4a15      	ldr	r2, [pc, #84]	; (8005078 <prvHeapInit+0xb4>)
 8005024:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005026:	4b14      	ldr	r3, [pc, #80]	; (8005078 <prvHeapInit+0xb4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2200      	movs	r2, #0
 800502c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800502e:	4b12      	ldr	r3, [pc, #72]	; (8005078 <prvHeapInit+0xb4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2200      	movs	r2, #0
 8005034:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	1ad2      	subs	r2, r2, r3
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005044:	4b0c      	ldr	r3, [pc, #48]	; (8005078 <prvHeapInit+0xb4>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	4a0a      	ldr	r2, [pc, #40]	; (800507c <prvHeapInit+0xb8>)
 8005052:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	4a09      	ldr	r2, [pc, #36]	; (8005080 <prvHeapInit+0xbc>)
 800505a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800505c:	4b09      	ldr	r3, [pc, #36]	; (8005084 <prvHeapInit+0xc0>)
 800505e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005062:	601a      	str	r2, [r3, #0]
}
 8005064:	bf00      	nop
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	bc80      	pop	{r7}
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	200001b4 	.word	0x200001b4
 8005074:	20000db4 	.word	0x20000db4
 8005078:	20000dbc 	.word	0x20000dbc
 800507c:	20000dc4 	.word	0x20000dc4
 8005080:	20000dc0 	.word	0x20000dc0
 8005084:	20000dd0 	.word	0x20000dd0

08005088 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005090:	4b27      	ldr	r3, [pc, #156]	; (8005130 <prvInsertBlockIntoFreeList+0xa8>)
 8005092:	60fb      	str	r3, [r7, #12]
 8005094:	e002      	b.n	800509c <prvInsertBlockIntoFreeList+0x14>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d8f7      	bhi.n	8005096 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	4413      	add	r3, r2
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d108      	bne.n	80050ca <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	685a      	ldr	r2, [r3, #4]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	441a      	add	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	441a      	add	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d118      	bne.n	8005110 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	4b14      	ldr	r3, [pc, #80]	; (8005134 <prvInsertBlockIntoFreeList+0xac>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d00d      	beq.n	8005106 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	441a      	add	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	e008      	b.n	8005118 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005106:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <prvInsertBlockIntoFreeList+0xac>)
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	e003      	b.n	8005118 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	429a      	cmp	r2, r3
 800511e:	d002      	beq.n	8005126 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005126:	bf00      	nop
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr
 8005130:	20000db4 	.word	0x20000db4
 8005134:	20000dbc 	.word	0x20000dbc

08005138 <__libc_init_array>:
 8005138:	b570      	push	{r4, r5, r6, lr}
 800513a:	2600      	movs	r6, #0
 800513c:	4d0c      	ldr	r5, [pc, #48]	; (8005170 <__libc_init_array+0x38>)
 800513e:	4c0d      	ldr	r4, [pc, #52]	; (8005174 <__libc_init_array+0x3c>)
 8005140:	1b64      	subs	r4, r4, r5
 8005142:	10a4      	asrs	r4, r4, #2
 8005144:	42a6      	cmp	r6, r4
 8005146:	d109      	bne.n	800515c <__libc_init_array+0x24>
 8005148:	f001 f814 	bl	8006174 <_init>
 800514c:	2600      	movs	r6, #0
 800514e:	4d0a      	ldr	r5, [pc, #40]	; (8005178 <__libc_init_array+0x40>)
 8005150:	4c0a      	ldr	r4, [pc, #40]	; (800517c <__libc_init_array+0x44>)
 8005152:	1b64      	subs	r4, r4, r5
 8005154:	10a4      	asrs	r4, r4, #2
 8005156:	42a6      	cmp	r6, r4
 8005158:	d105      	bne.n	8005166 <__libc_init_array+0x2e>
 800515a:	bd70      	pop	{r4, r5, r6, pc}
 800515c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005160:	4798      	blx	r3
 8005162:	3601      	adds	r6, #1
 8005164:	e7ee      	b.n	8005144 <__libc_init_array+0xc>
 8005166:	f855 3b04 	ldr.w	r3, [r5], #4
 800516a:	4798      	blx	r3
 800516c:	3601      	adds	r6, #1
 800516e:	e7f2      	b.n	8005156 <__libc_init_array+0x1e>
 8005170:	080062c0 	.word	0x080062c0
 8005174:	080062c0 	.word	0x080062c0
 8005178:	080062c0 	.word	0x080062c0
 800517c:	080062c4 	.word	0x080062c4

08005180 <memcpy>:
 8005180:	440a      	add	r2, r1
 8005182:	4291      	cmp	r1, r2
 8005184:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005188:	d100      	bne.n	800518c <memcpy+0xc>
 800518a:	4770      	bx	lr
 800518c:	b510      	push	{r4, lr}
 800518e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005192:	4291      	cmp	r1, r2
 8005194:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005198:	d1f9      	bne.n	800518e <memcpy+0xe>
 800519a:	bd10      	pop	{r4, pc}

0800519c <memset>:
 800519c:	4603      	mov	r3, r0
 800519e:	4402      	add	r2, r0
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d100      	bne.n	80051a6 <memset+0xa>
 80051a4:	4770      	bx	lr
 80051a6:	f803 1b01 	strb.w	r1, [r3], #1
 80051aa:	e7f9      	b.n	80051a0 <memset+0x4>

080051ac <iprintf>:
 80051ac:	b40f      	push	{r0, r1, r2, r3}
 80051ae:	4b0a      	ldr	r3, [pc, #40]	; (80051d8 <iprintf+0x2c>)
 80051b0:	b513      	push	{r0, r1, r4, lr}
 80051b2:	681c      	ldr	r4, [r3, #0]
 80051b4:	b124      	cbz	r4, 80051c0 <iprintf+0x14>
 80051b6:	69a3      	ldr	r3, [r4, #24]
 80051b8:	b913      	cbnz	r3, 80051c0 <iprintf+0x14>
 80051ba:	4620      	mov	r0, r4
 80051bc:	f000 fa5e 	bl	800567c <__sinit>
 80051c0:	ab05      	add	r3, sp, #20
 80051c2:	4620      	mov	r0, r4
 80051c4:	9a04      	ldr	r2, [sp, #16]
 80051c6:	68a1      	ldr	r1, [r4, #8]
 80051c8:	9301      	str	r3, [sp, #4]
 80051ca:	f000 fc29 	bl	8005a20 <_vfiprintf_r>
 80051ce:	b002      	add	sp, #8
 80051d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051d4:	b004      	add	sp, #16
 80051d6:	4770      	bx	lr
 80051d8:	20000014 	.word	0x20000014

080051dc <_puts_r>:
 80051dc:	b570      	push	{r4, r5, r6, lr}
 80051de:	460e      	mov	r6, r1
 80051e0:	4605      	mov	r5, r0
 80051e2:	b118      	cbz	r0, 80051ec <_puts_r+0x10>
 80051e4:	6983      	ldr	r3, [r0, #24]
 80051e6:	b90b      	cbnz	r3, 80051ec <_puts_r+0x10>
 80051e8:	f000 fa48 	bl	800567c <__sinit>
 80051ec:	69ab      	ldr	r3, [r5, #24]
 80051ee:	68ac      	ldr	r4, [r5, #8]
 80051f0:	b913      	cbnz	r3, 80051f8 <_puts_r+0x1c>
 80051f2:	4628      	mov	r0, r5
 80051f4:	f000 fa42 	bl	800567c <__sinit>
 80051f8:	4b2c      	ldr	r3, [pc, #176]	; (80052ac <_puts_r+0xd0>)
 80051fa:	429c      	cmp	r4, r3
 80051fc:	d120      	bne.n	8005240 <_puts_r+0x64>
 80051fe:	686c      	ldr	r4, [r5, #4]
 8005200:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005202:	07db      	lsls	r3, r3, #31
 8005204:	d405      	bmi.n	8005212 <_puts_r+0x36>
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	0598      	lsls	r0, r3, #22
 800520a:	d402      	bmi.n	8005212 <_puts_r+0x36>
 800520c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800520e:	f000 fad3 	bl	80057b8 <__retarget_lock_acquire_recursive>
 8005212:	89a3      	ldrh	r3, [r4, #12]
 8005214:	0719      	lsls	r1, r3, #28
 8005216:	d51d      	bpl.n	8005254 <_puts_r+0x78>
 8005218:	6923      	ldr	r3, [r4, #16]
 800521a:	b1db      	cbz	r3, 8005254 <_puts_r+0x78>
 800521c:	3e01      	subs	r6, #1
 800521e:	68a3      	ldr	r3, [r4, #8]
 8005220:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005224:	3b01      	subs	r3, #1
 8005226:	60a3      	str	r3, [r4, #8]
 8005228:	bb39      	cbnz	r1, 800527a <_puts_r+0x9e>
 800522a:	2b00      	cmp	r3, #0
 800522c:	da38      	bge.n	80052a0 <_puts_r+0xc4>
 800522e:	4622      	mov	r2, r4
 8005230:	210a      	movs	r1, #10
 8005232:	4628      	mov	r0, r5
 8005234:	f000 f848 	bl	80052c8 <__swbuf_r>
 8005238:	3001      	adds	r0, #1
 800523a:	d011      	beq.n	8005260 <_puts_r+0x84>
 800523c:	250a      	movs	r5, #10
 800523e:	e011      	b.n	8005264 <_puts_r+0x88>
 8005240:	4b1b      	ldr	r3, [pc, #108]	; (80052b0 <_puts_r+0xd4>)
 8005242:	429c      	cmp	r4, r3
 8005244:	d101      	bne.n	800524a <_puts_r+0x6e>
 8005246:	68ac      	ldr	r4, [r5, #8]
 8005248:	e7da      	b.n	8005200 <_puts_r+0x24>
 800524a:	4b1a      	ldr	r3, [pc, #104]	; (80052b4 <_puts_r+0xd8>)
 800524c:	429c      	cmp	r4, r3
 800524e:	bf08      	it	eq
 8005250:	68ec      	ldreq	r4, [r5, #12]
 8005252:	e7d5      	b.n	8005200 <_puts_r+0x24>
 8005254:	4621      	mov	r1, r4
 8005256:	4628      	mov	r0, r5
 8005258:	f000 f888 	bl	800536c <__swsetup_r>
 800525c:	2800      	cmp	r0, #0
 800525e:	d0dd      	beq.n	800521c <_puts_r+0x40>
 8005260:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005266:	07da      	lsls	r2, r3, #31
 8005268:	d405      	bmi.n	8005276 <_puts_r+0x9a>
 800526a:	89a3      	ldrh	r3, [r4, #12]
 800526c:	059b      	lsls	r3, r3, #22
 800526e:	d402      	bmi.n	8005276 <_puts_r+0x9a>
 8005270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005272:	f000 faa2 	bl	80057ba <__retarget_lock_release_recursive>
 8005276:	4628      	mov	r0, r5
 8005278:	bd70      	pop	{r4, r5, r6, pc}
 800527a:	2b00      	cmp	r3, #0
 800527c:	da04      	bge.n	8005288 <_puts_r+0xac>
 800527e:	69a2      	ldr	r2, [r4, #24]
 8005280:	429a      	cmp	r2, r3
 8005282:	dc06      	bgt.n	8005292 <_puts_r+0xb6>
 8005284:	290a      	cmp	r1, #10
 8005286:	d004      	beq.n	8005292 <_puts_r+0xb6>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	6022      	str	r2, [r4, #0]
 800528e:	7019      	strb	r1, [r3, #0]
 8005290:	e7c5      	b.n	800521e <_puts_r+0x42>
 8005292:	4622      	mov	r2, r4
 8005294:	4628      	mov	r0, r5
 8005296:	f000 f817 	bl	80052c8 <__swbuf_r>
 800529a:	3001      	adds	r0, #1
 800529c:	d1bf      	bne.n	800521e <_puts_r+0x42>
 800529e:	e7df      	b.n	8005260 <_puts_r+0x84>
 80052a0:	250a      	movs	r5, #10
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	6022      	str	r2, [r4, #0]
 80052a8:	701d      	strb	r5, [r3, #0]
 80052aa:	e7db      	b.n	8005264 <_puts_r+0x88>
 80052ac:	0800624c 	.word	0x0800624c
 80052b0:	0800626c 	.word	0x0800626c
 80052b4:	0800622c 	.word	0x0800622c

080052b8 <puts>:
 80052b8:	4b02      	ldr	r3, [pc, #8]	; (80052c4 <puts+0xc>)
 80052ba:	4601      	mov	r1, r0
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	f7ff bf8d 	b.w	80051dc <_puts_r>
 80052c2:	bf00      	nop
 80052c4:	20000014 	.word	0x20000014

080052c8 <__swbuf_r>:
 80052c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ca:	460e      	mov	r6, r1
 80052cc:	4614      	mov	r4, r2
 80052ce:	4605      	mov	r5, r0
 80052d0:	b118      	cbz	r0, 80052da <__swbuf_r+0x12>
 80052d2:	6983      	ldr	r3, [r0, #24]
 80052d4:	b90b      	cbnz	r3, 80052da <__swbuf_r+0x12>
 80052d6:	f000 f9d1 	bl	800567c <__sinit>
 80052da:	4b21      	ldr	r3, [pc, #132]	; (8005360 <__swbuf_r+0x98>)
 80052dc:	429c      	cmp	r4, r3
 80052de:	d12b      	bne.n	8005338 <__swbuf_r+0x70>
 80052e0:	686c      	ldr	r4, [r5, #4]
 80052e2:	69a3      	ldr	r3, [r4, #24]
 80052e4:	60a3      	str	r3, [r4, #8]
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	071a      	lsls	r2, r3, #28
 80052ea:	d52f      	bpl.n	800534c <__swbuf_r+0x84>
 80052ec:	6923      	ldr	r3, [r4, #16]
 80052ee:	b36b      	cbz	r3, 800534c <__swbuf_r+0x84>
 80052f0:	6923      	ldr	r3, [r4, #16]
 80052f2:	6820      	ldr	r0, [r4, #0]
 80052f4:	b2f6      	uxtb	r6, r6
 80052f6:	1ac0      	subs	r0, r0, r3
 80052f8:	6963      	ldr	r3, [r4, #20]
 80052fa:	4637      	mov	r7, r6
 80052fc:	4283      	cmp	r3, r0
 80052fe:	dc04      	bgt.n	800530a <__swbuf_r+0x42>
 8005300:	4621      	mov	r1, r4
 8005302:	4628      	mov	r0, r5
 8005304:	f000 f926 	bl	8005554 <_fflush_r>
 8005308:	bb30      	cbnz	r0, 8005358 <__swbuf_r+0x90>
 800530a:	68a3      	ldr	r3, [r4, #8]
 800530c:	3001      	adds	r0, #1
 800530e:	3b01      	subs	r3, #1
 8005310:	60a3      	str	r3, [r4, #8]
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	6022      	str	r2, [r4, #0]
 8005318:	701e      	strb	r6, [r3, #0]
 800531a:	6963      	ldr	r3, [r4, #20]
 800531c:	4283      	cmp	r3, r0
 800531e:	d004      	beq.n	800532a <__swbuf_r+0x62>
 8005320:	89a3      	ldrh	r3, [r4, #12]
 8005322:	07db      	lsls	r3, r3, #31
 8005324:	d506      	bpl.n	8005334 <__swbuf_r+0x6c>
 8005326:	2e0a      	cmp	r6, #10
 8005328:	d104      	bne.n	8005334 <__swbuf_r+0x6c>
 800532a:	4621      	mov	r1, r4
 800532c:	4628      	mov	r0, r5
 800532e:	f000 f911 	bl	8005554 <_fflush_r>
 8005332:	b988      	cbnz	r0, 8005358 <__swbuf_r+0x90>
 8005334:	4638      	mov	r0, r7
 8005336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005338:	4b0a      	ldr	r3, [pc, #40]	; (8005364 <__swbuf_r+0x9c>)
 800533a:	429c      	cmp	r4, r3
 800533c:	d101      	bne.n	8005342 <__swbuf_r+0x7a>
 800533e:	68ac      	ldr	r4, [r5, #8]
 8005340:	e7cf      	b.n	80052e2 <__swbuf_r+0x1a>
 8005342:	4b09      	ldr	r3, [pc, #36]	; (8005368 <__swbuf_r+0xa0>)
 8005344:	429c      	cmp	r4, r3
 8005346:	bf08      	it	eq
 8005348:	68ec      	ldreq	r4, [r5, #12]
 800534a:	e7ca      	b.n	80052e2 <__swbuf_r+0x1a>
 800534c:	4621      	mov	r1, r4
 800534e:	4628      	mov	r0, r5
 8005350:	f000 f80c 	bl	800536c <__swsetup_r>
 8005354:	2800      	cmp	r0, #0
 8005356:	d0cb      	beq.n	80052f0 <__swbuf_r+0x28>
 8005358:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800535c:	e7ea      	b.n	8005334 <__swbuf_r+0x6c>
 800535e:	bf00      	nop
 8005360:	0800624c 	.word	0x0800624c
 8005364:	0800626c 	.word	0x0800626c
 8005368:	0800622c 	.word	0x0800622c

0800536c <__swsetup_r>:
 800536c:	4b32      	ldr	r3, [pc, #200]	; (8005438 <__swsetup_r+0xcc>)
 800536e:	b570      	push	{r4, r5, r6, lr}
 8005370:	681d      	ldr	r5, [r3, #0]
 8005372:	4606      	mov	r6, r0
 8005374:	460c      	mov	r4, r1
 8005376:	b125      	cbz	r5, 8005382 <__swsetup_r+0x16>
 8005378:	69ab      	ldr	r3, [r5, #24]
 800537a:	b913      	cbnz	r3, 8005382 <__swsetup_r+0x16>
 800537c:	4628      	mov	r0, r5
 800537e:	f000 f97d 	bl	800567c <__sinit>
 8005382:	4b2e      	ldr	r3, [pc, #184]	; (800543c <__swsetup_r+0xd0>)
 8005384:	429c      	cmp	r4, r3
 8005386:	d10f      	bne.n	80053a8 <__swsetup_r+0x3c>
 8005388:	686c      	ldr	r4, [r5, #4]
 800538a:	89a3      	ldrh	r3, [r4, #12]
 800538c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005390:	0719      	lsls	r1, r3, #28
 8005392:	d42c      	bmi.n	80053ee <__swsetup_r+0x82>
 8005394:	06dd      	lsls	r5, r3, #27
 8005396:	d411      	bmi.n	80053bc <__swsetup_r+0x50>
 8005398:	2309      	movs	r3, #9
 800539a:	6033      	str	r3, [r6, #0]
 800539c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053a4:	81a3      	strh	r3, [r4, #12]
 80053a6:	e03e      	b.n	8005426 <__swsetup_r+0xba>
 80053a8:	4b25      	ldr	r3, [pc, #148]	; (8005440 <__swsetup_r+0xd4>)
 80053aa:	429c      	cmp	r4, r3
 80053ac:	d101      	bne.n	80053b2 <__swsetup_r+0x46>
 80053ae:	68ac      	ldr	r4, [r5, #8]
 80053b0:	e7eb      	b.n	800538a <__swsetup_r+0x1e>
 80053b2:	4b24      	ldr	r3, [pc, #144]	; (8005444 <__swsetup_r+0xd8>)
 80053b4:	429c      	cmp	r4, r3
 80053b6:	bf08      	it	eq
 80053b8:	68ec      	ldreq	r4, [r5, #12]
 80053ba:	e7e6      	b.n	800538a <__swsetup_r+0x1e>
 80053bc:	0758      	lsls	r0, r3, #29
 80053be:	d512      	bpl.n	80053e6 <__swsetup_r+0x7a>
 80053c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053c2:	b141      	cbz	r1, 80053d6 <__swsetup_r+0x6a>
 80053c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053c8:	4299      	cmp	r1, r3
 80053ca:	d002      	beq.n	80053d2 <__swsetup_r+0x66>
 80053cc:	4630      	mov	r0, r6
 80053ce:	f000 fa59 	bl	8005884 <_free_r>
 80053d2:	2300      	movs	r3, #0
 80053d4:	6363      	str	r3, [r4, #52]	; 0x34
 80053d6:	89a3      	ldrh	r3, [r4, #12]
 80053d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80053dc:	81a3      	strh	r3, [r4, #12]
 80053de:	2300      	movs	r3, #0
 80053e0:	6063      	str	r3, [r4, #4]
 80053e2:	6923      	ldr	r3, [r4, #16]
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	89a3      	ldrh	r3, [r4, #12]
 80053e8:	f043 0308 	orr.w	r3, r3, #8
 80053ec:	81a3      	strh	r3, [r4, #12]
 80053ee:	6923      	ldr	r3, [r4, #16]
 80053f0:	b94b      	cbnz	r3, 8005406 <__swsetup_r+0x9a>
 80053f2:	89a3      	ldrh	r3, [r4, #12]
 80053f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80053f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053fc:	d003      	beq.n	8005406 <__swsetup_r+0x9a>
 80053fe:	4621      	mov	r1, r4
 8005400:	4630      	mov	r0, r6
 8005402:	f000 f9ff 	bl	8005804 <__smakebuf_r>
 8005406:	89a0      	ldrh	r0, [r4, #12]
 8005408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800540c:	f010 0301 	ands.w	r3, r0, #1
 8005410:	d00a      	beq.n	8005428 <__swsetup_r+0xbc>
 8005412:	2300      	movs	r3, #0
 8005414:	60a3      	str	r3, [r4, #8]
 8005416:	6963      	ldr	r3, [r4, #20]
 8005418:	425b      	negs	r3, r3
 800541a:	61a3      	str	r3, [r4, #24]
 800541c:	6923      	ldr	r3, [r4, #16]
 800541e:	b943      	cbnz	r3, 8005432 <__swsetup_r+0xc6>
 8005420:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005424:	d1ba      	bne.n	800539c <__swsetup_r+0x30>
 8005426:	bd70      	pop	{r4, r5, r6, pc}
 8005428:	0781      	lsls	r1, r0, #30
 800542a:	bf58      	it	pl
 800542c:	6963      	ldrpl	r3, [r4, #20]
 800542e:	60a3      	str	r3, [r4, #8]
 8005430:	e7f4      	b.n	800541c <__swsetup_r+0xb0>
 8005432:	2000      	movs	r0, #0
 8005434:	e7f7      	b.n	8005426 <__swsetup_r+0xba>
 8005436:	bf00      	nop
 8005438:	20000014 	.word	0x20000014
 800543c:	0800624c 	.word	0x0800624c
 8005440:	0800626c 	.word	0x0800626c
 8005444:	0800622c 	.word	0x0800622c

08005448 <__sflush_r>:
 8005448:	898a      	ldrh	r2, [r1, #12]
 800544a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800544e:	4605      	mov	r5, r0
 8005450:	0710      	lsls	r0, r2, #28
 8005452:	460c      	mov	r4, r1
 8005454:	d458      	bmi.n	8005508 <__sflush_r+0xc0>
 8005456:	684b      	ldr	r3, [r1, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	dc05      	bgt.n	8005468 <__sflush_r+0x20>
 800545c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800545e:	2b00      	cmp	r3, #0
 8005460:	dc02      	bgt.n	8005468 <__sflush_r+0x20>
 8005462:	2000      	movs	r0, #0
 8005464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800546a:	2e00      	cmp	r6, #0
 800546c:	d0f9      	beq.n	8005462 <__sflush_r+0x1a>
 800546e:	2300      	movs	r3, #0
 8005470:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005474:	682f      	ldr	r7, [r5, #0]
 8005476:	602b      	str	r3, [r5, #0]
 8005478:	d032      	beq.n	80054e0 <__sflush_r+0x98>
 800547a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800547c:	89a3      	ldrh	r3, [r4, #12]
 800547e:	075a      	lsls	r2, r3, #29
 8005480:	d505      	bpl.n	800548e <__sflush_r+0x46>
 8005482:	6863      	ldr	r3, [r4, #4]
 8005484:	1ac0      	subs	r0, r0, r3
 8005486:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005488:	b10b      	cbz	r3, 800548e <__sflush_r+0x46>
 800548a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800548c:	1ac0      	subs	r0, r0, r3
 800548e:	2300      	movs	r3, #0
 8005490:	4602      	mov	r2, r0
 8005492:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005494:	4628      	mov	r0, r5
 8005496:	6a21      	ldr	r1, [r4, #32]
 8005498:	47b0      	blx	r6
 800549a:	1c43      	adds	r3, r0, #1
 800549c:	89a3      	ldrh	r3, [r4, #12]
 800549e:	d106      	bne.n	80054ae <__sflush_r+0x66>
 80054a0:	6829      	ldr	r1, [r5, #0]
 80054a2:	291d      	cmp	r1, #29
 80054a4:	d82c      	bhi.n	8005500 <__sflush_r+0xb8>
 80054a6:	4a2a      	ldr	r2, [pc, #168]	; (8005550 <__sflush_r+0x108>)
 80054a8:	40ca      	lsrs	r2, r1
 80054aa:	07d6      	lsls	r6, r2, #31
 80054ac:	d528      	bpl.n	8005500 <__sflush_r+0xb8>
 80054ae:	2200      	movs	r2, #0
 80054b0:	6062      	str	r2, [r4, #4]
 80054b2:	6922      	ldr	r2, [r4, #16]
 80054b4:	04d9      	lsls	r1, r3, #19
 80054b6:	6022      	str	r2, [r4, #0]
 80054b8:	d504      	bpl.n	80054c4 <__sflush_r+0x7c>
 80054ba:	1c42      	adds	r2, r0, #1
 80054bc:	d101      	bne.n	80054c2 <__sflush_r+0x7a>
 80054be:	682b      	ldr	r3, [r5, #0]
 80054c0:	b903      	cbnz	r3, 80054c4 <__sflush_r+0x7c>
 80054c2:	6560      	str	r0, [r4, #84]	; 0x54
 80054c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054c6:	602f      	str	r7, [r5, #0]
 80054c8:	2900      	cmp	r1, #0
 80054ca:	d0ca      	beq.n	8005462 <__sflush_r+0x1a>
 80054cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054d0:	4299      	cmp	r1, r3
 80054d2:	d002      	beq.n	80054da <__sflush_r+0x92>
 80054d4:	4628      	mov	r0, r5
 80054d6:	f000 f9d5 	bl	8005884 <_free_r>
 80054da:	2000      	movs	r0, #0
 80054dc:	6360      	str	r0, [r4, #52]	; 0x34
 80054de:	e7c1      	b.n	8005464 <__sflush_r+0x1c>
 80054e0:	6a21      	ldr	r1, [r4, #32]
 80054e2:	2301      	movs	r3, #1
 80054e4:	4628      	mov	r0, r5
 80054e6:	47b0      	blx	r6
 80054e8:	1c41      	adds	r1, r0, #1
 80054ea:	d1c7      	bne.n	800547c <__sflush_r+0x34>
 80054ec:	682b      	ldr	r3, [r5, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0c4      	beq.n	800547c <__sflush_r+0x34>
 80054f2:	2b1d      	cmp	r3, #29
 80054f4:	d001      	beq.n	80054fa <__sflush_r+0xb2>
 80054f6:	2b16      	cmp	r3, #22
 80054f8:	d101      	bne.n	80054fe <__sflush_r+0xb6>
 80054fa:	602f      	str	r7, [r5, #0]
 80054fc:	e7b1      	b.n	8005462 <__sflush_r+0x1a>
 80054fe:	89a3      	ldrh	r3, [r4, #12]
 8005500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005504:	81a3      	strh	r3, [r4, #12]
 8005506:	e7ad      	b.n	8005464 <__sflush_r+0x1c>
 8005508:	690f      	ldr	r7, [r1, #16]
 800550a:	2f00      	cmp	r7, #0
 800550c:	d0a9      	beq.n	8005462 <__sflush_r+0x1a>
 800550e:	0793      	lsls	r3, r2, #30
 8005510:	bf18      	it	ne
 8005512:	2300      	movne	r3, #0
 8005514:	680e      	ldr	r6, [r1, #0]
 8005516:	bf08      	it	eq
 8005518:	694b      	ldreq	r3, [r1, #20]
 800551a:	eba6 0807 	sub.w	r8, r6, r7
 800551e:	600f      	str	r7, [r1, #0]
 8005520:	608b      	str	r3, [r1, #8]
 8005522:	f1b8 0f00 	cmp.w	r8, #0
 8005526:	dd9c      	ble.n	8005462 <__sflush_r+0x1a>
 8005528:	4643      	mov	r3, r8
 800552a:	463a      	mov	r2, r7
 800552c:	4628      	mov	r0, r5
 800552e:	6a21      	ldr	r1, [r4, #32]
 8005530:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005532:	47b0      	blx	r6
 8005534:	2800      	cmp	r0, #0
 8005536:	dc06      	bgt.n	8005546 <__sflush_r+0xfe>
 8005538:	89a3      	ldrh	r3, [r4, #12]
 800553a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800553e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005542:	81a3      	strh	r3, [r4, #12]
 8005544:	e78e      	b.n	8005464 <__sflush_r+0x1c>
 8005546:	4407      	add	r7, r0
 8005548:	eba8 0800 	sub.w	r8, r8, r0
 800554c:	e7e9      	b.n	8005522 <__sflush_r+0xda>
 800554e:	bf00      	nop
 8005550:	20400001 	.word	0x20400001

08005554 <_fflush_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	690b      	ldr	r3, [r1, #16]
 8005558:	4605      	mov	r5, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b913      	cbnz	r3, 8005564 <_fflush_r+0x10>
 800555e:	2500      	movs	r5, #0
 8005560:	4628      	mov	r0, r5
 8005562:	bd38      	pop	{r3, r4, r5, pc}
 8005564:	b118      	cbz	r0, 800556e <_fflush_r+0x1a>
 8005566:	6983      	ldr	r3, [r0, #24]
 8005568:	b90b      	cbnz	r3, 800556e <_fflush_r+0x1a>
 800556a:	f000 f887 	bl	800567c <__sinit>
 800556e:	4b14      	ldr	r3, [pc, #80]	; (80055c0 <_fflush_r+0x6c>)
 8005570:	429c      	cmp	r4, r3
 8005572:	d11b      	bne.n	80055ac <_fflush_r+0x58>
 8005574:	686c      	ldr	r4, [r5, #4]
 8005576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0ef      	beq.n	800555e <_fflush_r+0xa>
 800557e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005580:	07d0      	lsls	r0, r2, #31
 8005582:	d404      	bmi.n	800558e <_fflush_r+0x3a>
 8005584:	0599      	lsls	r1, r3, #22
 8005586:	d402      	bmi.n	800558e <_fflush_r+0x3a>
 8005588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800558a:	f000 f915 	bl	80057b8 <__retarget_lock_acquire_recursive>
 800558e:	4628      	mov	r0, r5
 8005590:	4621      	mov	r1, r4
 8005592:	f7ff ff59 	bl	8005448 <__sflush_r>
 8005596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005598:	4605      	mov	r5, r0
 800559a:	07da      	lsls	r2, r3, #31
 800559c:	d4e0      	bmi.n	8005560 <_fflush_r+0xc>
 800559e:	89a3      	ldrh	r3, [r4, #12]
 80055a0:	059b      	lsls	r3, r3, #22
 80055a2:	d4dd      	bmi.n	8005560 <_fflush_r+0xc>
 80055a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055a6:	f000 f908 	bl	80057ba <__retarget_lock_release_recursive>
 80055aa:	e7d9      	b.n	8005560 <_fflush_r+0xc>
 80055ac:	4b05      	ldr	r3, [pc, #20]	; (80055c4 <_fflush_r+0x70>)
 80055ae:	429c      	cmp	r4, r3
 80055b0:	d101      	bne.n	80055b6 <_fflush_r+0x62>
 80055b2:	68ac      	ldr	r4, [r5, #8]
 80055b4:	e7df      	b.n	8005576 <_fflush_r+0x22>
 80055b6:	4b04      	ldr	r3, [pc, #16]	; (80055c8 <_fflush_r+0x74>)
 80055b8:	429c      	cmp	r4, r3
 80055ba:	bf08      	it	eq
 80055bc:	68ec      	ldreq	r4, [r5, #12]
 80055be:	e7da      	b.n	8005576 <_fflush_r+0x22>
 80055c0:	0800624c 	.word	0x0800624c
 80055c4:	0800626c 	.word	0x0800626c
 80055c8:	0800622c 	.word	0x0800622c

080055cc <std>:
 80055cc:	2300      	movs	r3, #0
 80055ce:	b510      	push	{r4, lr}
 80055d0:	4604      	mov	r4, r0
 80055d2:	e9c0 3300 	strd	r3, r3, [r0]
 80055d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055da:	6083      	str	r3, [r0, #8]
 80055dc:	8181      	strh	r1, [r0, #12]
 80055de:	6643      	str	r3, [r0, #100]	; 0x64
 80055e0:	81c2      	strh	r2, [r0, #14]
 80055e2:	6183      	str	r3, [r0, #24]
 80055e4:	4619      	mov	r1, r3
 80055e6:	2208      	movs	r2, #8
 80055e8:	305c      	adds	r0, #92	; 0x5c
 80055ea:	f7ff fdd7 	bl	800519c <memset>
 80055ee:	4b05      	ldr	r3, [pc, #20]	; (8005604 <std+0x38>)
 80055f0:	6224      	str	r4, [r4, #32]
 80055f2:	6263      	str	r3, [r4, #36]	; 0x24
 80055f4:	4b04      	ldr	r3, [pc, #16]	; (8005608 <std+0x3c>)
 80055f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80055f8:	4b04      	ldr	r3, [pc, #16]	; (800560c <std+0x40>)
 80055fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055fc:	4b04      	ldr	r3, [pc, #16]	; (8005610 <std+0x44>)
 80055fe:	6323      	str	r3, [r4, #48]	; 0x30
 8005600:	bd10      	pop	{r4, pc}
 8005602:	bf00      	nop
 8005604:	08005fcd 	.word	0x08005fcd
 8005608:	08005fef 	.word	0x08005fef
 800560c:	08006027 	.word	0x08006027
 8005610:	0800604b 	.word	0x0800604b

08005614 <_cleanup_r>:
 8005614:	4901      	ldr	r1, [pc, #4]	; (800561c <_cleanup_r+0x8>)
 8005616:	f000 b8af 	b.w	8005778 <_fwalk_reent>
 800561a:	bf00      	nop
 800561c:	08005555 	.word	0x08005555

08005620 <__sfmoreglue>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	2568      	movs	r5, #104	; 0x68
 8005624:	1e4a      	subs	r2, r1, #1
 8005626:	4355      	muls	r5, r2
 8005628:	460e      	mov	r6, r1
 800562a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800562e:	f000 f975 	bl	800591c <_malloc_r>
 8005632:	4604      	mov	r4, r0
 8005634:	b140      	cbz	r0, 8005648 <__sfmoreglue+0x28>
 8005636:	2100      	movs	r1, #0
 8005638:	e9c0 1600 	strd	r1, r6, [r0]
 800563c:	300c      	adds	r0, #12
 800563e:	60a0      	str	r0, [r4, #8]
 8005640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005644:	f7ff fdaa 	bl	800519c <memset>
 8005648:	4620      	mov	r0, r4
 800564a:	bd70      	pop	{r4, r5, r6, pc}

0800564c <__sfp_lock_acquire>:
 800564c:	4801      	ldr	r0, [pc, #4]	; (8005654 <__sfp_lock_acquire+0x8>)
 800564e:	f000 b8b3 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 8005652:	bf00      	nop
 8005654:	20000e90 	.word	0x20000e90

08005658 <__sfp_lock_release>:
 8005658:	4801      	ldr	r0, [pc, #4]	; (8005660 <__sfp_lock_release+0x8>)
 800565a:	f000 b8ae 	b.w	80057ba <__retarget_lock_release_recursive>
 800565e:	bf00      	nop
 8005660:	20000e90 	.word	0x20000e90

08005664 <__sinit_lock_acquire>:
 8005664:	4801      	ldr	r0, [pc, #4]	; (800566c <__sinit_lock_acquire+0x8>)
 8005666:	f000 b8a7 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 800566a:	bf00      	nop
 800566c:	20000e8b 	.word	0x20000e8b

08005670 <__sinit_lock_release>:
 8005670:	4801      	ldr	r0, [pc, #4]	; (8005678 <__sinit_lock_release+0x8>)
 8005672:	f000 b8a2 	b.w	80057ba <__retarget_lock_release_recursive>
 8005676:	bf00      	nop
 8005678:	20000e8b 	.word	0x20000e8b

0800567c <__sinit>:
 800567c:	b510      	push	{r4, lr}
 800567e:	4604      	mov	r4, r0
 8005680:	f7ff fff0 	bl	8005664 <__sinit_lock_acquire>
 8005684:	69a3      	ldr	r3, [r4, #24]
 8005686:	b11b      	cbz	r3, 8005690 <__sinit+0x14>
 8005688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800568c:	f7ff bff0 	b.w	8005670 <__sinit_lock_release>
 8005690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005694:	6523      	str	r3, [r4, #80]	; 0x50
 8005696:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <__sinit+0x68>)
 8005698:	4a13      	ldr	r2, [pc, #76]	; (80056e8 <__sinit+0x6c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	62a2      	str	r2, [r4, #40]	; 0x28
 800569e:	42a3      	cmp	r3, r4
 80056a0:	bf08      	it	eq
 80056a2:	2301      	moveq	r3, #1
 80056a4:	4620      	mov	r0, r4
 80056a6:	bf08      	it	eq
 80056a8:	61a3      	streq	r3, [r4, #24]
 80056aa:	f000 f81f 	bl	80056ec <__sfp>
 80056ae:	6060      	str	r0, [r4, #4]
 80056b0:	4620      	mov	r0, r4
 80056b2:	f000 f81b 	bl	80056ec <__sfp>
 80056b6:	60a0      	str	r0, [r4, #8]
 80056b8:	4620      	mov	r0, r4
 80056ba:	f000 f817 	bl	80056ec <__sfp>
 80056be:	2200      	movs	r2, #0
 80056c0:	2104      	movs	r1, #4
 80056c2:	60e0      	str	r0, [r4, #12]
 80056c4:	6860      	ldr	r0, [r4, #4]
 80056c6:	f7ff ff81 	bl	80055cc <std>
 80056ca:	2201      	movs	r2, #1
 80056cc:	2109      	movs	r1, #9
 80056ce:	68a0      	ldr	r0, [r4, #8]
 80056d0:	f7ff ff7c 	bl	80055cc <std>
 80056d4:	2202      	movs	r2, #2
 80056d6:	2112      	movs	r1, #18
 80056d8:	68e0      	ldr	r0, [r4, #12]
 80056da:	f7ff ff77 	bl	80055cc <std>
 80056de:	2301      	movs	r3, #1
 80056e0:	61a3      	str	r3, [r4, #24]
 80056e2:	e7d1      	b.n	8005688 <__sinit+0xc>
 80056e4:	08006228 	.word	0x08006228
 80056e8:	08005615 	.word	0x08005615

080056ec <__sfp>:
 80056ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ee:	4607      	mov	r7, r0
 80056f0:	f7ff ffac 	bl	800564c <__sfp_lock_acquire>
 80056f4:	4b1e      	ldr	r3, [pc, #120]	; (8005770 <__sfp+0x84>)
 80056f6:	681e      	ldr	r6, [r3, #0]
 80056f8:	69b3      	ldr	r3, [r6, #24]
 80056fa:	b913      	cbnz	r3, 8005702 <__sfp+0x16>
 80056fc:	4630      	mov	r0, r6
 80056fe:	f7ff ffbd 	bl	800567c <__sinit>
 8005702:	3648      	adds	r6, #72	; 0x48
 8005704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005708:	3b01      	subs	r3, #1
 800570a:	d503      	bpl.n	8005714 <__sfp+0x28>
 800570c:	6833      	ldr	r3, [r6, #0]
 800570e:	b30b      	cbz	r3, 8005754 <__sfp+0x68>
 8005710:	6836      	ldr	r6, [r6, #0]
 8005712:	e7f7      	b.n	8005704 <__sfp+0x18>
 8005714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005718:	b9d5      	cbnz	r5, 8005750 <__sfp+0x64>
 800571a:	4b16      	ldr	r3, [pc, #88]	; (8005774 <__sfp+0x88>)
 800571c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005720:	60e3      	str	r3, [r4, #12]
 8005722:	6665      	str	r5, [r4, #100]	; 0x64
 8005724:	f000 f847 	bl	80057b6 <__retarget_lock_init_recursive>
 8005728:	f7ff ff96 	bl	8005658 <__sfp_lock_release>
 800572c:	2208      	movs	r2, #8
 800572e:	4629      	mov	r1, r5
 8005730:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005734:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005738:	6025      	str	r5, [r4, #0]
 800573a:	61a5      	str	r5, [r4, #24]
 800573c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005740:	f7ff fd2c 	bl	800519c <memset>
 8005744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800574c:	4620      	mov	r0, r4
 800574e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005750:	3468      	adds	r4, #104	; 0x68
 8005752:	e7d9      	b.n	8005708 <__sfp+0x1c>
 8005754:	2104      	movs	r1, #4
 8005756:	4638      	mov	r0, r7
 8005758:	f7ff ff62 	bl	8005620 <__sfmoreglue>
 800575c:	4604      	mov	r4, r0
 800575e:	6030      	str	r0, [r6, #0]
 8005760:	2800      	cmp	r0, #0
 8005762:	d1d5      	bne.n	8005710 <__sfp+0x24>
 8005764:	f7ff ff78 	bl	8005658 <__sfp_lock_release>
 8005768:	230c      	movs	r3, #12
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	e7ee      	b.n	800574c <__sfp+0x60>
 800576e:	bf00      	nop
 8005770:	08006228 	.word	0x08006228
 8005774:	ffff0001 	.word	0xffff0001

08005778 <_fwalk_reent>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	4606      	mov	r6, r0
 800577e:	4688      	mov	r8, r1
 8005780:	2700      	movs	r7, #0
 8005782:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800578a:	f1b9 0901 	subs.w	r9, r9, #1
 800578e:	d505      	bpl.n	800579c <_fwalk_reent+0x24>
 8005790:	6824      	ldr	r4, [r4, #0]
 8005792:	2c00      	cmp	r4, #0
 8005794:	d1f7      	bne.n	8005786 <_fwalk_reent+0xe>
 8005796:	4638      	mov	r0, r7
 8005798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800579c:	89ab      	ldrh	r3, [r5, #12]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d907      	bls.n	80057b2 <_fwalk_reent+0x3a>
 80057a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057a6:	3301      	adds	r3, #1
 80057a8:	d003      	beq.n	80057b2 <_fwalk_reent+0x3a>
 80057aa:	4629      	mov	r1, r5
 80057ac:	4630      	mov	r0, r6
 80057ae:	47c0      	blx	r8
 80057b0:	4307      	orrs	r7, r0
 80057b2:	3568      	adds	r5, #104	; 0x68
 80057b4:	e7e9      	b.n	800578a <_fwalk_reent+0x12>

080057b6 <__retarget_lock_init_recursive>:
 80057b6:	4770      	bx	lr

080057b8 <__retarget_lock_acquire_recursive>:
 80057b8:	4770      	bx	lr

080057ba <__retarget_lock_release_recursive>:
 80057ba:	4770      	bx	lr

080057bc <__swhatbuf_r>:
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	460e      	mov	r6, r1
 80057c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c4:	4614      	mov	r4, r2
 80057c6:	2900      	cmp	r1, #0
 80057c8:	461d      	mov	r5, r3
 80057ca:	b096      	sub	sp, #88	; 0x58
 80057cc:	da07      	bge.n	80057de <__swhatbuf_r+0x22>
 80057ce:	2300      	movs	r3, #0
 80057d0:	602b      	str	r3, [r5, #0]
 80057d2:	89b3      	ldrh	r3, [r6, #12]
 80057d4:	061a      	lsls	r2, r3, #24
 80057d6:	d410      	bmi.n	80057fa <__swhatbuf_r+0x3e>
 80057d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057dc:	e00e      	b.n	80057fc <__swhatbuf_r+0x40>
 80057de:	466a      	mov	r2, sp
 80057e0:	f000 fc5a 	bl	8006098 <_fstat_r>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	dbf2      	blt.n	80057ce <__swhatbuf_r+0x12>
 80057e8:	9a01      	ldr	r2, [sp, #4]
 80057ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057f2:	425a      	negs	r2, r3
 80057f4:	415a      	adcs	r2, r3
 80057f6:	602a      	str	r2, [r5, #0]
 80057f8:	e7ee      	b.n	80057d8 <__swhatbuf_r+0x1c>
 80057fa:	2340      	movs	r3, #64	; 0x40
 80057fc:	2000      	movs	r0, #0
 80057fe:	6023      	str	r3, [r4, #0]
 8005800:	b016      	add	sp, #88	; 0x58
 8005802:	bd70      	pop	{r4, r5, r6, pc}

08005804 <__smakebuf_r>:
 8005804:	898b      	ldrh	r3, [r1, #12]
 8005806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005808:	079d      	lsls	r5, r3, #30
 800580a:	4606      	mov	r6, r0
 800580c:	460c      	mov	r4, r1
 800580e:	d507      	bpl.n	8005820 <__smakebuf_r+0x1c>
 8005810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	6123      	str	r3, [r4, #16]
 8005818:	2301      	movs	r3, #1
 800581a:	6163      	str	r3, [r4, #20]
 800581c:	b002      	add	sp, #8
 800581e:	bd70      	pop	{r4, r5, r6, pc}
 8005820:	466a      	mov	r2, sp
 8005822:	ab01      	add	r3, sp, #4
 8005824:	f7ff ffca 	bl	80057bc <__swhatbuf_r>
 8005828:	9900      	ldr	r1, [sp, #0]
 800582a:	4605      	mov	r5, r0
 800582c:	4630      	mov	r0, r6
 800582e:	f000 f875 	bl	800591c <_malloc_r>
 8005832:	b948      	cbnz	r0, 8005848 <__smakebuf_r+0x44>
 8005834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005838:	059a      	lsls	r2, r3, #22
 800583a:	d4ef      	bmi.n	800581c <__smakebuf_r+0x18>
 800583c:	f023 0303 	bic.w	r3, r3, #3
 8005840:	f043 0302 	orr.w	r3, r3, #2
 8005844:	81a3      	strh	r3, [r4, #12]
 8005846:	e7e3      	b.n	8005810 <__smakebuf_r+0xc>
 8005848:	4b0d      	ldr	r3, [pc, #52]	; (8005880 <__smakebuf_r+0x7c>)
 800584a:	62b3      	str	r3, [r6, #40]	; 0x28
 800584c:	89a3      	ldrh	r3, [r4, #12]
 800584e:	6020      	str	r0, [r4, #0]
 8005850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005854:	81a3      	strh	r3, [r4, #12]
 8005856:	9b00      	ldr	r3, [sp, #0]
 8005858:	6120      	str	r0, [r4, #16]
 800585a:	6163      	str	r3, [r4, #20]
 800585c:	9b01      	ldr	r3, [sp, #4]
 800585e:	b15b      	cbz	r3, 8005878 <__smakebuf_r+0x74>
 8005860:	4630      	mov	r0, r6
 8005862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005866:	f000 fc29 	bl	80060bc <_isatty_r>
 800586a:	b128      	cbz	r0, 8005878 <__smakebuf_r+0x74>
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	f023 0303 	bic.w	r3, r3, #3
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	81a3      	strh	r3, [r4, #12]
 8005878:	89a0      	ldrh	r0, [r4, #12]
 800587a:	4305      	orrs	r5, r0
 800587c:	81a5      	strh	r5, [r4, #12]
 800587e:	e7cd      	b.n	800581c <__smakebuf_r+0x18>
 8005880:	08005615 	.word	0x08005615

08005884 <_free_r>:
 8005884:	b538      	push	{r3, r4, r5, lr}
 8005886:	4605      	mov	r5, r0
 8005888:	2900      	cmp	r1, #0
 800588a:	d043      	beq.n	8005914 <_free_r+0x90>
 800588c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005890:	1f0c      	subs	r4, r1, #4
 8005892:	2b00      	cmp	r3, #0
 8005894:	bfb8      	it	lt
 8005896:	18e4      	addlt	r4, r4, r3
 8005898:	f000 fc40 	bl	800611c <__malloc_lock>
 800589c:	4a1e      	ldr	r2, [pc, #120]	; (8005918 <_free_r+0x94>)
 800589e:	6813      	ldr	r3, [r2, #0]
 80058a0:	4610      	mov	r0, r2
 80058a2:	b933      	cbnz	r3, 80058b2 <_free_r+0x2e>
 80058a4:	6063      	str	r3, [r4, #4]
 80058a6:	6014      	str	r4, [r2, #0]
 80058a8:	4628      	mov	r0, r5
 80058aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058ae:	f000 bc3b 	b.w	8006128 <__malloc_unlock>
 80058b2:	42a3      	cmp	r3, r4
 80058b4:	d90a      	bls.n	80058cc <_free_r+0x48>
 80058b6:	6821      	ldr	r1, [r4, #0]
 80058b8:	1862      	adds	r2, r4, r1
 80058ba:	4293      	cmp	r3, r2
 80058bc:	bf01      	itttt	eq
 80058be:	681a      	ldreq	r2, [r3, #0]
 80058c0:	685b      	ldreq	r3, [r3, #4]
 80058c2:	1852      	addeq	r2, r2, r1
 80058c4:	6022      	streq	r2, [r4, #0]
 80058c6:	6063      	str	r3, [r4, #4]
 80058c8:	6004      	str	r4, [r0, #0]
 80058ca:	e7ed      	b.n	80058a8 <_free_r+0x24>
 80058cc:	461a      	mov	r2, r3
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	b10b      	cbz	r3, 80058d6 <_free_r+0x52>
 80058d2:	42a3      	cmp	r3, r4
 80058d4:	d9fa      	bls.n	80058cc <_free_r+0x48>
 80058d6:	6811      	ldr	r1, [r2, #0]
 80058d8:	1850      	adds	r0, r2, r1
 80058da:	42a0      	cmp	r0, r4
 80058dc:	d10b      	bne.n	80058f6 <_free_r+0x72>
 80058de:	6820      	ldr	r0, [r4, #0]
 80058e0:	4401      	add	r1, r0
 80058e2:	1850      	adds	r0, r2, r1
 80058e4:	4283      	cmp	r3, r0
 80058e6:	6011      	str	r1, [r2, #0]
 80058e8:	d1de      	bne.n	80058a8 <_free_r+0x24>
 80058ea:	6818      	ldr	r0, [r3, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	4401      	add	r1, r0
 80058f0:	6011      	str	r1, [r2, #0]
 80058f2:	6053      	str	r3, [r2, #4]
 80058f4:	e7d8      	b.n	80058a8 <_free_r+0x24>
 80058f6:	d902      	bls.n	80058fe <_free_r+0x7a>
 80058f8:	230c      	movs	r3, #12
 80058fa:	602b      	str	r3, [r5, #0]
 80058fc:	e7d4      	b.n	80058a8 <_free_r+0x24>
 80058fe:	6820      	ldr	r0, [r4, #0]
 8005900:	1821      	adds	r1, r4, r0
 8005902:	428b      	cmp	r3, r1
 8005904:	bf01      	itttt	eq
 8005906:	6819      	ldreq	r1, [r3, #0]
 8005908:	685b      	ldreq	r3, [r3, #4]
 800590a:	1809      	addeq	r1, r1, r0
 800590c:	6021      	streq	r1, [r4, #0]
 800590e:	6063      	str	r3, [r4, #4]
 8005910:	6054      	str	r4, [r2, #4]
 8005912:	e7c9      	b.n	80058a8 <_free_r+0x24>
 8005914:	bd38      	pop	{r3, r4, r5, pc}
 8005916:	bf00      	nop
 8005918:	20000dd4 	.word	0x20000dd4

0800591c <_malloc_r>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	1ccd      	adds	r5, r1, #3
 8005920:	f025 0503 	bic.w	r5, r5, #3
 8005924:	3508      	adds	r5, #8
 8005926:	2d0c      	cmp	r5, #12
 8005928:	bf38      	it	cc
 800592a:	250c      	movcc	r5, #12
 800592c:	2d00      	cmp	r5, #0
 800592e:	4606      	mov	r6, r0
 8005930:	db01      	blt.n	8005936 <_malloc_r+0x1a>
 8005932:	42a9      	cmp	r1, r5
 8005934:	d903      	bls.n	800593e <_malloc_r+0x22>
 8005936:	230c      	movs	r3, #12
 8005938:	6033      	str	r3, [r6, #0]
 800593a:	2000      	movs	r0, #0
 800593c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800593e:	f000 fbed 	bl	800611c <__malloc_lock>
 8005942:	4921      	ldr	r1, [pc, #132]	; (80059c8 <_malloc_r+0xac>)
 8005944:	680a      	ldr	r2, [r1, #0]
 8005946:	4614      	mov	r4, r2
 8005948:	b99c      	cbnz	r4, 8005972 <_malloc_r+0x56>
 800594a:	4f20      	ldr	r7, [pc, #128]	; (80059cc <_malloc_r+0xb0>)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	b923      	cbnz	r3, 800595a <_malloc_r+0x3e>
 8005950:	4621      	mov	r1, r4
 8005952:	4630      	mov	r0, r6
 8005954:	f000 fb2a 	bl	8005fac <_sbrk_r>
 8005958:	6038      	str	r0, [r7, #0]
 800595a:	4629      	mov	r1, r5
 800595c:	4630      	mov	r0, r6
 800595e:	f000 fb25 	bl	8005fac <_sbrk_r>
 8005962:	1c43      	adds	r3, r0, #1
 8005964:	d123      	bne.n	80059ae <_malloc_r+0x92>
 8005966:	230c      	movs	r3, #12
 8005968:	4630      	mov	r0, r6
 800596a:	6033      	str	r3, [r6, #0]
 800596c:	f000 fbdc 	bl	8006128 <__malloc_unlock>
 8005970:	e7e3      	b.n	800593a <_malloc_r+0x1e>
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	1b5b      	subs	r3, r3, r5
 8005976:	d417      	bmi.n	80059a8 <_malloc_r+0x8c>
 8005978:	2b0b      	cmp	r3, #11
 800597a:	d903      	bls.n	8005984 <_malloc_r+0x68>
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	441c      	add	r4, r3
 8005980:	6025      	str	r5, [r4, #0]
 8005982:	e004      	b.n	800598e <_malloc_r+0x72>
 8005984:	6863      	ldr	r3, [r4, #4]
 8005986:	42a2      	cmp	r2, r4
 8005988:	bf0c      	ite	eq
 800598a:	600b      	streq	r3, [r1, #0]
 800598c:	6053      	strne	r3, [r2, #4]
 800598e:	4630      	mov	r0, r6
 8005990:	f000 fbca 	bl	8006128 <__malloc_unlock>
 8005994:	f104 000b 	add.w	r0, r4, #11
 8005998:	1d23      	adds	r3, r4, #4
 800599a:	f020 0007 	bic.w	r0, r0, #7
 800599e:	1ac2      	subs	r2, r0, r3
 80059a0:	d0cc      	beq.n	800593c <_malloc_r+0x20>
 80059a2:	1a1b      	subs	r3, r3, r0
 80059a4:	50a3      	str	r3, [r4, r2]
 80059a6:	e7c9      	b.n	800593c <_malloc_r+0x20>
 80059a8:	4622      	mov	r2, r4
 80059aa:	6864      	ldr	r4, [r4, #4]
 80059ac:	e7cc      	b.n	8005948 <_malloc_r+0x2c>
 80059ae:	1cc4      	adds	r4, r0, #3
 80059b0:	f024 0403 	bic.w	r4, r4, #3
 80059b4:	42a0      	cmp	r0, r4
 80059b6:	d0e3      	beq.n	8005980 <_malloc_r+0x64>
 80059b8:	1a21      	subs	r1, r4, r0
 80059ba:	4630      	mov	r0, r6
 80059bc:	f000 faf6 	bl	8005fac <_sbrk_r>
 80059c0:	3001      	adds	r0, #1
 80059c2:	d1dd      	bne.n	8005980 <_malloc_r+0x64>
 80059c4:	e7cf      	b.n	8005966 <_malloc_r+0x4a>
 80059c6:	bf00      	nop
 80059c8:	20000dd4 	.word	0x20000dd4
 80059cc:	20000dd8 	.word	0x20000dd8

080059d0 <__sfputc_r>:
 80059d0:	6893      	ldr	r3, [r2, #8]
 80059d2:	b410      	push	{r4}
 80059d4:	3b01      	subs	r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	6093      	str	r3, [r2, #8]
 80059da:	da07      	bge.n	80059ec <__sfputc_r+0x1c>
 80059dc:	6994      	ldr	r4, [r2, #24]
 80059de:	42a3      	cmp	r3, r4
 80059e0:	db01      	blt.n	80059e6 <__sfputc_r+0x16>
 80059e2:	290a      	cmp	r1, #10
 80059e4:	d102      	bne.n	80059ec <__sfputc_r+0x1c>
 80059e6:	bc10      	pop	{r4}
 80059e8:	f7ff bc6e 	b.w	80052c8 <__swbuf_r>
 80059ec:	6813      	ldr	r3, [r2, #0]
 80059ee:	1c58      	adds	r0, r3, #1
 80059f0:	6010      	str	r0, [r2, #0]
 80059f2:	7019      	strb	r1, [r3, #0]
 80059f4:	4608      	mov	r0, r1
 80059f6:	bc10      	pop	{r4}
 80059f8:	4770      	bx	lr

080059fa <__sfputs_r>:
 80059fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fc:	4606      	mov	r6, r0
 80059fe:	460f      	mov	r7, r1
 8005a00:	4614      	mov	r4, r2
 8005a02:	18d5      	adds	r5, r2, r3
 8005a04:	42ac      	cmp	r4, r5
 8005a06:	d101      	bne.n	8005a0c <__sfputs_r+0x12>
 8005a08:	2000      	movs	r0, #0
 8005a0a:	e007      	b.n	8005a1c <__sfputs_r+0x22>
 8005a0c:	463a      	mov	r2, r7
 8005a0e:	4630      	mov	r0, r6
 8005a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a14:	f7ff ffdc 	bl	80059d0 <__sfputc_r>
 8005a18:	1c43      	adds	r3, r0, #1
 8005a1a:	d1f3      	bne.n	8005a04 <__sfputs_r+0xa>
 8005a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a20 <_vfiprintf_r>:
 8005a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a24:	460d      	mov	r5, r1
 8005a26:	4614      	mov	r4, r2
 8005a28:	4698      	mov	r8, r3
 8005a2a:	4606      	mov	r6, r0
 8005a2c:	b09d      	sub	sp, #116	; 0x74
 8005a2e:	b118      	cbz	r0, 8005a38 <_vfiprintf_r+0x18>
 8005a30:	6983      	ldr	r3, [r0, #24]
 8005a32:	b90b      	cbnz	r3, 8005a38 <_vfiprintf_r+0x18>
 8005a34:	f7ff fe22 	bl	800567c <__sinit>
 8005a38:	4b89      	ldr	r3, [pc, #548]	; (8005c60 <_vfiprintf_r+0x240>)
 8005a3a:	429d      	cmp	r5, r3
 8005a3c:	d11b      	bne.n	8005a76 <_vfiprintf_r+0x56>
 8005a3e:	6875      	ldr	r5, [r6, #4]
 8005a40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a42:	07d9      	lsls	r1, r3, #31
 8005a44:	d405      	bmi.n	8005a52 <_vfiprintf_r+0x32>
 8005a46:	89ab      	ldrh	r3, [r5, #12]
 8005a48:	059a      	lsls	r2, r3, #22
 8005a4a:	d402      	bmi.n	8005a52 <_vfiprintf_r+0x32>
 8005a4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a4e:	f7ff feb3 	bl	80057b8 <__retarget_lock_acquire_recursive>
 8005a52:	89ab      	ldrh	r3, [r5, #12]
 8005a54:	071b      	lsls	r3, r3, #28
 8005a56:	d501      	bpl.n	8005a5c <_vfiprintf_r+0x3c>
 8005a58:	692b      	ldr	r3, [r5, #16]
 8005a5a:	b9eb      	cbnz	r3, 8005a98 <_vfiprintf_r+0x78>
 8005a5c:	4629      	mov	r1, r5
 8005a5e:	4630      	mov	r0, r6
 8005a60:	f7ff fc84 	bl	800536c <__swsetup_r>
 8005a64:	b1c0      	cbz	r0, 8005a98 <_vfiprintf_r+0x78>
 8005a66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a68:	07dc      	lsls	r4, r3, #31
 8005a6a:	d50e      	bpl.n	8005a8a <_vfiprintf_r+0x6a>
 8005a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a70:	b01d      	add	sp, #116	; 0x74
 8005a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a76:	4b7b      	ldr	r3, [pc, #492]	; (8005c64 <_vfiprintf_r+0x244>)
 8005a78:	429d      	cmp	r5, r3
 8005a7a:	d101      	bne.n	8005a80 <_vfiprintf_r+0x60>
 8005a7c:	68b5      	ldr	r5, [r6, #8]
 8005a7e:	e7df      	b.n	8005a40 <_vfiprintf_r+0x20>
 8005a80:	4b79      	ldr	r3, [pc, #484]	; (8005c68 <_vfiprintf_r+0x248>)
 8005a82:	429d      	cmp	r5, r3
 8005a84:	bf08      	it	eq
 8005a86:	68f5      	ldreq	r5, [r6, #12]
 8005a88:	e7da      	b.n	8005a40 <_vfiprintf_r+0x20>
 8005a8a:	89ab      	ldrh	r3, [r5, #12]
 8005a8c:	0598      	lsls	r0, r3, #22
 8005a8e:	d4ed      	bmi.n	8005a6c <_vfiprintf_r+0x4c>
 8005a90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a92:	f7ff fe92 	bl	80057ba <__retarget_lock_release_recursive>
 8005a96:	e7e9      	b.n	8005a6c <_vfiprintf_r+0x4c>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a9c:	2320      	movs	r3, #32
 8005a9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005aa2:	2330      	movs	r3, #48	; 0x30
 8005aa4:	f04f 0901 	mov.w	r9, #1
 8005aa8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aac:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005c6c <_vfiprintf_r+0x24c>
 8005ab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ab4:	4623      	mov	r3, r4
 8005ab6:	469a      	mov	sl, r3
 8005ab8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005abc:	b10a      	cbz	r2, 8005ac2 <_vfiprintf_r+0xa2>
 8005abe:	2a25      	cmp	r2, #37	; 0x25
 8005ac0:	d1f9      	bne.n	8005ab6 <_vfiprintf_r+0x96>
 8005ac2:	ebba 0b04 	subs.w	fp, sl, r4
 8005ac6:	d00b      	beq.n	8005ae0 <_vfiprintf_r+0xc0>
 8005ac8:	465b      	mov	r3, fp
 8005aca:	4622      	mov	r2, r4
 8005acc:	4629      	mov	r1, r5
 8005ace:	4630      	mov	r0, r6
 8005ad0:	f7ff ff93 	bl	80059fa <__sfputs_r>
 8005ad4:	3001      	adds	r0, #1
 8005ad6:	f000 80aa 	beq.w	8005c2e <_vfiprintf_r+0x20e>
 8005ada:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005adc:	445a      	add	r2, fp
 8005ade:	9209      	str	r2, [sp, #36]	; 0x24
 8005ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80a2 	beq.w	8005c2e <_vfiprintf_r+0x20e>
 8005aea:	2300      	movs	r3, #0
 8005aec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005af0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005af4:	f10a 0a01 	add.w	sl, sl, #1
 8005af8:	9304      	str	r3, [sp, #16]
 8005afa:	9307      	str	r3, [sp, #28]
 8005afc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b00:	931a      	str	r3, [sp, #104]	; 0x68
 8005b02:	4654      	mov	r4, sl
 8005b04:	2205      	movs	r2, #5
 8005b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b0a:	4858      	ldr	r0, [pc, #352]	; (8005c6c <_vfiprintf_r+0x24c>)
 8005b0c:	f000 faf8 	bl	8006100 <memchr>
 8005b10:	9a04      	ldr	r2, [sp, #16]
 8005b12:	b9d8      	cbnz	r0, 8005b4c <_vfiprintf_r+0x12c>
 8005b14:	06d1      	lsls	r1, r2, #27
 8005b16:	bf44      	itt	mi
 8005b18:	2320      	movmi	r3, #32
 8005b1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b1e:	0713      	lsls	r3, r2, #28
 8005b20:	bf44      	itt	mi
 8005b22:	232b      	movmi	r3, #43	; 0x2b
 8005b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b28:	f89a 3000 	ldrb.w	r3, [sl]
 8005b2c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b2e:	d015      	beq.n	8005b5c <_vfiprintf_r+0x13c>
 8005b30:	4654      	mov	r4, sl
 8005b32:	2000      	movs	r0, #0
 8005b34:	f04f 0c0a 	mov.w	ip, #10
 8005b38:	9a07      	ldr	r2, [sp, #28]
 8005b3a:	4621      	mov	r1, r4
 8005b3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b40:	3b30      	subs	r3, #48	; 0x30
 8005b42:	2b09      	cmp	r3, #9
 8005b44:	d94e      	bls.n	8005be4 <_vfiprintf_r+0x1c4>
 8005b46:	b1b0      	cbz	r0, 8005b76 <_vfiprintf_r+0x156>
 8005b48:	9207      	str	r2, [sp, #28]
 8005b4a:	e014      	b.n	8005b76 <_vfiprintf_r+0x156>
 8005b4c:	eba0 0308 	sub.w	r3, r0, r8
 8005b50:	fa09 f303 	lsl.w	r3, r9, r3
 8005b54:	4313      	orrs	r3, r2
 8005b56:	46a2      	mov	sl, r4
 8005b58:	9304      	str	r3, [sp, #16]
 8005b5a:	e7d2      	b.n	8005b02 <_vfiprintf_r+0xe2>
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	1d19      	adds	r1, r3, #4
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	9103      	str	r1, [sp, #12]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	bfbb      	ittet	lt
 8005b68:	425b      	neglt	r3, r3
 8005b6a:	f042 0202 	orrlt.w	r2, r2, #2
 8005b6e:	9307      	strge	r3, [sp, #28]
 8005b70:	9307      	strlt	r3, [sp, #28]
 8005b72:	bfb8      	it	lt
 8005b74:	9204      	strlt	r2, [sp, #16]
 8005b76:	7823      	ldrb	r3, [r4, #0]
 8005b78:	2b2e      	cmp	r3, #46	; 0x2e
 8005b7a:	d10c      	bne.n	8005b96 <_vfiprintf_r+0x176>
 8005b7c:	7863      	ldrb	r3, [r4, #1]
 8005b7e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b80:	d135      	bne.n	8005bee <_vfiprintf_r+0x1ce>
 8005b82:	9b03      	ldr	r3, [sp, #12]
 8005b84:	3402      	adds	r4, #2
 8005b86:	1d1a      	adds	r2, r3, #4
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	9203      	str	r2, [sp, #12]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	bfb8      	it	lt
 8005b90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005b94:	9305      	str	r3, [sp, #20]
 8005b96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005c7c <_vfiprintf_r+0x25c>
 8005b9a:	2203      	movs	r2, #3
 8005b9c:	4650      	mov	r0, sl
 8005b9e:	7821      	ldrb	r1, [r4, #0]
 8005ba0:	f000 faae 	bl	8006100 <memchr>
 8005ba4:	b140      	cbz	r0, 8005bb8 <_vfiprintf_r+0x198>
 8005ba6:	2340      	movs	r3, #64	; 0x40
 8005ba8:	eba0 000a 	sub.w	r0, r0, sl
 8005bac:	fa03 f000 	lsl.w	r0, r3, r0
 8005bb0:	9b04      	ldr	r3, [sp, #16]
 8005bb2:	3401      	adds	r4, #1
 8005bb4:	4303      	orrs	r3, r0
 8005bb6:	9304      	str	r3, [sp, #16]
 8005bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bbc:	2206      	movs	r2, #6
 8005bbe:	482c      	ldr	r0, [pc, #176]	; (8005c70 <_vfiprintf_r+0x250>)
 8005bc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005bc4:	f000 fa9c 	bl	8006100 <memchr>
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	d03f      	beq.n	8005c4c <_vfiprintf_r+0x22c>
 8005bcc:	4b29      	ldr	r3, [pc, #164]	; (8005c74 <_vfiprintf_r+0x254>)
 8005bce:	bb1b      	cbnz	r3, 8005c18 <_vfiprintf_r+0x1f8>
 8005bd0:	9b03      	ldr	r3, [sp, #12]
 8005bd2:	3307      	adds	r3, #7
 8005bd4:	f023 0307 	bic.w	r3, r3, #7
 8005bd8:	3308      	adds	r3, #8
 8005bda:	9303      	str	r3, [sp, #12]
 8005bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bde:	443b      	add	r3, r7
 8005be0:	9309      	str	r3, [sp, #36]	; 0x24
 8005be2:	e767      	b.n	8005ab4 <_vfiprintf_r+0x94>
 8005be4:	460c      	mov	r4, r1
 8005be6:	2001      	movs	r0, #1
 8005be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bec:	e7a5      	b.n	8005b3a <_vfiprintf_r+0x11a>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f04f 0c0a 	mov.w	ip, #10
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	3401      	adds	r4, #1
 8005bf8:	9305      	str	r3, [sp, #20]
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c00:	3a30      	subs	r2, #48	; 0x30
 8005c02:	2a09      	cmp	r2, #9
 8005c04:	d903      	bls.n	8005c0e <_vfiprintf_r+0x1ee>
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0c5      	beq.n	8005b96 <_vfiprintf_r+0x176>
 8005c0a:	9105      	str	r1, [sp, #20]
 8005c0c:	e7c3      	b.n	8005b96 <_vfiprintf_r+0x176>
 8005c0e:	4604      	mov	r4, r0
 8005c10:	2301      	movs	r3, #1
 8005c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c16:	e7f0      	b.n	8005bfa <_vfiprintf_r+0x1da>
 8005c18:	ab03      	add	r3, sp, #12
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	462a      	mov	r2, r5
 8005c1e:	4630      	mov	r0, r6
 8005c20:	4b15      	ldr	r3, [pc, #84]	; (8005c78 <_vfiprintf_r+0x258>)
 8005c22:	a904      	add	r1, sp, #16
 8005c24:	f3af 8000 	nop.w
 8005c28:	4607      	mov	r7, r0
 8005c2a:	1c78      	adds	r0, r7, #1
 8005c2c:	d1d6      	bne.n	8005bdc <_vfiprintf_r+0x1bc>
 8005c2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c30:	07d9      	lsls	r1, r3, #31
 8005c32:	d405      	bmi.n	8005c40 <_vfiprintf_r+0x220>
 8005c34:	89ab      	ldrh	r3, [r5, #12]
 8005c36:	059a      	lsls	r2, r3, #22
 8005c38:	d402      	bmi.n	8005c40 <_vfiprintf_r+0x220>
 8005c3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c3c:	f7ff fdbd 	bl	80057ba <__retarget_lock_release_recursive>
 8005c40:	89ab      	ldrh	r3, [r5, #12]
 8005c42:	065b      	lsls	r3, r3, #25
 8005c44:	f53f af12 	bmi.w	8005a6c <_vfiprintf_r+0x4c>
 8005c48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c4a:	e711      	b.n	8005a70 <_vfiprintf_r+0x50>
 8005c4c:	ab03      	add	r3, sp, #12
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	462a      	mov	r2, r5
 8005c52:	4630      	mov	r0, r6
 8005c54:	4b08      	ldr	r3, [pc, #32]	; (8005c78 <_vfiprintf_r+0x258>)
 8005c56:	a904      	add	r1, sp, #16
 8005c58:	f000 f882 	bl	8005d60 <_printf_i>
 8005c5c:	e7e4      	b.n	8005c28 <_vfiprintf_r+0x208>
 8005c5e:	bf00      	nop
 8005c60:	0800624c 	.word	0x0800624c
 8005c64:	0800626c 	.word	0x0800626c
 8005c68:	0800622c 	.word	0x0800622c
 8005c6c:	0800628c 	.word	0x0800628c
 8005c70:	08006296 	.word	0x08006296
 8005c74:	00000000 	.word	0x00000000
 8005c78:	080059fb 	.word	0x080059fb
 8005c7c:	08006292 	.word	0x08006292

08005c80 <_printf_common>:
 8005c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	4616      	mov	r6, r2
 8005c86:	4699      	mov	r9, r3
 8005c88:	688a      	ldr	r2, [r1, #8]
 8005c8a:	690b      	ldr	r3, [r1, #16]
 8005c8c:	4607      	mov	r7, r0
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	bfb8      	it	lt
 8005c92:	4613      	movlt	r3, r2
 8005c94:	6033      	str	r3, [r6, #0]
 8005c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ca0:	b10a      	cbz	r2, 8005ca6 <_printf_common+0x26>
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	6033      	str	r3, [r6, #0]
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	0699      	lsls	r1, r3, #26
 8005caa:	bf42      	ittt	mi
 8005cac:	6833      	ldrmi	r3, [r6, #0]
 8005cae:	3302      	addmi	r3, #2
 8005cb0:	6033      	strmi	r3, [r6, #0]
 8005cb2:	6825      	ldr	r5, [r4, #0]
 8005cb4:	f015 0506 	ands.w	r5, r5, #6
 8005cb8:	d106      	bne.n	8005cc8 <_printf_common+0x48>
 8005cba:	f104 0a19 	add.w	sl, r4, #25
 8005cbe:	68e3      	ldr	r3, [r4, #12]
 8005cc0:	6832      	ldr	r2, [r6, #0]
 8005cc2:	1a9b      	subs	r3, r3, r2
 8005cc4:	42ab      	cmp	r3, r5
 8005cc6:	dc28      	bgt.n	8005d1a <_printf_common+0x9a>
 8005cc8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ccc:	1e13      	subs	r3, r2, #0
 8005cce:	6822      	ldr	r2, [r4, #0]
 8005cd0:	bf18      	it	ne
 8005cd2:	2301      	movne	r3, #1
 8005cd4:	0692      	lsls	r2, r2, #26
 8005cd6:	d42d      	bmi.n	8005d34 <_printf_common+0xb4>
 8005cd8:	4649      	mov	r1, r9
 8005cda:	4638      	mov	r0, r7
 8005cdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ce0:	47c0      	blx	r8
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	d020      	beq.n	8005d28 <_printf_common+0xa8>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	68e5      	ldr	r5, [r4, #12]
 8005cea:	f003 0306 	and.w	r3, r3, #6
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	bf18      	it	ne
 8005cf2:	2500      	movne	r5, #0
 8005cf4:	6832      	ldr	r2, [r6, #0]
 8005cf6:	f04f 0600 	mov.w	r6, #0
 8005cfa:	68a3      	ldr	r3, [r4, #8]
 8005cfc:	bf08      	it	eq
 8005cfe:	1aad      	subeq	r5, r5, r2
 8005d00:	6922      	ldr	r2, [r4, #16]
 8005d02:	bf08      	it	eq
 8005d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	bfc4      	itt	gt
 8005d0c:	1a9b      	subgt	r3, r3, r2
 8005d0e:	18ed      	addgt	r5, r5, r3
 8005d10:	341a      	adds	r4, #26
 8005d12:	42b5      	cmp	r5, r6
 8005d14:	d11a      	bne.n	8005d4c <_printf_common+0xcc>
 8005d16:	2000      	movs	r0, #0
 8005d18:	e008      	b.n	8005d2c <_printf_common+0xac>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	4652      	mov	r2, sl
 8005d1e:	4649      	mov	r1, r9
 8005d20:	4638      	mov	r0, r7
 8005d22:	47c0      	blx	r8
 8005d24:	3001      	adds	r0, #1
 8005d26:	d103      	bne.n	8005d30 <_printf_common+0xb0>
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d30:	3501      	adds	r5, #1
 8005d32:	e7c4      	b.n	8005cbe <_printf_common+0x3e>
 8005d34:	2030      	movs	r0, #48	; 0x30
 8005d36:	18e1      	adds	r1, r4, r3
 8005d38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d42:	4422      	add	r2, r4
 8005d44:	3302      	adds	r3, #2
 8005d46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d4a:	e7c5      	b.n	8005cd8 <_printf_common+0x58>
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	4622      	mov	r2, r4
 8005d50:	4649      	mov	r1, r9
 8005d52:	4638      	mov	r0, r7
 8005d54:	47c0      	blx	r8
 8005d56:	3001      	adds	r0, #1
 8005d58:	d0e6      	beq.n	8005d28 <_printf_common+0xa8>
 8005d5a:	3601      	adds	r6, #1
 8005d5c:	e7d9      	b.n	8005d12 <_printf_common+0x92>
	...

08005d60 <_printf_i>:
 8005d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d64:	460c      	mov	r4, r1
 8005d66:	7e27      	ldrb	r7, [r4, #24]
 8005d68:	4691      	mov	r9, r2
 8005d6a:	2f78      	cmp	r7, #120	; 0x78
 8005d6c:	4680      	mov	r8, r0
 8005d6e:	469a      	mov	sl, r3
 8005d70:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005d72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d76:	d807      	bhi.n	8005d88 <_printf_i+0x28>
 8005d78:	2f62      	cmp	r7, #98	; 0x62
 8005d7a:	d80a      	bhi.n	8005d92 <_printf_i+0x32>
 8005d7c:	2f00      	cmp	r7, #0
 8005d7e:	f000 80d9 	beq.w	8005f34 <_printf_i+0x1d4>
 8005d82:	2f58      	cmp	r7, #88	; 0x58
 8005d84:	f000 80a4 	beq.w	8005ed0 <_printf_i+0x170>
 8005d88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d90:	e03a      	b.n	8005e08 <_printf_i+0xa8>
 8005d92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d96:	2b15      	cmp	r3, #21
 8005d98:	d8f6      	bhi.n	8005d88 <_printf_i+0x28>
 8005d9a:	a001      	add	r0, pc, #4	; (adr r0, 8005da0 <_printf_i+0x40>)
 8005d9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005da0:	08005df9 	.word	0x08005df9
 8005da4:	08005e0d 	.word	0x08005e0d
 8005da8:	08005d89 	.word	0x08005d89
 8005dac:	08005d89 	.word	0x08005d89
 8005db0:	08005d89 	.word	0x08005d89
 8005db4:	08005d89 	.word	0x08005d89
 8005db8:	08005e0d 	.word	0x08005e0d
 8005dbc:	08005d89 	.word	0x08005d89
 8005dc0:	08005d89 	.word	0x08005d89
 8005dc4:	08005d89 	.word	0x08005d89
 8005dc8:	08005d89 	.word	0x08005d89
 8005dcc:	08005f1b 	.word	0x08005f1b
 8005dd0:	08005e3d 	.word	0x08005e3d
 8005dd4:	08005efd 	.word	0x08005efd
 8005dd8:	08005d89 	.word	0x08005d89
 8005ddc:	08005d89 	.word	0x08005d89
 8005de0:	08005f3d 	.word	0x08005f3d
 8005de4:	08005d89 	.word	0x08005d89
 8005de8:	08005e3d 	.word	0x08005e3d
 8005dec:	08005d89 	.word	0x08005d89
 8005df0:	08005d89 	.word	0x08005d89
 8005df4:	08005f05 	.word	0x08005f05
 8005df8:	680b      	ldr	r3, [r1, #0]
 8005dfa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005dfe:	1d1a      	adds	r2, r3, #4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	600a      	str	r2, [r1, #0]
 8005e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e0a4      	b.n	8005f56 <_printf_i+0x1f6>
 8005e0c:	6825      	ldr	r5, [r4, #0]
 8005e0e:	6808      	ldr	r0, [r1, #0]
 8005e10:	062e      	lsls	r6, r5, #24
 8005e12:	f100 0304 	add.w	r3, r0, #4
 8005e16:	d50a      	bpl.n	8005e2e <_printf_i+0xce>
 8005e18:	6805      	ldr	r5, [r0, #0]
 8005e1a:	600b      	str	r3, [r1, #0]
 8005e1c:	2d00      	cmp	r5, #0
 8005e1e:	da03      	bge.n	8005e28 <_printf_i+0xc8>
 8005e20:	232d      	movs	r3, #45	; 0x2d
 8005e22:	426d      	negs	r5, r5
 8005e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e28:	230a      	movs	r3, #10
 8005e2a:	485e      	ldr	r0, [pc, #376]	; (8005fa4 <_printf_i+0x244>)
 8005e2c:	e019      	b.n	8005e62 <_printf_i+0x102>
 8005e2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005e32:	6805      	ldr	r5, [r0, #0]
 8005e34:	600b      	str	r3, [r1, #0]
 8005e36:	bf18      	it	ne
 8005e38:	b22d      	sxthne	r5, r5
 8005e3a:	e7ef      	b.n	8005e1c <_printf_i+0xbc>
 8005e3c:	680b      	ldr	r3, [r1, #0]
 8005e3e:	6825      	ldr	r5, [r4, #0]
 8005e40:	1d18      	adds	r0, r3, #4
 8005e42:	6008      	str	r0, [r1, #0]
 8005e44:	0628      	lsls	r0, r5, #24
 8005e46:	d501      	bpl.n	8005e4c <_printf_i+0xec>
 8005e48:	681d      	ldr	r5, [r3, #0]
 8005e4a:	e002      	b.n	8005e52 <_printf_i+0xf2>
 8005e4c:	0669      	lsls	r1, r5, #25
 8005e4e:	d5fb      	bpl.n	8005e48 <_printf_i+0xe8>
 8005e50:	881d      	ldrh	r5, [r3, #0]
 8005e52:	2f6f      	cmp	r7, #111	; 0x6f
 8005e54:	bf0c      	ite	eq
 8005e56:	2308      	moveq	r3, #8
 8005e58:	230a      	movne	r3, #10
 8005e5a:	4852      	ldr	r0, [pc, #328]	; (8005fa4 <_printf_i+0x244>)
 8005e5c:	2100      	movs	r1, #0
 8005e5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e62:	6866      	ldr	r6, [r4, #4]
 8005e64:	2e00      	cmp	r6, #0
 8005e66:	bfa8      	it	ge
 8005e68:	6821      	ldrge	r1, [r4, #0]
 8005e6a:	60a6      	str	r6, [r4, #8]
 8005e6c:	bfa4      	itt	ge
 8005e6e:	f021 0104 	bicge.w	r1, r1, #4
 8005e72:	6021      	strge	r1, [r4, #0]
 8005e74:	b90d      	cbnz	r5, 8005e7a <_printf_i+0x11a>
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	d04d      	beq.n	8005f16 <_printf_i+0x1b6>
 8005e7a:	4616      	mov	r6, r2
 8005e7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e80:	fb03 5711 	mls	r7, r3, r1, r5
 8005e84:	5dc7      	ldrb	r7, [r0, r7]
 8005e86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e8a:	462f      	mov	r7, r5
 8005e8c:	42bb      	cmp	r3, r7
 8005e8e:	460d      	mov	r5, r1
 8005e90:	d9f4      	bls.n	8005e7c <_printf_i+0x11c>
 8005e92:	2b08      	cmp	r3, #8
 8005e94:	d10b      	bne.n	8005eae <_printf_i+0x14e>
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	07df      	lsls	r7, r3, #31
 8005e9a:	d508      	bpl.n	8005eae <_printf_i+0x14e>
 8005e9c:	6923      	ldr	r3, [r4, #16]
 8005e9e:	6861      	ldr	r1, [r4, #4]
 8005ea0:	4299      	cmp	r1, r3
 8005ea2:	bfde      	ittt	le
 8005ea4:	2330      	movle	r3, #48	; 0x30
 8005ea6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005eaa:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005eae:	1b92      	subs	r2, r2, r6
 8005eb0:	6122      	str	r2, [r4, #16]
 8005eb2:	464b      	mov	r3, r9
 8005eb4:	4621      	mov	r1, r4
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	f8cd a000 	str.w	sl, [sp]
 8005ebc:	aa03      	add	r2, sp, #12
 8005ebe:	f7ff fedf 	bl	8005c80 <_printf_common>
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	d14c      	bne.n	8005f60 <_printf_i+0x200>
 8005ec6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005eca:	b004      	add	sp, #16
 8005ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ed0:	4834      	ldr	r0, [pc, #208]	; (8005fa4 <_printf_i+0x244>)
 8005ed2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ed6:	680e      	ldr	r6, [r1, #0]
 8005ed8:	6823      	ldr	r3, [r4, #0]
 8005eda:	f856 5b04 	ldr.w	r5, [r6], #4
 8005ede:	061f      	lsls	r7, r3, #24
 8005ee0:	600e      	str	r6, [r1, #0]
 8005ee2:	d514      	bpl.n	8005f0e <_printf_i+0x1ae>
 8005ee4:	07d9      	lsls	r1, r3, #31
 8005ee6:	bf44      	itt	mi
 8005ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8005eec:	6023      	strmi	r3, [r4, #0]
 8005eee:	b91d      	cbnz	r5, 8005ef8 <_printf_i+0x198>
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	f023 0320 	bic.w	r3, r3, #32
 8005ef6:	6023      	str	r3, [r4, #0]
 8005ef8:	2310      	movs	r3, #16
 8005efa:	e7af      	b.n	8005e5c <_printf_i+0xfc>
 8005efc:	6823      	ldr	r3, [r4, #0]
 8005efe:	f043 0320 	orr.w	r3, r3, #32
 8005f02:	6023      	str	r3, [r4, #0]
 8005f04:	2378      	movs	r3, #120	; 0x78
 8005f06:	4828      	ldr	r0, [pc, #160]	; (8005fa8 <_printf_i+0x248>)
 8005f08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f0c:	e7e3      	b.n	8005ed6 <_printf_i+0x176>
 8005f0e:	065e      	lsls	r6, r3, #25
 8005f10:	bf48      	it	mi
 8005f12:	b2ad      	uxthmi	r5, r5
 8005f14:	e7e6      	b.n	8005ee4 <_printf_i+0x184>
 8005f16:	4616      	mov	r6, r2
 8005f18:	e7bb      	b.n	8005e92 <_printf_i+0x132>
 8005f1a:	680b      	ldr	r3, [r1, #0]
 8005f1c:	6826      	ldr	r6, [r4, #0]
 8005f1e:	1d1d      	adds	r5, r3, #4
 8005f20:	6960      	ldr	r0, [r4, #20]
 8005f22:	600d      	str	r5, [r1, #0]
 8005f24:	0635      	lsls	r5, r6, #24
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	d501      	bpl.n	8005f2e <_printf_i+0x1ce>
 8005f2a:	6018      	str	r0, [r3, #0]
 8005f2c:	e002      	b.n	8005f34 <_printf_i+0x1d4>
 8005f2e:	0671      	lsls	r1, r6, #25
 8005f30:	d5fb      	bpl.n	8005f2a <_printf_i+0x1ca>
 8005f32:	8018      	strh	r0, [r3, #0]
 8005f34:	2300      	movs	r3, #0
 8005f36:	4616      	mov	r6, r2
 8005f38:	6123      	str	r3, [r4, #16]
 8005f3a:	e7ba      	b.n	8005eb2 <_printf_i+0x152>
 8005f3c:	680b      	ldr	r3, [r1, #0]
 8005f3e:	1d1a      	adds	r2, r3, #4
 8005f40:	600a      	str	r2, [r1, #0]
 8005f42:	681e      	ldr	r6, [r3, #0]
 8005f44:	2100      	movs	r1, #0
 8005f46:	4630      	mov	r0, r6
 8005f48:	6862      	ldr	r2, [r4, #4]
 8005f4a:	f000 f8d9 	bl	8006100 <memchr>
 8005f4e:	b108      	cbz	r0, 8005f54 <_printf_i+0x1f4>
 8005f50:	1b80      	subs	r0, r0, r6
 8005f52:	6060      	str	r0, [r4, #4]
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	6123      	str	r3, [r4, #16]
 8005f58:	2300      	movs	r3, #0
 8005f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f5e:	e7a8      	b.n	8005eb2 <_printf_i+0x152>
 8005f60:	4632      	mov	r2, r6
 8005f62:	4649      	mov	r1, r9
 8005f64:	4640      	mov	r0, r8
 8005f66:	6923      	ldr	r3, [r4, #16]
 8005f68:	47d0      	blx	sl
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	d0ab      	beq.n	8005ec6 <_printf_i+0x166>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	079b      	lsls	r3, r3, #30
 8005f72:	d413      	bmi.n	8005f9c <_printf_i+0x23c>
 8005f74:	68e0      	ldr	r0, [r4, #12]
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	4298      	cmp	r0, r3
 8005f7a:	bfb8      	it	lt
 8005f7c:	4618      	movlt	r0, r3
 8005f7e:	e7a4      	b.n	8005eca <_printf_i+0x16a>
 8005f80:	2301      	movs	r3, #1
 8005f82:	4632      	mov	r2, r6
 8005f84:	4649      	mov	r1, r9
 8005f86:	4640      	mov	r0, r8
 8005f88:	47d0      	blx	sl
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d09b      	beq.n	8005ec6 <_printf_i+0x166>
 8005f8e:	3501      	adds	r5, #1
 8005f90:	68e3      	ldr	r3, [r4, #12]
 8005f92:	9903      	ldr	r1, [sp, #12]
 8005f94:	1a5b      	subs	r3, r3, r1
 8005f96:	42ab      	cmp	r3, r5
 8005f98:	dcf2      	bgt.n	8005f80 <_printf_i+0x220>
 8005f9a:	e7eb      	b.n	8005f74 <_printf_i+0x214>
 8005f9c:	2500      	movs	r5, #0
 8005f9e:	f104 0619 	add.w	r6, r4, #25
 8005fa2:	e7f5      	b.n	8005f90 <_printf_i+0x230>
 8005fa4:	0800629d 	.word	0x0800629d
 8005fa8:	080062ae 	.word	0x080062ae

08005fac <_sbrk_r>:
 8005fac:	b538      	push	{r3, r4, r5, lr}
 8005fae:	2300      	movs	r3, #0
 8005fb0:	4d05      	ldr	r5, [pc, #20]	; (8005fc8 <_sbrk_r+0x1c>)
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	4608      	mov	r0, r1
 8005fb6:	602b      	str	r3, [r5, #0]
 8005fb8:	f000 f8ce 	bl	8006158 <_sbrk>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_sbrk_r+0x1a>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_sbrk_r+0x1a>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	20000e94 	.word	0x20000e94

08005fcc <__sread>:
 8005fcc:	b510      	push	{r4, lr}
 8005fce:	460c      	mov	r4, r1
 8005fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd4:	f000 f8ae 	bl	8006134 <_read_r>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	bfab      	itete	ge
 8005fdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fde:	89a3      	ldrhlt	r3, [r4, #12]
 8005fe0:	181b      	addge	r3, r3, r0
 8005fe2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fe6:	bfac      	ite	ge
 8005fe8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fea:	81a3      	strhlt	r3, [r4, #12]
 8005fec:	bd10      	pop	{r4, pc}

08005fee <__swrite>:
 8005fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff2:	461f      	mov	r7, r3
 8005ff4:	898b      	ldrh	r3, [r1, #12]
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	05db      	lsls	r3, r3, #23
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	d505      	bpl.n	800600c <__swrite+0x1e>
 8006000:	2302      	movs	r3, #2
 8006002:	2200      	movs	r2, #0
 8006004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006008:	f000 f868 	bl	80060dc <_lseek_r>
 800600c:	89a3      	ldrh	r3, [r4, #12]
 800600e:	4632      	mov	r2, r6
 8006010:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006014:	81a3      	strh	r3, [r4, #12]
 8006016:	4628      	mov	r0, r5
 8006018:	463b      	mov	r3, r7
 800601a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800601e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006022:	f000 b817 	b.w	8006054 <_write_r>

08006026 <__sseek>:
 8006026:	b510      	push	{r4, lr}
 8006028:	460c      	mov	r4, r1
 800602a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602e:	f000 f855 	bl	80060dc <_lseek_r>
 8006032:	1c43      	adds	r3, r0, #1
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	bf15      	itete	ne
 8006038:	6560      	strne	r0, [r4, #84]	; 0x54
 800603a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800603e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006042:	81a3      	strheq	r3, [r4, #12]
 8006044:	bf18      	it	ne
 8006046:	81a3      	strhne	r3, [r4, #12]
 8006048:	bd10      	pop	{r4, pc}

0800604a <__sclose>:
 800604a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604e:	f000 b813 	b.w	8006078 <_close_r>
	...

08006054 <_write_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4604      	mov	r4, r0
 8006058:	4608      	mov	r0, r1
 800605a:	4611      	mov	r1, r2
 800605c:	2200      	movs	r2, #0
 800605e:	4d05      	ldr	r5, [pc, #20]	; (8006074 <_write_r+0x20>)
 8006060:	602a      	str	r2, [r5, #0]
 8006062:	461a      	mov	r2, r3
 8006064:	f7fa f9fc 	bl	8000460 <_write>
 8006068:	1c43      	adds	r3, r0, #1
 800606a:	d102      	bne.n	8006072 <_write_r+0x1e>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	b103      	cbz	r3, 8006072 <_write_r+0x1e>
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	bd38      	pop	{r3, r4, r5, pc}
 8006074:	20000e94 	.word	0x20000e94

08006078 <_close_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	2300      	movs	r3, #0
 800607c:	4d05      	ldr	r5, [pc, #20]	; (8006094 <_close_r+0x1c>)
 800607e:	4604      	mov	r4, r0
 8006080:	4608      	mov	r0, r1
 8006082:	602b      	str	r3, [r5, #0]
 8006084:	f7fa fb67 	bl	8000756 <_close>
 8006088:	1c43      	adds	r3, r0, #1
 800608a:	d102      	bne.n	8006092 <_close_r+0x1a>
 800608c:	682b      	ldr	r3, [r5, #0]
 800608e:	b103      	cbz	r3, 8006092 <_close_r+0x1a>
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	bd38      	pop	{r3, r4, r5, pc}
 8006094:	20000e94 	.word	0x20000e94

08006098 <_fstat_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	2300      	movs	r3, #0
 800609c:	4d06      	ldr	r5, [pc, #24]	; (80060b8 <_fstat_r+0x20>)
 800609e:	4604      	mov	r4, r0
 80060a0:	4608      	mov	r0, r1
 80060a2:	4611      	mov	r1, r2
 80060a4:	602b      	str	r3, [r5, #0]
 80060a6:	f7fa fb61 	bl	800076c <_fstat>
 80060aa:	1c43      	adds	r3, r0, #1
 80060ac:	d102      	bne.n	80060b4 <_fstat_r+0x1c>
 80060ae:	682b      	ldr	r3, [r5, #0]
 80060b0:	b103      	cbz	r3, 80060b4 <_fstat_r+0x1c>
 80060b2:	6023      	str	r3, [r4, #0]
 80060b4:	bd38      	pop	{r3, r4, r5, pc}
 80060b6:	bf00      	nop
 80060b8:	20000e94 	.word	0x20000e94

080060bc <_isatty_r>:
 80060bc:	b538      	push	{r3, r4, r5, lr}
 80060be:	2300      	movs	r3, #0
 80060c0:	4d05      	ldr	r5, [pc, #20]	; (80060d8 <_isatty_r+0x1c>)
 80060c2:	4604      	mov	r4, r0
 80060c4:	4608      	mov	r0, r1
 80060c6:	602b      	str	r3, [r5, #0]
 80060c8:	f7fa fb5f 	bl	800078a <_isatty>
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	d102      	bne.n	80060d6 <_isatty_r+0x1a>
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	b103      	cbz	r3, 80060d6 <_isatty_r+0x1a>
 80060d4:	6023      	str	r3, [r4, #0]
 80060d6:	bd38      	pop	{r3, r4, r5, pc}
 80060d8:	20000e94 	.word	0x20000e94

080060dc <_lseek_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	4611      	mov	r1, r2
 80060e4:	2200      	movs	r2, #0
 80060e6:	4d05      	ldr	r5, [pc, #20]	; (80060fc <_lseek_r+0x20>)
 80060e8:	602a      	str	r2, [r5, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	f7fa fb57 	bl	800079e <_lseek>
 80060f0:	1c43      	adds	r3, r0, #1
 80060f2:	d102      	bne.n	80060fa <_lseek_r+0x1e>
 80060f4:	682b      	ldr	r3, [r5, #0]
 80060f6:	b103      	cbz	r3, 80060fa <_lseek_r+0x1e>
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	20000e94 	.word	0x20000e94

08006100 <memchr>:
 8006100:	4603      	mov	r3, r0
 8006102:	b510      	push	{r4, lr}
 8006104:	b2c9      	uxtb	r1, r1
 8006106:	4402      	add	r2, r0
 8006108:	4293      	cmp	r3, r2
 800610a:	4618      	mov	r0, r3
 800610c:	d101      	bne.n	8006112 <memchr+0x12>
 800610e:	2000      	movs	r0, #0
 8006110:	e003      	b.n	800611a <memchr+0x1a>
 8006112:	7804      	ldrb	r4, [r0, #0]
 8006114:	3301      	adds	r3, #1
 8006116:	428c      	cmp	r4, r1
 8006118:	d1f6      	bne.n	8006108 <memchr+0x8>
 800611a:	bd10      	pop	{r4, pc}

0800611c <__malloc_lock>:
 800611c:	4801      	ldr	r0, [pc, #4]	; (8006124 <__malloc_lock+0x8>)
 800611e:	f7ff bb4b 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 8006122:	bf00      	nop
 8006124:	20000e8c 	.word	0x20000e8c

08006128 <__malloc_unlock>:
 8006128:	4801      	ldr	r0, [pc, #4]	; (8006130 <__malloc_unlock+0x8>)
 800612a:	f7ff bb46 	b.w	80057ba <__retarget_lock_release_recursive>
 800612e:	bf00      	nop
 8006130:	20000e8c 	.word	0x20000e8c

08006134 <_read_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	4604      	mov	r4, r0
 8006138:	4608      	mov	r0, r1
 800613a:	4611      	mov	r1, r2
 800613c:	2200      	movs	r2, #0
 800613e:	4d05      	ldr	r5, [pc, #20]	; (8006154 <_read_r+0x20>)
 8006140:	602a      	str	r2, [r5, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	f7fa faea 	bl	800071c <_read>
 8006148:	1c43      	adds	r3, r0, #1
 800614a:	d102      	bne.n	8006152 <_read_r+0x1e>
 800614c:	682b      	ldr	r3, [r5, #0]
 800614e:	b103      	cbz	r3, 8006152 <_read_r+0x1e>
 8006150:	6023      	str	r3, [r4, #0]
 8006152:	bd38      	pop	{r3, r4, r5, pc}
 8006154:	20000e94 	.word	0x20000e94

08006158 <_sbrk>:
 8006158:	4b04      	ldr	r3, [pc, #16]	; (800616c <_sbrk+0x14>)
 800615a:	4602      	mov	r2, r0
 800615c:	6819      	ldr	r1, [r3, #0]
 800615e:	b909      	cbnz	r1, 8006164 <_sbrk+0xc>
 8006160:	4903      	ldr	r1, [pc, #12]	; (8006170 <_sbrk+0x18>)
 8006162:	6019      	str	r1, [r3, #0]
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	4402      	add	r2, r0
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	4770      	bx	lr
 800616c:	20000ddc 	.word	0x20000ddc
 8006170:	20000e98 	.word	0x20000e98

08006174 <_init>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	bf00      	nop
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr

08006180 <_fini>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	bf00      	nop
 8006184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006186:	bc08      	pop	{r3}
 8006188:	469e      	mov	lr, r3
 800618a:	4770      	bx	lr
