# ----------------------------------------------------------------------------
# Zedboard timing constraints

create_clock -name clk_125MHz -period 8 [get_ports clk_125MHz]
