// Seed: 688784693
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wand id_3
);
  assign id_1 = 1;
  supply0 id_5;
  assign id_1 = id_5;
  assign id_1 = id_0 - 1 | 1;
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output logic id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    inout  logic id_5
);
  tri0 id_7;
  assign id_7 = id_3;
  always @(posedge 1) id_2 <= id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1
  );
  assign modCall_1.type_8 = 0;
endmodule
