

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue Mar  4 14:23:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.267 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_8 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 4 'alloca' 'k_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_70 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 6 'alloca' 'temp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_71 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 7 'alloca' 'temp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_72 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 8 'alloca' 'temp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_73 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 9 'alloca' 'temp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_74 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 10 'alloca' 'temp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_75 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 11 'alloca' 'temp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_76 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 12 'alloca' 'temp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_77 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 13 'alloca' 'temp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_27919_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_27919"   --->   Operation 14 'read' 'mux_case_27919_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_17815_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_17815"   --->   Operation 15 'read' 'mux_case_17815_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_07711_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mux_case_07711"   --->   Operation 16 'read' 'mux_case_07711_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k_6_reload"   --->   Operation 17 'read' 'k_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_62_reload"   --->   Operation 19 'read' 'temp_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_63_reload"   --->   Operation 20 'read' 'temp_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_64_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_64_reload"   --->   Operation 21 'read' 'temp_64_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_65_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_65_reload"   --->   Operation 22 'read' 'temp_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_66_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_66_reload"   --->   Operation 23 'read' 'temp_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_67_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_67_reload"   --->   Operation 24 'read' 'temp_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_68_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_68_reload"   --->   Operation 25 'read' 'temp_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_69_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_69_reload"   --->   Operation 26 'read' 'temp_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_69_reload_read, i32 %temp_77" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 27 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_68_reload_read, i32 %temp_76" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 28 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_67_reload_read, i32 %temp_75" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 29 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_66_reload_read, i32 %temp_74" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 30 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_65_reload_read, i32 %temp_73" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 31 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_64_reload_read, i32 %temp_72" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 32 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_63_reload_read, i32 %temp_71" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 33 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_62_reload_read, i32 %temp_70" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 34 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln147 = store i2 %tmp, i2 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 35 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_6_reload_read, i32 %k_8" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 36 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body45.145"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_7 = load i2 %i" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 38 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%icmp_ln157 = icmp_eq  i2 %i_7, i2 3" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 39 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %while.body45.145.split, void %VITIS_LOOP_161_51.loopexit.exitStub" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 40 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%k_8_load = load i32 %k_8" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 41 'load' 'k_8_load' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_hept.h:158]   --->   Operation 42 'specpipeline' 'specpipeline_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 43 'specloopname' 'specloopname_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %k_8_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 44 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.43ns)   --->   "%add_ln159_1 = add i2 %i_7, i2 1" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 45 'add' 'add_ln159_1' <Predicate = (!icmp_ln157)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.41ns)   --->   "%temp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %mux_case_07711_read, i2 1, i32 %mux_case_17815_read, i2 2, i32 %mux_case_27919_read, i32 0, i2 %i_7" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 46 'sparsemux' 'temp' <Predicate = (!icmp_ln157)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%k = add i32 %k_8_load, i32 1" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 47 'add' 'k' <Predicate = (!icmp_ln157)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.67ns)   --->   "%switch_ln159 = switch i3 %trunc_ln147, void %arrayidx51.143.case.7, i3 0, void %while.body45.145.split.arrayidx51.143.exit_crit_edge14, i3 1, void %arrayidx51.143.case.1, i3 2, void %arrayidx51.143.case.2, i3 3, void %arrayidx51.143.case.3, i3 4, void %arrayidx51.143.case.4, i3 5, void %arrayidx51.143.case.5, i3 6, void %while.body45.145.split.arrayidx51.143.exit_crit_edge" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 48 'switch' 'switch_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.67>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_76" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 49 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 6)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 50 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_75" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 51 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 5)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 52 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_74" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 53 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 4)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 54 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_73" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 55 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 3)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 56 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_72" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 57 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 2)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 58 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_71" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 59 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 1)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 60 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_70" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 61 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 0)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 62 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp, i32 %temp_77" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 63 'store' 'store_ln136' <Predicate = (!icmp_ln157 & trunc_ln147 == 7)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln159 = br void %arrayidx51.143.exit" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 64 'br' 'br_ln159' <Predicate = (!icmp_ln157 & trunc_ln147 == 7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln147 = store i2 %add_ln159_1, i2 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 65 'store' 'store_ln147' <Predicate = (!icmp_ln157)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k, i32 %k_8" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 66 'store' 'store_ln147' <Predicate = (!icmp_ln157)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln157 = br void %while.body45.145" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 67 'br' 'br_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%temp_70_load = load i32 %temp_70"   --->   Operation 68 'load' 'temp_70_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%temp_71_load = load i32 %temp_71"   --->   Operation 69 'load' 'temp_71_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%temp_72_load = load i32 %temp_72"   --->   Operation 70 'load' 'temp_72_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp_73_load = load i32 %temp_73"   --->   Operation 71 'load' 'temp_73_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%temp_74_load = load i32 %temp_74"   --->   Operation 72 'load' 'temp_74_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%temp_75_load = load i32 %temp_75"   --->   Operation 73 'load' 'temp_75_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%temp_76_load = load i32 %temp_76"   --->   Operation 74 'load' 'temp_76_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%temp_77_load = load i32 %temp_77"   --->   Operation 75 'load' 'temp_77_load' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_77_out, i32 %temp_77_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_76_out, i32 %temp_76_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_75_out, i32 %temp_75_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_74_out, i32 %temp_74_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_73_out, i32 %temp_73_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_72_out, i32 %temp_72_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_71_out, i32 %temp_71_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_70_out, i32 %temp_70_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 32 bit ('temp', firmware/nnet_utils/nnet_hept.h:136) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln136', firmware/nnet_utils/nnet_hept.h:136) of variable 'temp_69_reload_read' on local variable 'temp', firmware/nnet_utils/nnet_hept.h:136 [45]  (0.387 ns)

 <State 2>: 1.267ns
The critical path consists of the following:
	'load' operation 32 bit ('k_8_load', firmware/nnet_utils/nnet_hept.h:147) on local variable 'k', firmware/nnet_utils/nnet_hept.h:147 [61]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:159) [67]  (0.880 ns)
	'store' operation 0 bit ('store_ln147', firmware/nnet_utils/nnet_hept.h:147) of variable 'k', firmware/nnet_utils/nnet_hept.h:159 on local variable 'k', firmware/nnet_utils/nnet_hept.h:147 [95]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
