digraph "CFG for '_Z26update_population_metadataPjjjS_S_S_' function" {
	label="CFG for '_Z26update_population_metadataPjjjS_S_S_' function";

	Node0x4bc81f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %9, %13\l  %15 = mul nuw nsw i32 %7, %13\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %17 = add nuw nsw i32 %15, %16\l  %18 = and i32 %7, 1\l  %19 = icmp eq i32 %18, 0\l  %20 = sext i1 %19 to i32\l  %21 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %17\l  store i32 %20, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %22 = add i32 %14, %16\l  %23 = mul i32 %2, %1\l  %24 = icmp eq i32 %1, 0\l  br i1 %24, label %38, label %25\l|{<s0>T|<s1>F}}"];
	Node0x4bc81f0:s0 -> Node0x4bcb330;
	Node0x4bc81f0:s1 -> Node0x4bcb3c0;
	Node0x4bcb3c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%25:\l25:                                               \l  %26 = mul i32 %7, %2\l  %27 = add i32 %22, %26\l  %28 = sub nsw i32 0, %13\l  %29 = select i1 %19, i32 %13, i32 %28\l  %30 = add nsw i32 %17, %29\l  %31 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E4sPop, i32 0, i32 %17\l  %32 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E4sPop, i32 0, i32 %30\l  %33 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %34 = bitcast i8 addrspace(4)* %33 to i16 addrspace(4)*\l  %35 = load i16, i16 addrspace(4)* %34, align 2, !range !5, !invariant.load !6\l  %36 = zext i16 %35 to i32\l  %37 = mul i32 %36, %2\l  br label %46\l}"];
	Node0x4bcb3c0 -> Node0x4bcabc0;
	Node0x4bcb330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%38:\l38:                                               \l  %39 = and i32 %7, 3\l  %40 = shl nuw nsw i32 %13, 1\l  %41 = add nuw nsw i32 %40, %17\l  %42 = and i32 %41, 1023\l  %43 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %44 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %42\l  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  switch i32 %39, label %75 [\l    i32 0, label %71\l    i32 1, label %73\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bcb330:s0 -> Node0x4bcd660;
	Node0x4bcb330:s1 -> Node0x4bcd6b0;
	Node0x4bcb330:s2 -> Node0x4bcd740;
	Node0x4bcabc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  %47 = phi i32 [ %27, %25 ], [ %69, %66 ]\l  %48 = phi i32 [ 0, %25 ], [ %68, %66 ]\l  %49 = icmp ult i32 %47, %23\l  br i1 %49, label %50, label %54\l|{<s0>T|<s1>F}}"];
	Node0x4bcabc0:s0 -> Node0x4bcdb80;
	Node0x4bcabc0:s1 -> Node0x4bcdc10;
	Node0x4bcdb80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%50:\l50:                                               \l  %51 = zext i32 %47 to i64\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %51\l  %53 = load i32, i32 addrspace(1)* %52, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %54\l}"];
	Node0x4bcdb80 -> Node0x4bcdc10;
	Node0x4bcdc10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  %55 = phi i32 [ %53, %50 ], [ 0, %46 ]\l  store i32 %55, i32 addrspace(3)* %31, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %56 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !7\l  %57 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %58 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  br i1 %49, label %59, label %66\l|{<s0>T|<s1>F}}"];
	Node0x4bcdc10:s0 -> Node0x4bce510;
	Node0x4bcdc10:s1 -> Node0x4bcd8f0;
	Node0x4bce510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%59:\l59:                                               \l  br i1 %19, label %60, label %63\l|{<s0>T|<s1>F}}"];
	Node0x4bce510:s0 -> Node0x4bce610;
	Node0x4bce510:s1 -> Node0x4bce660;
	Node0x4bce610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%60:\l60:                                               \l  %61 = and i32 %57, %56\l  %62 = and i32 %61, %58\l  br label %66\l}"];
	Node0x4bce610 -> Node0x4bcd8f0;
	Node0x4bce660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%63:\l63:                                               \l  %64 = or i32 %57, %56\l  %65 = or i32 %64, %58\l  br label %66\l}"];
	Node0x4bce660 -> Node0x4bcd8f0;
	Node0x4bcd8f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%66:\l66:                                               \l  %67 = phi i32 [ %62, %60 ], [ %65, %63 ], [ %58, %54 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %67, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %68 = add i32 %48, %36\l  %69 = add i32 %37, %47\l  %70 = icmp ult i32 %68, %1\l  br i1 %70, label %46, label %38, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4bcd8f0:s0 -> Node0x4bcabc0;
	Node0x4bcd8f0:s1 -> Node0x4bcb330;
	Node0x4bcd6b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%71:\l71:                                               \l  %72 = and i32 %45, %43\l  br label %75\l}"];
	Node0x4bcd6b0 -> Node0x4bcd660;
	Node0x4bcd740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%73:\l73:                                               \l  %74 = or i32 %45, %43\l  br label %75\l}"];
	Node0x4bcd740 -> Node0x4bcd660;
	Node0x4bcd660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%75:\l75:                                               \l  %76 = phi i32 [ %72, %71 ], [ %74, %73 ], [ %43, %38 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %76, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %77 = and i32 %7, 7\l  %78 = shl nuw nsw i32 %13, 2\l  %79 = add nuw nsw i32 %78, %17\l  %80 = and i32 %79, 1023\l  %81 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %82 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %80\l  %83 = load i32, i32 addrspace(3)* %82, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  switch i32 %77, label %88 [\l    i32 0, label %86\l    i32 1, label %84\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bcd660:s0 -> Node0x4bd0010;
	Node0x4bcd660:s1 -> Node0x4bd0060;
	Node0x4bcd660:s2 -> Node0x4bd00b0;
	Node0x4bd00b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%84:\l84:                                               \l  %85 = or i32 %83, %81\l  br label %88\l}"];
	Node0x4bd00b0 -> Node0x4bd0010;
	Node0x4bd0060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%86:\l86:                                               \l  %87 = and i32 %83, %81\l  br label %88\l}"];
	Node0x4bd0060 -> Node0x4bd0010;
	Node0x4bd0010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%88:\l88:                                               \l  %89 = phi i32 [ %87, %86 ], [ %85, %84 ], [ %81, %75 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %89, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %90 = and i32 %7, 15\l  %91 = shl nuw nsw i32 %13, 3\l  %92 = add nuw nsw i32 %91, %17\l  %93 = and i32 %92, 1023\l  %94 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %95 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %93\l  %96 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  switch i32 %90, label %101 [\l    i32 0, label %99\l    i32 1, label %97\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bd0010:s0 -> Node0x4bd0de0;
	Node0x4bd0010:s1 -> Node0x4bd0e30;
	Node0x4bd0010:s2 -> Node0x4bd0e80;
	Node0x4bd0e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%97:\l97:                                               \l  %98 = or i32 %96, %94\l  br label %101\l}"];
	Node0x4bd0e80 -> Node0x4bd0de0;
	Node0x4bd0e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%99:\l99:                                               \l  %100 = and i32 %96, %94\l  br label %101\l}"];
	Node0x4bd0e30 -> Node0x4bd0de0;
	Node0x4bd0de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%101:\l101:                                              \l  %102 = phi i32 [ %100, %99 ], [ %98, %97 ], [ %94, %88 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %102, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %103 = and i32 %7, 31\l  %104 = shl nuw nsw i32 %13, 4\l  %105 = add nuw nsw i32 %104, %17\l  %106 = and i32 %105, 1023\l  %107 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %108 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %106\l  %109 = load i32, i32 addrspace(3)* %108, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  switch i32 %103, label %114 [\l    i32 0, label %112\l    i32 1, label %110\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bd0de0:s0 -> Node0x4bd1be0;
	Node0x4bd0de0:s1 -> Node0x4bd1c30;
	Node0x4bd0de0:s2 -> Node0x4bd1c80;
	Node0x4bd1c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%110:\l110:                                              \l  %111 = or i32 %109, %107\l  br label %114\l}"];
	Node0x4bd1c80 -> Node0x4bd1be0;
	Node0x4bd1c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%112:\l112:                                              \l  %113 = and i32 %109, %107\l  br label %114\l}"];
	Node0x4bd1c30 -> Node0x4bd1be0;
	Node0x4bd1be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%114:\l114:                                              \l  %115 = phi i32 [ %113, %112 ], [ %111, %110 ], [ %107, %101 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %115, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %116 = icmp eq i32 %7, 0\l  br i1 %116, label %117, label %129\l|{<s0>T|<s1>F}}"];
	Node0x4bd1be0:s0 -> Node0x4bd24c0;
	Node0x4bd1be0:s1 -> Node0x4bd2510;
	Node0x4bd24c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%117:\l117:                                              \l  %118 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %16\l  %119 = load i32, i32 addrspace(3)* %118, align 4, !tbaa !7\l  %120 = add nuw nsw i32 %16, %13\l  %121 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ26update_population_metadataPjjjS_S_S_E5sMeta, i32 0, i32 %120\l  %122 = load i32, i32 addrspace(3)* %121, align 4, !tbaa !7\l  %123 = xor i32 %122, -1\l  %124 = or i32 %119, %123\l  %125 = zext i32 %22 to i64\l  %126 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %125\l  store i32 %124, i32 addrspace(1)* %126, align 4, !tbaa !7\l  %127 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %125\l  store i32 %119, i32 addrspace(1)* %127, align 4, !tbaa !7\l  %128 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %125\l  store i32 %123, i32 addrspace(1)* %128, align 4, !tbaa !7\l  br label %129\l}"];
	Node0x4bd24c0 -> Node0x4bd2510;
	Node0x4bd2510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%129:\l129:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
