/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

void isa_csr_display();

#define R(i) gpr(i)
#define CSR(i) csr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_R,TYPE_J, TYPE_U, TYPE_S, TYPE_B, TYPE_CSR,
  TYPE_N, // none
};
#define src1R() do { *src1 = R(rs1);  }   while (0)
#define src2R() do { *src2 = R(rs2);  }   while (0)
#define srcCSR()do { *src_csr = CSR(*csr_no);}  while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immJ() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | (BITS(i,30,21)<<1) | (BITS(i,20,20)<<11) | (BITS(i,19,12)<<12); } while(0)
#define immB() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 7, 7)<<11)| (BITS(i, 30, 25)<<5)| (BITS(i, 11, 8)<<1); } while(0)
static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, word_t *src_csr,int *csr_no, int type) {
  uint32_t i = s->isa.inst;
  int rs1   = BITS(i, 19, 15);
  int rs2   = BITS(i, 24, 20);
  *rd       = BITS(i, 11, 7);
  *csr_no   = BITS(i, 31, 20);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_R: src1R(); src2R();         break; 
    case TYPE_U:                   immU(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_CSR:        src1R();srcCSR();break;
    // 
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
  return;
}

static int decode_exec(Decode *s) {
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0, csr_no=0; \
  word_t src1 = 0, src2 = 0, imm = 0,src_csr=0; \
  decode_operand(s, &rd, &src1, &src2, &imm,&src_csr,&csr_no, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();

  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, s->dnpc=isa_raise_intr( 0,s->pc);IFDEF(CONFIG_ETRACE,s->is_exception=1)); // R(17) is $a7, which is the syscall number
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret  ,  R, s->dnpc=csr(MEPC) );   // TODO: mstatus should be set
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(rd) = imm);
  INSTPAT("0000000 00000 00000 001 00000 00011 11", fence.i, N, R(0)=0);

  // R Type
  INSTPAT("0000000 ????? ????? 000 ????? 011 0011", add    , R, R(rd) = src1+src2);
  INSTPAT("0100000 ????? ????? 000 ????? 011 0011", sub    , R, R(rd) = src1-src2);
  INSTPAT("0000000 ????? ????? 111 ????? 011 0011", and    , R, R(rd) = src1&src2);
  INSTPAT("0000000 ????? ????? 110 ????? 011 0011", or     , R, R(rd) = src1|src2);
  INSTPAT("0000000 ????? ????? 100 ????? 011 0011", xor    , R, R(rd) = src1^src2);
  INSTPAT("0000000 ????? ????? 010 ????? 011 0011", slt    , R, R(rd) = ((int32_t)src1<(int32_t)src2)?1:0);
  INSTPAT("0000000 ????? ????? 011 ????? 011 0011", sltu   , R, R(rd) = (src1<(unsigned)src2)?1:0);
  
  INSTPAT("0000000 ????? ????? 001 ????? 011 0011", sll   , R, R(rd) = src1<<src2);
  INSTPAT("0000000 ????? ????? 101 ????? 011 0011", srl   , R, R(rd) = ((uint32_t)src1)>>src2);
  INSTPAT("0100000 ????? ????? 101 ????? 011 0011", sra   , R, R(rd) = ((int32_t)src1)>>src2);
  
  
  INSTPAT("0000001 ????? ????? 110 ????? 011 0011", rem   , R, R(rd) = (int32_t)src1%(int32_t)src2);
  INSTPAT("0000001 ????? ????? 111 ????? 011 0011", remu  , R, R(rd) = ((uint32_t)src1)%((uint32_t)src2));
  INSTPAT("0000001 ????? ????? 000 ????? 011 0011", mul   , R, R(rd) = (int32_t)src1*(int32_t)src2);
  INSTPAT("0000001 ????? ????? 001 ????? 011 0011", mulh  , R, R(rd) = (SEXT(src1,32)*SEXT(src2,32))>>32);
  INSTPAT("0000001 ????? ????? 011 ????? 011 0011", mulhu  , R, R(rd) = ((uint64_t)src1*(uint64_t)src2)>>32);

  INSTPAT("0000001 ????? ????? 100 ????? 011 0011", div   , R, R(rd) = (int32_t)src1 / (int32_t)src2);
  INSTPAT("0000001 ????? ????? 101 ????? 011 0011", divu  , R, R(rd) = ((uint32_t)src1)/(uint32_t)src2);

  //I Type
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi    , I, R(rd) = src1+imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi    , I, R(rd) = src1&imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = src1|imm);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori    , I, R(rd) = src1^imm);

  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu   , I, R(rd) = (src1<(unsigned)imm)?1:0);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti    , I, R(rd)  = ((int32_t)src1<(int32_t)imm)?1:0);

  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr    , I, R(rd) = s->pc+4; s->dnpc=src1+imm);
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu     , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb      , I, R(rd) = SEXT(Mr(src1 + imm, 1),8));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu     , I, R(rd) = Mr(src1 + imm, 2));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh      , I, R(rd) = SEXT(Mr(src1 + imm, 2),16));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw      , I, R(rd) = Mr(src1 + imm, 4));

  //I* Type
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(rd) = src1<<imm);
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(rd) = ((uint32_t)src1)>>imm);
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(rd) = ((int32_t)src1)>>imm);

  // B Type
  INSTPAT("??????? ????? ????? 000 ????? 110 0011", beq     , B, s->dnpc=(src1==src2)?s->pc+imm:s->pc+4);
  INSTPAT("??????? ????? ????? 001 ????? 110 0011", bne     , B, s->dnpc=(src1!=src2)?s->pc+imm:s->pc+4);
  INSTPAT("??????? ????? ????? 101 ????? 110 0011", bge     , B, s->dnpc=((int32_t)src1>=(int32_t)src2)?s->pc+imm:s->pc+4);
  INSTPAT("??????? ????? ????? 111 ????? 110 0011", bgeu    , B, s->dnpc=(src1>=src2)?s->pc+imm:s->pc+4);
  INSTPAT("??????? ????? ????? 100 ????? 110 0011", blt     , B, s->dnpc=((int32_t)src1<(int32_t)src2)?s->pc+imm:s->pc+4);
  INSTPAT("??????? ????? ????? 110 ????? 110 0011", bltu    , B, s->dnpc=(src1<src2)?s->pc+imm:s->pc+4);

  // S Type
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));

  // J Type
  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal     , J, R(rd)=s->pc+4; s->dnpc =s->pc+imm);


  // csr Type
  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw   , CSR, R(rd)=src_csr; CSR(csr_no)=src1);
  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs   , CSR, R(rd)=src_csr; CSR(csr_no)=src_csr|src1);


  // NO MATCH Type
  printf("pc  0x%08x , 0x%08x is an invalid instruction\n",s->pc, s->isa.inst);
  INSTPAT("0000000 00000 00000 000 00000 00000 00", zero  ,  N, R(0)=0 );   // TODO: mstatus should be set
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();
  R(0) = 0; // reset $zero to 0
  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
