module controller(input wire reset,
						input wire one,
						input wire x,
						input wire clk,
						output reg wen,
						output reg sel,
						output reg fs1,
						output reg fs0);