Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_uart_tb -snapshot top_uart_tb -prj /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/pzieba/UEC2/UEC2_LAB2/sim/top_uart/top_uart_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_uart_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_uart.sv" into library work
INFO: [VRFC 10-311] analyzing module top_uart
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.top_uart
Compiling module work.top_uart_tb
Built simulation snapshot top_uart_tb
