#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10c1330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10a5d10 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x10bf710 .functor NOT 1, L_0x1108880, C4<0>, C4<0>, C4<0>;
L_0x10c0390 .functor XOR 3, L_0x11084a0, L_0x11085d0, C4<000>, C4<000>;
L_0x109b720 .functor XOR 3, L_0x10c0390, L_0x1108710, C4<000>, C4<000>;
v0x10f6a40_0 .net *"_ivl_10", 2 0, L_0x1108710;  1 drivers
v0x10f6b40_0 .net *"_ivl_12", 2 0, L_0x109b720;  1 drivers
v0x10f6c20_0 .net *"_ivl_2", 2 0, L_0x1108400;  1 drivers
v0x10f6ce0_0 .net *"_ivl_4", 2 0, L_0x11084a0;  1 drivers
v0x10f6dc0_0 .net *"_ivl_6", 2 0, L_0x11085d0;  1 drivers
v0x10f6ef0_0 .net *"_ivl_8", 2 0, L_0x10c0390;  1 drivers
v0x10f6fd0_0 .var "clk", 0 0;
v0x10f7070_0 .net "g_dut", 3 1, v0x10f6290_0;  1 drivers
v0x10f7130_0 .net "g_ref", 3 1, L_0x1107f60;  1 drivers
v0x10f7260_0 .net "r", 3 1, v0x10f58d0_0;  1 drivers
v0x10f7300_0 .net "resetn", 0 0, L_0x10bfe90;  1 drivers
v0x10f73a0_0 .var/2u "stats1", 159 0;
v0x10f7480_0 .var/2u "strobe", 0 0;
v0x10f7540_0 .net "tb_match", 0 0, L_0x1108880;  1 drivers
v0x10f75e0_0 .net "tb_mismatch", 0 0, L_0x10bf710;  1 drivers
v0x10f7680_0 .net "wavedrom_enable", 0 0, v0x10f5c30_0;  1 drivers
v0x10f7750_0 .net "wavedrom_title", 511 0, v0x10f5cd0_0;  1 drivers
E_0x10a1300/0 .event negedge, v0x10f44e0_0;
E_0x10a1300/1 .event posedge, v0x10f44e0_0;
E_0x10a1300 .event/or E_0x10a1300/0, E_0x10a1300/1;
L_0x1108400 .concat [ 3 0 0 0], L_0x1107f60;
L_0x11084a0 .concat [ 3 0 0 0], L_0x1107f60;
L_0x11085d0 .concat [ 3 0 0 0], v0x10f6290_0;
L_0x1108710 .concat [ 3 0 0 0], L_0x1107f60;
L_0x1108880 .cmp/eeq 3, L_0x1108400, L_0x109b720;
S_0x1072a40 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x10a5d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x10d26d0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x10d2710 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x10d2750 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x10d2790 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x10c6950_0 .net *"_ivl_12", 31 0, L_0x1107c80;  1 drivers
L_0x7f839799b0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10c7d80_0 .net *"_ivl_15", 29 0, L_0x7f839799b0a8;  1 drivers
L_0x7f839799b0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x10bf280_0 .net/2u *"_ivl_16", 31 0, L_0x7f839799b0f0;  1 drivers
v0x10bf520_0 .net *"_ivl_18", 0 0, L_0x1107dc0;  1 drivers
v0x10bf7e0_0 .net *"_ivl_2", 31 0, L_0x10f7980;  1 drivers
v0x10bffe0_0 .net *"_ivl_23", 31 0, L_0x11080f0;  1 drivers
L_0x7f839799b138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10c04a0_0 .net *"_ivl_26", 29 0, L_0x7f839799b138;  1 drivers
L_0x7f839799b180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x10f4030_0 .net/2u *"_ivl_27", 31 0, L_0x7f839799b180;  1 drivers
v0x10f4110_0 .net *"_ivl_29", 0 0, L_0x1108270;  1 drivers
L_0x7f839799b018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10f4260_0 .net *"_ivl_5", 29 0, L_0x7f839799b018;  1 drivers
L_0x7f839799b060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x10f4340_0 .net/2u *"_ivl_6", 31 0, L_0x7f839799b060;  1 drivers
v0x10f4420_0 .net *"_ivl_8", 0 0, L_0x1107b10;  1 drivers
v0x10f44e0_0 .net "clk", 0 0, v0x10f6fd0_0;  1 drivers
v0x10f45a0_0 .net "g", 3 1, L_0x1107f60;  alias, 1 drivers
v0x10f4680_0 .var "next", 1 0;
v0x10f4760_0 .net "r", 3 1, v0x10f58d0_0;  alias, 1 drivers
v0x10f4840_0 .net "resetn", 0 0, L_0x10bfe90;  alias, 1 drivers
v0x10f4a10_0 .var "state", 1 0;
E_0x10a0ef0 .event anyedge, v0x10f4760_0, v0x10f4a10_0;
E_0x10a2180 .event posedge, v0x10f44e0_0;
L_0x10f7980 .concat [ 2 30 0 0], v0x10f4a10_0, L_0x7f839799b018;
L_0x1107b10 .cmp/eq 32, L_0x10f7980, L_0x7f839799b060;
L_0x1107c80 .concat [ 2 30 0 0], v0x10f4a10_0, L_0x7f839799b0a8;
L_0x1107dc0 .cmp/eq 32, L_0x1107c80, L_0x7f839799b0f0;
L_0x1107f60 .concat8 [ 1 1 1 0], L_0x1107b10, L_0x1107dc0, L_0x1108270;
L_0x11080f0 .concat [ 2 30 0 0], v0x10f4a10_0, L_0x7f839799b138;
L_0x1108270 .cmp/eq 32, L_0x11080f0, L_0x7f839799b180;
S_0x10f4b70 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x10a5d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x10bfe90 .functor NOT 1, v0x10f59a0_0, C4<0>, C4<0>, C4<0>;
v0x10f5800_0 .net "clk", 0 0, v0x10f6fd0_0;  alias, 1 drivers
v0x10f58d0_0 .var "r", 3 1;
v0x10f59a0_0 .var "reset", 0 0;
v0x10f5a70_0 .net "resetn", 0 0, L_0x10bfe90;  alias, 1 drivers
v0x10f5b40_0 .net "tb_match", 0 0, L_0x1108880;  alias, 1 drivers
v0x10f5c30_0 .var "wavedrom_enable", 0 0;
v0x10f5cd0_0 .var "wavedrom_title", 511 0;
S_0x10f4df0 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x10f4b70;
 .timescale -12 -12;
v0x10f5010_0 .var/2u "arfail", 0 0;
v0x10f50f0_0 .var "async", 0 0;
v0x10f51b0_0 .var/2u "datafail", 0 0;
v0x10f5250_0 .var/2u "srfail", 0 0;
E_0x10d76d0 .event negedge, v0x10f44e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x10a2180;
    %wait E_0x10a2180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10f59a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10a2180;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x10d76d0;
    %load/vec4 v0x10f5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x10f51b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10f59a0_0, 0;
    %wait E_0x10a2180;
    %load/vec4 v0x10f5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x10f5010_0, 0, 1;
    %wait E_0x10a2180;
    %load/vec4 v0x10f5b40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x10f5250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10f59a0_0, 0;
    %load/vec4 v0x10f5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x10f5010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x10f50f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x10f51b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x10f50f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x10f5310 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x10f4b70;
 .timescale -12 -12;
v0x10f5510_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10f55f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x10f4b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10f5e70 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x10a5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
enum0x1089b90 .enum4 (2)
   "S_A" 2'b00,
   "S_B" 2'b01,
   "S_C" 2'b10,
   "S_D" 2'b11
 ;
v0x10f6180_0 .net "clk", 0 0, v0x10f6fd0_0;  alias, 1 drivers
v0x10f6290_0 .var "g", 3 1;
v0x10f6370_0 .var "next_state", 1 0;
v0x10f6430_0 .net "r", 3 1, v0x10f58d0_0;  alias, 1 drivers
v0x10f6540_0 .net "resetn", 0 0, L_0x10bfe90;  alias, 1 drivers
v0x10f6680_0 .var "state", 1 0;
E_0x10879f0 .event anyedge, v0x10f6680_0;
E_0x10f60a0 .event anyedge, v0x10f6680_0, v0x10f4760_0;
E_0x10f6100/0 .event negedge, v0x10f4840_0;
E_0x10f6100/1 .event posedge, v0x10f44e0_0;
E_0x10f6100 .event/or E_0x10f6100/0, E_0x10f6100/1;
S_0x10f67e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x10a5d10;
 .timescale -12 -12;
E_0x10f69c0 .event anyedge, v0x10f7480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10f7480_0;
    %nor/r;
    %assign/vec4 v0x10f7480_0, 0;
    %wait E_0x10f69c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10f4b70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10f59a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x10f50f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x10f4df0;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10a2180;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %wait E_0x10d76d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10f55f0;
    %join;
    %wait E_0x10a2180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10f59a0_0, 0;
    %wait E_0x10a2180;
    %wait E_0x10a2180;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10d76d0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x10f59a0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x10f58d0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1072a40;
T_5 ;
    %wait E_0x10a2180;
    %load/vec4 v0x10f4840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10f4a10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x10f4680_0;
    %assign/vec4 v0x10f4a10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1072a40;
T_6 ;
    %wait E_0x10a0ef0;
    %load/vec4 v0x10f4a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10f4680_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x10f4760_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x10f4680_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x10f5e70;
T_7 ;
    %wait E_0x10f6100;
    %load/vec4 v0x10f6540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10f6680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x10f6370_0;
    %assign/vec4 v0x10f6680_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x10f5e70;
T_8 ;
    %wait E_0x10f60a0;
    %load/vec4 v0x10f6680_0;
    %store/vec4 v0x10f6370_0, 0, 2;
    %load/vec4 v0x10f6680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
T_8.9 ;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
T_8.11 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
T_8.13 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x10f6430_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10f6370_0, 0, 2;
T_8.15 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x10f5e70;
T_9 ;
    %wait E_0x10879f0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x10f6290_0, 0, 3;
    %load/vec4 v0x10f6680_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f6290_0, 4, 1;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f6290_0, 4, 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f6290_0, 4, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x10a5d10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f7480_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x10a5d10;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x10f6fd0_0;
    %inv;
    %store/vec4 v0x10f6fd0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x10a5d10;
T_12 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10f5800_0, v0x10f75e0_0, v0x10f6fd0_0, v0x10f7300_0, v0x10f7260_0, v0x10f7130_0, v0x10f7070_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x10a5d10;
T_13 ;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_13.1 ;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x10a5d10;
T_14 ;
    %wait E_0x10a1300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f73a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f73a0_0, 4, 32;
    %load/vec4 v0x10f7540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f73a0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f73a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f73a0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x10f7130_0;
    %load/vec4 v0x10f7130_0;
    %load/vec4 v0x10f7070_0;
    %xor;
    %load/vec4 v0x10f7130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f73a0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x10f73a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f73a0_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/2013_q2afsm/iter0/response0/top_module.sv";
