

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 14:18:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      103|      103|  0.515 us|  0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      101|      101|         3|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fir.cpp:16]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 7 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 8 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 9 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 10 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_8 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_local_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_3_reload"   --->   Operation 18 'read' 'a_local_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_local_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_5_reload"   --->   Operation 19 'read' 'a_local_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_local_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_1_reload"   --->   Operation 20 'read' 'a_local_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_local_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_2_reload"   --->   Operation 21 'read' 'a_local_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_local_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_8_reload"   --->   Operation 22 'read' 'a_local_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_local_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_7_reload"   --->   Operation 23 'read' 'a_local_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_local_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_9_reload"   --->   Operation 24 'read' 'a_local_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_local_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_reload"   --->   Operation 25 'read' 'a_local_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_local_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_6_reload"   --->   Operation 26 'read' 'a_local_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_local_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_local_4_reload"   --->   Operation 27 'read' 'a_local_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_reload"   --->   Operation 28 'read' 'reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_1_reload"   --->   Operation 29 'read' 'reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_2_reload"   --->   Operation 30 'read' 'reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_3_reload"   --->   Operation 31 'read' 'reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_4_reload"   --->   Operation 32 'read' 'reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_5_reload"   --->   Operation 33 'read' 'reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_6_reload"   --->   Operation 34 'read' 'reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_7_reload"   --->   Operation 35 'read' 'reg_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_8_reload"   --->   Operation 36 'read' 'reg_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_7_reload_read, i32 %reg_8" [fir.cpp:9]   --->   Operation 37 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_5_reload_read, i32 %reg_7" [fir.cpp:9]   --->   Operation 38 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_reload_read, i32 %reg_6" [fir.cpp:9]   --->   Operation 39 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_reload_read, i32 %reg_5" [fir.cpp:9]   --->   Operation 40 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_8_reload_read, i32 %reg_4" [fir.cpp:9]   --->   Operation 41 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_6_reload_read, i32 %reg_3" [fir.cpp:9]   --->   Operation 42 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_4_reload_read, i32 %reg_2" [fir.cpp:9]   --->   Operation 43 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_reload_read, i32 %reg_1" [fir.cpp:9]   --->   Operation 44 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_reload_read, i32 %reg" [fir.cpp:9]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 0, i7 %n" [fir.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [fir.cpp:16]   --->   Operation 48 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%icmp_ln16 = icmp_eq  i7 %n_1, i7 100" [fir.cpp:16]   --->   Operation 49 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %n_1, i7 1" [fir.cpp:16]   --->   Operation 50 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %shift_loop.split, void %for.end37.exitStub" [fir.cpp:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %n" [fir.cpp:16]   --->   Operation 52 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%reg_9 = load i32 %reg_5" [fir.cpp:25]   --->   Operation 53 'load' 'reg_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%reg_10 = load i32 %reg_6" [fir.cpp:25]   --->   Operation 54 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%reg_11 = load i32 %reg_7" [fir.cpp:25]   --->   Operation 55 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reg_12 = load i32 %reg_8" [fir.cpp:25]   --->   Operation 56 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%reg_load = load i32 %reg" [fir.cpp:9]   --->   Operation 57 'load' 'reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%reg_1_load = load i32 %reg_1" [fir.cpp:9]   --->   Operation 58 'load' 'reg_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%reg_2_load = load i32 %reg_2" [fir.cpp:9]   --->   Operation 59 'load' 'reg_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%reg_3_load = load i32 %reg_3" [fir.cpp:9]   --->   Operation 60 'load' 'reg_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%reg_4_load = load i32 %reg_4" [fir.cpp:25]   --->   Operation 61 'load' 'reg_4_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.07ns)   --->   "%reg_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_r" [fir.cpp:21]   --->   Operation 62 'read' 'reg_13' <Predicate = (!icmp_ln16)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 63 [1/1] (3.42ns)   --->   "%mul_ln25 = mul i32 %reg_10, i32 %a_local_4_reload_read" [fir.cpp:25]   --->   Operation 63 'mul' 'mul_ln25' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (3.42ns)   --->   "%mul_ln25_1 = mul i32 %reg_11, i32 %a_local_6_reload_read" [fir.cpp:25]   --->   Operation 64 'mul' 'mul_ln25_1' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (3.42ns)   --->   "%mul_ln25_2 = mul i32 %reg_13, i32 %a_local_reload_read" [fir.cpp:25]   --->   Operation 65 'mul' 'mul_ln25_2' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (3.42ns)   --->   "%mul_ln25_3 = mul i32 %reg_4_load, i32 %a_local_9_reload_read" [fir.cpp:25]   --->   Operation 66 'mul' 'mul_ln25_3' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (3.42ns)   --->   "%mul_ln25_4 = mul i32 %reg_3_load, i32 %a_local_7_reload_read" [fir.cpp:25]   --->   Operation 67 'mul' 'mul_ln25_4' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (3.42ns)   --->   "%mul_ln25_5 = mul i32 %reg_12, i32 %a_local_8_reload_read" [fir.cpp:25]   --->   Operation 68 'mul' 'mul_ln25_5' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (3.42ns)   --->   "%mul_ln25_6 = mul i32 %reg_9, i32 %a_local_2_reload_read" [fir.cpp:25]   --->   Operation 69 'mul' 'mul_ln25_6' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.42ns)   --->   "%mul_ln25_7 = mul i32 %reg_load, i32 %a_local_1_reload_read" [fir.cpp:25]   --->   Operation 70 'mul' 'mul_ln25_7' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (3.42ns)   --->   "%mul_ln25_8 = mul i32 %reg_2_load, i32 %a_local_5_reload_read" [fir.cpp:25]   --->   Operation 71 'mul' 'mul_ln25_8' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (3.42ns)   --->   "%mul_ln25_9 = mul i32 %reg_1_load, i32 %a_local_3_reload_read" [fir.cpp:25]   --->   Operation 72 'mul' 'mul_ln25_9' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_load, i32 %reg_8" [fir.cpp:9]   --->   Operation 73 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_load, i32 %reg_7" [fir.cpp:9]   --->   Operation 74 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_load, i32 %reg_6" [fir.cpp:9]   --->   Operation 75 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_load, i32 %reg_5" [fir.cpp:9]   --->   Operation 76 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_12, i32 %reg_4" [fir.cpp:9]   --->   Operation 77 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_11, i32 %reg_3" [fir.cpp:9]   --->   Operation 78 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_10, i32 %reg_2" [fir.cpp:9]   --->   Operation 79 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_9, i32 %reg_1" [fir.cpp:9]   --->   Operation 80 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_13, i32 %reg" [fir.cpp:9]   --->   Operation 81 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:9]   --->   Operation 82 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:9]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fir.cpp:16]   --->   Operation 84 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.01ns)   --->   "%add_ln25 = add i32 %mul_ln25_5, i32 %mul_ln25_3" [fir.cpp:25]   --->   Operation 85 'add' 'add_ln25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i32 %mul_ln25_1, i32 %mul_ln25_8" [fir.cpp:25]   --->   Operation 86 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln25_2 = add i32 %add_ln25_1, i32 %mul_ln25_4" [fir.cpp:25]   --->   Operation 87 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_3 = add i32 %add_ln25_2, i32 %add_ln25" [fir.cpp:25]   --->   Operation 88 'add' 'add_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_4 = add i32 %mul_ln25, i32 %mul_ln25_9" [fir.cpp:25]   --->   Operation 89 'add' 'add_ln25_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_5 = add i32 %mul_ln25_7, i32 %mul_ln25_2" [fir.cpp:25]   --->   Operation 90 'add' 'add_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln25_6 = add i32 %add_ln25_5, i32 %mul_ln25_6" [fir.cpp:25]   --->   Operation 91 'add' 'add_ln25_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln25_7 = add i32 %add_ln25_6, i32 %add_ln25_4" [fir.cpp:25]   --->   Operation 92 'add' 'add_ln25_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y = add i32 %add_ln25_7, i32 %add_ln25_3" [fir.cpp:25]   --->   Operation 93 'add' 'y' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.49ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_r, i32 %y" [fir.cpp:29]   --->   Operation 94 'write' 'write_ln29' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 95 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a_local_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_local_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0100]
reg                   (alloca           ) [ 0110]
reg_1                 (alloca           ) [ 0110]
reg_2                 (alloca           ) [ 0110]
reg_3                 (alloca           ) [ 0110]
reg_4                 (alloca           ) [ 0110]
reg_5                 (alloca           ) [ 0110]
reg_6                 (alloca           ) [ 0110]
reg_7                 (alloca           ) [ 0110]
reg_8                 (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
a_local_3_reload_read (read             ) [ 0110]
a_local_5_reload_read (read             ) [ 0110]
a_local_1_reload_read (read             ) [ 0110]
a_local_2_reload_read (read             ) [ 0110]
a_local_8_reload_read (read             ) [ 0110]
a_local_7_reload_read (read             ) [ 0110]
a_local_9_reload_read (read             ) [ 0110]
a_local_reload_read   (read             ) [ 0110]
a_local_6_reload_read (read             ) [ 0110]
a_local_4_reload_read (read             ) [ 0110]
reg_reload_read       (read             ) [ 0000]
reg_1_reload_read     (read             ) [ 0000]
reg_2_reload_read     (read             ) [ 0000]
reg_3_reload_read     (read             ) [ 0000]
reg_4_reload_read     (read             ) [ 0000]
reg_5_reload_read     (read             ) [ 0000]
reg_6_reload_read     (read             ) [ 0000]
reg_7_reload_read     (read             ) [ 0000]
reg_8_reload_read     (read             ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln16            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
n_1                   (load             ) [ 0000]
icmp_ln16             (icmp             ) [ 0110]
add_ln16              (add              ) [ 0000]
br_ln16               (br               ) [ 0000]
store_ln16            (store            ) [ 0000]
reg_9                 (load             ) [ 0000]
reg_10                (load             ) [ 0000]
reg_11                (load             ) [ 0000]
reg_12                (load             ) [ 0000]
reg_load              (load             ) [ 0000]
reg_1_load            (load             ) [ 0000]
reg_2_load            (load             ) [ 0000]
reg_3_load            (load             ) [ 0000]
reg_4_load            (load             ) [ 0000]
reg_13                (read             ) [ 0000]
mul_ln25              (mul              ) [ 0101]
mul_ln25_1            (mul              ) [ 0101]
mul_ln25_2            (mul              ) [ 0101]
mul_ln25_3            (mul              ) [ 0101]
mul_ln25_4            (mul              ) [ 0101]
mul_ln25_5            (mul              ) [ 0101]
mul_ln25_6            (mul              ) [ 0101]
mul_ln25_7            (mul              ) [ 0101]
mul_ln25_8            (mul              ) [ 0101]
mul_ln25_9            (mul              ) [ 0101]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
store_ln9             (store            ) [ 0000]
specpipeline_ln9      (specpipeline     ) [ 0000]
speclooptripcount_ln9 (speclooptripcount) [ 0000]
specloopname_ln16     (specloopname     ) [ 0000]
add_ln25              (add              ) [ 0000]
add_ln25_1            (add              ) [ 0000]
add_ln25_2            (add              ) [ 0000]
add_ln25_3            (add              ) [ 0000]
add_ln25_4            (add              ) [ 0000]
add_ln25_5            (add              ) [ 0000]
add_ln25_6            (add              ) [ 0000]
add_ln25_7            (add              ) [ 0000]
y                     (add              ) [ 0000]
write_ln29            (write            ) [ 0000]
br_ln16               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_7_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_7_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_6_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_6_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_5_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_5_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_3_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_3_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_1_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_1_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_local_4_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_4_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_local_6_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_6_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="a_local_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_local_9_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_9_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a_local_7_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_7_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_local_8_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_8_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="a_local_2_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_2_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="a_local_1_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_1_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="a_local_5_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_5_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="a_local_3_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_local_3_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_r">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="n_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="reg_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="reg_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="reg_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="reg_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reg_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reg_5_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_7_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reg_8_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_local_3_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_3_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="a_local_5_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_5_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="a_local_1_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_1_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="a_local_2_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_2_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="a_local_8_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_8_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a_local_7_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_7_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="a_local_9_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_9_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_local_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="a_local_6_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_6_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="a_local_4_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local_4_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reg_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reg_1_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_1_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="reg_2_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_2_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="reg_3_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_3_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="reg_4_reload_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_4_reload_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="reg_5_reload_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_5_reload_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="reg_6_reload_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_6_reload_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="reg_7_reload_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_7_reload_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="reg_8_reload_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_8_reload_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="reg_13_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_13/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln29_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mul_ln25_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mul_ln25_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mul_ln25_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mul_ln25_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mul_ln25_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln25_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_5/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln25_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_6/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_ln25_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln25_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_8/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln25_9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_9/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln9_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln9_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln9_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln9_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln9_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln9_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln9_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln9_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln9_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln16_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="n_1_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln16_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln16_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln16_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="reg_9_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_9/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="reg_10_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_10/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="reg_11_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_11/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="reg_12_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_12/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="reg_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_load/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="reg_1_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_1_load/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="reg_2_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_2_load/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="reg_3_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_3_load/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="reg_4_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_4_load/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln9_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln9_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln9_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="1"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln9_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln9_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln9_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln9_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln9_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln9_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln25_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln25_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln25_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln25_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln25_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_4/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln25_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_5/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln25_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_6/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln25_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_7/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="y_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="n_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="489" class="1005" name="reg_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="496" class="1005" name="reg_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="reg_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="reg_3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="reg_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="reg_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="reg_6_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="reg_7_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_7 "/>
</bind>
</comp>

<comp id="545" class="1005" name="reg_8_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_8 "/>
</bind>
</comp>

<comp id="552" class="1005" name="a_local_3_reload_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_3_reload_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="a_local_5_reload_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_5_reload_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="a_local_1_reload_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_1_reload_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="a_local_2_reload_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_2_reload_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="a_local_8_reload_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_8_reload_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="a_local_7_reload_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_7_reload_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="a_local_9_reload_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_9_reload_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="a_local_reload_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_reload_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="a_local_6_reload_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_6_reload_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="a_local_4_reload_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_4_reload_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln16_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="606" class="1005" name="mul_ln25_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="611" class="1005" name="mul_ln25_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="mul_ln25_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="mul_ln25_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="mul_ln25_4_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_4 "/>
</bind>
</comp>

<comp id="631" class="1005" name="mul_ln25_5_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_5 "/>
</bind>
</comp>

<comp id="636" class="1005" name="mul_ln25_6_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_6 "/>
</bind>
</comp>

<comp id="641" class="1005" name="mul_ln25_7_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_7 "/>
</bind>
</comp>

<comp id="646" class="1005" name="mul_ln25_8_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_8 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mul_ln25_9_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="232" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="290"><net_src comp="220" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="208" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="196" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="184" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="226" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="214" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="202" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="190" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="178" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="380" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="376" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="372" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="368" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="364" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="360" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="356" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="232" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="437" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="456" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="450" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="475" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="485"><net_src comp="78" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="492"><net_src comp="82" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="499"><net_src comp="86" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="506"><net_src comp="90" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="513"><net_src comp="94" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="520"><net_src comp="98" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="527"><net_src comp="102" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="534"><net_src comp="106" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="541"><net_src comp="110" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="548"><net_src comp="114" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="555"><net_src comp="118" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="560"><net_src comp="124" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="565"><net_src comp="130" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="570"><net_src comp="136" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="575"><net_src comp="142" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="580"><net_src comp="148" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="585"><net_src comp="154" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="590"><net_src comp="160" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="595"><net_src comp="166" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="600"><net_src comp="172" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="605"><net_src comp="339" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="245" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="614"><net_src comp="249" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="619"><net_src comp="253" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="624"><net_src comp="258" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="629"><net_src comp="262" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="634"><net_src comp="266" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="639"><net_src comp="270" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="644"><net_src comp="274" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="649"><net_src comp="278" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="654"><net_src comp="282" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="456" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: fir_Pipeline_sample_loop : reg_8_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_7_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_6_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_5_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_4_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_3_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_2_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_1_reload | {1 }
	Port: fir_Pipeline_sample_loop : reg_reload | {1 }
	Port: fir_Pipeline_sample_loop : in_r | {2 }
	Port: fir_Pipeline_sample_loop : a_local_4_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_6_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_9_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_7_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_8_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_2_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_1_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_5_reload | {1 }
	Port: fir_Pipeline_sample_loop : a_local_3_reload | {1 }
  - Chain level:
	State 1
		store_ln16 : 1
		n_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		store_ln16 : 3
	State 2
		mul_ln25 : 1
		mul_ln25_1 : 1
		mul_ln25_3 : 1
		mul_ln25_4 : 1
		mul_ln25_5 : 1
		mul_ln25_6 : 1
		mul_ln25_7 : 1
		mul_ln25_8 : 1
		mul_ln25_9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
		store_ln9 : 1
	State 3
		add_ln25_2 : 1
		add_ln25_3 : 2
		add_ln25_6 : 1
		add_ln25_7 : 2
		y : 3
		write_ln29 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln16_fu_345          |    0    |    0    |    14   |
|          |          add_ln25_fu_437          |    0    |    0    |    39   |
|          |         add_ln25_1_fu_441         |    0    |    0    |    32   |
|          |         add_ln25_2_fu_445         |    0    |    0    |    32   |
|    add   |         add_ln25_3_fu_450         |    0    |    0    |    32   |
|          |         add_ln25_4_fu_456         |    0    |    0    |    32   |
|          |         add_ln25_5_fu_460         |    0    |    0    |    32   |
|          |         add_ln25_6_fu_464         |    0    |    0    |    32   |
|          |         add_ln25_7_fu_469         |    0    |    0    |    32   |
|          |              y_fu_475             |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln25_fu_245          |    3    |    0    |    20   |
|          |         mul_ln25_1_fu_249         |    3    |    0    |    20   |
|          |         mul_ln25_2_fu_253         |    3    |    0    |    20   |
|          |         mul_ln25_3_fu_258         |    3    |    0    |    20   |
|    mul   |         mul_ln25_4_fu_262         |    3    |    0    |    20   |
|          |         mul_ln25_5_fu_266         |    3    |    0    |    20   |
|          |         mul_ln25_6_fu_270         |    3    |    0    |    20   |
|          |         mul_ln25_7_fu_274         |    3    |    0    |    20   |
|          |         mul_ln25_8_fu_278         |    3    |    0    |    20   |
|          |         mul_ln25_9_fu_282         |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln16_fu_339         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|          | a_local_3_reload_read_read_fu_118 |    0    |    0    |    0    |
|          | a_local_5_reload_read_read_fu_124 |    0    |    0    |    0    |
|          | a_local_1_reload_read_read_fu_130 |    0    |    0    |    0    |
|          | a_local_2_reload_read_read_fu_136 |    0    |    0    |    0    |
|          | a_local_8_reload_read_read_fu_142 |    0    |    0    |    0    |
|          | a_local_7_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | a_local_9_reload_read_read_fu_154 |    0    |    0    |    0    |
|          |  a_local_reload_read_read_fu_160  |    0    |    0    |    0    |
|          | a_local_6_reload_read_read_fu_166 |    0    |    0    |    0    |
|   read   | a_local_4_reload_read_read_fu_172 |    0    |    0    |    0    |
|          |    reg_reload_read_read_fu_178    |    0    |    0    |    0    |
|          |   reg_1_reload_read_read_fu_184   |    0    |    0    |    0    |
|          |   reg_2_reload_read_read_fu_190   |    0    |    0    |    0    |
|          |   reg_3_reload_read_read_fu_196   |    0    |    0    |    0    |
|          |   reg_4_reload_read_read_fu_202   |    0    |    0    |    0    |
|          |   reg_5_reload_read_read_fu_208   |    0    |    0    |    0    |
|          |   reg_6_reload_read_read_fu_214   |    0    |    0    |    0    |
|          |   reg_7_reload_read_read_fu_220   |    0    |    0    |    0    |
|          |   reg_8_reload_read_read_fu_226   |    0    |    0    |    0    |
|          |         reg_13_read_fu_232        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln29_write_fu_238      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    30   |    0    |   523   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|a_local_1_reload_read_reg_562|   32   |
|a_local_2_reload_read_reg_567|   32   |
|a_local_3_reload_read_reg_552|   32   |
|a_local_4_reload_read_reg_597|   32   |
|a_local_5_reload_read_reg_557|   32   |
|a_local_6_reload_read_reg_592|   32   |
|a_local_7_reload_read_reg_577|   32   |
|a_local_8_reload_read_reg_572|   32   |
|a_local_9_reload_read_reg_582|   32   |
| a_local_reload_read_reg_587 |   32   |
|      icmp_ln16_reg_602      |    1   |
|      mul_ln25_1_reg_611     |   32   |
|      mul_ln25_2_reg_616     |   32   |
|      mul_ln25_3_reg_621     |   32   |
|      mul_ln25_4_reg_626     |   32   |
|      mul_ln25_5_reg_631     |   32   |
|      mul_ln25_6_reg_636     |   32   |
|      mul_ln25_7_reg_641     |   32   |
|      mul_ln25_8_reg_646     |   32   |
|      mul_ln25_9_reg_651     |   32   |
|       mul_ln25_reg_606      |   32   |
|          n_reg_482          |    7   |
|        reg_1_reg_496        |   32   |
|        reg_2_reg_503        |   32   |
|        reg_3_reg_510        |   32   |
|        reg_4_reg_517        |   32   |
|        reg_5_reg_524        |   32   |
|        reg_6_reg_531        |   32   |
|        reg_7_reg_538        |   32   |
|        reg_8_reg_545        |   32   |
|         reg_reg_489         |   32   |
+-----------------------------+--------+
|            Total            |   936  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   30   |    0   |   523  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   936  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |   936  |   523  |
+-----------+--------+--------+--------+
