// Seed: 1419383647
module module_0;
  genvar id_1;
  wire id_2;
  assign id_1[1'b0] = -1;
  logic id_3 = -1, id_4;
  logic   id_5;
  integer id_6;
  logic   id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd68
) (
    input  wor   _id_0,
    output uwire _id_1
);
  logic [id_1 : id_0] id_3;
  wor id_4 = id_3[1] < id_0;
  module_0 modCall_1 ();
  wire [-1 'b0 : 1] id_5;
  assign id_3 = id_5#(
      .id_3(1),
      .id_5(1),
      .id_5(1 <= 1)
  );
endmodule
