INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
