// Seed: 4090694827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_5,
      id_5,
      id_7,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_2 = id_4;
  assign id_1[-1] = -1 ? id_2 : id_3 - -1;
  logic id_8 = -1 == id_7;
  always @(id_4 or negedge 'b0 == id_4) $signed(33);
  ;
endmodule
