// Seed: 2292542486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_8;
  wire id_9;
  wire id_10 = id_2;
  assign id_3 = id_6;
  always begin : LABEL_0
    if (1) assume #1  (id_7);
    $display(id_3);
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input supply0 id_17
);
  tri0 id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_6  = 1 - id_21;
  assign id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_20,
      id_23,
      id_24,
      id_19
  );
endmodule
