verilog xil_defaultlib --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/f8d8/hdl" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ip/system_alinx_ov5640_RGB565_0_1/src/ila_0/hdl/verilog" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ip/system_alinx_ov5640_RGB565_0_2/src/ila_0/hdl/verilog" --include "../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/0ab1/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_alinx_ov5640_RGB565_0_1/src/ila_0/sim/ila_0.v" \
"../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/564b/src/cmos_8_16bit.v" \
"../../../../ov5640_dual.srcs/sources_1/bd/system/ipshared/564b/src/alinx_ov5640.v" \
"../../../bd/system/ip/system_alinx_ov5640_RGB565_0_1/sim/system_alinx_ov5640_RGB565_0_1.v" \
"../../../bd/system/ip/system_alinx_ov5640_RGB565_0_2/sim/system_alinx_ov5640_RGB565_0_2.v" \
"../../../bd/system/ip/system_xbar_2/sim/system_xbar_2.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tdata_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tuser_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tstrb_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tkeep_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tid_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tdest_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/tlast_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/hdl/top_system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_2/sim/system_axis_subset_converter_0_2.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tdata_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tuser_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tstrb_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tkeep_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tid_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tdest_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/tlast_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/hdl/top_system_axis_subset_converter_0_3.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_3/sim/system_axis_subset_converter_0_3.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ipshared/051a/src/i2c_extender.v" \
"../../../bd/system/ip/system_i2c_extender_0_0/sim/system_i2c_extender_0_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
