// Seed: 551358848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_9;
  wand  \id_10 ;
  assign id_7 = id_6;
  assign id_1 = id_5;
  tri1 id_11;
  assign id_1 = -1;
  specify
    (posedge id_12 => (id_13  : id_11)) = (id_6  : -1  : $realtime, \id_10 : id_9  : $realtime);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  time id_28 (
      .id_0 (-1),
      .id_1 (-1),
      .id_2 (1),
      .id_3 (1),
      .id_4 (),
      .id_5 (-1),
      .id_6 (1),
      .id_7 ($realtime),
      .id_8 (1),
      .id_9 (),
      .id_10(id_21[$realtime]),
      .id_11(~id_1),
      .id_12($realtime),
      .id_13(),
      .id_14($realtime),
      .id_15(($realtime)),
      .id_16(id_23),
      .id_17(id_23),
      .id_18(id_26),
      .id_19($realtime)
  );
  module_0 modCall_1 (
      id_8,
      id_23,
      id_17,
      id_4,
      id_6,
      id_22,
      id_14,
      id_10
  );
  wire \id_29 ;
  wire id_30;
  assign id_5 = 1'b0;
endmodule
