$date
	Sat Oct 22 22:47:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#629788
b11000 !
1"
#629790
b11000 &
b11000 %
1$
#629791
0"
#629794
b1100 &
b1100 %
#629798
b110 &
b110 %
#629802
b11 &
b11 %
#629806
b1010 &
b1010 %
#629810
b101 &
b101 %
#629814
b10000 &
b10000 %
#629818
b1000 &
b1000 %
#629822
b100 &
b100 %
#629826
b10 &
b10 %
#629830
b1 &
1#
b1 %
#629834
b0 &
b0 %
0#
0$
#1649681
b10100 !
1"
#1649682
b10100 &
b10100 %
1$
#1649683
0"
#1649686
b1010 &
b1010 %
#1649690
b101 &
b101 %
#1649694
b10000 &
b10000 %
#1649698
b1000 &
b1000 %
#1649702
b100 &
b100 %
#1649706
b10 &
b10 %
#1649710
b1 &
1#
b1 %
#1649714
b0 &
b0 %
0#
0$
#2667101
b1011 !
1"
#2667102
b1011 &
b1011 %
1$
#2667103
0"
#2667106
b100010 &
b100010 %
#2667110
b10001 &
b10001 %
#2667114
b110100 &
b110100 %
#2667118
b11010 &
b11010 %
#2667122
b1101 &
b1101 %
#2667126
b101000 &
b101000 %
#2667130
b10100 &
b10100 %
#2667134
b1010 &
b1010 %
#2667138
b101 &
b101 %
#2667142
b10000 &
b10000 %
#2667146
b1000 &
b1000 %
#2667150
b100 &
b100 %
#2667154
b10 &
b10 %
#2667158
b1 &
1#
b1 %
#2667162
b0 &
b0 %
0#
0$
#4500012
