JDF B
// Created by Version 1.7 
PROJECT lab7
DESIGN lab7 Normal
DEVKIT GAL22V10C-10LP
ENTRY ABEL/Schematic
MODULE lab7.abl
MODSTYLE lab7step1 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lab7step1
