
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102663                       # Number of seconds simulated
sim_ticks                                102663427500                       # Number of ticks simulated
final_tick                               102683762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230514                       # Simulator instruction rate (inst/s)
host_op_rate                                   230515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              155177392                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671224                       # Number of bytes of host memory used
host_seconds                                   661.59                       # Real time elapsed on the host
sim_insts                                   152504960                       # Number of instructions simulated
sim_ops                                     152506104                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  79                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              39274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data               9974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 49248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         39274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            39274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             39274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data              9974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                49248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          79                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        79                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   5056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  102663461500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    79                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           18                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.111111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.195703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.771647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7     38.89%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3     16.67%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2     11.11%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      5.56%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           18                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      2139750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 3621000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27085.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45835.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       61                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  1299537487.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3938700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               153600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8796810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24636054540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24657801135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.133401                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         102660931500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       270000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        786000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 102647925500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       1415000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      5566750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1735020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3205680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               279360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8917080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2942880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24636260940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24656909130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.124714                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         102662799250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       270000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        786000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 102648785500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7506500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        539750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      6549000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                71689479                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46228491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2689983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             47449234                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                47448836                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.999161                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      33                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              28                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               28                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong          216458                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        15089543                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon        75920                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        2215463                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         257995                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        205326855                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2683581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      361214979                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    71689479                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           47448869                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     199946106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5380488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 123275580                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    34                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          205320176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.759278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.201835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34524467     16.81%     16.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 75371106     36.71%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   429684      0.21%     53.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 94994919     46.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            205320176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349148                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.759219                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 28043997                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              74314898                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  72742302                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27528761                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2690218                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32674196                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    26                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              266948626                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6749245                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2690218                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47801321                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                32315440                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            220                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  80199668                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              42313309                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              254720324                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   629                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              37413499                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenamedOperands           281832140                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             403661030                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        304129646                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             170000574                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                111831575                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 11                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              7                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  62188181                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             84515279                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21297418                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          21192454                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           223496                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  252029783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   6                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 223110364                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2697382                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        99529124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     68074885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     205320176                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.086646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.891605                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58594623     28.54%     28.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            85232356     41.51%     70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            46601608     22.70%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14891564      7.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  25      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       205320176                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2214337      1.50%      1.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               126476208     85.78%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               18752223     12.72%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7567      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              96892464     43.43%     43.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             10000000      4.48%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              12689909      5.69%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82272373     36.88%     90.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21255618      9.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              223110364                       # Type of FU issued
system.cpu.iq.rate                           1.086611                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   147450335                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.660885                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          801688623                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         351559172                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    215263997                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              370560699                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         46132344                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     34515155                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8797296                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2690218                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10759727                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           252029793                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              84515279                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             21297418                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  6                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            259                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2451476                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       238484                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2689960                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             215481005                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              79798910                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7629361                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             4                       # number of nop insts executed
system.cpu.iew.exec_refs                     98846611                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 43226142                       # Number of branches executed
system.cpu.iew.exec_stores                   19047701                       # Number of stores executed
system.cpu.iew.exec_rate                     1.049454                       # Inst execution rate
system.cpu.iew.wb_sent                      215264036                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     215263997                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 150544752                       # num instructions producing a value
system.cpu.iew.wb_consumers                 232064151                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.048397                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.648720                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        96823853                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2689957                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    191870231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.794812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.641642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118658763     61.84%     61.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     47831480     24.93%     86.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8069822      4.21%     90.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9951505      5.19%     96.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        48546      0.03%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           10      0.00%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           18      0.00%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            4      0.00%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7310083      3.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    191870231                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            152500535                       # Number of instructions committed
system.cpu.commit.committedOps              152500673                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62500251                       # Number of memory references committed
system.cpu.commit.loads                      50000128                       # Number of loads committed
system.cpu.commit.membars                           2                       # Number of memory barriers committed
system.cpu.commit.branches                   30000139                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 122500625                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   17                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70000422     45.90%     45.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        10000000      6.56%     52.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10000000      6.56%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        50000128     32.79%     91.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12500123      8.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         152500673                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7310083                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    433884661                       # The number of ROB reads
system.cpu.rob.rob_writes                   512098989                       # The number of ROB writes
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            6679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   152500535                       # Number of Instructions Simulated
system.cpu.committedOps                     152500673                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.346401                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.346401                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.742721                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.742721                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                246682497                       # number of integer regfile reads
system.cpu.int_regfile_writes               152990256                       # number of integer regfile writes
system.cpu.cc_regfile_reads                  76139484                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 76139496                       # number of cc regfile writes
system.cpu.misc_regfile_reads               247951843                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           184.000306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46167938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          230839.690000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   184.000306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.179688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.179688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92333390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92333390                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     33666544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33666544                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12500120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12500120                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46166664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46166664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46166664                       # number of overall hits
system.cpu.dcache.overall_hits::total        46166664                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           18                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           19                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           19                       # number of overall misses
system.cpu.dcache.overall_misses::total            19                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      1543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1543500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data        92500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        92500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1636000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1636000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33666562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33666562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12500121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12500121                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     46166683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46166683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     46166683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46166683                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        85750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        85750                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        92500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        92500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86105.263158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86105.263158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86105.263158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86105.263158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           15                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        91500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        91500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      1319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      1319500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1319500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81866.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81866.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        91500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        91500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82468.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82468.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82468.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82468.750000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                28                       # number of replacements
system.cpu.icache.tags.tagsinuse           267.000685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           123277921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          374704.927052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   267.000685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.521486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.521486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         246551221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        246551221                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    123275509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       123275509                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     123275509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        123275509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    123275509                       # number of overall hits
system.cpu.icache.overall_hits::total       123275509                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           70                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           70                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             70                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           70                       # number of overall misses
system.cpu.icache.overall_misses::total            70                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      6157498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6157498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      6157498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6157498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      6157498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6157498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    123275579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    123275579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    123275579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    123275579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    123275579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    123275579                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87964.257143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87964.257143                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87964.257143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87964.257143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87964.257143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87964.257143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3239                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   129.560000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           63                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           63                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           63                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      5803998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5803998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      5803998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5803998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      5803998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5803998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 92126.952381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92126.952381                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 92126.952381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92126.952381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 92126.952381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92126.952381                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                   0                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    26.000356                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        53                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       19.000356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher            7                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       875                       # Number of tag accesses
system.l2.tags.data_accesses                      875                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           27                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               27                       # number of WritebackClean hits
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst            63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               63                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              15                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                  63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  16                       # number of demand (read+write) misses
system.l2.demand_misses::total                     79                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 63                       # number of overall misses
system.l2.overall_misses::cpu.data                 16                       # number of overall misses
system.l2.overall_misses::total                    79                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data        90000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         90000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst      5739000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5739000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      1205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1205000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst       5739000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       1295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          7034000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      5739000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      1295000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         7034000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           27                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           27                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst           63                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             63                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                63                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   79                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               63                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  79                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        90000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        90000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91095.238095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91095.238095                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 80333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80333.333333                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91095.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89037.974684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91095.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89037.974684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           15                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                79                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               79                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data        84000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        84000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst      5361000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5361000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      1115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6560000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        84000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85095.238095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85095.238095                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74333.333333                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85095.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83037.974684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85095.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83037.974684                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            79                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 78                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                79                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      79    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  79                       # Request fanout histogram
system.membus.reqLayer0.occupancy               97000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             417250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 102683762000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                78                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            63                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               79                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.266610                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     73     92.41%     92.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      7.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 79                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              81500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             94500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
