

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3'
================================================================
* Date:           Sun Feb 22 21:56:53 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.681 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     267|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      17|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     200|    -|
|Register         |        -|    -|     346|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     346|     484|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U78  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_240_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln165_fu_260_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln168_fu_274_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln170_fu_280_p2   |         +|   0|  0|  22|          15|          15|
    |v2_fu_329_p2          |         -|   0|  0|  39|           1|          32|
    |ap_condition_334      |       and|   0|  0|   2|           1|           1|
    |ap_condition_337      |       and|   0|  0|   2|           1|           1|
    |cmp80_i_fu_216_p2     |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln163_fu_234_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln166_fu_323_p2  |      icmp|   0|  0|  39|          32|           1|
    |v2_1_fu_335_p3        |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 267|         146|         146|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |M_e_0_address0_local  |  21|          5|   15|         75|
    |M_e_0_d0_local        |  17|          4|   32|        128|
    |M_e_1_address0_local  |  21|          5|   15|         75|
    |M_e_1_d0_local        |  17|          4|   32|        128|
    |M_e_2_address0_local  |  21|          5|   15|         75|
    |M_e_2_d0_local        |  17|          4|   32|        128|
    |M_e_3_address0_local  |  21|          5|   15|         75|
    |M_e_3_d0_local        |  17|          4|   32|        128|
    |ap_NS_fsm             |  21|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_c    |   9|          2|   31|         62|
    |c_2_fu_70             |   9|          2|   31|         62|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 200|         47|  252|        943|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |M_e_0_addr_4_reg_412  |  15|   0|   15|          0|
    |M_e_0_addr_5_reg_417  |  15|   0|   15|          0|
    |M_e_0_addr_reg_382    |  15|   0|   15|          0|
    |M_e_1_addr_4_reg_422  |  15|   0|   15|          0|
    |M_e_1_addr_5_reg_427  |  15|   0|   15|          0|
    |M_e_1_addr_reg_397    |  15|   0|   15|          0|
    |M_e_2_addr_4_reg_432  |  15|   0|   15|          0|
    |M_e_2_addr_5_reg_437  |  15|   0|   15|          0|
    |M_e_2_addr_reg_402    |  15|   0|   15|          0|
    |M_e_3_addr_4_reg_442  |  15|   0|   15|          0|
    |M_e_3_addr_5_reg_447  |  15|   0|   15|          0|
    |M_e_3_addr_reg_407    |  15|   0|   15|          0|
    |add_ln163_reg_371     |  31|   0|   31|          0|
    |add_ln168_reg_387     |  15|   0|   15|          0|
    |add_ln170_reg_392     |  15|   0|   15|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |c_2_fu_70             |  31|   0|   31|          0|
    |cmp80_i_reg_362       |   1|   0|    1|          0|
    |icmp_ln163_reg_367    |   1|   0|    1|          0|
    |icmp_ln166_reg_460    |   1|   0|    1|          0|
    |trunc_ln163_reg_376   |   2|   0|    2|          0|
    |v2_1_reg_464          |  32|   0|   32|          0|
    |v_reg_452             |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 346|   0|  346|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3|  return value|
|move_type_2     |   in|    2|     ap_none|                                               move_type_2|        scalar|
|colt            |   in|   32|     ap_none|                                                      colt|        scalar|
|mul_ln165       |   in|   15|     ap_none|                                                 mul_ln165|        scalar|
|mul_ln161       |   in|   15|     ap_none|                                                 mul_ln161|        scalar|
|mul_ln162       |   in|   15|     ap_none|                                                 mul_ln162|        scalar|
|M_e_0_address0  |  out|   15|   ap_memory|                                                     M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                                     M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                                                     M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                                                     M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                                                     M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                                     M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                                     M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                                                     M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                                                     M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                                                     M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                                     M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                                     M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                                                     M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                                                     M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                                                     M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                                     M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                                     M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                                                     M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                                                     M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                                                     M_e_3|         array|
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+

