
---------- Begin Simulation Statistics ----------
final_tick                                 1077868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152674                       # Simulator instruction rate (inst/s)
host_mem_usage                                4405800                       # Number of bytes of host memory used
host_op_rate                                   265428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.28                       # Real time elapsed on the host
host_tick_rate                               81165475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2027475                       # Number of instructions simulated
sim_ops                                       3524846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001078                       # Number of seconds simulated
sim_ticks                                  1077868000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425626                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23381                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234726                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425626                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           190900                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481596                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10797                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11713                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2335873                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1903899                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23480                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339821                       # Number of branches committed
system.cpu.commit.bw_lim_events                587858                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          873261                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2027475                       # Number of instructions committed
system.cpu.commit.committedOps                3524846                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2296250                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.535045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1149851     50.08%     50.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168765      7.35%     57.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       164679      7.17%     64.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225097      9.80%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587858     25.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2296250                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73218                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9110                       # Number of function calls committed.
system.cpu.commit.int_insts                   3470348                       # Number of committed integer instructions.
system.cpu.commit.loads                        485375                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20322      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2772542     78.66%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              30      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37452      1.06%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2853      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6210      0.18%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11158      0.32%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12114      0.34%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6527      0.19%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1056      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          466241     13.23%     94.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155880      4.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19134      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12111      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3524846                       # Class of committed instruction
system.cpu.commit.refs                         653366                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2027475                       # Number of Instructions Simulated
system.cpu.committedOps                       3524846                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.329077                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.329077                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8019                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34121                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49559                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4329                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1016322                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4605406                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289400                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1118871                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23537                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86171                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      568140                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2064                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186389                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      481596                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234328                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2186773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4466                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2784354                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           683                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47074                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178722                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245523                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.033282                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2534301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1214407     47.92%     47.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71580      2.82%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57337      2.26%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74014      2.92%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1116963     44.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2534301                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117668                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64524                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8249600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8249200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4406000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4339200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4387200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76872800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76847600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76881600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76897600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1623976800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          160370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27803                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370113                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.503959                       # Inst execution rate
system.cpu.iew.exec_refs                       756183                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186379                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682173                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599626                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               607                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196152                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4398041                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33314                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4052674                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3310                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9779                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23537                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15916                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114249                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28160                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19816                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5687122                       # num instructions consuming a value
system.cpu.iew.wb_count                       4031354                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567215                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3225821                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.496047                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4038216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6275612                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3484609                       # number of integer regfile writes
system.cpu.ipc                               0.752402                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752402                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26046      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3200471     78.33%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41196      1.01%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4228      0.10%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6784      0.17%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14470      0.35%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13660      0.33%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7067      0.17%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2009      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555409     13.59%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175593      4.30%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24458      0.60%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13291      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4085991                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88213                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              177685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85165                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             126760                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3971732                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10546826                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3946189                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5144532                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4396938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4085991                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1103                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          873184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18231                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            361                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1286991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2534301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1159255     45.74%     45.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              165999      6.55%     52.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291999     11.52%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              332198     13.11%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584850     23.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2534301                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.516323                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234443                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10244                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3299                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599626                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196152                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1531609                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2694671                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  830121                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4830009                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43172                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   337924                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18576                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5631                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11849645                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4533673                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6200556                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1148460                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74713                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23537                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173442                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1370524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150990                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7189721                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20817                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200527                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            920                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6106499                       # The number of ROB reads
system.cpu.rob.rob_writes                     9035150                       # The number of ROB writes
system.cpu.timesIdled                            1564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37944                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              421                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          733                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            734                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              142                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8047                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12182                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       951744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       951744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  951744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13516                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13516                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11362183                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29343217                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17544                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4087                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23724                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1020                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2068                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2068                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17544                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8035                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49520                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57555                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       176832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1429952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10500                       # Total snoops (count)
system.l2bus.snoopTraffic                       86784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30111                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014347                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118918                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29679     98.57%     98.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                      432      1.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30111                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20218797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18783898                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3317199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       230895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230895                       # number of overall hits
system.cpu.icache.overall_hits::total          230895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3432                       # number of overall misses
system.cpu.icache.overall_misses::total          3432                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    173847200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173847200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    173847200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173847200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014646                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014646                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014646                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014646                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50654.778555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50654.778555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50654.778555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50654.778555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          668                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          668                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2764                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    140056800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    140056800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    140056800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    140056800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011795                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011795                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50671.780029                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50671.780029                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50671.780029                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50671.780029                       # average overall mshr miss latency
system.cpu.icache.replacements                   2508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       230895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3432                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    173847200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173847200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50654.778555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50654.778555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    140056800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    140056800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50671.780029                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50671.780029                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.429842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              223255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.017145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.429842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471418                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       660872                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           660872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       660872                       # number of overall hits
system.cpu.dcache.overall_hits::total          660872                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34763                       # number of overall misses
system.cpu.dcache.overall_misses::total         34763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1675434800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1675434800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1675434800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1675434800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       695635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049973                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48195.920950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48195.920950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48195.920950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48195.920950                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29388                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.257534                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1781                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2732                       # number of writebacks
system.cpu.dcache.writebacks::total              2732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22213                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4298                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16848                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248141009                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824305009                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45909.482072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45909.482072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45909.482072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57734.064449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48925.985814                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15824                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1571094400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1571094400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48104.543784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48104.543784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474820400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474820400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45298.645297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45298.645297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104340400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104340400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49615.026153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49615.026153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101343600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101343600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49005.609284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49005.609284                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248141009                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248141009                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57734.064449                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57734.064449                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.387724                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631486                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.906850                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   745.256769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.130956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1408118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1408118                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             854                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4968                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          845                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6667                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            854                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4968                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          845                       # number of overall hits
system.l2cache.overall_hits::total               6667                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1909                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7582                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3453                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12944                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1909                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7582                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3453                       # number of overall misses
system.l2cache.overall_misses::total            12944                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    129540400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519096400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238713199                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    887349999                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    129540400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519096400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238713199                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    887349999                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2763                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12550                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4298                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19611                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2763                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12550                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4298                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19611                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690916                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803397                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660038                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690916                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803397                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660038                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67857.726558                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68464.310208                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69132.116710                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68552.997451                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67857.726558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68464.310208                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69132.116710                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68552.997451                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1355                       # number of writebacks
system.l2cache.writebacks::total                 1355                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1909                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7568                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3437                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12914                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1909                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7568                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3437                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          602                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13516                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    114268400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457951600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210744015                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    782964015                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    114268400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457951600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210744015                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35307028                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    818271043                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690916                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603028                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.799674                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658508                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690916                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603028                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.799674                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689205                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59857.726558                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60511.575053                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61316.268548                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60629.085876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59857.726558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60511.575053                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61316.268548                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58649.548173                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60540.917653                       # average overall mshr miss latency
system.l2cache.replacements                      9479                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2732                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2732                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2732                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2732                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          602                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          602                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35307028                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35307028                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58649.548173                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58649.548173                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          733                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              733                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1335                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1335                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92656400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92656400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645551                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645551                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69405.543071                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69405.543071                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81974800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81974800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645068                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645068                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61450.374813                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61450.374813                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          854                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4235                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          845                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5934                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1909                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3453                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11609                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    129540400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426440000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238713199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    794693599                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2763                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4298                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17543                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690916                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595974                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803397                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661745                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67857.726558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68263.166320                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69132.116710                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68454.957275                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1909                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6234                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3437                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11580                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    114268400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375976800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210744015                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    700989215                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690916                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594734                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.799674                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59857.726558                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60310.683349                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61316.268548                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60534.474525                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.669135                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25810                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9479                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.722861                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.833070                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   276.252465                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.303350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.355002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.925248                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067444                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576246                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222499                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037091                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906169                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2902                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1723                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291504                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708496                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               317047                       # Number of tag accesses
system.l2cache.tags.data_accesses              317047                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1077868000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          122176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              865024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       122176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         122176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1909                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3437                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          602                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13516                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113349687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449361146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    204076937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     35744637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              802532407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113349687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113349687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80455121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80455121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80455121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113349687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449361146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    204076937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     35744637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             882987527                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1082118800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               50386167                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                 87498022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              105190035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2031833                       # Number of instructions simulated
sim_ops                                       3534533                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     4250800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2099                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               206                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1993                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                899                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2099                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1200                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2227                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      35                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8359                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4788                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               206                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1408                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1070                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3624                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 4358                       # Number of instructions committed
system.cpu.commit.committedOps                   9687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         8150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.188589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.470332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4166     51.12%     51.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1230     15.09%     66.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          875     10.74%     76.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          809      9.93%     86.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1070     13.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         8150                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                      9490                       # Number of committed integer instructions.
system.cpu.commit.loads                           998                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           60      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8067     83.28%     83.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.51%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.19%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.33%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.25%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.36%     85.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.50%     86.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.25%     86.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.22%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             882      9.10%     95.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      2.47%     98.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      1.20%     99.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9687                       # Class of committed instruction
system.cpu.commit.refs                           1309                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        4358                       # Number of Instructions Simulated
system.cpu.committedOps                          9687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.438504                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.438504                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           23                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3044                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  15102                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1688                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3955                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    206                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   267                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1193                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         393                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2227                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1427                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    39                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7697                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     412                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.209561                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                934                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.724287                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               9160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.806550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.885499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4435     48.42%     48.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      503      5.49%     53.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      151      1.65%     55.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      541      5.91%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3530     38.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 9160                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       567                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      348                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        19200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        20800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        18800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       172400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       171200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       170800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       170400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4859600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  265                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1587                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.116590                       # Inst execution rate
system.cpu.iew.exec_refs                         1582                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        393                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2081                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1353                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  477                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               13311                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1189                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               383                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 11866                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    206                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               43                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          355                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          167                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          213                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             52                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     13662                       # num instructions consuming a value
system.cpu.iew.wb_count                         11791                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645879                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8824                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.109532                       # insts written-back per cycle
system.cpu.iew.wb_sent                          11821                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    14426                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9523                       # number of integer regfile writes
system.cpu.ipc                               0.410088                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.410088                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               100      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10119     82.61%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.48%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  31      0.25%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.26%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.20%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.50%     85.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   59      0.48%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  24      0.20%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 28      0.23%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1107      9.04%     95.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 355      2.90%     97.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             170      1.39%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             79      0.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  12249                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     511                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1025                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          476                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                830                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  11638                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              32742                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        11315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             16105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      13290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     12249                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               109                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          9160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.337227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.514400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4353     47.52%     47.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1174     12.82%     60.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1141     12.46%     72.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1175     12.83%     85.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1317     14.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            9160                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.152630                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1427                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1353                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 477                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4831                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            10627                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2145                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12081                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    210                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1893                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                 35353                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  14525                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               18063                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3980                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    422                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    206                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   593                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5981                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               867                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            18482                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       417                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        20391                       # The number of ROB reads
system.cpu.rob.rob_writes                       27634                       # The number of ROB writes
system.cpu.timesIdled                              11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            116                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            59                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               25201                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              66699                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  58                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                78                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             58                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                32                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 90                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.055556                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.230345                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       85     94.44%     94.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      5.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   90                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                57195                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1397                       # number of overall hits
system.cpu.icache.overall_hits::total            1397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1488800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1488800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1488800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1488800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49626.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49626.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49626.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49626.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1281200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1281200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1281200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1281200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017519                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017519                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        51248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        51248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        51248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        51248                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1488800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1488800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49626.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49626.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1281200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1281200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        51248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        51248                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.520000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2879                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1396                       # number of overall hits
system.cpu.dcache.overall_hits::total            1396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           63                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           63                       # number of overall misses
system.cpu.dcache.overall_misses::total            63                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2237600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2237600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2237600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2237600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35517.460317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35517.460317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35517.460317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35517.460317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1041600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1041600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1041600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       122392                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1163992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40061.538462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40061.538462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40061.538462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17484.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35272.484848                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2237600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2237600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35517.460317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35517.460317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1041600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1041600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40061.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40061.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       122392                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       122392                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17484.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17484.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.575758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   792.465230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.534770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.773892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.225586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2951                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                31                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               31                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1175600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       908800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65599                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2149999                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1175600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       908800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65599                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2149999                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              58                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             58                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.640000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.538462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.534483                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.640000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.538462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.534483                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        73475                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64914.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69354.806452                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        73475                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64914.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69354.806452                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1047600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       796800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1901999                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1047600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       796800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1901999                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.534483                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.534483                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        65475                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56914.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61354.806452                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        65475                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56914.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61354.806452                       # average overall mshr miss latency
system.l2cache.replacements                        32                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1175600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       908800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65599                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2149999                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           58                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.640000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.534483                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        73475                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64914.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69354.806452                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1047600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       796800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1901999                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.640000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.534483                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        65475                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56914.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61354.806452                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    120                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   32                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.750000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.281547                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1016.382894                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.442457                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1037.893102                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          149                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009590                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.248140                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452501                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.253392                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1188                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2908                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          154                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1025                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1756                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290039                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  960                       # Number of tag accesses
system.l2cache.tags.data_accesses                 960                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4250800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          240895831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          210783852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15055989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              466735673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     240895831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         240895831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15055989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15055989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15055989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         240895831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         210783852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15055989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             481791663                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1109861200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5615464                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411944                       # Number of bytes of host memory used
host_op_rate                                  9779666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.37                       # Real time elapsed on the host
host_tick_rate                               75946270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2050697                       # Number of instructions simulated
sim_ops                                       3572251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27742400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6776                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               963                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6372                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2071                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4705                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7298                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          813                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     24112                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16343                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               985                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3643                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5627                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19127                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                18864                       # Number of instructions committed
system.cpu.commit.committedOps                  37718                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.940927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.484560                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26269     65.53%     65.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3446      8.60%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2468      6.16%     80.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2276      5.68%     85.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5627     14.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40086                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2757                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  209                       # Number of function calls committed.
system.cpu.commit.int_insts                     36541                       # Number of committed integer instructions.
system.cpu.commit.loads                          5686                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          307      0.81%      0.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            27151     71.98%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.05%     72.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.60%     73.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            140      0.37%     73.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.59%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             110      0.29%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             208      0.55%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.76%     76.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.61%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           113      0.30%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4844     12.84%     89.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2460      6.52%     96.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          842      2.23%     98.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          558      1.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             37718                       # Class of committed instruction
system.cpu.commit.refs                           8704                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       18864                       # Number of Instructions Simulated
system.cpu.committedOps                         37718                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.676633                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.676633                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           77                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          214                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          373                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            39                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16973                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  64199                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10834                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15515                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    991                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1302                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7474                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            86                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3688                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7298                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4130                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   386                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          34981                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1982                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105225                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12433                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2421                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.504369                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.546860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.888467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26404     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1066      2.34%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1018      2.23%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1050      2.30%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16077     35.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45615                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3938                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2415                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2430800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2430800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1162400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1162000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       20060000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1201                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4440                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.712195                       # Inst execution rate
system.cpu.iew.exec_refs                        11148                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3683                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10484                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8377                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4197                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               56835                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7465                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1416                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 49395                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    991                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    60                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              293                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2693                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1179                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1062                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            139                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     57017                       # num instructions consuming a value
system.cpu.iew.wb_count                         48656                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603241                       # average fanout of values written-back
system.cpu.iew.wb_producers                     34395                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.701540                       # insts written-back per cycle
system.cpu.iew.wb_sent                          48959                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    70971                       # number of integer regfile reads
system.cpu.int_regfile_writes                   38370                       # number of integer regfile writes
system.cpu.ipc                               0.271988                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.271988                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               661      1.30%      1.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 36464     71.77%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.04%     73.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   269      0.53%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 233      0.46%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.46%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  154      0.30%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  328      0.65%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  398      0.78%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.52%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.37%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6629     13.05%     90.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3224      6.35%     96.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1133      2.23%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            607      1.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  50808                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3604                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7245                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3431                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5245                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  46543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             140343                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        45225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             70723                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      56536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     50808                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 299                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               354                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.113844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.549775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27521     60.33%     60.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3374      7.40%     67.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3688      8.09%     75.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4070      8.92%     84.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6962     15.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45615                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.732568                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4155                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              126                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8377                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4197                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21090                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69356                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11599                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 45141                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    324                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11749                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    600                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   266                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                156012                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  61706                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               72454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15815                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1576                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    991                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2888                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27337                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5259                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            91034                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2573                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2508                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        91304                       # The number of ROB reads
system.cpu.rob.rob_writes                      119255                       # The number of ROB writes
system.cpu.timesIdled                             263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1471                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               33                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                395                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              358                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           395                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 403                       # Request fanout histogram
system.membus.reqLayer2.occupancy              362443                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             872157                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 723                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            93                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1054                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            724                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2206                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               412                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1148                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032230                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176687                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1111     96.78%     96.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      3.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1148                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              338400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               657543                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              543999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27742400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3568                       # number of overall hits
system.cpu.icache.overall_hits::total            3568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23498800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23498800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23498800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23498800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41812.811388                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41812.811388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41812.811388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41812.811388                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18536000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18536000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.109927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.109927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109927                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40828.193833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40828.193833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40828.193833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40828.193833                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23498800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23498800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41812.811388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41812.811388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.109927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40828.193833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40828.193833                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15684                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.121298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8713                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9703                       # number of overall hits
system.cpu.dcache.overall_hits::total            9703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          469                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            469                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          469                       # number of overall misses
system.cpu.dcache.overall_misses::total           469                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20444400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20444400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20444400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20444400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10172                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046107                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43591.471215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43591.471215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43591.471215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43591.471215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                40                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.dcache.writebacks::total                64                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9523600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9523600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9523600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3087941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12611541                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41770.175439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41770.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41770.175439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57184.092593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44721.776596                       # average overall mshr miss latency
system.cpu.dcache.replacements                    282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19837600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19837600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43408.315098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43408.315098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8926400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8926400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41325.925926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41325.925926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       606800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       606800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50566.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50566.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       597200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       597200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49766.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49766.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3087941                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3087941                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57184.092593                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57184.092593                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               57200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.797856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.072698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.927302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20626                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             215                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             106                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 332                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            215                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            106                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                332                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           239                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           122                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               404                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          239                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          122                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           43                       # number of overall misses
system.l2cache.overall_misses::total              404                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16182400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8344400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2963957                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27490757                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16182400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8344400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2963957                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27490757                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          454                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             736                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          454                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            736                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.526432                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.535088                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796296                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.548913                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.526432                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.535088                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796296                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.548913                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67708.786611                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68396.721311                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68929.232558                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68046.428218                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67708.786611                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68396.721311                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68929.232558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68046.428218                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          122                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          122                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14278400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7368400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2619957                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24266757                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14278400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7368400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2619957                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24266757                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.526432                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.535088                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796296                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.548913                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.526432                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.535088                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796296                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.548913                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59742.259414                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60396.721311                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60929.232558                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60066.230198                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59742.259414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60396.721311                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60929.232558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60066.230198                       # average overall mshr miss latency
system.l2cache.replacements                       412                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           64                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           64                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           64                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           64                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            8                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              8                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       549200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       549200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68650                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68650                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       485200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       485200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60650                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60650                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          215                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          102                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          239                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          396                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16182400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7795200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2963957                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26941557                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          724                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.526432                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.527778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796296                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.546961                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67708.786611                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68378.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68929.232558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68034.234848                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          396                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14278400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6883200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2619957                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23781557                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.526432                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.527778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796296                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.546961                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59742.259414                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60378.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60929.232558                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60054.436869                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13809                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4508                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.063221                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.465540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1099.141160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1812.556317                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   997.831505                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.005479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268345                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243611                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034913                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1074                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1055                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1772                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.262207                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.737793                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12180                       # Number of tag accesses
system.l2cache.tags.data_accesses               12180                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27742400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              122                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  403                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          549051272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          281446450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     99198339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              929696061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     549051272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         549051272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        66901205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              66901205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        66901205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         549051272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         281446450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     99198339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             996597266                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
