<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>3-Stage RISC-V CPU</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="main-container">
        <div class="content" style="margin:auto;">
            <h1>3-Stage RISC-V CPU</h1>
            <img src="/riscv.png" alt="3-Stage RISC-V CPU" style="max-width: 100%; height: auto; margin: 20px 0;">
            <p>Implemented complete RISC-V ISA and 4KB direct mapped cache in Verilog HDL for SKY130 PDK. Optimized performance with 3-stage pipelining and forwarding mechanisms. Simulated and debugged with Synopsys VCS, synthesized using Cadence Genus, and routed with Cadence Innovus.</p>
            <p>Analyzed power (Cadence Voltus), performance, and area using industry-standard VLSI EDA tools. Implemented 4KB direct mapped cache with SRAM hard macros and wrote automated testbenches for critical subsystems including ALU. Full ASIC implementation using SKY130 process technology.</p>
            <a href="/">&larr; Back to Timeline</a>
        </div>
    </div>
</body>
</html> 