// Seed: 4165613610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    initial id_13 <= 1;
  endgenerate
  integer id_14;
  wire id_15;
  initial
    id_9 <= id_8#(
        .id_8 (1),
        .id_10((id_14 - 1)),
        .id_4 (id_10[1])
    );
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4,
      id_4,
      id_4
  );
  wire id_16;
endmodule
