{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714342192071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714342192072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 00:09:51 2024 " "Processing started: Mon Apr 29 00:09:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714342192072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342192072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master_byte_ctrl -c i2c_master_byte_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master_byte_ctrl -c i2c_master_byte_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342192072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714342192206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714342192206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start START i2c_master_byte_ctrl.v(14) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(14): object \"Start\" differs only in case from object \"START\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714342198030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Stop STOP i2c_master_byte_ctrl.v(15) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(15): object \"Stop\" differs only in case from object \"STOP\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714342198030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read READ i2c_master_byte_ctrl.v(16) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(16): object \"Read\" differs only in case from object \"READ\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714342198030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write WRITE i2c_master_byte_ctrl.v(17) " "Verilog HDL Declaration information at i2c_master_byte_ctrl.v(17): object \"Write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714342198030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top_(4netlist).v 2 2 " "Found 2 design units, including 2 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top_(4netlist).v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_i2c_master_top " "Found entity 1: tb_i2c_master_top" {  } { { "../tb/tb_i2c_master_top_(4netlist).v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top_(4netlist).v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198033 ""} { "Info" "ISGN_ENTITY_NAME" "2 delay " "Found entity 2: delay" {  } { { "../tb/tb_i2c_master_top_(4netlist).v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top_(4netlist).v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../rtl/i2c_master_top.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../rtl/shiftreg.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/shiftreg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_regs " "Found entity 1: i2c_master_regs" {  } { { "../rtl/i2c_master_regs.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_regs.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/i2c_master_bit_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_bit_ctrl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_byte_state_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_byte_state_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_byte_state_timer " "Found entity 1: i2c_byte_state_timer" {  } { { "../rtl/i2c_byte_state_timer.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_byte_state_timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_bit_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_bit_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_timer " "Found entity 1: i2c_bit_timer" {  } { { "../rtl/i2c_bit_timer.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_bit_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/misc/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/misc/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/misc/sys_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/misc/sys_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_model " "Found entity 1: sys_model" {  } { { "../misc/sys_model.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/misc/sys_model.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../misc/i2c_slave_model.v(39) " "Unrecognized synthesis attribute \"enum_state\" at ../misc/i2c_slave_model.v(39)" {  } { { "../misc/i2c_slave_model.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/misc/i2c_slave_model.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/misc/i2c_slave_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/misc/i2c_slave_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_model " "Found entity 1: i2c_slave_model" {  } { { "../misc/i2c_slave_model.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/misc/i2c_slave_model.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aidar/Documents/labs-dssd/p3_4/misc/dbus_master_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aidar/Documents/labs-dssd/p3_4/misc/dbus_master_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbus_master_model " "Found entity 1: dbus_master_model" {  } { { "../misc/dbus_master_model.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/misc/dbus_master_model.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714342198039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342198039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master_byte_ctrl " "Elaborating entity \"i2c_master_byte_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714342198076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_byte_state_timer i2c_byte_state_timer:state_timer " "Elaborating entity \"i2c_byte_state_timer\" for hierarchy \"i2c_byte_state_timer:state_timer\"" {  } { { "../rtl/i2c_master_byte_ctrl.v" "state_timer" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714342198084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_master_byte_ctrl.v" "" { Text "/home/aidar/Documents/labs-dssd/p3_4/rtl/i2c_master_byte_ctrl.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714342198465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714342198465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714342198562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714342199233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714342199233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714342199255 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714342199255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714342199255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714342199255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714342199260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 00:09:59 2024 " "Processing ended: Mon Apr 29 00:09:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714342199260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714342199260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714342199260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714342199260 ""}
