{"vcs1":{"timestamp_begin":1680528207.473188711, "rt":0.83, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1680528208.330352754, "rt":1.10, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680528209.452553564, "rt":0.34, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680528207.196167400}
{"VCS_COMP_START_TIME": 1680528207.196167400}
{"VCS_COMP_END_TIME": 1680528210.488027284}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338356}}
{"stitch_vcselab": {"peak_mem": 239076}}
