Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b9565a0f93d14152bbb8a3622a7850d7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fwda' [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [E:/NSCSCC/NSCSCC_2021/rtl/ID.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.mux4x32
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.If
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_exe
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.exe_mem
Compiling module xil_defaultlib.mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
