m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub_Repository/aes_uart_ipcore/quartus_prj/simulation/modelsim
vAddRoundKey
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1768242547
!i10b 1
!s100 1QGheFF[oj9D<nLDZJKHJ2
I38>Z54P=>20UMG5NKckT63
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 AddRoundKey_sv_unit
S1
R0
Z4 w1767265414
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1768242547.000000
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common
Z9 tCvgOpt 0
n@add@round@key
vAES_UART
R1
Z10 DXx4 work 12 axilregs_pkg 0 22 R?76k`XW:D=JCUj:ZF^>k0
Z11 !s110 1768242548
!i10b 1
!s100 W21=HRY3SYR[`X2c6FVCL1
IfDnCe[CJ`=jdQ5cZ:bQ`g3
R3
!s105 AES_UART_sv_unit
S1
R0
w1768063114
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv
L0 1
R5
r1
!s85 0
31
Z12 !s108 1768242548.000000
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv|
!i113 1
R7
!s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART
R9
n@a@e@s_@u@a@r@t
vAESCipher
R1
R11
!i10b 1
!s100 JPHCXEQ@_QAnc^lKnHGf:3
ICX>=8NC^AJG@eNLeCGLIV0
R3
!s105 AESCipher_sv_unit
S1
R0
w1768057950
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv
Z13 L0 10
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv|
!i113 1
R7
Z14 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher
R9
n@a@e@s@cipher
vaxil_regs
R1
R10
DXx4 work 17 axil_regs_sv_unit 0 22 3X5<]`El^8AE47^PbCCPo1
R3
r1
!s85 0
31
!i10b 1
!s100 z`V33<EBY;BH[iXShOVcP3
I@gn6Anb6^o]0G8h=3j5GE3
!s105 axil_regs_sv_unit
S1
R0
Z15 w1768065295
Z16 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv
Z17 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv
L0 6
R5
R6
Z18 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv|
Z19 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv|
!i113 1
R7
Z20 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl
R9
Xaxil_regs_sv_unit
R1
R10
V3X5<]`El^8AE47^PbCCPo1
r1
!s85 0
31
!i10b 1
!s100 BfoZefLIkg[8@EmaC1PcO0
I3X5<]`El^8AE47^PbCCPo1
!i103 1
S1
R0
R15
R16
R17
L0 4
R5
R6
R18
R19
!i113 1
R7
R20
R9
Xaxilregs_pkg
R1
R2
!i10b 1
!s100 >kSJdLl]4_`T3?dJhI2]k0
IR?76k`XW:D=JCUj:ZF^>k0
VR?76k`XW:D=JCUj:ZF^>k0
S1
R0
w1768058189
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv|
!i113 1
R7
R20
R9
vaxis_demux_1to2
R1
R2
!i10b 1
!s100 8DnKYFNbHELEZi[`<VhO03
IUOOX9`73O<WF7a;e?@dNg2
R3
Z21 !s105 axis_mux_sv_unit
S1
R0
Z22 w1768056925
Z23 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv
Z24 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv
L0 40
R5
r1
!s85 0
31
R6
Z25 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv|
Z26 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv|
!i113 1
R7
Z27 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port
R9
vaxis_mux_2to1
R1
R2
!i10b 1
!s100 ABPJMVn4XoT;7C99Modj@2
IGW;<2H9U0z`ojafXRUdgL0
R3
R21
S1
R0
R22
R23
R24
L0 6
R5
r1
!s85 0
31
R6
R25
R26
!i113 1
R7
R27
R9
vfifo
R1
R2
!i10b 1
!s100 E<L>BnJzGS5_N5S>VN<mG2
I1mKf<LiePb9>:7fi>7gcQ1
R3
!s105 fifo_sv_unit
S1
R0
w1768053238
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv|
!i113 1
R7
!s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl
R9
vInvAESCipher
R1
R2
!i10b 1
!s100 V:_=nM8YQJ[MK>QDHE;?K3
IeTdgmc;[zYN[ZP^FSh;?z3
R3
!s105 InvAESCipher_sv_unit
S1
R0
w1768054368
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv
R13
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv|
!i113 1
R7
Z28 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher
R9
n@inv@a@e@s@cipher
vInvMixColumn
R1
R2
!i10b 1
!s100 0X[_?L1Y8HlJ_CmW1Z^Ah0
I[LXSN]a?7i>[1nU5SBLKY2
R3
Z29 !s105 InvMixColumns_sv_unit
S1
R0
Z30 w1767978252
Z31 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv
Z32 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv
L0 15
R5
r1
!s85 0
31
R6
Z33 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv|
Z34 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv|
!i113 1
R7
R28
R9
n@inv@mix@column
vInvMixColumns
R1
R2
!i10b 1
!s100 P60RQbjkOMC=dRmCgoVkb0
IBoR]3_`;h7j]eAg7efY4V0
R3
R29
S1
R0
R30
R31
R32
L0 2
R5
r1
!s85 0
31
R6
R33
R34
!i113 1
R7
R28
R9
n@inv@mix@columns
vInvRoundEnd
R1
R2
!i10b 1
!s100 Ial`[4L@8BfiLHch;efa91
IOZ0j_ZcR?z>l?5G@e>77D2
R3
Z35 !s105 InvAESRound_sv_unit
S1
R0
R30
Z36 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv
Z37 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv
L0 43
R5
r1
!s85 0
31
R6
Z38 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv|
Z39 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv|
!i113 1
R7
R28
R9
n@inv@round@end
vInvRoundFirst
R1
R2
!i10b 1
!s100 K7T9N0G>hToALj0nhi]N13
ICO]_R7EZIgc6cOK[Bf56h3
R3
R35
S1
R0
R30
R36
R37
L0 4
R5
r1
!s85 0
31
R6
R38
R39
!i113 1
R7
R28
R9
n@inv@round@first
vInvRoundGeneral
R1
R2
!i10b 1
!s100 CmlPz]8lDg;6BI09oQ`DM1
Ik=0iBnc9c`22_5UfhGSe60
R3
R35
S1
R0
R30
R36
R37
Z40 L0 22
R5
r1
!s85 0
31
R6
R38
R39
!i113 1
R7
R28
R9
n@inv@round@general
vInvSBox
R1
R2
!i10b 1
!s100 LcO4hj9cn5Zk8ZQ?222@g0
I<JK>6H7Cmi3D^4WN1ln]k1
R3
!s105 InvSBox_sv_unit
S1
R0
w1767979432
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv|
!i113 1
R7
R28
R9
n@inv@s@box
vInvShiftRows
R1
R2
!i10b 1
!s100 X0ejkA:HE=OYLV8BIW5>X2
I^8e]dZ=WV4z0ZY2KYFQk32
R3
!s105 InvShiftRows_sv_unit
S1
R0
w1767983130
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv|
!i113 1
R7
R28
R9
n@inv@shift@rows
vInvSubBytes
R1
R2
!i10b 1
!s100 NI?QVH9Nj7McZVUgdNoI61
I;W3CAS3?fTVW^mfHHg22?1
R3
!s105 InvSubBytes_sv_unit
S1
R0
R30
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv|
!i113 1
R7
R28
R9
n@inv@sub@bytes
vKeyExpander
R1
R2
!i10b 1
!s100 `E8H1Wdn77RUiF6iA;:Ed3
I=K:5TT5?;Ab==`nzT]i<80
R3
Z41 !s105 KeyExpander_sv_unit
S1
R0
Z42 w1768035691
Z43 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv
Z44 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv
L0 4
R5
r1
!s85 0
31
R6
Z45 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv|
Z46 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv|
!i113 1
R7
R8
R9
n@key@expander
vMixColumn
R1
R2
!i10b 1
!s100 <_4mYaYA5_>ljl0:CM;C]3
IO=3V36d[@ZBal_A]3W@dI0
R3
Z47 !s105 MixColumns_sv_unit
S1
R0
R4
Z48 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv
Z49 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv
L0 16
R5
r1
!s85 0
31
R6
Z50 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv|
Z51 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv|
!i113 1
R7
R14
R9
n@mix@column
vMixColumns
R1
R2
!i10b 1
!s100 k4AOkCz][0E;7;2`o:PaA0
IJZ8I?^jA?5acB5XZW@g>P3
R3
R47
S1
R0
R4
R48
R49
L0 2
R5
r1
!s85 0
31
R6
R50
R51
!i113 1
R7
R14
R9
n@mix@columns
vRcon
R1
R2
!i10b 1
!s100 SQ<b]:V1R9X58aFV;34@n2
Ih0Xid7B9XcDlDVlz`;?`60
R3
R41
S1
R0
R42
R43
R44
L0 161
R5
r1
!s85 0
31
R6
R45
R46
!i113 1
R7
R8
R9
n@rcon
vRotWord
R1
R2
!i10b 1
!s100 Kd6Q<ed`IG;^KdnIAj>?Z0
IVE`H4LTjj=T@0jgR5QO2S0
R3
R41
S1
R0
R42
R43
R44
L0 147
R5
r1
!s85 0
31
R6
R45
R46
!i113 1
R7
R8
R9
n@rot@word
vRoundEnd
R1
R2
!i10b 1
!s100 FW[7]49O1`@]EM>QMM_Mm2
Im=??UFX`T;cZ6H9IloT2a0
R3
Z52 !s105 AESRound_sv_unit
S1
R0
R4
Z53 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv
Z54 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv
L0 34
R5
r1
!s85 0
31
R6
Z55 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv|
Z56 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv|
!i113 1
R7
R14
R9
n@round@end
vRoundFirst
R1
R2
!i10b 1
!s100 oj?16WJ1^ecTlAXgBTU3W0
I94IBgG49D`I3]EA_2OTnP3
R3
R52
S1
R0
R4
R53
R54
L0 2
R5
r1
!s85 0
31
R6
R55
R56
!i113 1
R7
R14
R9
n@round@first
vRoundGeneral
R1
R2
!i10b 1
!s100 Gk539PC7OCCmf@;=6KlTP0
IbI0NI;nGV0BBJi]n:4MEF3
R3
R52
S1
R0
R4
R53
R54
L0 13
R5
r1
!s85 0
31
R6
R55
R56
!i113 1
R7
R14
R9
n@round@general
vSBox
R1
R2
!i10b 1
!s100 gi0A8UoTeHGIcIg:cROFi2
Ik`00L_=o4bWJEBW[>CEYo1
R3
Z57 !s105 SBox_sv_unit
S1
R0
R4
Z58 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv
Z59 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv
R40
R5
r1
!s85 0
31
R6
Z60 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv|
Z61 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv|
!i113 1
R7
R8
R9
n@s@box
vShiftRows
R1
R2
!i10b 1
!s100 `l7JboTkH4Le73o7IGgWH2
IP@>B_BHeo=N5Jh:MohWel0
R3
Z62 !s105 ShiftRows_sv_unit
S1
R0
R4
Z63 8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv
Z64 FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv
L0 2
R5
r1
!s85 0
31
R6
Z65 !s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv|
Z66 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv|
!i113 1
R7
R14
R9
n@shift@rows
vSubBytes
R1
R2
!i10b 1
!s100 o:;k>4RcJH;G7[Y]W[=:12
If>0TT`5U^]nRe7zFb2bTn3
R3
!s105 SubBytes_sv_unit
S1
R0
R4
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv|
!i113 1
R7
R14
R9
n@sub@bytes
vSubWord
R1
R2
!i10b 1
!s100 [5BjBNIZ;0KoJG5VN?9AQ2
I?HC<Moha_c1SJnE5FE=j>2
R3
R41
S1
R0
R42
R43
R44
L0 133
R5
r1
!s85 0
31
R6
R45
R46
!i113 1
R7
R8
R9
n@sub@word
Ytaxi_axil_if
R1
R2
!i10b 1
!s100 Jizl:5=R2lz6jE^V:SlZJ1
I6U=QXXokQ3V5Z3KPfBVY=0
R3
!s105 taxi_axil_if_sv_unit
S1
R0
w1767854824
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv
Z67 L0 11
R5
r1
!s85 0
31
Z68 !s108 1768242546.000000
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv|
!i113 1
R7
R27
R9
Ytaxi_axis_if
R1
Z69 !s110 1768242546
!i10b 1
!s100 KcSB8Y3R4[`NA]Q:F^XIZ2
IWPBjjH0?9IYnJ8aU3BI>23
R3
!s105 taxi_axis_if_sv_unit
S1
R0
w1766489038
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv
R67
R5
r1
!s85 0
31
R68
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv|
!i113 1
R7
R27
R9
vtb_AES_UART
R1
R11
!i10b 1
!s100 kHk>N`mI47c0I4g2739jM1
IiBH8m`doghY8L17QK[PiF2
R3
!s105 tb_AES_UART_sv_unit
S1
R0
w1768068255
8D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv
FD:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv
L0 8
R5
r1
!s85 0
31
R12
!s107 D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART|D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv|
!i113 1
R7
!s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART
R9
ntb_@a@e@s_@u@a@r@t
vTbMixColumn
R1
R2
!i10b 1
!s100 YCHd]KB21N]gQAB094MXD3
ILXmDiUh<XSJlH<J`hm<Bb2
R3
R47
S1
R0
R4
R48
R49
L0 37
R5
r1
!s85 0
31
R6
R50
R51
!i113 1
R7
R14
R9
n@tb@mix@column
vTbRound
R1
R2
!i10b 1
!s100 IA>mc_0k?SGob^7QW:b3L0
IiOkGaR`W9Og0;V@5VZU]72
R3
R52
S1
R0
R4
R53
R54
L0 52
R5
r1
!s85 0
31
R6
R55
R56
!i113 1
R7
R14
R9
n@tb@round
vTbSBox
R1
R2
!i10b 1
!s100 zJZK]jhR?jo=cRM?AnFgo2
IXKT^GE4_SX@<l2Ticc@L@3
R3
R57
S1
R0
R4
R58
R59
L0 2
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
n@tb@s@box
vTbShiftRows
R1
R2
!i10b 1
!s100 ;YI=c[P3Y3h9Fgh651lL^2
IX=98b@MaV^aMj>Kc28:=m3
R3
R62
S1
R0
R4
R63
R64
L0 30
R5
r1
!s85 0
31
R6
R65
R66
!i113 1
R7
R14
R9
n@tb@shift@rows
vuart
R1
R2
!i10b 1
!s100 1HDRRzPZ;hZmzmz@YVA<V3
IHZJeeKN`VBSA964HUBmo40
R3
!s105 uart_sv_unit
S1
R0
w1768052827
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv|
!i113 1
R7
Z70 !s92 -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl
R9
vuart_brg
R1
R69
!i10b 1
!s100 la<TF<]YE`zGHb[GPfD9]0
I8AAJkQ37E2Wj0:SQ2PZN33
R3
!s105 uart_brg_sv_unit
S1
R0
w1768052741
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv
L0 5
R5
r1
!s85 0
31
R68
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv|
!i113 1
R7
R70
R9
vuart_rx
R1
R2
!i10b 1
!s100 N:^?>VF;?[DKRBVFl?n4f1
IBEKEaN;BlNMKcPZh]Id1a3
R3
!s105 uart_rx_sv_unit
S1
R0
w1768064897
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv|
!i113 1
R7
R70
R9
vuart_tx
R1
R2
!i10b 1
!s100 dO1;EeZbha3e92?=dHLL00
IA<AHl3>^_lXRa]9kW5`3o0
R3
!s105 uart_tx_sv_unit
S1
R0
w1768064841
8D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv
FD:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl|D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv|
!i113 1
R7
R70
R9
