$date
	Sun Oct 23 09:16:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#225818
b10001 &
b10001 %
1$
b10001 !
1"
#225819
0"
#225822
b110100 &
b110100 %
#225826
b11010 &
b11010 %
#225830
b1101 &
b1101 %
#225834
b101000 &
b101000 %
#225838
b10100 &
b10100 %
#225842
b1010 &
b1010 %
#225846
b101 &
b101 %
#225850
b10000 &
b10000 %
#225854
b1000 &
b1000 %
#225858
b100 &
b100 %
#225862
b10 &
b10 %
#225866
b1 &
b1 %
1#
#225870
b0 &
0#
b0 %
0$
#1241542
b100 &
b100 %
1$
b100 !
1"
#1241543
0"
#1241546
b10 &
b10 %
#1241550
b1 &
1#
b1 %
#1241554
b0 &
b0 %
0#
0$
#2235353
b1011 !
1"
#2235354
b1011 &
b1011 %
1$
#2235355
0"
#2235358
b100010 &
b100010 %
#2235362
b10001 &
b10001 %
#2235366
b110100 &
b110100 %
#2235370
b11010 &
b11010 %
#2235374
b1101 &
b1101 %
#2235378
b101000 &
b101000 %
#2235382
b10100 &
b10100 %
#2235386
b1010 &
b1010 %
#2235390
b101 &
b101 %
#2235394
b10000 &
b10000 %
#2235398
b1000 &
b1000 %
#2235402
b100 &
b100 %
#2235406
b10 &
b10 %
#2235410
b1 &
b1 %
1#
#2235414
b0 &
0#
b0 %
0$
#4500012
