#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jun  3 11:40:10 2024
# Process ID: 1648
# Current directory: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4008 C:\Users\tb041\Documents\FPGA_Harman\0603_RISCV_GPIO\0603_RISCV_GPIO.xpr
# Log file: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/vivado.log
# Journal file: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0603_RISCV_GPIO' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/tb041/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.gen/sources_1', nor could it be found using path 'C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0603_RISCV_GPIO/0603_RISCV_GPIO.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
import_files -norecurse C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/CPU_Core.sv
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/InstructionMemory.sv C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/DataMemory.sv}
update_compile_order -fileset sources_1
file mkdir C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv
update_compile_order -fileset sources_1
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv
update_compile_order -fileset sources_1
close [ open C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv w ]
add_files C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1523.391 ; gain = 262.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-439] module 'ControlUnit' not found [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1596.773 ; gain = 335.887
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
import_files -norecurse {C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/defines.sv C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/ControlUnit.sv}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1596.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
ERROR: [Synth 8-439] module 'DataPath' not found [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:38]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1596.773 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1617.691 ; gain = 0.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
ERROR: [Synth 8-439] module 'DataPath' not found [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:38]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.977 ; gain = 1.133
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
import_files -norecurse C:/Users/tb041/Documents/FPGA_Harman/0531_RISCV_R_TYPE/0530_RISCV_R_TYPE.srcs/sources_1/new/DataPath.sv
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-448] named port connection 'instrMemRAddr' does not exist for instance 'U_CPU_Core' of module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.500 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
24 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.891 ; gain = 0.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
ERROR: [Synth 8-448] named port connection 'instrMemRAddr' does not exist for instance 'U_CPU_Core' of module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:19]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.906 ; gain = 0.406
---------------------------------------------------------------------------------
RTL Elaboration failed
24 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1640.680 ; gain = 1.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (12#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
ERROR: [Synth 8-439] module 'BUS_Interconnector' not found [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:37]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.680 ; gain = 1.773
---------------------------------------------------------------------------------
RTL Elaboration failed
27 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1640.996 ; gain = 0.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (12#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:37]
INFO: [Synth 8-6157] synthesizing module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (3) of module 'decoder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bus_interconnector' (15#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
ERROR: [Synth 8-448] named port connection 'slave_sel' does not exist for instance 'U_BUS_InterConn' of module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:39]
ERROR: [Synth 8-448] named port connection 'master_rdata' does not exist for instance 'U_BUS_InterConn' of module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:43]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'GPO' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1640.996 ; gain = 0.316
---------------------------------------------------------------------------------
RTL Elaboration failed
34 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.867 ; gain = 0.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (12#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bus_interconnector' (15#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
ERROR: [Synth 8-448] named port connection 'master_rdata' does not exist for instance 'U_BUS_InterConn' of module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:43]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'GPO' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.867 ; gain = 0.871
---------------------------------------------------------------------------------
RTL Elaboration failed
34 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1643.609 ; gain = 1.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:124]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:157]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (4#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:276]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-226] default block is never used [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:254]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:211]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (10#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (12#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bus_interconnector' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (13#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'mux' (14#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bus_interconnector' (15#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/bus_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPO' [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (16#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/GPO.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (17#1) [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.609 ; gain = 1.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.574 ; gain = 4.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.574 ; gain = 4.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1646.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1835.523 ; gain = 193.656
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.523 ; gain = 193.656
launch_runs synth_1 -jobs 12
[Mon Jun  3 14:28:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Mon Jun  3 14:30:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/tb041/Documents/FPGA_Harman/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/tb041/Documents/FPGA_Harman/MY_Basys-3-Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/constrs_1/imports/FPGA_Harman/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/tb041/Documents/FPGA_Harman/0603_RISCV_GPIO/0603_RISCV_GPIO.srcs/constrs_1/imports/FPGA_Harman/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

