<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="31" Lut="79" T_Register="2875(31)" T_Alu="318(0)" T_Lut="6627(79)" T_Bsram="16(0)">
 <SubModule name="cpu_1" Register="542" Alu="64" Lut="1711" T_Register="1534(542)" T_Alu="187(64)" T_Lut="3022(1711)">
  <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
  <SubModule name="SignExtendSelector" Lut="46" T_Lut="46(46)"/>
  <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
  <SubModule name="cpu_alu" Alu="83" Lut="117" T_Alu="83(83)" T_Lut="117(117)"/>
  <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
  <SubModule name="mem_write_selector" Lut="86" T_Lut="86(86)"/>
 </SubModule>
 <SubModule name="bu" Lut="376" T_Lut="376(376)"/>
 <SubModule name="mem" Register="79" Lut="135" Bsram="8" T_Register="79(79)" T_Lut="135(135)" T_Bsram="8(8)"/>
 <SubModule name="bm" Register="1" Lut="6" T_Register="1(1)" T_Lut="6(6)"/>
 <SubModule name="flashController" Register="91" Lut="305" T_Register="218(91)" T_Lut="510(305)">
  <SubModule name="navigator" Register="127" Lut="205" T_Register="127(127)" T_Lut="205(205)"/>
 </SubModule>
 <SubModule name="programMemory_inst" Lut="10" T_Lut="10(10)" T_Bsram="4(0)">
  <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="ramData_inst" Register="141" Alu="7" Lut="76" T_Register="807(141)" T_Alu="69(7)" T_Lut="1101(76)" T_Bsram="2(0)">
  <SubModule name="generate_memory_clk"/>
  <SubModule name="psrams_Interface" Register="666" Alu="62" Lut="1025" Bsram="2" T_Register="666(666)" T_Alu="62(62)" T_Lut="1025(1025)" T_Bsram="2(2)"/>
 </SubModule>
 <SubModule name="slower_clock"/>
 <SubModule name="D1" Register="30" Lut="1137" T_Register="30(30)" T_Lut="1137(1137)" T_Bsram="2(0)">
  <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="uart_controller" Register="10" Lut="75" T_Register="89(10)" T_Lut="213(75)">
  <SubModule name="uart_inst" Register="79" Lut="138" T_Register="79(79)" T_Lut="138(138)"/>
 </SubModule>
 <SubModule name="counter1mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
 <SubModule name="counter27mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
