{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697771444198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 22:10:44 2023 " "Processing started: Thu Oct 19 22:10:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697771444199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771444199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771444200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697771444840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697771444840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-dataflow " "Found design unit 1: ADD-dataflow" {  } { { "../../proj/src/TopLevel/ADD.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../../proj/src/TopLevel/ADD.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADDU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADDU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDU-dataflow " "Found design unit 1: ADDU-dataflow" {  } { { "../../proj/src/TopLevel/ADDU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADDU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDU " "Found entity 1: ADDU" {  } { { "../../proj/src/TopLevel/ADDU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADDU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457160 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add4-dataflow " "Found design unit 1: Add4-dataflow" {  } { { "../../proj/src/TopLevel/Add4.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Add4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Found entity 1: Add4" {  } { { "../../proj/src/TopLevel/Add4.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Add4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Adder_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Adder_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_32bits-dataflow " "Found design unit 1: Adder_32bits-dataflow" {  } { { "../../proj/src/TopLevel/Adder_32bits.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Adder_32bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bits " "Found entity 1: Adder_32bits" {  } { { "../../proj/src/TopLevel/Adder_32bits.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Adder_32bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/AndG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/AndG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndG-dataflow " "Found design unit 1: AndG-dataflow" {  } { { "../../proj/src/TopLevel/AndG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/AndG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457166 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndG " "Found entity 1: AndG" {  } { { "../../proj/src/TopLevel/AndG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/AndG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-dataflow " "Found design unit 1: Barrel_Shifter-dataflow" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457169 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavioral " "Found design unit 1: ControlUnit-behavioral" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457171 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/LUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/LUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-dataflow " "Found design unit 1: LUI-dataflow" {  } { { "../../proj/src/TopLevel/LUI.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/LUI.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457173 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "../../proj/src/TopLevel/LUI.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457175 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/TopLevel/MIPS_types.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457178 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/TopLevel/MIPS_types.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/NorG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/NorG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NorG-dataflow " "Found design unit 1: NorG-dataflow" {  } { { "../../proj/src/TopLevel/NorG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/NorG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457180 ""} { "Info" "ISGN_ENTITY_NAME" "1 NorG " "Found entity 1: NorG" {  } { { "../../proj/src/TopLevel/NorG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/NorG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/OrG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/OrG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrG-dataflow " "Found design unit 1: OrG-dataflow" {  } { { "../../proj/src/TopLevel/OrG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/OrG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457181 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrG " "Found entity 1: OrG" {  } { { "../../proj/src/TopLevel/OrG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/OrG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-structural " "Found design unit 1: RegFile-structural" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457184 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-structural " "Found design unit 1: Reg_N-structural" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457186 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLL2_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLL2_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL2_32bits-dataflow " "Found design unit 1: SLL2_32bits-dataflow" {  } { { "../../proj/src/TopLevel/SLL2_32bits.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLL2_32bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457188 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL2_32bits " "Found entity 1: SLL2_32bits" {  } { { "../../proj/src/TopLevel/SLL2_32bits.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLL2_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLT-dataflow " "Found design unit 1: SLT-dataflow" {  } { { "../../proj/src/TopLevel/SLT.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457190 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLT " "Found entity 1: SLT" {  } { { "../../proj/src/TopLevel/SLT.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-dataflow " "Found design unit 1: SUB-dataflow" {  } { { "../../proj/src/TopLevel/SUB.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUB.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457192 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "../../proj/src/TopLevel/SUB.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUBU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUBU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBU-dataflow " "Found design unit 1: SUBU-dataflow" {  } { { "../../proj/src/TopLevel/SUBU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUBU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457194 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBU " "Found entity 1: SUBU" {  } { { "../../proj/src/TopLevel/SUBU.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUBU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SignExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SignExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-behavioral " "Found design unit 1: SignExtender-behavioral" {  } { { "../../proj/src/TopLevel/SignExtender.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SignExtender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457196 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "../../proj/src/TopLevel/SignExtender.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SignExtender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/XorG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/XorG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XorG-dataflow " "Found design unit 1: XorG-dataflow" {  } { { "../../proj/src/TopLevel/XorG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/XorG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457198 ""} { "Info" "ISGN_ENTITY_NAME" "1 XorG " "Found entity 1: XorG" {  } { { "../../proj/src/TopLevel/XorG.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/XorG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ZeroExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ZeroExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroExtender-behavioral " "Found design unit 1: ZeroExtender-behavioral" {  } { { "../../proj/src/TopLevel/ZeroExtender.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ZeroExtender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "../../proj/src/TopLevel/ZeroExtender.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ZeroExtender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457202 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/bus_array.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/bus_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_array " "Found design unit 1: bus_array" {  } { { "../../proj/src/TopLevel/bus_array.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/bus_array.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/decoder5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/decoder5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5x32-dataflow " "Found design unit 1: decoder5x32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5x32.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/decoder5x32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457207 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../../proj/src/TopLevel/decoder5x32.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/decoder5x32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457209 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457211 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16t1-dataflow " "Found design unit 1: mux16t1-dataflow" {  } { { "../../proj/src/TopLevel/mux16t1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457215 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16t1 " "Found entity 1: mux16t1" {  } { { "../../proj/src/TopLevel/mux16t1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16t1_32bit-dataflow " "Found design unit 1: mux16t1_32bit-dataflow" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457217 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16t1_32bit " "Found entity 1: mux16t1_32bit" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457220 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457223 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux32x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x1-dataflow " "Found design unit 1: mux32x1-dataflow" {  } { { "../../proj/src/TopLevel/mux32x1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux32x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457226 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x1 " "Found entity 1: mux32x1" {  } { { "../../proj/src/TopLevel/mux32x1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux32x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457228 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697771457228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771457228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697771457423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697771457424 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697771457424 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead MIPS_Processor.vhd(63) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(63): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697771457425 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771457496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegisterFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegisterFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RegisterFile" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771457517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5x32 RegFile:RegisterFile\|decoder5x32:Decoder " "Elaborating entity \"decoder5x32\" for hierarchy \"RegFile:RegisterFile\|decoder5x32:Decoder\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "Decoder" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771457604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N RegFile:RegisterFile\|Reg_N:ZeroReg " "Elaborating entity \"Reg_N\" for hierarchy \"RegFile:RegisterFile\|Reg_N:ZeroReg\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "ZeroReg" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771457612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg RegFile:RegisterFile\|Reg_N:ZeroReg\|dffg:\\NBit_Reg:0:dffI " "Elaborating entity \"dffg\" for hierarchy \"RegFile:RegisterFile\|Reg_N:ZeroReg\|dffg:\\NBit_Reg:0:dffI\"" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "\\NBit_Reg:0:dffI" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771457622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x1 RegFile:RegisterFile\|mux32x1:Mux1 " "Elaborating entity \"mux32x1\" for hierarchy \"RegFile:RegisterFile\|mux32x1:Mux1\"" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "Mux1" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MuxWriteReg1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MuxWriteReg1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MuxWriteReg1" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_Not" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_And1" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:MuxWriteReg1\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_Or" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Cunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Cunit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Cunit" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:SignExt " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:SignExt\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SignExt" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender ZeroExtender:ZeroExt " "Elaborating entity \"ZeroExtender\" for hierarchy \"ZeroExtender:ZeroExt\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ZeroExt" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MuxSignExt " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MuxSignExt\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MuxSignExt" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ArithmeticLogicUnit" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ArithmeticLogicUnit\|ADD:Adder " "Elaborating entity \"ADD\" for hierarchy \"ALU:ArithmeticLogicUnit\|ADD:Adder\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "Adder" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDU ALU:ArithmeticLogicUnit\|ADDU:AdderU " "Elaborating entity \"ADDU\" for hierarchy \"ALU:ArithmeticLogicUnit\|ADDU:AdderU\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "AdderU" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB ALU:ArithmeticLogicUnit\|SUB:Subtractor " "Elaborating entity \"SUB\" for hierarchy \"ALU:ArithmeticLogicUnit\|SUB:Subtractor\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "Subtractor" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBU ALU:ArithmeticLogicUnit\|SUBU:SubtractorU " "Elaborating entity \"SUBU\" for hierarchy \"ALU:ArithmeticLogicUnit\|SUBU:SubtractorU\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "SubtractorU" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndG ALU:ArithmeticLogicUnit\|AndG:AndGate " "Elaborating entity \"AndG\" for hierarchy \"ALU:ArithmeticLogicUnit\|AndG:AndGate\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "AndGate" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NorG ALU:ArithmeticLogicUnit\|NorG:NorGate " "Elaborating entity \"NorG\" for hierarchy \"ALU:ArithmeticLogicUnit\|NorG:NorGate\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "NorGate" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorG ALU:ArithmeticLogicUnit\|XorG:XorGate " "Elaborating entity \"XorG\" for hierarchy \"ALU:ArithmeticLogicUnit\|XorG:XorGate\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "XorGate" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrG ALU:ArithmeticLogicUnit\|OrG:OrGate " "Elaborating entity \"OrG\" for hierarchy \"ALU:ArithmeticLogicUnit\|OrG:OrGate\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "OrGate" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT ALU:ArithmeticLogicUnit\|SLT:SetLessThan " "Elaborating entity \"SLT\" for hierarchy \"ALU:ArithmeticLogicUnit\|SLT:SetLessThan\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "SetLessThan" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "BarrelShifter" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458538 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[0\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[0\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[1\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[1\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[2\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[2\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[3\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[3\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[4\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[4\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[5\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[5\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[6\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[6\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[7\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[7\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458546 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[8\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[8\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[9\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[9\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[10\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[10\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[11\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[11\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[12\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[12\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[13\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[13\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[14\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[14\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[15\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[15\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[16\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[16\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[17\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[17\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[18\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[18\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[19\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[19\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[20\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[20\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[21\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[21\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458547 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[22\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[22\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[23\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[23\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[24\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[24\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[25\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[25\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[26\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[26\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[27\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[27\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[28\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[28\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[29\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[29\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[30\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[30\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift5\[31\] Barrel_Shifter.vhd(56) " "Inferred latch for \"shift5\[31\]\" at Barrel_Shifter.vhd(56)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[0\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[0\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[1\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[1\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[2\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[2\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[3\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[3\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[4\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[4\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458548 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[5\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[5\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[6\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[6\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[7\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[7\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[8\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[8\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[9\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[9\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[10\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[10\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[11\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[11\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[12\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[12\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[13\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[13\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[14\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[14\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[15\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[15\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[16\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[16\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[17\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[17\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[18\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[18\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458549 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[19\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[19\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[20\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[20\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[21\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[21\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[22\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[22\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[23\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[23\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[24\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[24\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[25\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[25\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[26\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[26\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[27\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[27\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[28\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[28\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[29\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[29\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[30\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[30\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift4\[31\] Barrel_Shifter.vhd(49) " "Inferred latch for \"shift4\[31\]\" at Barrel_Shifter.vhd(49)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[0\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[0\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[1\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[1\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[2\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[2\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[3\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[3\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458550 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[4\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[4\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[5\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[5\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[6\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[6\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[7\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[7\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[8\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[8\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[9\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[9\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[10\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[10\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[11\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[11\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[12\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[12\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[13\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[13\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[14\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[14\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[15\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[15\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[16\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[16\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[17\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[17\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[18\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[18\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458551 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[19\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[19\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[20\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[20\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[21\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[21\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[22\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[22\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[23\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[23\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[24\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[24\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[25\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[25\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[26\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[26\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[27\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[27\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[28\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[28\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[29\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[29\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[30\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[30\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift3\[31\] Barrel_Shifter.vhd(42) " "Inferred latch for \"shift3\[31\]\" at Barrel_Shifter.vhd(42)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[0\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[0\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[1\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[1\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[2\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[2\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458552 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[3\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[3\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[4\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[4\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[5\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[5\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[6\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[6\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[7\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[7\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[8\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[8\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[9\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[9\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[10\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[10\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[11\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[11\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[12\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[12\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[13\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[13\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[14\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[14\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[15\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[15\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[16\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[16\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[17\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[17\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[18\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[18\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458553 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[19\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[19\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[20\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[20\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[21\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[21\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[22\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[22\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[23\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[23\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[24\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[24\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[25\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[25\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[26\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[26\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[27\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[27\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[28\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[28\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[29\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[29\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[30\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[30\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift2\[31\] Barrel_Shifter.vhd(35) " "Inferred latch for \"shift2\[31\]\" at Barrel_Shifter.vhd(35)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[0\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[0\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[1\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[1\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[2\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[2\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[3\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[3\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458554 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[4\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[4\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[5\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[5\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[6\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[6\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[7\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[7\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[8\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[8\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[9\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[9\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[10\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[10\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[11\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[11\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[12\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[12\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[13\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[13\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[14\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[14\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[15\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[15\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[16\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[16\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[17\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[17\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[18\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[18\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[19\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[19\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458555 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[20\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[20\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[21\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[21\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[22\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[22\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[23\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[23\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[24\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[24\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[25\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[25\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[26\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[26\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[27\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[27\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[28\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[28\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[29\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[29\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[30\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[30\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift1\[31\] Barrel_Shifter.vhd(28) " "Inferred latch for \"shift1\[31\]\" at Barrel_Shifter.vhd(28)" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458556 "|MIPS_Processor|ALU:ArithmeticLogicUnit|Barrel_Shifter:BarrelShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI ALU:ArithmeticLogicUnit\|LUI:LoadUpperImm " "Elaborating entity \"LUI\" for hierarchy \"ALU:ArithmeticLogicUnit\|LUI:LoadUpperImm\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "LoadUpperImm" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16t1_32bit ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1 " "Elaborating entity \"mux16t1_32bit\" for hierarchy \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "MUX1" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458580 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[0\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[0\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458586 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[1\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[1\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458586 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[2\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[2\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458586 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[3\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[3\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458586 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[4\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[4\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458586 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[5\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[5\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[6\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[6\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[7\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[7\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[8\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[8\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[9\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[9\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[10\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[10\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[11\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[11\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[12\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[12\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[13\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[13\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[14\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[14\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458587 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[15\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[15\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[16\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[16\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[17\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[17\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[18\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[18\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[19\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[19\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[20\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[20\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[21\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[21\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[22\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[22\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458588 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[23\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[23\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[24\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[24\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[25\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[25\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[26\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[26\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[27\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[27\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[28\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[28\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[29\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[29\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[30\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[30\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O\[31\] mux16t1_32bit.vhd(28) " "Inferred latch for \"o_O\[31\]\" at mux16t1_32bit.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458589 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1_32bit:MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16t1 ALU:ArithmeticLogicUnit\|mux16t1:MUX2 " "Elaborating entity \"mux16t1\" for hierarchy \"ALU:ArithmeticLogicUnit\|mux16t1:MUX2\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "MUX2" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458604 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_O mux16t1.vhd(28) " "Inferred latch for \"o_O\" at mux16t1.vhd(28)" {  } { { "../../proj/src/TopLevel/mux16t1.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771458605 "|MIPS_Processor|ALU:ArithmeticLogicUnit|mux16t1:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Add4:PCFourAdder " "Elaborating entity \"Add4\" for hierarchy \"Add4:PCFourAdder\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PCFourAdder" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL2_32bits SLL2_32bits:BranchAddressShifter " "Elaborating entity \"SLL2_32bits\" for hierarchy \"SLL2_32bits:BranchAddressShifter\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "BranchAddressShifter" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bits Adder_32bits:BranchAddressAdder " "Elaborating entity \"Adder_32bits\" for hierarchy \"Adder_32bits:BranchAddressAdder\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "BranchAddressAdder" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771458852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift5\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift4\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift3\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift2\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|Barrel_Shifter:BarrelShifter\|shift1\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[0\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[0\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[1\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[1\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[2\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[2\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[3\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[3\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[4\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[4\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[5\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[5\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[6\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[6\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[7\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[7\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[8\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[8\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[9\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[9\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[10\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[10\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[11\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[11\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[12\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[12\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[13\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[13\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[14\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[14\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[15\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[15\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[16\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[16\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[17\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[17\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[18\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[18\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[19\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[19\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[20\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[20\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[21\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[21\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[22\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[22\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[23\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[23\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[24\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[24\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[25\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[25\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[26\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[26\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[27\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[27\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[28\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[28\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[29\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[29\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[30\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[30\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[31\] " "LATCH primitive \"ALU:ArithmeticLogicUnit\|mux16t1_32bit:MUX1\|o_O\[31\]\" is permanently enabled" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697771460524 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697771460561 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697771460561 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697771460561 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1697771461371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697771678606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697771781177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697771781177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697771788956 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697771788956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114678 " "Implemented 114678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697771788958 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697771788958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114579 " "Implemented 114579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697771788958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697771788958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1196 " "Peak virtual memory: 1196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697771789112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 22:16:29 2023 " "Processing ended: Thu Oct 19 22:16:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697771789112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:45 " "Elapsed time: 00:05:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697771789112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697771789112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697771789112 ""}
