#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b01f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b032b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b01420 .functor NOT 1, L_0x1b37220, C4<0>, C4<0>, C4<0>;
L_0x1b36f80 .functor XOR 1, L_0x1b36d90, L_0x1b36ee0, C4<0>, C4<0>;
L_0x1b37110 .functor XOR 1, L_0x1b36f80, L_0x1b37040, C4<0>, C4<0>;
v0x1b358d0_0 .net *"_ivl_10", 0 0, L_0x1b37040;  1 drivers
v0x1b359d0_0 .net *"_ivl_12", 0 0, L_0x1b37110;  1 drivers
v0x1b35ab0_0 .net *"_ivl_2", 0 0, L_0x1b36cf0;  1 drivers
v0x1b35b70_0 .net *"_ivl_4", 0 0, L_0x1b36d90;  1 drivers
v0x1b35c50_0 .net *"_ivl_6", 0 0, L_0x1b36ee0;  1 drivers
v0x1b35d80_0 .net *"_ivl_8", 0 0, L_0x1b36f80;  1 drivers
v0x1b35e60_0 .net "a", 0 0, v0x1b34630_0;  1 drivers
v0x1b35f00_0 .net "b", 0 0, v0x1b346d0_0;  1 drivers
v0x1b35fa0_0 .net "c", 0 0, v0x1b34770_0;  1 drivers
v0x1b36040_0 .var "clk", 0 0;
v0x1b360e0_0 .net "d", 0 0, v0x1b348b0_0;  1 drivers
v0x1b36180_0 .net "q_dut", 0 0, L_0x1b36bb0;  1 drivers
v0x1b36220_0 .net "q_ref", 0 0, L_0x1b368c0;  1 drivers
v0x1b362c0_0 .var/2u "stats1", 159 0;
v0x1b36360_0 .var/2u "strobe", 0 0;
v0x1b36400_0 .net "tb_match", 0 0, L_0x1b37220;  1 drivers
v0x1b364c0_0 .net "tb_mismatch", 0 0, L_0x1b01420;  1 drivers
v0x1b36580_0 .net "wavedrom_enable", 0 0, v0x1b349a0_0;  1 drivers
v0x1b36620_0 .net "wavedrom_title", 511 0, v0x1b34a40_0;  1 drivers
L_0x1b36cf0 .concat [ 1 0 0 0], L_0x1b368c0;
L_0x1b36d90 .concat [ 1 0 0 0], L_0x1b368c0;
L_0x1b36ee0 .concat [ 1 0 0 0], L_0x1b36bb0;
L_0x1b37040 .concat [ 1 0 0 0], L_0x1b368c0;
L_0x1b37220 .cmp/eeq 1, L_0x1b36cf0, L_0x1b37110;
S_0x1b03440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b032b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1afaea0 .functor NOT 1, v0x1b34630_0, C4<0>, C4<0>, C4<0>;
L_0x1b0dfd0 .functor XOR 1, L_0x1afaea0, v0x1b346d0_0, C4<0>, C4<0>;
L_0x1b01490 .functor XOR 1, L_0x1b0dfd0, v0x1b34770_0, C4<0>, C4<0>;
L_0x1b368c0 .functor XOR 1, L_0x1b01490, v0x1b348b0_0, C4<0>, C4<0>;
v0x1b01690_0 .net *"_ivl_0", 0 0, L_0x1afaea0;  1 drivers
v0x1b01730_0 .net *"_ivl_2", 0 0, L_0x1b0dfd0;  1 drivers
v0x1afaff0_0 .net *"_ivl_4", 0 0, L_0x1b01490;  1 drivers
v0x1afb090_0 .net "a", 0 0, v0x1b34630_0;  alias, 1 drivers
v0x1b339f0_0 .net "b", 0 0, v0x1b346d0_0;  alias, 1 drivers
v0x1b33b00_0 .net "c", 0 0, v0x1b34770_0;  alias, 1 drivers
v0x1b33bc0_0 .net "d", 0 0, v0x1b348b0_0;  alias, 1 drivers
v0x1b33c80_0 .net "q", 0 0, L_0x1b368c0;  alias, 1 drivers
S_0x1b33de0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b032b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b34630_0 .var "a", 0 0;
v0x1b346d0_0 .var "b", 0 0;
v0x1b34770_0 .var "c", 0 0;
v0x1b34810_0 .net "clk", 0 0, v0x1b36040_0;  1 drivers
v0x1b348b0_0 .var "d", 0 0;
v0x1b349a0_0 .var "wavedrom_enable", 0 0;
v0x1b34a40_0 .var "wavedrom_title", 511 0;
E_0x1b084b0/0 .event negedge, v0x1b34810_0;
E_0x1b084b0/1 .event posedge, v0x1b34810_0;
E_0x1b084b0 .event/or E_0x1b084b0/0, E_0x1b084b0/1;
E_0x1b08700 .event posedge, v0x1b34810_0;
E_0x1af39f0 .event negedge, v0x1b34810_0;
S_0x1b34130 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b33de0;
 .timescale -12 -12;
v0x1b34330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b34430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b33de0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b34ba0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b032b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b369f0 .functor XOR 1, v0x1b34630_0, v0x1b346d0_0, C4<0>, C4<0>;
L_0x1b36a60 .functor XOR 1, L_0x1b369f0, v0x1b34770_0, C4<0>, C4<0>;
L_0x1b36af0 .functor XOR 1, L_0x1b36a60, v0x1b348b0_0, C4<0>, C4<0>;
L_0x1b36bb0 .functor NOT 1, L_0x1b36af0, C4<0>, C4<0>, C4<0>;
v0x1b34e90_0 .net *"_ivl_0", 0 0, L_0x1b369f0;  1 drivers
v0x1b34f70_0 .net *"_ivl_2", 0 0, L_0x1b36a60;  1 drivers
v0x1b35050_0 .net *"_ivl_4", 0 0, L_0x1b36af0;  1 drivers
v0x1b35140_0 .net "a", 0 0, v0x1b34630_0;  alias, 1 drivers
v0x1b35230_0 .net "b", 0 0, v0x1b346d0_0;  alias, 1 drivers
v0x1b35370_0 .net "c", 0 0, v0x1b34770_0;  alias, 1 drivers
v0x1b35460_0 .net "d", 0 0, v0x1b348b0_0;  alias, 1 drivers
v0x1b35550_0 .net "q", 0 0, L_0x1b36bb0;  alias, 1 drivers
S_0x1b356b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b032b0;
 .timescale -12 -12;
E_0x1b08250 .event anyedge, v0x1b36360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b36360_0;
    %nor/r;
    %assign/vec4 v0x1b36360_0, 0;
    %wait E_0x1b08250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b33de0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b348b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b34770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b346d0_0, 0;
    %assign/vec4 v0x1b34630_0, 0;
    %wait E_0x1af39f0;
    %wait E_0x1b08700;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b348b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b34770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b346d0_0, 0;
    %assign/vec4 v0x1b34630_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b084b0;
    %load/vec4 v0x1b34630_0;
    %load/vec4 v0x1b346d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b34770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b348b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b348b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b34770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b346d0_0, 0;
    %assign/vec4 v0x1b34630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b34430;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b084b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b348b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b34770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b346d0_0, 0;
    %assign/vec4 v0x1b34630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b032b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b36040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b36360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b032b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b36040_0;
    %inv;
    %store/vec4 v0x1b36040_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b032b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b34810_0, v0x1b364c0_0, v0x1b35e60_0, v0x1b35f00_0, v0x1b35fa0_0, v0x1b360e0_0, v0x1b36220_0, v0x1b36180_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b032b0;
T_7 ;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b032b0;
T_8 ;
    %wait E_0x1b084b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b362c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b362c0_0, 4, 32;
    %load/vec4 v0x1b36400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b362c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b362c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b362c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b36220_0;
    %load/vec4 v0x1b36220_0;
    %load/vec4 v0x1b36180_0;
    %xor;
    %load/vec4 v0x1b36220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b362c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b362c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b362c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/circuit2/iter0/response42/top_module.sv";
