Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun  5 21:56:14 2022
| Host         : Devsam running 64-bit major release  (build 9200)
| Command      : report_methodology -file xobus_phy_top_methodology_drc_routed.rpt -pb xobus_phy_top_methodology_drc_routed.pb -rpx xobus_phy_top_methodology_drc_routed.rpx
| Design       : xobus_phy_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 246
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 29         |
| TIMING-7  | Critical Warning | No common node between related clocks           | 29         |
| TIMING-8  | Critical Warning | No common period between related clocks         | 29         |
| TIMING-14 | Critical Warning | LUT on the clock tree                           | 13         |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 11         |
| TIMING-9  | Warning          | Unknown CDC Logic                               | 1          |
| TIMING-16 | Warning          | Large setup violation                           | 107        |
| TIMING-18 | Warning          | Missing input or output delay                   | 14         |
| XDCH-2    | Warning          | Same min and max delay values on IO port        | 8          |
| LATCH-1   | Advisory         | Existing latches in the design                  | 1          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clkout and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and clkout are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clkout]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[0] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0]]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[1] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1]]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[2] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2]]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[3] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3]]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[4] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4]]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[5] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5]]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0]]
Related violations: <none>

TIMING-6#10 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1]]
Related violations: <none>

TIMING-6#11 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2]]
Related violations: <none>

TIMING-6#12 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3]]
Related violations: <none>

TIMING-6#13 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4]]
Related violations: <none>

TIMING-6#14 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5]]
Related violations: <none>

TIMING-6#15 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[0] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[0]]
Related violations: <none>

TIMING-6#16 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[1] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[1]]
Related violations: <none>

TIMING-6#17 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[2] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[2]]
Related violations: <none>

TIMING-6#18 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#19 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#20 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#21 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#22 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#23 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#24 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#25 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#26 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#27 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#28 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#29 Critical Warning
No common primary clock between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5] and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clkout and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and clkout are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clkout]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0]]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[1] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1]]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[2] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2]]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[3] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3]]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[4] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4]]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[5] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5]]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0]]
Related violations: <none>

TIMING-7#10 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1]]
Related violations: <none>

TIMING-7#11 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2]]
Related violations: <none>

TIMING-7#12 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3]]
Related violations: <none>

TIMING-7#13 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4]]
Related violations: <none>

TIMING-7#14 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5]]
Related violations: <none>

TIMING-7#15 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[0]]
Related violations: <none>

TIMING-7#16 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[1] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[1]]
Related violations: <none>

TIMING-7#17 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[2] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks xobuslite_phy/state[2]]
Related violations: <none>

TIMING-7#18 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#19 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#20 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#21 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#22 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#23 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#24 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#25 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#26 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#27 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#28 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#29 Critical Warning
No common node between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5] and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5]] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clkout and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and clkout are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[0] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#4 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[1] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#5 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[2] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#6 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[3] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#7 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[4] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#8 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/graycounter1_q[5] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#9 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[0] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#10 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[1] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#11 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[2] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#12 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[3] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#13 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[4] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#14 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/outgoing_fifo/multiregimpl0_regs1[5] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#15 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[0] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#16 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[1] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#17 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and xobuslite_phy/state[2] are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#18 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#19 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#20 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#21 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#22 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#23 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#24 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[0] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#25 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[1] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#26 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[2] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#27 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[3] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#28 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[4] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#29 Critical Warning
No common period between related clocks  
The clocks xobuslite_phy/outgoing_fifo/graycounter1_q[5] and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/data_en_q_reg_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/FSM_sequential_next_state_reg[2]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/infifo_wdata_reg[7]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/rd_n_s_reg_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5_i_4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/oe_n_s_reg_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#9 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/outgoing_fifo/FSM_sequential_next_state_reg[2]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#10 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/outgoing_fifo/FSM_sequential_next_state_reg[2]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#11 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/outgoing_fifo/data_o_q_reg[7]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#12 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/outgoing_fifo/data_o_q_reg[7]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#13 Critical Warning
LUT on the clock tree  
The LUT xobuslite_phy/outgoing_fifo/data_o_q_reg[7]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X11Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X10Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X9Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X9Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X13Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X14Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X12Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X15Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X10Y46 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X12Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X11Y47 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between xobuslite_phy/rd_n_s_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/rd_n_q_reg/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[4]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[4]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[4]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[4]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[3]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[3]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[3]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[3]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.352 ns between xobuslite_phy/infifo_wdata_reg[0]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.506 ns between xobuslite_phy/infifo_wdata_reg[2]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -10.633 ns between xobuslite_phy/infifo_wdata_reg[1]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA_D1/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -10.858 ns between xobuslite_phy/infifo_wdata_reg[6]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/DP/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -10.942 ns between xobuslite_phy/infifo_wdata_reg[6]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/SP/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -10.972 ns between xobuslite_phy/infifo_wdata_reg[4]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -11.304 ns between xobuslite_phy/infifo_wdata_reg[3]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB_D1/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -11.322 ns between xobuslite_phy/infifo_wdata_reg[5]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC_D1/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -11.394 ns between xobuslite_phy/infifo_wdata_reg[7]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/SP/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -11.621 ns between xobuslite_phy/infifo_wdata_reg[7]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/DP/I (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[2]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[2]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.006 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[1]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[1]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[0]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.146 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[5]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[5]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.161 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[2]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[2]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.174 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[5]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[5]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.181 ns between xobuslite_phy/outgoing_fifo/graycounter1_q_reg[0]/Q (clocked by xobuslite_phy/outgoing_fifo/graycounter1_q[0]) and xobuslite_phy/outgoing_fifo/multiregimpl1_regs0_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between xobuslite_phy/incoming_fifo/graycounter0_q_reg[1]/Q (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[1]) and xobuslite_phy/incoming_fifo/multiregimpl0_regs0_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.626 ns between xobuslite_phy/FSM_sequential_next_state_reg[0]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/FSM_sequential_state_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.828 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB_D1/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.846 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC_D1/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.850 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA_D1/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.860 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_binary_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.884 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/DP/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_6_7/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.931 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/DP/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_6_7__0/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/DP/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_6_7/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.117 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.128 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.135 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_binary_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_binary_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.158 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/DP/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_6_7__0/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.181 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between xobuslite_phy/FSM_sequential_next_state_reg[2]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/FSM_sequential_state_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.271 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA/CLK (clocked by clkout) and xobuslite_phy/outgoing_fifo/storage_reg_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.406 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.415 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.499 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_binary_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/DP/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7/SP/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/DP/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_6_7__0/SP/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMA_D1/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMB_D1/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMC_D1/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMD/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/storage_reg_0_31_0_5/RAMD_D1/WE (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.926 ns between xobuslite_phy/infifo_we_reg/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/incoming_fifo/graycounter0_q_binary_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -48.914 ns between data[0] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -48.929 ns between data[4] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -48.952 ns between data[2] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -48.955 ns between data[1] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -48.958 ns between data[5] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -48.989 ns between data[1] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -48.989 ns between data[6] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8_srlopt/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -48.997 ns between data[6] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -49.009 ns between data[4] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -49.052 ns between data[5] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -49.084 ns between data[2] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -49.085 ns between data[7] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -49.112 ns between data[1] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -49.119 ns between data[7] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -49.132 ns between data[3] (clocked by clkout) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -49.144 ns between data[2] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -49.145 ns between data[2] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -49.149 ns between data[6] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -49.150 ns between data[1] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -49.150 ns between data[1] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -49.162 ns between data[5] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -49.167 ns between data[4] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -49.167 ns between data[6] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -49.168 ns between data[6] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -49.173 ns between data[2] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -49.179 ns between data[0] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -49.179 ns between data[3] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -49.179 ns between data[4] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -49.190 ns between data[7] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -49.197 ns between data[7] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -49.221 ns between data[5] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -49.222 ns between data[5] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -49.228 ns between data[0] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -49.229 ns between data[0] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -49.229 ns between data[0] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -49.229 ns between data[4] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -49.235 ns between data[3] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -49.243 ns between data[7] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -49.277 ns between data[3] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -49.297 ns between data[3] (clocked by clkout) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -7.785 ns between xobuslite_phy/FSM_sequential_next_state_reg[1]/D (clocked by xobuslite_phy/incoming_fifo/graycounter0_q_reg_n_0_[0]) and xobuslite_phy/FSM_sequential_state_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.777 ns between xobuslite_phy/data_o_q_reg[3]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[3]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.963 ns between xobuslite_phy/data_o_q_reg[5]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[5]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -8.972 ns between xobuslite_phy/data_o_q_reg[6]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[6]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -9.001 ns between xobuslite_phy/data_o_q_reg[2]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[2]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -9.065 ns between xobuslite_phy/data_o_q_reg[4]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[4]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -9.131 ns between xobuslite_phy/data_o_q_reg[7]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[7]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -9.145 ns between xobuslite_phy/data_o_q_reg[1]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[1]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -9.380 ns between xobuslite_phy/data_o_q_reg[0]/D (clocked by xobuslite_phy/state[2]) and xobuslite_phy/data_o_reg[0]/D (clocked by clkout). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) clkout
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) clkout
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) clkout
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) clkout
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data[4] relative to clock(s) clkout
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data[5] relative to clock(s) clkout
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data[6] relative to clock(s) clkout
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data[7] relative to clock(s) clkout
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clkout, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rxf_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on txe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on oe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rd_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on wr_n relative to clock(s) clkout
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[0]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[1]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[2]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[3]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[4]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[5]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[6]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 66.660 ns has been defined on port 'data[7]' relative to clock clkout for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clkout] -max -add_delay 66.660 [get_ports {data[*]}]
C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc (Line: 80)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 24 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


