$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Aug 26 07:27:07 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module REGISTER_32BIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 32 " INPUT [31:0] $end
$var reg 1 # LOAD $end
$var reg 32 $ PARALLEL [31:0] $end
$var wire 1 % OUTPUT [31] $end
$var wire 1 & OUTPUT [30] $end
$var wire 1 ' OUTPUT [29] $end
$var wire 1 ( OUTPUT [28] $end
$var wire 1 ) OUTPUT [27] $end
$var wire 1 * OUTPUT [26] $end
$var wire 1 + OUTPUT [25] $end
$var wire 1 , OUTPUT [24] $end
$var wire 1 - OUTPUT [23] $end
$var wire 1 . OUTPUT [22] $end
$var wire 1 / OUTPUT [21] $end
$var wire 1 0 OUTPUT [20] $end
$var wire 1 1 OUTPUT [19] $end
$var wire 1 2 OUTPUT [18] $end
$var wire 1 3 OUTPUT [17] $end
$var wire 1 4 OUTPUT [16] $end
$var wire 1 5 OUTPUT [15] $end
$var wire 1 6 OUTPUT [14] $end
$var wire 1 7 OUTPUT [13] $end
$var wire 1 8 OUTPUT [12] $end
$var wire 1 9 OUTPUT [11] $end
$var wire 1 : OUTPUT [10] $end
$var wire 1 ; OUTPUT [9] $end
$var wire 1 < OUTPUT [8] $end
$var wire 1 = OUTPUT [7] $end
$var wire 1 > OUTPUT [6] $end
$var wire 1 ? OUTPUT [5] $end
$var wire 1 @ OUTPUT [4] $end
$var wire 1 A OUTPUT [3] $end
$var wire 1 B OUTPUT [2] $end
$var wire 1 C OUTPUT [1] $end
$var wire 1 D OUTPUT [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L CLOCK~combout $end
$var wire 1 M CLOCK~clkctrl_outclk $end
$var wire 1 N LOAD~combout $end
$var wire 1 O LOAD~clkctrl_outclk $end
$var wire 1 P inst7|inst1~1_combout $end
$var wire 1 Q inst7|inst1~3_combout $end
$var wire 1 R inst7|inst1~_emulated_regout $end
$var wire 1 S inst7|inst1~2_combout $end
$var wire 1 T inst7|inst2~1_combout $end
$var wire 1 U inst7|inst2~3_combout $end
$var wire 1 V inst7|inst2~_emulated_regout $end
$var wire 1 W inst7|inst2~2_combout $end
$var wire 1 X inst7|inst3~1_combout $end
$var wire 1 Y inst7|inst3~3_combout $end
$var wire 1 Z inst7|inst3~_emulated_regout $end
$var wire 1 [ inst7|inst3~2_combout $end
$var wire 1 \ inst7|inst4~1_combout $end
$var wire 1 ] inst7|inst4~3_combout $end
$var wire 1 ^ inst7|inst4~_emulated_regout $end
$var wire 1 _ inst7|inst4~2_combout $end
$var wire 1 ` inst5|inst1~1_combout $end
$var wire 1 a inst5|inst1~3_combout $end
$var wire 1 b inst5|inst1~_emulated_regout $end
$var wire 1 c inst5|inst1~2_combout $end
$var wire 1 d inst5|inst2~1_combout $end
$var wire 1 e inst5|inst2~3_combout $end
$var wire 1 f inst5|inst2~_emulated_regout $end
$var wire 1 g inst5|inst2~2_combout $end
$var wire 1 h inst5|inst3~1_combout $end
$var wire 1 i inst5|inst3~3_combout $end
$var wire 1 j inst5|inst3~_emulated_regout $end
$var wire 1 k inst5|inst3~2_combout $end
$var wire 1 l inst5|inst4~1_combout $end
$var wire 1 m inst5|inst4~3_combout $end
$var wire 1 n inst5|inst4~_emulated_regout $end
$var wire 1 o inst5|inst4~2_combout $end
$var wire 1 p inst3|inst1~1_combout $end
$var wire 1 q inst3|inst1~3_combout $end
$var wire 1 r inst3|inst1~_emulated_regout $end
$var wire 1 s inst3|inst1~2_combout $end
$var wire 1 t inst3|inst2~1_combout $end
$var wire 1 u inst3|inst2~3_combout $end
$var wire 1 v inst3|inst2~_emulated_regout $end
$var wire 1 w inst3|inst2~2_combout $end
$var wire 1 x inst3|inst3~1_combout $end
$var wire 1 y inst3|inst3~3_combout $end
$var wire 1 z inst3|inst3~_emulated_regout $end
$var wire 1 { inst3|inst3~2_combout $end
$var wire 1 | inst3|inst4~1_combout $end
$var wire 1 } inst3|inst4~3_combout $end
$var wire 1 ~ inst3|inst4~_emulated_regout $end
$var wire 1 !! inst3|inst4~2_combout $end
$var wire 1 "! inst1|inst1~1_combout $end
$var wire 1 #! inst1|inst1~3_combout $end
$var wire 1 $! inst1|inst1~_emulated_regout $end
$var wire 1 %! inst1|inst1~2_combout $end
$var wire 1 &! inst1|inst2~1_combout $end
$var wire 1 '! inst1|inst2~3_combout $end
$var wire 1 (! inst1|inst2~_emulated_regout $end
$var wire 1 )! inst1|inst2~2_combout $end
$var wire 1 *! inst1|inst3~1_combout $end
$var wire 1 +! inst1|inst3~3_combout $end
$var wire 1 ,! inst1|inst3~_emulated_regout $end
$var wire 1 -! inst1|inst3~2_combout $end
$var wire 1 .! inst1|inst4~1_combout $end
$var wire 1 /! inst1|inst4~3_combout $end
$var wire 1 0! inst1|inst4~_emulated_regout $end
$var wire 1 1! inst1|inst4~2_combout $end
$var wire 1 2! inst6|inst1~1_combout $end
$var wire 1 3! inst6|inst1~3_combout $end
$var wire 1 4! inst6|inst1~_emulated_regout $end
$var wire 1 5! inst6|inst1~2_combout $end
$var wire 1 6! inst6|inst2~1_combout $end
$var wire 1 7! inst6|inst2~3_combout $end
$var wire 1 8! inst6|inst2~_emulated_regout $end
$var wire 1 9! inst6|inst2~2_combout $end
$var wire 1 :! inst6|inst3~1_combout $end
$var wire 1 ;! inst6|inst3~3_combout $end
$var wire 1 <! inst6|inst3~_emulated_regout $end
$var wire 1 =! inst6|inst3~2_combout $end
$var wire 1 >! inst6|inst4~1_combout $end
$var wire 1 ?! inst6|inst4~3_combout $end
$var wire 1 @! inst6|inst4~_emulated_regout $end
$var wire 1 A! inst6|inst4~2_combout $end
$var wire 1 B! inst4|inst1~1_combout $end
$var wire 1 C! inst4|inst1~3_combout $end
$var wire 1 D! inst4|inst1~_emulated_regout $end
$var wire 1 E! inst4|inst1~2_combout $end
$var wire 1 F! inst4|inst2~1_combout $end
$var wire 1 G! inst4|inst2~3_combout $end
$var wire 1 H! inst4|inst2~_emulated_regout $end
$var wire 1 I! inst4|inst2~2_combout $end
$var wire 1 J! inst4|inst3~1_combout $end
$var wire 1 K! inst4|inst3~3_combout $end
$var wire 1 L! inst4|inst3~_emulated_regout $end
$var wire 1 M! inst4|inst3~2_combout $end
$var wire 1 N! inst4|inst4~1_combout $end
$var wire 1 O! inst4|inst4~3_combout $end
$var wire 1 P! inst4|inst4~_emulated_regout $end
$var wire 1 Q! inst4|inst4~2_combout $end
$var wire 1 R! inst2|inst1~1_combout $end
$var wire 1 S! inst2|inst1~3_combout $end
$var wire 1 T! inst2|inst1~_emulated_regout $end
$var wire 1 U! inst2|inst1~2_combout $end
$var wire 1 V! inst2|inst2~1_combout $end
$var wire 1 W! inst2|inst2~3_combout $end
$var wire 1 X! inst2|inst2~_emulated_regout $end
$var wire 1 Y! inst2|inst2~2_combout $end
$var wire 1 Z! inst2|inst3~1_combout $end
$var wire 1 [! inst2|inst3~3_combout $end
$var wire 1 \! inst2|inst3~_emulated_regout $end
$var wire 1 ]! inst2|inst3~2_combout $end
$var wire 1 ^! inst2|inst4~1_combout $end
$var wire 1 _! inst2|inst4~3_combout $end
$var wire 1 `! inst2|inst4~_emulated_regout $end
$var wire 1 a! inst2|inst4~2_combout $end
$var wire 1 b! inst|inst1~1_combout $end
$var wire 1 c! inst|inst1~3_combout $end
$var wire 1 d! inst|inst1~_emulated_regout $end
$var wire 1 e! inst|inst1~2_combout $end
$var wire 1 f! inst|inst2~1_combout $end
$var wire 1 g! inst|inst2~3_combout $end
$var wire 1 h! inst|inst2~_emulated_regout $end
$var wire 1 i! inst|inst2~2_combout $end
$var wire 1 j! inst|inst3~1_combout $end
$var wire 1 k! inst|inst3~3_combout $end
$var wire 1 l! inst|inst3~_emulated_regout $end
$var wire 1 m! inst|inst3~2_combout $end
$var wire 1 n! inst|inst4~1_combout $end
$var wire 1 o! inst|inst4~3_combout $end
$var wire 1 p! inst|inst4~_emulated_regout $end
$var wire 1 q! inst|inst4~2_combout $end
$var wire 1 r! PARALLEL~combout [31] $end
$var wire 1 s! PARALLEL~combout [30] $end
$var wire 1 t! PARALLEL~combout [29] $end
$var wire 1 u! PARALLEL~combout [28] $end
$var wire 1 v! PARALLEL~combout [27] $end
$var wire 1 w! PARALLEL~combout [26] $end
$var wire 1 x! PARALLEL~combout [25] $end
$var wire 1 y! PARALLEL~combout [24] $end
$var wire 1 z! PARALLEL~combout [23] $end
$var wire 1 {! PARALLEL~combout [22] $end
$var wire 1 |! PARALLEL~combout [21] $end
$var wire 1 }! PARALLEL~combout [20] $end
$var wire 1 ~! PARALLEL~combout [19] $end
$var wire 1 !" PARALLEL~combout [18] $end
$var wire 1 "" PARALLEL~combout [17] $end
$var wire 1 #" PARALLEL~combout [16] $end
$var wire 1 $" PARALLEL~combout [15] $end
$var wire 1 %" PARALLEL~combout [14] $end
$var wire 1 &" PARALLEL~combout [13] $end
$var wire 1 '" PARALLEL~combout [12] $end
$var wire 1 (" PARALLEL~combout [11] $end
$var wire 1 )" PARALLEL~combout [10] $end
$var wire 1 *" PARALLEL~combout [9] $end
$var wire 1 +" PARALLEL~combout [8] $end
$var wire 1 ," PARALLEL~combout [7] $end
$var wire 1 -" PARALLEL~combout [6] $end
$var wire 1 ." PARALLEL~combout [5] $end
$var wire 1 /" PARALLEL~combout [4] $end
$var wire 1 0" PARALLEL~combout [3] $end
$var wire 1 1" PARALLEL~combout [2] $end
$var wire 1 2" PARALLEL~combout [1] $end
$var wire 1 3" PARALLEL~combout [0] $end
$var wire 1 4" INPUT~combout [31] $end
$var wire 1 5" INPUT~combout [30] $end
$var wire 1 6" INPUT~combout [29] $end
$var wire 1 7" INPUT~combout [28] $end
$var wire 1 8" INPUT~combout [27] $end
$var wire 1 9" INPUT~combout [26] $end
$var wire 1 :" INPUT~combout [25] $end
$var wire 1 ;" INPUT~combout [24] $end
$var wire 1 <" INPUT~combout [23] $end
$var wire 1 =" INPUT~combout [22] $end
$var wire 1 >" INPUT~combout [21] $end
$var wire 1 ?" INPUT~combout [20] $end
$var wire 1 @" INPUT~combout [19] $end
$var wire 1 A" INPUT~combout [18] $end
$var wire 1 B" INPUT~combout [17] $end
$var wire 1 C" INPUT~combout [16] $end
$var wire 1 D" INPUT~combout [15] $end
$var wire 1 E" INPUT~combout [14] $end
$var wire 1 F" INPUT~combout [13] $end
$var wire 1 G" INPUT~combout [12] $end
$var wire 1 H" INPUT~combout [11] $end
$var wire 1 I" INPUT~combout [10] $end
$var wire 1 J" INPUT~combout [9] $end
$var wire 1 K" INPUT~combout [8] $end
$var wire 1 L" INPUT~combout [7] $end
$var wire 1 M" INPUT~combout [6] $end
$var wire 1 N" INPUT~combout [5] $end
$var wire 1 O" INPUT~combout [4] $end
$var wire 1 P" INPUT~combout [3] $end
$var wire 1 Q" INPUT~combout [2] $end
$var wire 1 R" INPUT~combout [1] $end
$var wire 1 S" INPUT~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
b0 $
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xE
0F
1G
xH
1I
1J
1K
0L
0M
1N
1O
xP
xQ
0R
xS
xT
xU
0V
xW
xX
xY
0Z
x[
x\
x]
0^
x_
x`
xa
0b
xc
xd
xe
0f
xg
xh
xi
0j
xk
xl
xm
0n
xo
xp
xq
0r
xs
xt
xu
0v
xw
xx
xy
0z
x{
x|
x}
0~
x!!
x"!
x#!
0$!
x%!
x&!
x'!
0(!
x)!
x*!
x+!
0,!
x-!
x.!
x/!
00!
x1!
x2!
x3!
04!
x5!
x6!
x7!
08!
x9!
x:!
x;!
0<!
x=!
x>!
x?!
0@!
xA!
xB!
xC!
0D!
xE!
xF!
xG!
0H!
xI!
xJ!
xK!
0L!
xM!
xN!
xO!
0P!
xQ!
xR!
xS!
0T!
xU!
xV!
xW!
0X!
xY!
xZ!
x[!
0\!
x]!
x^!
x_!
0`!
xa!
xb!
xc!
0d!
xe!
xf!
xg!
0h!
xi!
xj!
xk!
0l!
xm!
xn!
xo!
0p!
xq!
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
$end
#50000
1!
1L
1M
0E
xp!
xl!
xh!
xd!
x`!
x\!
xX!
xT!
xP!
xL!
xH!
xD!
x@!
x<!
x8!
x4!
x0!
x,!
x(!
x$!
x~
xz
xv
xr
xn
xj
xf
xb
x^
xZ
xV
xR
#70000
0!
0L
0M
1E
#90000
b1000 "
b1010 "
1R"
1P"
0E
#100000
1!
1L
1M
1E
#140000
b10 "
b0 "
0!
0R"
0P"
0L
0M
0E
#150000
0#
0N
0O
1E
0q!
0m!
0i!
0e!
0a!
0]!
0Y!
0U!
0Q!
0M!
0I!
0E!
0A!
0=!
09!
05!
01!
0-!
0)!
0%!
0!!
0{
0w
0s
0o
0k
0g
0c
0_
0[
0W
0S
0n!
0j!
0f!
0b!
0^!
0Z!
0V!
0R!
0N!
0J!
0F!
0B!
0>!
0:!
06!
02!
0.!
0*!
0&!
0"!
0|
0x
0t
0p
0l
0h
0d
0`
0\
0X
0T
0P
0o!
0k!
0g!
0c!
0_!
0[!
0W!
0S!
0O!
0K!
0G!
0C!
0?!
0;!
07!
03!
0/!
0+!
0'!
0#!
0}
0y
0u
0q
0m
0i
0e
0a
0]
0Y
0U
0Q
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0R
0V
0Z
0^
0b
0f
0j
0n
0r
0v
0z
0~
0$!
0(!
0,!
00!
04!
08!
0<!
0@!
0D!
0H!
0L!
0P!
0T!
0X!
0\!
0`!
0d!
0h!
0l!
0p!
#1000000
