// Seed: 2921125744
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output wor id_10,
    input supply1 id_11,
    output supply0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri id_16,
    output tri1 id_17,
    output supply0 id_18,
    input wire id_19
);
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  wor   id_4,
    output uwire id_5,
    output logic id_6,
    input  tri   id_7
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_1,
      id_5,
      id_2,
      id_3,
      id_2,
      id_3,
      id_7,
      id_5,
      id_3,
      id_2,
      id_5,
      id_7,
      id_3,
      id_3,
      id_7
  );
  final begin : LABEL_0
    if (1) begin : LABEL_1
      id_0 <= id_2;
    end else id_6 <= id_4;
  end
endmodule
