/*
 * Copyright (C) 2016 Seco s.r.l.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */


#include <dt-bindings/gpio/gpio.h>
#include "imx6sx.dtsi"


/ {
	model = "SECO B08 (based on iMX.6 SoloX)";
	compatible = "fsl,imx6sx-seco-b08", "fsl,imx6sx-sdb", "fsl,imx6sx";

	memory {
		linux,usable-memory = <0x80000000 0x3f800000>;
		reg = <0x80000000 0x40000000>;
	};
	
	aliases {
		mmc0 = &usdhc2;
		mmc1 = &usdhc4;
		mmc2 = &usdhc3;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";

		reg_vref_3v3: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_psu_5v: psu_5v0 {
			compatible = "regulator-fixed";
			regulator-name = "PSU-5V0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-boot-on;
		};

		reg_usb_otg1_vbus: usb_otg1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_otg2_vbus: usb_otg2_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 12 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_otg3_vbus: usb_otg3_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg3_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 8 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_usb_otg4_vbus: usb_otg4_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg4_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 9 1>;
			enable-active-high;
			regulator-boot-on;
		};

	        reg_lcd_panel_on: lcd_pon {
			compatible = "regulator-fixed";
			regulator-name = "LCD PANEL_ON";
                	gpio = <&gpio4 18 GPIO_ACTIVE_HIGH>;
			enable-active-high;
        	};

		vmmc_usd: fixedregulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "vmmc_uSD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio6 1 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		wlan_en_reg: fixedregulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "wlan-en-regulator";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;

			/* WLAN_EN GPIO for this board - KEY_COL2  Bank2, pin12 */
			gpio = <&gpio2 12 GPIO_ACTIVE_LOW>;
			/* WLAN card specific delay */
			startup-delay-us = <70000>;
			enable-active-high;
		};
	};

	leds {
		compatible = "gpio-leds";

		led0: led0 {
			label = "led0";
			gpios = <&gpio6 0 0>;
			default-state = "off";
			linux,default-trigger = "mmc0";
		};

	};

        backlight_lcd {
                compatible = "gpio-backlight";
                gpios = <&gpio6 3 GPIO_ACTIVE_HIGH>;
                default-on;
                status = "okay";
        };

// sii902x_reset: gpio-reset {
//         compatible = "gpio-reset";
//         reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
//         reset-delay-us = <10000>;
//         initially-in-reset;
//         #reset-cells = <0>;
// };

	emmc_reset: gpio-reset {
		compatible = "gpio-reset";
		gpios = "eMMC RESET_N";
		gpio = <&gpio6 22 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	kim {
	        compatible = "kim";
	        nshutdown_gpio = <49>;  // GPIO2_17 The wl8 driver expects gpio to be an integer, so gpio2_17 is (2-1)*32+17=49
	        dev_name = "/dev/ttymxc2";
	        flow_cntrl = <1>;
	        baud_rate = <921600>;
	};

	btwilink {
	        compatible = "btwilink";
	};

        sound-spdif {
                compatible = "fsl,imx-audio-spdif";
                model = "imx-spdif";
                spdif-controller = <&spdif>;
                spdif-out;
                status = "disabled";
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6x-seco-b08 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6SX_PAD_NAND_RE_B__GPIO4_IO_12	0x80000000 // USB_VCC_SW_J3
				MX6SX_PAD_QSPI1A_DATA0__USB_OTG2_OC	0x17059	   // USB_VCC_SW_J3_OC

				MX6SX_PAD_NAND_DATA04__GPIO4_IO_8	0x80000000 // USB_VCC_SW_J5_hub_port1
				MX6SX_PAD_NAND_DATA05__GPIO4_IO_9	0x80000000 // USB_VCC_SW_J4_hub_port2
				MX6SX_PAD_KEY_COL1__GPIO2_IO_11		0x80000000 // HUB USB INT
				MX6SX_PAD_KEY_COL3__GPIO2_IO_13		0x80000000 // HUB USB RESET
				
				MX6SX_PAD_NAND_DATA06__GPIO4_IO_10	0x80000000 // INT1_FXOS8700CQ
				MX6SX_PAD_NAND_DATA07__GPIO4_IO_11	0x80000000 // INT2_FXOS8700CQ
				MX6SX_PAD_QSPI1B_DATA2__GPIO4_IO_26 	0x80000000 // INT3_FXAS21002CQR1
				
				MX6SX_PAD_NAND_WE_B__GPIO4_IO_14	0x80000000 // ALERT#

				MX6SX_PAD_CSI_DATA02__GPIO1_IO_16       0x80000000 // GPIO 19 EXT
				MX6SX_PAD_CSI_DATA03__GPIO1_IO_17       0x80000000 // GPIO 20 EXT

				MX6SX_PAD_SD1_CLK__GPIO6_IO_0       	0x80000000 // LED

				MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24	0x80000000	// {{external-gpio-23}}	

			>;
		};
//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16   0x8000E038
//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000

                pinctrl_audmux: audmuxgrp {
                        fsl,pins = <
				MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD		0x130b0		// {{external-gpio-24}}
				MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD		0x120b0		// {{external-gpio-25}}
				MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC		0x130b0		// {{external-gpio-26}}
				MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS		0x130b0		// {{external-gpio-27}}
                        >;
                };

                pinctrl_flexcan1: flexcan1grp {
                        fsl,pins = <
                                MX6SX_PAD_QSPI1B_DQS__CAN1_TX           0x80000000
                                MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX         0x80000000
                        >;
                };

                pinctrl_flexcan2: flexcan2grp {
                        fsl,pins = <
                                MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX         0x80000000
                                MX6SX_PAD_QSPI1A_DQS__CAN2_TX           0x80000000
                        >;
                };


		pinctrl_uart1: uart1grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX          0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX          0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO07__UART2_RX          0x1b0b1
				MX6SX_PAD_GPIO1_IO06__UART2_TX          0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp-1 {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA07__UART6_CTS_B       0x1b0b1
				MX6SX_PAD_CSI_DATA06__UART6_RTS_B       0x1b0b1
				MX6SX_PAD_CSI_DATA05__UART6_TX          0x1b0b1
				MX6SX_PAD_CSI_DATA04__UART6_RX          0x1b0b1
			>;
		};

		pinctrl_uart3_1: uart3grp-1 {
			fsl,pins = <
				MX6SX_PAD_CSI_MCLK__OSC32K_32K_OUT	0x10059
				MX6SX_PAD_SD3_DATA4__UART3_RX		0x13059
				MX6SX_PAD_SD3_DATA5__UART3_TX		0x13059
				MX6SX_PAD_SD3_DATA6__UART3_RTS_B	0x13059
				MX6SX_PAD_SD3_DATA7__UART3_CTS_B	0x13059
				MX6SX_PAD_KEY_ROW2__GPIO2_IO_17		0x15059
			>;
		};

		pinctrl_usbotg1_1: usbotg1grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9	0x80000000 // USB_VCC_SW_J2
				MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC	0x17059  // USB_VCC_SW_J2_OC
				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	0x17059
			>;
		};

                pinctrl_ecspi3_1: ecspi3grp-1 {
                        fsl,pins = <
                                MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK 	0x100b1
                                MX6SX_PAD_QSPI1B_SS0_B__ECSPI3_SS0	0x100b1
                                MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI	0x100b1
                                MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO	0x100b1
                        >;
                };

                pinctrl_ecspi5_1: ecspi5grp-1 {
                        fsl,pins = <
                                MX6SX_PAD_NAND_DATA00__ECSPI5_MISO 	0x100b1
                                MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI	0x100b1
                                MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK	0x100b1
                                MX6SX_PAD_NAND_DATA03__ECSPI5_SS0	0x100b1
                        >;
                };

		pinctrl_enet1_1: enet1grp-1 {
			fsl,pins = <
				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        0xa0b1
				MX6SX_PAD_ENET1_MDC__ENET1_MDC          0xa0b1
				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER   	0x3081
				MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x3081
				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
                                MX6SX_PAD_ENET1_CRS__GPIO2_IO_1         0x80000000
				MX6SX_PAD_KEY_COL0__GPIO2_IO_10		0x80000000
				MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	0x91
			>;
		};

//				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
		pinctrl_enet1_2: enet1grp-2 {
			fsl,pins = <
                                MX6SX_PAD_RGMII1_RX_CTL__GPIO5_IO_4   0x80000000
			>;
		};

		pinctrl_enet1_3: enet1grp-3 {
			fsl,pins = <
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
			>;
		};

		pinctrl_enet2_1: enet2grp-1 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0   0xa0b1
				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1   0xa0b1
				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN    0xa0b1
				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER   	0x3081
				MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x3081
				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0   0x3081
				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1   0x3081
                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15		0x80000000
			>;
		};
//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16    0x80000000

		pinctrl_enet2_2: enet2grp-2 {
			fsl,pins = <
                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16    0x80000000
			>;
		};

		pinctrl_enet2_3: enet2grp-3 {
			fsl,pins = <
				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
			>;
		};

//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
//				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
//				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16   0x80000000

		pinctrl_usdhc2_1: usdhc2grp-1 {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x17059
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10059
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17059
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17059
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17059
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17059
				MX6SX_PAD_SD1_CMD__GPIO6_IO_1       	0x80000000 // uSD USDHC2 PWR
				MX6SX_PAD_SD1_DATA0__GPIO6_IO_2     	0x80000000 // uSD USDHC2 CD
			>;
		};

		pinctrl_usdhc3_wifi: usdhc3grp-wifi {
			fsl,pins = <
				MX6SX_PAD_SD3_CMD__USDHC3_CMD		0x17069
				MX6SX_PAD_SD3_CLK__USDHC3_CLK		0x10069
				MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	0x17069
				MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x17069
				MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x17069
				MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x17069
				MX6SX_PAD_KEY_COL2__GPIO2_IO_12		0x80000000
				MX6SX_PAD_KEY_ROW1__GPIO2_IO_16		0x80000000
			>;
		};

		pinctrl_usdhc4_emmc: usdhc4grp-emmc {
			fsl,pins = <
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x17069
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x10069
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x17069
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x17069
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x17069
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x17069
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x17069
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x17069
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x17069
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x17069
				MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22	0x80000000
			>;
		};
//				MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	0x17069

		pinctrl_i2c1_1: i2c1grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO01__I2C1_SDA          0x4001b8b1
				MX6SX_PAD_GPIO1_IO00__I2C1_SCL          0x4001b8b1
			>;
		};

		pinctrl_i2c2_1: i2c2grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO03__I2C2_SDA          0x4001b8b1
				MX6SX_PAD_GPIO1_IO02__I2C2_SCL          0x4001b8b1
			>;
		};

		pinctrl_i2c3_2: i2c3grp-2 {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW4__I2C3_SDA            0x4001b8b1
				MX6SX_PAD_KEY_COL4__I2C3_SCL            0x4001b8b1
			>;
		};

		pinctrl_lcdif_dat_0: lcdifdatgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0 0x4001b0b0
				MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1 0x4001b0b0
				MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2 0x4001b0b0
				MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3 0x4001b0b0
				MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4 0x4001b0b0
				MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5 0x4001b0b0
				MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6 0x4001b0b0
				MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7 0x4001b0b0
				MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8 0x4001b0b0
				MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9 0x4001b0b0
				MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10 0x4001b0b0
				MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11 0x4001b0b0
				MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12 0x4001b0b0
				MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13 0x4001b0b0
				MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14 0x4001b0b0
				MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15 0x4001b0b0
				MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16 0x4001b0b0
				MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17 0x4001b0b0
				MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18 0x4001b0b0
				MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19 0x4001b0b0
				MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20 0x4001b0b0
				MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21 0x4001b0b0
				MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22 0x4001b0b0
				MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23 0x4001b0b0
			>;
		};

		pinctrl_usbh_1: usbhgrp-1 {
			fsl,pins = <
				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40013030
				MX6SX_PAD_USB_H_DATA__USB_H_DATA 	0x40013030
			>;
		};

		pinctrl_usbh_2: usbhgrp-2 {
			fsl,pins = <
				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40017030
			>;
		};

		pinctrl_lcdif_ctrl_0: lcdifctrlgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_CLK__LCDIF1_CLK	0x4001b0b0
				MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE 0x4001b0b0
				MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC 0x4001b080
				MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC 0x40018080
				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27  0x80000000
			>;
		};

		pinctrl_ldb_0: ldbctrlgrp-0 {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA1__GPIO6_IO_3  	0x80000000	// BL_ON
				MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18	0x80000000	// PANEL_ON
			>;
		};

		pinctrl_rbg_lcd: rgblcdgrp-0 {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22  	0x80000000	// RGB_VGH_ON
				MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21	0x80000000	// RGB_PANEL_ON
			>;
		};

		pinctrl_qspi2_1: qspi2grp_1 {
			fsl,pins = <
				MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0	0x70f1
				MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1  0x70f1
				MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2	0x70f1
				MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3	0x70f1
				MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK	0x70f1
				MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B	0x70f1
			>;
		};

                pinctrl_rtc_1: rtcgrp-1 {
                        fsl,pins = <
                                MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19     0x80000000      // RTC_INT
                        >;
                };

		pinctrl_spdif_1: spdif1grp-1 {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO11__SPDIF_IN		0x1b0b0
				MX6SX_PAD_GPIO1_IO12__SPDIF_OUT		0x1b0b0
			>;
		};

		pinctrl_gt911: gt911grp {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA2__GPIO6_IO_4  	0x80000000	// TOUCH_INT
				MX6SX_PAD_SD1_DATA3__GPIO6_IO_5  	0x80000000	// TOUCH_RST
			>;
		};

		pinctrl_st1232: st1232grp-0 {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA2__GPIO6_IO_4  	0x80000000	// TOUCH_INT
				MX6SX_PAD_SD1_DATA3__GPIO6_IO_5  	0x80000000	// TOUCH_RST
			>;
		};
	};
};

&cpu0 {
	operating-points = <
		/* kHz    uV */
		996000  1250000
		792000  1175000
		396000  1175000
		198000	1175000
		>;
	fsl,soc-operating-points = <
		/* ARM kHz      SOC uV */
		996000	1250000
		792000	1175000
		396000	1175000
		198000	1175000
	>;
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1a_reg>;
	fsl,arm-soc-shared = <1>;
};

&adc1 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};

&spdif {
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_spdif_1>;
   status = "disabled";
};

&ecspi3 {
        fsl,spi-num-chipselects = <1>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi3_1>;
        status = "okay"; 
};

&ecspi5 {
        fsl,spi-num-chipselects = <1>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi5_1>;
        status = "okay"; 
};

&fec1 {
        pinctrl-names = "default", "phy-reset", "phy-running";
	pinctrl-0 = <&pinctrl_enet1_1>;
	pinctrl-1 = <&pinctrl_enet1_2>;
	pinctrl-2 = <&pinctrl_enet1_3>;
	phy-reset-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
	phy-addr01-gpios = <&gpio5 4 GPIO_ACTIVE_LOW>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	fsl,num_tx_queues=<3>;
	fsl,num_rx_queues=<3>;
	status = "okay";

         mdio {
                 #address-cells = <1>;
                 #size-cells = <0>;

                 ethphy0: ethernet-phy@0 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <0>;
                };

                ethphy1: ethernet-phy@1 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <1>;
                };

                ethphy2: ethernet-phy@2 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <2>;
                };

                ethphy3: ethernet-phy@3 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <3>;
                };
        };
};

&fec2 {
        pinctrl-names = "default", "phy-reset", "phy-running";
	pinctrl-0 = <&pinctrl_enet2_1>;
	pinctrl-1 = <&pinctrl_enet2_2>;
	pinctrl-2 = <&pinctrl_enet2_3>;
	phy-reset-gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
	phy-addr01-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	phy-mode = "rmii";
	phy-handle = <&ethphy3>;
	fsl,num_tx_queues=<3>;
	fsl,num_rx_queues=<3>;
	status = "okay";
};

&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
        status = "disabled";
};

&flexcan2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2>;
        status = "disabled";
};

&gpc {
	/* use ldo-bypass, u-boot will check it and configure */
	fsl,ldo-bypass = <1>;
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;
	status = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_1>;
	status = "okay";

	barometer: mpl3115@60 {
		compatible = "fsl,mpl3115";
		reg = <0x60>;
	};
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_2>;
	status = "okay";

        usbhub: usb3503@08 {
                compatible = "smsc,usb3503";
                reg = <0x08>;
                disabled-ports = <>;
	        vbusport3-supply = <&reg_usb_otg3_vbus>;
	        vbusport4-supply = <&reg_usb_otg4_vbus>;
                intn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
                reset-gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
                initial-mode = <1>;
        };
};

// &i2c4 {
// 	clock-frequency = <100000>;
// 	pinctrl-names = "default";
// 	pinctrl-0 = <&pinctrl_i2c4_1>;
// 
// 	accelerometer: fxos8700@1e {
// 		compatible = "fsl,fxos8700";
// 		reg = <0x1e>;
// 	};
// 
// 	gyroscope: fxas2100x@20 {
// 		compatible = "fsl,fxas2100x";
// 		reg = <0x20>;
// 	};
// };


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "disabled";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&uart3 { /* for bluetooth */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1_1>;
	vbus-supply = <&reg_usb_otg1_vbus>;
	imx6-usb-charger-detection;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usbh {
	pinctrl-names = "idle", "active";
	pinctrl-0 = <&pinctrl_usbh_1>;
	pinctrl-1 = <&pinctrl_usbh_2>;
	osc-clkgate-delay = <0x3>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_1>;
	no-1-8-v;
	vmmc-supply = <&vmmc_usd>;
	bus-width = <4>;
	cd-gpios = <&gpio6 2 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 { /* WiFi */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_wifi>;
	enable-sdio-wakeup;
	non-removable;	// non-removable is not a variable, the fact it is listed is all that is used by driver
	vmmc-supply = <&wlan_en_reg>;
	cap-power-off-card;
	keep-power-in-suspend;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@0 {
		compatible = "ti,wl1831";
		reg = <2>;
		interrupt-parent = <&gpio2>;
		interrupts = <16 IRQ_TYPE_EDGE_RISING>;
		ref-clock-frequency = <38400000>;
		tcxo-clock-frequency = <26000000>;
	};
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_emmc>;
	no-1-8-v;
	resets = <&emmc_reset>;
	bus-width = <8>;
        non-removable;
        keep-power-in-suspend;
	status = "okay";
};

&pxp {
	status = "okay";
};

&csi1 {
	status = "okay";
	port {
		csi1_ep: endpoint {
			remote-endpoint = <&vadc_ep>;
		};
	};
};

&qspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi2_1>;
	ddrsmp=<2>;
	status = "okay";

        flash0: s25fl128s@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "spansion,s25fl128s";
                spi-max-frequency = <29000000>;
                reg = <0>;
        };
};

&vadc {
	vadc_in = <0>;
	csi_id = <0>;
	status = "okay";
	port {
		vadc_ep: endpoint {
			remote-endpoint = <&csi1_ep>;
		};
	};
};

// #include "imx6sx-udoo-neo-externalpins.dtsi"
