--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml topDesign.twx topDesign.ncd -o topDesign.twr topDesign.pcf
-ucf topDesign.ucf

Design file:              topDesign.ncd
Physical constraint file: topDesign.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysClock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |    6.975(R)|      SLOW  |   -2.721(R)|      FAST  |clk_to_driver     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock sysConf0
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |    0.624(R)|      SLOW  |    3.848(R)|      SLOW  |ro0_to_counter0   |   0.000|
            |   -0.128(R)|      FAST  |    5.731(R)|      SLOW  |ro11_to_counter11 |   0.000|
            |   -0.388(R)|      FAST  |    6.275(R)|      SLOW  |ro1_to_counter1   |   0.000|
            |   -0.748(R)|      FAST  |    6.077(R)|      SLOW  |ro22_to_counter22 |   0.000|
            |   -0.786(R)|      FAST  |    7.084(R)|      SLOW  |ro2_to_counter2   |   0.000|
            |   -1.725(R)|      FAST  |    8.463(R)|      SLOW  |ro33_to_counter33 |   0.000|
            |   -1.926(R)|      FAST  |    8.151(R)|      SLOW  |ro3_to_counter3   |   0.000|
            |    0.474(R)|      FAST  |    4.610(R)|      SLOW  |ro_to_counter     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock sysConf1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |    1.818(R)|      SLOW  |    0.665(R)|      SLOW  |ro0_to_counter0   |   0.000|
            |    0.214(R)|      FAST  |    2.906(R)|      SLOW  |ro11_to_counter11 |   0.000|
            |   -0.098(R)|      FAST  |    3.589(R)|      SLOW  |ro1_to_counter1   |   0.000|
            |   -0.540(R)|      FAST  |    3.543(R)|      SLOW  |ro22_to_counter22 |   0.000|
            |   -0.437(R)|      FAST  |    4.212(R)|      SLOW  |ro2_to_counter2   |   0.000|
            |   -0.826(R)|      FAST  |    4.499(R)|      SLOW  |ro33_to_counter33 |   0.000|
            |   -1.363(R)|      FAST  |    4.633(R)|      SLOW  |ro3_to_counter3   |   0.000|
            |    1.425(R)|      SLOW  |    1.689(R)|      SLOW  |ro_to_counter     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysConf0 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sysout<0>   |        17.550(R)|      SLOW  |         4.428(R)|      FAST  |ro0_to_counter0   |   0.000|
            |        17.685(R)|      SLOW  |         3.907(R)|      FAST  |ro_to_counter     |   0.000|
sysout<1>   |        22.431(R)|      SLOW  |         6.669(R)|      FAST  |ro11_to_counter11 |   0.000|
            |        22.637(R)|      SLOW  |         6.279(R)|      FAST  |ro1_to_counter1   |   0.000|
sysout<2>   |        21.904(R)|      SLOW  |         6.109(R)|      FAST  |ro22_to_counter22 |   0.000|
            |        22.725(R)|      SLOW  |         6.462(R)|      FAST  |ro2_to_counter2   |   0.000|
sysout<3>   |        23.651(R)|      SLOW  |         7.026(R)|      FAST  |ro33_to_counter33 |   0.000|
            |        22.798(R)|      SLOW  |         6.458(R)|      FAST  |ro3_to_counter3   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock sysConf1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sysout<0>   |        14.367(R)|      SLOW  |         3.943(R)|      FAST  |ro0_to_counter0   |   0.000|
            |        14.764(R)|      SLOW  |         3.523(R)|      FAST  |ro_to_counter     |   0.000|
sysout<1>   |        19.606(R)|      SLOW  |         6.327(R)|      FAST  |ro11_to_counter11 |   0.000|
            |        19.951(R)|      SLOW  |         5.989(R)|      FAST  |ro1_to_counter1   |   0.000|
sysout<2>   |        19.370(R)|      SLOW  |         5.901(R)|      FAST  |ro22_to_counter22 |   0.000|
            |        19.853(R)|      SLOW  |         6.113(R)|      FAST  |ro2_to_counter2   |   0.000|
sysout<3>   |        19.687(R)|      SLOW  |         6.127(R)|      FAST  |ro33_to_counter33 |   0.000|
            |        19.280(R)|      SLOW  |         5.895(R)|      FAST  |ro3_to_counter3   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sysClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |    3.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysConf0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |   -0.522|         |         |         |
sysConf0       |    4.359|         |         |         |
sysConf1       |    4.359|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysConf1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |   -0.522|         |         |         |
sysConf0       |    4.359|         |         |         |
sysConf1       |    4.359|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sysSel<0>      |sysout<0>      |   12.151|
sysSel<0>      |sysout<1>      |   11.395|
sysSel<0>      |sysout<2>      |   11.724|
sysSel<0>      |sysout<3>      |   10.916|
sysSel<1>      |sysout<1>      |   11.328|
sysSel<1>      |sysout<2>      |   11.651|
sysSel<1>      |sysout<3>      |   11.705|
sysSel<2>      |sysout<2>      |   11.571|
sysSel<2>      |sysout<3>      |   10.531|
sysSel<3>      |sysout<3>      |   10.929|
---------------+---------------+---------+


Analysis completed Sat Nov 21 23:17:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 856 MB



