/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap xilinx_vip /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlog -sv -64 +incdir+/cad/xilinx/Vivado/2023.2/data/xilinx_vip/include -work xilinx_vip -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip/.cxl.sv.xilinx_vip.xilinx_vip.cmf
