<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: OQSPI Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">OQSPI Controller<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Octal-SPI Flash Memory Controller.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__oqspi_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__oqspi_8h.html">hw_oqspi.h</a></td></tr>
<tr class="memdesc:hw__oqspi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the OQSPI Low Level Driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhw__oqspi__data__t.html">hw_oqspi_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This union is used in order to allow different size access when reading/writing to OQSPIF_READDATA_REG, OQSPIF_WRITEDATA_REG, OQSPIF_DUMMYDATA_REG because.  <a href="unionhw__oqspi__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__regs__t.html">hw_oqspi_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This struct is used in order to allow different size access when reading/writing to OQSPIF_READDATA_REG, OQSPIF_WRITEDATA_REG, OQSPIF_DUMMYDATA_REG because.  <a href="structhw__oqspi__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__manualmode__config__t.html">hw_oqspi_manualmode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC manual access mode configuration structure.  <a href="structhw__oqspi__manualmode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__automode__config__t.html">hw_oqspi_automode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC auto access mode configuration structure.  <a href="structhw__oqspi__automode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__config__t.html">hw_oqspi_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC configuration structure.  <a href="structhw__oqspi__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__read__instr__config__t.html">hw_oqspi_read_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instruction configuration structure (auto access mode)  <a href="structhw__oqspi__read__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__erase__instr__config__t.html">hw_oqspi_erase_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Erase instruction configuration structure (auto access mode)  <a href="structhw__oqspi__erase__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__read__status__instr__config__t.html">hw_oqspi_read_status_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC read status instruction configuration structure (auto access mode)  <a href="structhw__oqspi__read__status__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__write__enable__instr__config__t.html">hw_oqspi_write_enable_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC write enable instruction configuration structure (auto access mode)  <a href="structhw__oqspi__write__enable__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__page__program__instr__config__t.html">hw_oqspi_page_program_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Page Program instruction configuration structure (manual access mode)  <a href="structhw__oqspi__page__program__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html">hw_oqspi_suspend_resume_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Erase suspend/resume instruction structure (auto access mode)  <a href="structhw__oqspi__suspend__resume__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html">hw_oqspi_exit_continuous_mode_instr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Exit Continuous Mode instruction configuration structure.  <a href="structhw__oqspi__exit__continuous__mode__instr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__oqspi__aes__ctr__config__t.html">hw_oqspi_aes_ctr_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC AES-CTR decryption configuration structure.  <a href="structhw__oqspi__aes__ctr__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga3d6ebf366da1eb7869d427ec6fc99b3aa8c72961d134d0758b8829f5000e06e41">HW_OQSPI_ACCESS_MODE_MANUAL</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga3d6ebf366da1eb7869d427ec6fc99b3aa6ef6c82cacf1ea76a826e36e9f581a72">HW_OQSPI_ACCESS_MODE_AUTO</a> = 1
 }</td></tr>
<tr class="memdesc:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC memory access mode.  <a href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">More...</a><br /></td></tr>
<tr class="separator:ga3d6ebf366da1eb7869d427ec6fc99b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c3747aeb49311eaa46811d9578c4f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad5c3747aeb49311eaa46811d9578c4f9a955bc50bd3288078ec86b0dc55958bed">HW_OQSPI_ADDR_SIZE_24</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad5c3747aeb49311eaa46811d9578c4f9ad38eea92e399a84d57e06dc49938c1d9">HW_OQSPI_ADDR_SIZE_32</a> = 1
 }</td></tr>
<tr class="memdesc:gad5c3747aeb49311eaa46811d9578c4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC memory address size.  <a href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">More...</a><br /></td></tr>
<tr class="separator:gad5c3747aeb49311eaa46811d9578c4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga8c19737945c0f14ab458f9ed7a6397aea47564f31c20482c0f37f7634d809ff9d">HW_OQSPI_BURST_LEN_LIMIT_UNSPECIFIED</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga8c19737945c0f14ab458f9ed7a6397aeae663f0ebc541b2dd76442fe3a5fe1c2f">HW_OQSPI_BURST_LEN_LIMIT_8_BYTES</a> = 1
 }</td></tr>
<tr class="memdesc:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC burst length in automode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">More...</a><br /></td></tr>
<tr class="separator:ga8c19737945c0f14ab458f9ed7a6397ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97721965f32d3cd669a5d04a51e1d6c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6caaef02737b3a2a11fd6289bd7244996ff">HW_OQSPI_BUS_MODE_SINGLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6cabe7ab71ca2a8b02b92ae8d2f7c695c05">HW_OQSPI_BUS_MODE_DUAL</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6ca884a87d91f7435e166cff9155ea662a0">HW_OQSPI_BUS_MODE_QUAD</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad97721965f32d3cd669a5d04a51e1d6cad671923697fb3a1f0c15c41ad8e4a58a">HW_OQSPI_BUS_MODE_OCTA</a> = 3
 }</td></tr>
<tr class="memdesc:gad97721965f32d3cd669a5d04a51e1d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC bus mode.  <a href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">More...</a><br /></td></tr>
<tr class="separator:gad97721965f32d3cd669a5d04a51e1d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d745fffe730955fb95fa102eadd3330"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga8d745fffe730955fb95fa102eadd3330a13d8e69c29dd2edfe0279bf514a5fb13">HW_OQSPI_BUS_STATUS_IDLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga8d745fffe730955fb95fa102eadd3330a1eeedce44955ad2e74c9686c8446cc4b">HW_OQSPI_BUS_STATUS_ACTIVE</a> = 1
 }</td></tr>
<tr class="memdesc:ga8d745fffe730955fb95fa102eadd3330"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPI Bus status.  <a href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">More...</a><br /></td></tr>
<tr class="separator:ga8d745fffe730955fb95fa102eadd3330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga64887dd9c0e4c93928afede19cc1fbe0">HW_OQSPI_BUSY_LEVEL</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga64887dd9c0e4c93928afede19cc1fbe0a3354f1d15c3673cbdc3ce430e1677969">HW_OQSPI_BUSY_LEVEL_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga64887dd9c0e4c93928afede19cc1fbe0a91fa9ffa66657ad08ba4fad978d51922">HW_OQSPI_BUSY_LEVEL_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC device busy status setting.  <a href="group___h_w___o_q_s_p_i.html#ga64887dd9c0e4c93928afede19cc1fbe0">More...</a><br /></td></tr>
<tr class="separator:ga64887dd9c0e4c93928afede19cc1fbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaa0b70dec5e9e96f5ed4df50b765706a2f">HW_OQSPI_CLK_DIV_1</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaad3624389fd33f3ba4d93f8d25d40c6de">HW_OQSPI_CLK_DIV_2</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaad43c04cb55f938430df1f4fb4a113553">HW_OQSPI_CLK_DIV_4</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf1e7a25d249366a3c1b1a72a688167aaa03dcbdefaf94e26eb9e6963a94d7e8f8">HW_OQSPI_CLK_DIV_8</a> = 3
 }</td></tr>
<tr class="memdesc:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">More...</a><br /></td></tr>
<tr class="separator:gaf1e7a25d249366a3c1b1a72a688167aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaadc79d6ed7d7d7d5bbebdf812d348930a5037e879a3bd3d8595c40f1a34273dcb">HW_OQSPI_CLK_MODE_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaadc79d6ed7d7d7d5bbebdf812d348930a19eecaf3e9b7363279de058b0659cdfc">HW_OQSPI_CLK_MODE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">More...</a><br /></td></tr>
<tr class="separator:gaadc79d6ed7d7d7d5bbebdf812d348930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa88e18fcb2bfc66a2a27584d94aad1e0">HW_OQSPI_CONTINUOUS_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaa88e18fcb2bfc66a2a27584d94aad1e0abcef79cc5020e04104b5566e1f9ce5cb">HW_OQSPI_CONTINUOUS_MODE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaa88e18fcb2bfc66a2a27584d94aad1e0a34c705530738185b539cf059f908c1c2">HW_OQSPI_CONTINUOUS_MODE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC continuous mode.  <a href="group___h_w___o_q_s_p_i.html#gaa88e18fcb2bfc66a2a27584d94aad1e0">More...</a><br /></td></tr>
<tr class="separator:gaa88e18fcb2bfc66a2a27584d94aad1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7fef2a0144b703b8cdf01bdc32ac68ffa6268084332ad767fdff91862a24f9684">HW_OQSPI_DIR_CHANGE_MODE_EACH_ACCESS</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7fef2a0144b703b8cdf01bdc32ac68ffa35866d1ae0e40e41d454ce36856fe74a">HW_OQSPI_DIR_CHANGE_MODE_DUMMY_ACCESS</a> = 1
 }</td></tr>
<tr class="memdesc:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC direction change method in manual mode.  <a href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">More...</a><br /></td></tr>
<tr class="separator:ga7fef2a0144b703b8cdf01bdc32ac68ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416ecca172f4ed3f5cf027be9b20de08ece9606">HW_OQSPI_DRIVE_CURRENT_4</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416eccaa1b9a6fd83dd64370fa34ee5581b9b87">HW_OQSPI_DRIVE_CURRENT_8</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416ecca106a3951c814706861d37397411d5c90">HW_OQSPI_DRIVE_CURRENT_12</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga4f1bb1ea74c9752cb0535ca12a416eccac00a9f7ba318ec7ec943585b33735632">HW_OQSPI_DRIVE_CURRENT_16</a> = 3
 }</td></tr>
<tr class="memdesc:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pads drive current strength.  <a href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">More...</a><br /></td></tr>
<tr class="separator:ga4f1bb1ea74c9752cb0535ca12a416ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e41c240d85c2dfa79f22627f58315a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7e41c240d85c2dfa79f22627f58315a6a21280db80720c532750a99122c667d8b">HW_OQSPI_DUMMY_MODE_LAST_CLK</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7e41c240d85c2dfa79f22627f58315a6af9bad9562d25695eed25dfe62c9fbdc6">HW_OQSPI_DUMMY_MODE_LAST_2_CLK</a> = 1
 }</td></tr>
<tr class="memdesc:ga7e41c240d85c2dfa79f22627f58315a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock cycle where the bus switches to Hi-Z during the transmission of dummy bytes.  <a href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">More...</a><br /></td></tr>
<tr class="separator:ga7e41c240d85c2dfa79f22627f58315a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489654b192b6e920fea140ca4e9795cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga489654b192b6e920fea140ca4e9795cd">HW_OQSPI_EXTRA_BYTE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga489654b192b6e920fea140ca4e9795cdaec6985e80fdb19f8fc19c3fe63c756ed">HW_OQSPI_EXTRA_BYTE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga489654b192b6e920fea140ca4e9795cda637698783afda6769a8235a85a05e006">HW_OQSPI_EXTRA_BYTE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga489654b192b6e920fea140ca4e9795cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC extra byte setting in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga489654b192b6e920fea140ca4e9795cd">More...</a><br /></td></tr>
<tr class="separator:ga489654b192b6e920fea140ca4e9795cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga17a5ebdaf3a6c94b52c23ce41414bf40">HW_OQSPI_EXTRA_BYTE_HALF</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga17a5ebdaf3a6c94b52c23ce41414bf40a326ebe86a3ac27fd840dc8bb9d206fa3">HW_OQSPI_EXTRA_BYTE_HALF_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga17a5ebdaf3a6c94b52c23ce41414bf40a5d9b9ebf0ae9fe104a40d3c0d2e87c09">HW_OQSPI_EXTRA_BYTE_HALF_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC extra byte half setting in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga17a5ebdaf3a6c94b52c23ce41414bf40">More...</a><br /></td></tr>
<tr class="separator:ga17a5ebdaf3a6c94b52c23ce41414bf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f1a40549bd8ac20158c5d11e76c131"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga57f1a40549bd8ac20158c5d11e76c131a6ec00bdb69bfcad5f8221b2fe6212c1e">HW_OQSPI_FULL_BUFFER_MODE_BLOCK</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga57f1a40549bd8ac20158c5d11e76c131a1a7a240fff76d280baad1879d1720600">HW_OQSPI_FULL_BUFFER_MODE_TERMINATE</a> = 1
 }</td></tr>
<tr class="memdesc:ga57f1a40549bd8ac20158c5d11e76c131"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC behavior in auto mode when the internal buffer is full and there are more data to be retrieved for the current burst.  <a href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">More...</a><br /></td></tr>
<tr class="separator:ga57f1a40549bd8ac20158c5d11e76c131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b84a0ec2dac224c85866fcf1c08168"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga90b84a0ec2dac224c85866fcf1c08168a19b596b0c9aa5d5e7b926c2ace871d46">HW_OQSPI_HREADY_MODE_WAIT</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga90b84a0ec2dac224c85866fcf1c08168a8b70b08440297717bf873d2c84a4f39e">HW_OQSPI_HREADY_MODE_NO_WAIT</a> = 1
 }</td></tr>
<tr class="memdesc:ga90b84a0ec2dac224c85866fcf1c08168"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.  <a href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">More...</a><br /></td></tr>
<tr class="separator:ga90b84a0ec2dac224c85866fcf1c08168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaf2a4d8ed653f24e808aa9bffe08522ada839bebba022cc2dbe5d38d436a3e3c62">HW_OQSPI_IO_DIR_AUTO_SEL</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaf2a4d8ed653f24e808aa9bffe08522adab60880d0627ddfdc155f516f0dd1b67d">HW_OQSPI_IO_DIR_OUTPUT</a> = 1
 }</td></tr>
<tr class="memdesc:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pad direction.  <a href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">More...</a><br /></td></tr>
<tr class="separator:gaf2a4d8ed653f24e808aa9bffe08522ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggad2e50e10c89b1c589e00e13b48e6aa5aadd994bc65674b182c88d9284c7bfee5c">HW_OQSPI_IO_VALUE_LOW</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggad2e50e10c89b1c589e00e13b48e6aa5aa54936c08c17b36cea681a4cbb78fb9ac">HW_OQSPI_IO_VALUE_HIGH</a> = 1
 }</td></tr>
<tr class="memdesc:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC IO2/IO3 pad value.  <a href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">More...</a><br /></td></tr>
<tr class="separator:gad2e50e10c89b1c589e00e13b48e6aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92e0308c35de044b7472d1349844a49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a59b198b92497396a95b20a5e56386e1f">HW_OQSPI_IO4_7_VALUE_0000</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49afef820e2703840c7e919160d316fa9b3">HW_OQSPI_IO4_7_VALUE_0001</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a6846881fabdff801280dd86e4bd5e248">HW_OQSPI_IO4_7_VALUE_0010</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a9371a4c8d3c856f2e4b5414071c887a1">HW_OQSPI_IO4_7_VALUE_0011</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a984d97a3b1e3d33168246a6f9a4c46e0">HW_OQSPI_IO4_7_VALUE_0100</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a2edc54495557aecb71cf0bdecf225b51">HW_OQSPI_IO4_7_VALUE_0101</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49ae2e20df01b0d799b0de4cfe7c7efadb1">HW_OQSPI_IO4_7_VALUE_0110</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a809b11f6b8141c3aad1b26bf7f65a70e">HW_OQSPI_IO4_7_VALUE_0111</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a7cb95f5f7bee50d05b37dba343adbdfa">HW_OQSPI_IO4_7_VALUE_1000</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a075c9362af0e3e45e6736d15ba435d8c">HW_OQSPI_IO4_7_VALUE_1001</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a06f583f0c5fbe838fb7100652aabb70d">HW_OQSPI_IO4_7_VALUE_1010</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49ad22fa3887c9f957939cfd5077b469394">HW_OQSPI_IO4_7_VALUE_1011</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a84b85ea1292c5beae972401a32504ac6">HW_OQSPI_IO4_7_VALUE_1100</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49aaa04184b57c9a0281a9cdbeaf859a504">HW_OQSPI_IO4_7_VALUE_1101</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49a7ac1d4a1be6d70de0afafd645899af19">HW_OQSPI_IO4_7_VALUE_1110</a>, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggab92e0308c35de044b7472d1349844a49af5aad5b4c464e96cd1102672c9752aad">HW_OQSPI_IO4_7_VALUE_1111</a>
<br />
 }</td></tr>
<tr class="memdesc:gab92e0308c35de044b7472d1349844a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC IO4-7 pads values.  <a href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">More...</a><br /></td></tr>
<tr class="separator:gab92e0308c35de044b7472d1349844a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga6cd5a41492db69fb928c0f89c46b3cfaa6f2ab0793c09fe40c289e85203d35fa0">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_IGNORE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga6cd5a41492db69fb928c0f89c46b3cfaa07dcd97e1d079ed88862d3cf9420cc38">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_AHB_ERROR</a> = 1
 }</td></tr>
<tr class="memdesc:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">More...</a><br /></td></tr>
<tr class="separator:ga6cd5a41492db69fb928c0f89c46b3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc660dd8587ac11447e440b1c64794"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga03bc660dd8587ac11447e440b1c64794a62f7d068ecd8469ff5defd8f66167c1e">HW_OQSPI_OPCODE_LEN_1_BYTE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga03bc660dd8587ac11447e440b1c64794acea32a7ca54b7ec9f57133c0b5ae6118">HW_OQSPI_OPCODE_LEN_2_BYTES</a> = 1
 }</td></tr>
<tr class="memdesc:ga03bc660dd8587ac11447e440b1c64794"><td class="mdescLeft">&#160;</td><td class="mdescRight">The opcode length of the command phase.  <a href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">More...</a><br /></td></tr>
<tr class="separator:ga03bc660dd8587ac11447e440b1c64794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga97a712dc37b914dfd8cf2e3ad77e0ba2acd7a40da9ff1ced9da9adbbdba88ffe0">HW_OQSPI_READ_PIPE_DISABLE</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga97a712dc37b914dfd8cf2e3ad77e0ba2a82a9118509a943a0c35f3bf969fe553d">HW_OQSPI_READ_PIPE_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC read pipe setting.  <a href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">More...</a><br /></td></tr>
<tr class="separator:ga97a712dc37b914dfd8cf2e3ad77e0ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c79f4b66eeff970375055dba1b3d05b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05bac8713867928c1922352de1ac1739aba6">HW_OQSPI_READ_PIPE_DELAY_0</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba4da8ed84d7b81869632229b1e042ba42">HW_OQSPI_READ_PIPE_DELAY_1</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05baaaf4f704586100e99df7f54bc3b99dd7">HW_OQSPI_READ_PIPE_DELAY_2</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba833e2ebf39911b61094327814ca6ebac">HW_OQSPI_READ_PIPE_DELAY_3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba5118002d8a3754c216887fe911400841">HW_OQSPI_READ_PIPE_DELAY_4</a> = 4, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba1b1387f4056d6d70f53bdb506818caca">HW_OQSPI_READ_PIPE_DELAY_5</a> = 5, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05ba7b4881743f2b4228183db70e7d64cf9d">HW_OQSPI_READ_PIPE_DELAY_6</a> = 6, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7c79f4b66eeff970375055dba1b3d05baa81f9720c364a5efd4738e7b6fb850e6">HW_OQSPI_READ_PIPE_DELAY_7</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:ga7c79f4b66eeff970375055dba1b3d05b"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC Read pipe clock delay in relation to the falling edge of OSPI_SCK.  <a href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">More...</a><br /></td></tr>
<tr class="separator:ga7c79f4b66eeff970375055dba1b3d05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7b3531a628669e6d746f0d3f033ff1f6">HW_OQSPI_READ_STATUS_DUMMY_VAL</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga7b3531a628669e6d746f0d3f033ff1f6a9c2f60f62d8413e75de18b4f398479c1">HW_OQSPI_READ_STATUS_DUMMY_VAL_UNCHANGED</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga7b3531a628669e6d746f0d3f033ff1f6a32f65aa6117f60343ad41102804016ef">HW_OQSPI_READ_STATUS_DUMMY_VAL_FORCED_ZERO</a> = 1
 }</td></tr>
<tr class="memdesc:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the value that is transferred on the OQSPI bus during the the dummy bytes phase.  <a href="group___h_w___o_q_s_p_i.html#ga7b3531a628669e6d746f0d3f033ff1f6">More...</a><br /></td></tr>
<tr class="separator:ga7b3531a628669e6d746f0d3f033ff1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#gga51a285d9467b5bfa6b014e86bcf5000aac315087fbeaea8eb51f6885132496d81">HW_OQSPI_SAMPLING_EDGE_POS</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga51a285d9467b5bfa6b014e86bcf5000aa6f1fbd3b684c25b3d63ff9fa89bc15cd">HW_OQSPI_SAMPLING_EDGE_NEG</a> = 1
 }</td></tr>
<tr class="memdesc:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.  <a href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">More...</a><br /></td></tr>
<tr class="separator:ga51a285d9467b5bfa6b014e86bcf5000a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba14c7c623ad217e168c2f083436c139"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a> { <a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139a57249ba455eb754271e7a8d4f5b40f9a">HW_OQSPI_SLEW_RATE_0</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139ae9ad04b4f6f24c732e1d46890c6f0a08">HW_OQSPI_SLEW_RATE_1</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139ad308621aa2b5400232464d0c5cd28de6">HW_OQSPI_SLEW_RATE_2</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#ggaba14c7c623ad217e168c2f083436c139aeddf14b6dff6a3bbd0d857dc8daa2713">HW_OQSPI_SLEW_RATE_3</a> = 3
 }</td></tr>
<tr class="memdesc:gaba14c7c623ad217e168c2f083436c139"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPIC pads slew rate.  <a href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">More...</a><br /></td></tr>
<tr class="separator:gaba14c7c623ad217e168c2f083436c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cda6904e8655af9583812dc4f55443"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aef4704355288858caf380a3265ad270a">HW_OQSPI_ERASE_STATUS_NO</a> = 0, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443abb7b0db221db51b306aad3f3a1420e68">HW_OQSPI_ERASE_STATUS_PENDING</a> = 1, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aa381edfb8300eed23d827c2b8edba492">HW_OQSPI_ERASE_STATUS_RUNNING</a> = 2, 
<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443a3a10d0e0a0eb35e066a790aaabe58f09">HW_OQSPI_ERASE_STATUS_SUSPENDED</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___o_q_s_p_i.html#gga39cda6904e8655af9583812dc4f55443aca9e4f30095cf20794b9001689505879">HW_OQSPI_ERASE_STATUS_FINISHING</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga39cda6904e8655af9583812dc4f55443"><td class="mdescLeft">&#160;</td><td class="mdescRight">The status of sector/block erasing.  <a href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">More...</a><br /></td></tr>
<tr class="separator:ga39cda6904e8655af9583812dc4f55443"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="memItemLeft" align="right" valign="top"><a id="gac7e9f51caeadae7f927ef8d3b9d41d1b"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac7e9f51caeadae7f927ef8d3b9d41d1b">hw_oqspi_clock_enable</a> (void)</td></tr>
<tr class="memdesc:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable OQSPI controller clock. <br /></td></tr>
<tr class="separator:gac7e9f51caeadae7f927ef8d3b9d41d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2374aec62d27a16e50398cf26af8c6d"><td class="memItemLeft" align="right" valign="top"><a id="gab2374aec62d27a16e50398cf26af8c6d"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab2374aec62d27a16e50398cf26af8c6d">hw_oqspi_clock_disable</a> (void)</td></tr>
<tr class="memdesc:gab2374aec62d27a16e50398cf26af8c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable OQSPI controller clock. <br /></td></tr>
<tr class="separator:gab2374aec62d27a16e50398cf26af8c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="memItemLeft" align="right" valign="top"><a id="gab073ed94fe1428dc7bf8d6cf008f238e"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab073ed94fe1428dc7bf8d6cf008f238e">hw_oqspi_cs_enable</a> (void)</td></tr>
<tr class="memdesc:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CS on OQSPI bus in manual access mode. <br /></td></tr>
<tr class="separator:gab073ed94fe1428dc7bf8d6cf008f238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="memItemLeft" align="right" valign="top"><a id="ga5cd7ee9da128e260118d98e8fd01bd1c"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga5cd7ee9da128e260118d98e8fd01bd1c">hw_oqspi_cs_disable</a> (void)</td></tr>
<tr class="memdesc:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CS on OQSPI bus in manual access mode. <br /></td></tr>
<tr class="separator:ga5cd7ee9da128e260118d98e8fd01bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70539fd936b2eee29aaf387847da421"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab70539fd936b2eee29aaf387847da421">hw_oqspi_get_bus_status</a> (void)</td></tr>
<tr class="memdesc:gab70539fd936b2eee29aaf387847da421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC Bus status.  <a href="group___h_w___o_q_s_p_i.html#gab70539fd936b2eee29aaf387847da421">More...</a><br /></td></tr>
<tr class="separator:gab70539fd936b2eee29aaf387847da421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f6488cf0a57bc322ff332920585e00"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga98f6488cf0a57bc322ff332920585e00">hw_oqspi_set_div</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a> div)</td></tr>
<tr class="memdesc:ga98f6488cf0a57bc322ff332920585e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#ga98f6488cf0a57bc322ff332920585e00">More...</a><br /></td></tr>
<tr class="separator:ga98f6488cf0a57bc322ff332920585e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga1cbeabaa81429b0cd92e5605cca14c31">hw_oqspi_get_div</a> (void)</td></tr>
<tr class="memdesc:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC clock divider.  <a href="group___h_w___o_q_s_p_i.html#ga1cbeabaa81429b0cd92e5605cca14c31">More...</a><br /></td></tr>
<tr class="separator:ga1cbeabaa81429b0cd92e5605cca14c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga6650e563c3c24a3ad7612a89c2dd312a">hw_oqspi_use_io4_7_as_gpio</a> (void)</td></tr>
<tr class="memdesc:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable using the upper 4 pins of the OQSPI controller as GPIO.  <a href="group___h_w___o_q_s_p_i.html#ga6650e563c3c24a3ad7612a89c2dd312a">More...</a><br /></td></tr>
<tr class="separator:ga6650e563c3c24a3ad7612a89c2dd312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="memItemLeft" align="right" valign="top"><a id="ga4bb8a2e76d670723de66bf0e498eed6e"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4bb8a2e76d670723de66bf0e498eed6e">hw_oqspi_use_io4_7_for_octa_bus</a> (void)</td></tr>
<tr class="memdesc:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the OQSPIC to make use of the upper 4 pins for transmitting data from/to the connected memory. <br /></td></tr>
<tr class="separator:ga4bb8a2e76d670723de66bf0e498eed6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8bb9e6fe1de2e8820d591b09107d0e26">hw_oqspi_are_io4_7_gpio</a> (void)</td></tr>
<tr class="memdesc:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the upper 4 pins of the OQSPIC are used as GPIO.  <a href="group___h_w___o_q_s_p_i.html#ga8bb9e6fe1de2e8820d591b09107d0e26">More...</a><br /></td></tr>
<tr class="separator:ga8bb9e6fe1de2e8820d591b09107d0e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga0e240ca40bb4cc736bd09d5e3bd33952">hw_oqspi_set_manual_access_bus_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC bus mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga0e240ca40bb4cc736bd09d5e3bd33952">More...</a><br /></td></tr>
<tr class="separator:ga0e240ca40bb4cc736bd09d5e3bd33952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ba8f2e4c072507f26cd2610470cd36"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga01ba8f2e4c072507f26cd2610470cd36">hw_oqspi_set_access_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a> access_mode)</td></tr>
<tr class="memdesc:ga01ba8f2e4c072507f26cd2610470cd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC access mode.  <a href="group___h_w___o_q_s_p_i.html#ga01ba8f2e4c072507f26cd2610470cd36">More...</a><br /></td></tr>
<tr class="separator:ga01ba8f2e4c072507f26cd2610470cd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e830e7641527870a346df931aaf2e96"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9e830e7641527870a346df931aaf2e96">hw_oqspi_get_access_mode</a> (void)</td></tr>
<tr class="memdesc:ga9e830e7641527870a346df931aaf2e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC access mode.  <a href="group___h_w___o_q_s_p_i.html#ga9e830e7641527870a346df931aaf2e96">More...</a><br /></td></tr>
<tr class="separator:ga9e830e7641527870a346df931aaf2e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4be02e2094a37dcbb36e5d5258dee97a">hw_oqspi_set_clock_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a> clk_mode)</td></tr>
<tr class="memdesc:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#ga4be02e2094a37dcbb36e5d5258dee97a">More...</a><br /></td></tr>
<tr class="separator:ga4be02e2094a37dcbb36e5d5258dee97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303805abacd1fd2ded4e772f039d5fc3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga303805abacd1fd2ded4e772f039d5fc3">hw_oqspi_get_clock_mode</a> (void)</td></tr>
<tr class="memdesc:ga303805abacd1fd2ded4e772f039d5fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC clock mode.  <a href="group___h_w___o_q_s_p_i.html#ga303805abacd1fd2ded4e772f039d5fc3">More...</a><br /></td></tr>
<tr class="separator:ga303805abacd1fd2ded4e772f039d5fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga41e7d85b9a818d048f2fa5d551d2986a">hw_oqspi_set_io2_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO2 direction.  <a href="group___h_w___o_q_s_p_i.html#ga41e7d85b9a818d048f2fa5d551d2986a">More...</a><br /></td></tr>
<tr class="separator:ga41e7d85b9a818d048f2fa5d551d2986a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029f1e48329a0730a9729726164002b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga029f1e48329a0730a9729726164002b5">hw_oqspi_get_io2_direction</a> (void)</td></tr>
<tr class="memdesc:ga029f1e48329a0730a9729726164002b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO2 direction.  <a href="group___h_w___o_q_s_p_i.html#ga029f1e48329a0730a9729726164002b5">More...</a><br /></td></tr>
<tr class="separator:ga029f1e48329a0730a9729726164002b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eec388956a77571b680dffe4fb1aa3b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga2eec388956a77571b680dffe4fb1aa3b">hw_oqspi_set_io3_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga2eec388956a77571b680dffe4fb1aa3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO3 direction.  <a href="group___h_w___o_q_s_p_i.html#ga2eec388956a77571b680dffe4fb1aa3b">More...</a><br /></td></tr>
<tr class="separator:ga2eec388956a77571b680dffe4fb1aa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f6cdd590f4fef09419707d6add0e3b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga72f6cdd590f4fef09419707d6add0e3b">hw_oqspi_get_io3_direction</a> (void)</td></tr>
<tr class="memdesc:ga72f6cdd590f4fef09419707d6add0e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO3 direction.  <a href="group___h_w___o_q_s_p_i.html#ga72f6cdd590f4fef09419707d6add0e3b">More...</a><br /></td></tr>
<tr class="separator:ga72f6cdd590f4fef09419707d6add0e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7f96f76ec23cd338011be2b2ce2777c7">hw_oqspi_set_io4_7_direction</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> dir)</td></tr>
<tr class="memdesc:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OSPI_IO4 - OSPI_IO7 direction.  <a href="group___h_w___o_q_s_p_i.html#ga7f96f76ec23cd338011be2b2ce2777c7">More...</a><br /></td></tr>
<tr class="separator:ga7f96f76ec23cd338011be2b2ce2777c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6053d89d3fe37f305fdee54fa508095"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa6053d89d3fe37f305fdee54fa508095">hw_oqspi_get_io4_7_direction</a> (void)</td></tr>
<tr class="memdesc:gaa6053d89d3fe37f305fdee54fa508095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OSPI_IO4 - OSPI_IO7 direction.  <a href="group___h_w___o_q_s_p_i.html#gaa6053d89d3fe37f305fdee54fa508095">More...</a><br /></td></tr>
<tr class="separator:gaa6053d89d3fe37f305fdee54fa508095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a920ea0879277b437458a4a0528d0a2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9a920ea0879277b437458a4a0528d0a2">hw_oqspi_set_io2_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga9a920ea0879277b437458a4a0528d0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO2 pad when OSPI_IO2 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga9a920ea0879277b437458a4a0528d0a2">More...</a><br /></td></tr>
<tr class="separator:ga9a920ea0879277b437458a4a0528d0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894c858066bb08d6a7ad0f128e50866a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga894c858066bb08d6a7ad0f128e50866a">hw_oqspi_get_io2_value</a> (void)</td></tr>
<tr class="memdesc:ga894c858066bb08d6a7ad0f128e50866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO2 pad when OSPI_IO2 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga894c858066bb08d6a7ad0f128e50866a">More...</a><br /></td></tr>
<tr class="separator:ga894c858066bb08d6a7ad0f128e50866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga5951ca0df71a0123caebe1a6ed2d1645">hw_oqspi_set_io3_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> value)</td></tr>
<tr class="memdesc:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO3 pad when OSPI_IO3 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga5951ca0df71a0123caebe1a6ed2d1645">More...</a><br /></td></tr>
<tr class="separator:ga5951ca0df71a0123caebe1a6ed2d1645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8ef35acf974ef22297f1d0f34988b8e9">hw_oqspi_get_io3_value</a> (void)</td></tr>
<tr class="memdesc:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO3 pad when OSPI_IO3 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga8ef35acf974ef22297f1d0f34988b8e9">More...</a><br /></td></tr>
<tr class="separator:ga8ef35acf974ef22297f1d0f34988b8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf631ad8c8a4c695efaccc5e624f6661"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabf631ad8c8a4c695efaccc5e624f6661">hw_oqspi_set_io4_7_value</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a> value)</td></tr>
<tr class="memdesc:gabf631ad8c8a4c695efaccc5e624f6661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the value of OSPI_IO4-7 pads when OSPI_IO4-7 direction is output.  <a href="group___h_w___o_q_s_p_i.html#gabf631ad8c8a4c695efaccc5e624f6661">More...</a><br /></td></tr>
<tr class="separator:gabf631ad8c8a4c695efaccc5e624f6661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c201be6991b7b7e6d74c47fa9620885"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3c201be6991b7b7e6d74c47fa9620885">hw_oqspi_get_io4_7_value</a> (void)</td></tr>
<tr class="memdesc:ga3c201be6991b7b7e6d74c47fa9620885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of OSPI_IO4-7 pad when OSPI_IO4-7 direction is output.  <a href="group___h_w___o_q_s_p_i.html#ga3c201be6991b7b7e6d74c47fa9620885">More...</a><br /></td></tr>
<tr class="separator:ga3c201be6991b7b7e6d74c47fa9620885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga80a4d0ed7a61d21c72d3b719235f0265">hw_oqspi_set_io</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode)</td></tr>
<tr class="memdesc:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction and the level of OQSPIC IOs based on the Bus Mode.  <a href="group___h_w___o_q_s_p_i.html#ga80a4d0ed7a61d21c72d3b719235f0265">More...</a><br /></td></tr>
<tr class="separator:ga80a4d0ed7a61d21c72d3b719235f0265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaff2bc1cd8f772f5c2e39d9ea6857e0b5">hw_oqspi_set_hready_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a> mode)</td></tr>
<tr class="memdesc:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC HReady signal mode.  <a href="group___h_w___o_q_s_p_i.html#gaff2bc1cd8f772f5c2e39d9ea6857e0b5">More...</a><br /></td></tr>
<tr class="separator:gaff2bc1cd8f772f5c2e39d9ea6857e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga66350188a1e7c30e285e5e54ae6a92f4">hw_oqspi_get_hready_mode</a> (void)</td></tr>
<tr class="memdesc:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC HReady signal mode.  <a href="group___h_w___o_q_s_p_i.html#ga66350188a1e7c30e285e5e54ae6a92f4">More...</a><br /></td></tr>
<tr class="separator:ga66350188a1e7c30e285e5e54ae6a92f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c8109b4bb851a6968d365f0b3f90bd2">hw_oqspi_set_read_sampling_edge</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> edge)</td></tr>
<tr class="memdesc:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC read sampling edge.  <a href="group___h_w___o_q_s_p_i.html#ga8c8109b4bb851a6968d365f0b3f90bd2">More...</a><br /></td></tr>
<tr class="separator:ga8c8109b4bb851a6968d365f0b3f90bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66541d30bba4931af2f126d89499f7e7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga66541d30bba4931af2f126d89499f7e7">hw_oqspi_get_read_sampling_edge</a> (void)</td></tr>
<tr class="memdesc:ga66541d30bba4931af2f126d89499f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read sampling edge.  <a href="group___h_w___o_q_s_p_i.html#ga66541d30bba4931af2f126d89499f7e7">More...</a><br /></td></tr>
<tr class="separator:ga66541d30bba4931af2f126d89499f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7d88f6d935fa2d7dfd80c1bcd4e7fc47">hw_oqspi_set_read_pipe</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a> read_pipe)</td></tr>
<tr class="memdesc:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC data read pipe status.  <a href="group___h_w___o_q_s_p_i.html#ga7d88f6d935fa2d7dfd80c1bcd4e7fc47">More...</a><br /></td></tr>
<tr class="separator:ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa460a51c8018fb6dd355a9604731f14b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa460a51c8018fb6dd355a9604731f14b">hw_oqspi_get_read_pipe</a> (void)</td></tr>
<tr class="memdesc:gaa460a51c8018fb6dd355a9604731f14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read pipe status.  <a href="group___h_w___o_q_s_p_i.html#gaa460a51c8018fb6dd355a9604731f14b">More...</a><br /></td></tr>
<tr class="separator:gaa460a51c8018fb6dd355a9604731f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86">hw_oqspi_set_read_pipe_clock_delay</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a> delay)</td></tr>
<tr class="memdesc:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OQSPIC read pipe clock delay.  <a href="group___h_w___o_q_s_p_i.html#gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86">More...</a><br /></td></tr>
<tr class="separator:gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac676db4a82c848d109df87c1952b3d3f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac676db4a82c848d109df87c1952b3d3f">hw_oqspi_get_read_pipe_clock_delay</a> (void)</td></tr>
<tr class="memdesc:gac676db4a82c848d109df87c1952b3d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC read pipe clock delay.  <a href="group___h_w___o_q_s_p_i.html#gac676db4a82c848d109df87c1952b3d3f">More...</a><br /></td></tr>
<tr class="separator:gac676db4a82c848d109df87c1952b3d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0ed0a4155eaae840523c30214a8388"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaa0ed0a4155eaae840523c30214a8388">hw_oqspi_set_full_buffer_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a> full_buffer_mode)</td></tr>
<tr class="memdesc:gaaa0ed0a4155eaae840523c30214a8388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC full buffer mode.  <a href="group___h_w___o_q_s_p_i.html#gaaa0ed0a4155eaae840523c30214a8388">More...</a><br /></td></tr>
<tr class="separator:gaaa0ed0a4155eaae840523c30214a8388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68de590cb1fde6fff16076555b0cc322"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga68de590cb1fde6fff16076555b0cc322">hw_oqspi_get_full_buffer_mode</a> (void)</td></tr>
<tr class="memdesc:ga68de590cb1fde6fff16076555b0cc322"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC full buffer mode.  <a href="group___h_w___o_q_s_p_i.html#ga68de590cb1fde6fff16076555b0cc322">More...</a><br /></td></tr>
<tr class="separator:ga68de590cb1fde6fff16076555b0cc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb112ffee23a332c1921cd39ff30cdf6"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabb112ffee23a332c1921cd39ff30cdf6">hw_oqspi_set_address_size</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a> addr_size)</td></tr>
<tr class="memdesc:gabb112ffee23a332c1921cd39ff30cdf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC address size.  <a href="group___h_w___o_q_s_p_i.html#gabb112ffee23a332c1921cd39ff30cdf6">More...</a><br /></td></tr>
<tr class="separator:gabb112ffee23a332c1921cd39ff30cdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452071a656ea27de0383801becbbf7ed"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga452071a656ea27de0383801becbbf7ed">hw_oqspi_get_address_size</a> (void)</td></tr>
<tr class="memdesc:ga452071a656ea27de0383801becbbf7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC address size.  <a href="group___h_w___o_q_s_p_i.html#ga452071a656ea27de0383801becbbf7ed">More...</a><br /></td></tr>
<tr class="separator:ga452071a656ea27de0383801becbbf7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e5acf11727035a40e8cef48b527cb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4a4e5acf11727035a40e8cef48b527cb">hw_oqspi_set_opcode_len</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a> opcode_len)</td></tr>
<tr class="memdesc:ga4a4e5acf11727035a40e8cef48b527cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC opcode length in auto mode.  <a href="group___h_w___o_q_s_p_i.html#ga4a4e5acf11727035a40e8cef48b527cb">More...</a><br /></td></tr>
<tr class="separator:ga4a4e5acf11727035a40e8cef48b527cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga23853f1322e48c838ce21bfcc8ca7fe0">hw_oqspi_get_opcode_len</a> (void)</td></tr>
<tr class="memdesc:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC opcode length in auto mode.  <a href="group___h_w___o_q_s_p_i.html#ga23853f1322e48c838ce21bfcc8ca7fe0">More...</a><br /></td></tr>
<tr class="separator:ga23853f1322e48c838ce21bfcc8ca7fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac045551f2f750f3b2f2cc5f07ba335e3">hw_oqspi_set_dummy_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a> dummy_mode)</td></tr>
<tr class="memdesc:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC dummy mode.  <a href="group___h_w___o_q_s_p_i.html#gac045551f2f750f3b2f2cc5f07ba335e3">More...</a><br /></td></tr>
<tr class="separator:gac045551f2f750f3b2f2cc5f07ba335e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000abafab97294118fcd1f379775bd43"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga000abafab97294118fcd1f379775bd43">hw_oqspi_get_dummy_mode</a> (void)</td></tr>
<tr class="memdesc:ga000abafab97294118fcd1f379775bd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC dummy mode.  <a href="group___h_w___o_q_s_p_i.html#ga000abafab97294118fcd1f379775bd43">More...</a><br /></td></tr>
<tr class="separator:ga000abafab97294118fcd1f379775bd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga026ccf42ced1cdb5b5cbd7f646dd8e95">hw_oqspi_set_dir_change_mode</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a> dir_change_mode)</td></tr>
<tr class="memdesc:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC direction change mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga026ccf42ced1cdb5b5cbd7f646dd8e95">More...</a><br /></td></tr>
<tr class="separator:ga026ccf42ced1cdb5b5cbd7f646dd8e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga0027a7cb9a5f908fd2993f8c1bef96c9">hw_oqspi_get_dir_change_mode</a> (void)</td></tr>
<tr class="memdesc:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC direction change mode in manual access mode.  <a href="group___h_w___o_q_s_p_i.html#ga0027a7cb9a5f908fd2993f8c1bef96c9">More...</a><br /></td></tr>
<tr class="separator:ga0027a7cb9a5f908fd2993f8c1bef96c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8cf3933b102c484da72087dd2cc97f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gacf8cf3933b102c484da72087dd2cc97f">hw_oqspi_set_mapped_addr_read_access_response</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> read_access_response)</td></tr>
<tr class="memdesc:gacf8cf3933b102c484da72087dd2cc97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#gacf8cf3933b102c484da72087dd2cc97f">More...</a><br /></td></tr>
<tr class="separator:gacf8cf3933b102c484da72087dd2cc97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad48ecf793deb08d142da0de7579561e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaad48ecf793deb08d142da0de7579561e">hw_oqspi_get_mapped_addr_read_access_response</a> (void)</td></tr>
<tr class="memdesc:gaad48ecf793deb08d142da0de7579561e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled.  <a href="group___h_w___o_q_s_p_i.html#gaad48ecf793deb08d142da0de7579561e">More...</a><br /></td></tr>
<tr class="separator:gaad48ecf793deb08d142da0de7579561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a66a4f882e24ca31513bbc298f6b94"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga32a66a4f882e24ca31513bbc298f6b94">hw_oqspi_set_burst_len_limit</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a> burst_len_limit)</td></tr>
<tr class="memdesc:ga32a66a4f882e24ca31513bbc298f6b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga32a66a4f882e24ca31513bbc298f6b94">More...</a><br /></td></tr>
<tr class="separator:ga32a66a4f882e24ca31513bbc298f6b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60033d59fc800fd26e52d15da1aa8c05"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga60033d59fc800fd26e52d15da1aa8c05">hw_oqspi_get_burst_len_limit</a> (void)</td></tr>
<tr class="memdesc:ga60033d59fc800fd26e52d15da1aa8c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length.  <a href="group___h_w___o_q_s_p_i.html#ga60033d59fc800fd26e52d15da1aa8c05">More...</a><br /></td></tr>
<tr class="separator:ga60033d59fc800fd26e52d15da1aa8c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb528431b47dcde8f181da5baec9662"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7bb528431b47dcde8f181da5baec9662">hw_oqspi_set_slew_rate</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a> slew_rate)</td></tr>
<tr class="memdesc:ga7bb528431b47dcde8f181da5baec9662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slew rate of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#ga7bb528431b47dcde8f181da5baec9662">More...</a><br /></td></tr>
<tr class="separator:ga7bb528431b47dcde8f181da5baec9662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf936a7f4e221cd4878cf05cd386bca89"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf936a7f4e221cd4878cf05cd386bca89">hw_oqspi_get_slew_rate</a> (void)</td></tr>
<tr class="memdesc:gaf936a7f4e221cd4878cf05cd386bca89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get slew rate of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#gaf936a7f4e221cd4878cf05cd386bca89">More...</a><br /></td></tr>
<tr class="separator:gaf936a7f4e221cd4878cf05cd386bca89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75cdefc96f4297abe9105700eef49c2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad75cdefc96f4297abe9105700eef49c2">hw_oqspi_set_drive_current</a> (<a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a> drive_current)</td></tr>
<tr class="memdesc:gad75cdefc96f4297abe9105700eef49c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set drive current of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#gad75cdefc96f4297abe9105700eef49c2">More...</a><br /></td></tr>
<tr class="separator:gad75cdefc96f4297abe9105700eef49c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b2271266b2a573693539181205d699"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga40b2271266b2a573693539181205d699">hw_oqspi_get_drive_current</a> (void)</td></tr>
<tr class="memdesc:ga40b2271266b2a573693539181205d699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get drive current of OQSPIC pads.  <a href="group___h_w___o_q_s_p_i.html#ga40b2271266b2a573693539181205d699">More...</a><br /></td></tr>
<tr class="separator:ga40b2271266b2a573693539181205d699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab2284582a9eb8f3f07508cf4787a7ec1">hw_oqspi_set_dummy_bytes</a> (uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#gab2284582a9eb8f3f07508cf4787a7ec1">More...</a><br /></td></tr>
<tr class="separator:gab2284582a9eb8f3f07508cf4787a7ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c046fc78f09f00bd1ba2b923261732d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4c046fc78f09f00bd1ba2b923261732d">hw_oqspi_get_dummy_bytes</a> (void)</td></tr>
<tr class="memdesc:ga4c046fc78f09f00bd1ba2b923261732d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga4c046fc78f09f00bd1ba2b923261732d">More...</a><br /></td></tr>
<tr class="separator:ga4c046fc78f09f00bd1ba2b923261732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4de5b6986066a05441642b6a93b7b2e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad4de5b6986066a05441642b6a93b7b2e">hw_oqspi_set_read_status_dummy_bytes</a> (uint8_t dummy_bytes)</td></tr>
<tr class="memdesc:gad4de5b6986066a05441642b6a93b7b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of dummy bytes during the read status instruction in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#gad4de5b6986066a05441642b6a93b7b2e">More...</a><br /></td></tr>
<tr class="separator:gad4de5b6986066a05441642b6a93b7b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a80942c196df8666015679765e836f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga46a80942c196df8666015679765e836f">hw_oqspi_get_read_status_dummy_bytes</a> (void)</td></tr>
<tr class="memdesc:ga46a80942c196df8666015679765e836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dummy bytes during the read status instruction in auto access mode.  <a href="group___h_w___o_q_s_p_i.html#ga46a80942c196df8666015679765e836f">More...</a><br /></td></tr>
<tr class="separator:ga46a80942c196df8666015679765e836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ec19511a4f23c950e5030e72db13f5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa5ec19511a4f23c950e5030e72db13f5">hw_oqspi_set_read_cs_idle_delay</a> (uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gaa5ec19511a4f23c950e5030e72db13f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands.  <a href="group___h_w___o_q_s_p_i.html#gaa5ec19511a4f23c950e5030e72db13f5">More...</a><br /></td></tr>
<tr class="separator:gaa5ec19511a4f23c950e5030e72db13f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gacfa2432fcf8a35bd01166e97eb22bf22">hw_oqspi_set_erase_cs_idle_delay</a> (uint16_t cs_idle_delay_nsec, uint32_t clk_freq_hz)</td></tr>
<tr class="memdesc:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command.  <a href="group___h_w___o_q_s_p_i.html#gacfa2432fcf8a35bd01166e97eb22bf22">More...</a><br /></td></tr>
<tr class="separator:gacfa2432fcf8a35bd01166e97eb22bf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395916d610ee38e29991b347a2a0495b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga395916d610ee38e29991b347a2a0495b">hw_oqspi_read32</a> (void)</td></tr>
<tr class="memdesc:ga395916d610ee38e29991b347a2a0495b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga395916d610ee38e29991b347a2a0495b">More...</a><br /></td></tr>
<tr class="separator:ga395916d610ee38e29991b347a2a0495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8ee869f961abd4ab2e8677a1a3c887ce">hw_oqspi_read16</a> (void)</td></tr>
<tr class="memdesc:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga8ee869f961abd4ab2e8677a1a3c887ce">More...</a><br /></td></tr>
<tr class="separator:ga8ee869f961abd4ab2e8677a1a3c887ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga04d4a01c823bd8a80d1f6989d3b7f21e">hw_oqspi_read8</a> (void)</td></tr>
<tr class="memdesc:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the external device to the OQSPIC (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga04d4a01c823bd8a80d1f6989d3b7f21e">More...</a><br /></td></tr>
<tr class="separator:ga04d4a01c823bd8a80d1f6989d3b7f21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35283b69128f1a92ba4db2fa179640d2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga35283b69128f1a92ba4db2fa179640d2">hw_oqspi_write32</a> (uint32_t data)</td></tr>
<tr class="memdesc:ga35283b69128f1a92ba4db2fa179640d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 32 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga35283b69128f1a92ba4db2fa179640d2">More...</a><br /></td></tr>
<tr class="separator:ga35283b69128f1a92ba4db2fa179640d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67ebe8bdc94b95cb223335843bed070"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf67ebe8bdc94b95cb223335843bed070">hw_oqspi_write16</a> (uint16_t data)</td></tr>
<tr class="memdesc:gaf67ebe8bdc94b95cb223335843bed070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 16 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#gaf67ebe8bdc94b95cb223335843bed070">More...</a><br /></td></tr>
<tr class="separator:gaf67ebe8bdc94b95cb223335843bed070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591d822300132f124d5fd591879680cd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga591d822300132f124d5fd591879680cd">hw_oqspi_write8</a> (uint8_t data)</td></tr>
<tr class="memdesc:ga591d822300132f124d5fd591879680cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate 8 bits data transfer from the OQSPIC to the external device (manual mode)  <a href="group___h_w___o_q_s_p_i.html#ga591d822300132f124d5fd591879680cd">More...</a><br /></td></tr>
<tr class="separator:ga591d822300132f124d5fd591879680cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69211887e3c0d34c33eddc5cc198594e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga69211887e3c0d34c33eddc5cc198594e">hw_oqspi_dummy32</a> (void)</td></tr>
<tr class="memdesc:ga69211887e3c0d34c33eddc5cc198594e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 32-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga69211887e3c0d34c33eddc5cc198594e">More...</a><br /></td></tr>
<tr class="separator:ga69211887e3c0d34c33eddc5cc198594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c553856db70ad20d628c035a82ffa2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga21c553856db70ad20d628c035a82ffa2">hw_oqspi_dummy16</a> (void)</td></tr>
<tr class="memdesc:ga21c553856db70ad20d628c035a82ffa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for a 16-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga21c553856db70ad20d628c035a82ffa2">More...</a><br /></td></tr>
<tr class="separator:ga21c553856db70ad20d628c035a82ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a24afa2e517a37602c94a282404aaad"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga2a24afa2e517a37602c94a282404aaad">hw_oqspi_dummy8</a> (void)</td></tr>
<tr class="memdesc:ga2a24afa2e517a37602c94a282404aaad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate clock pulses on the SPI bus for an 8-bit transfer.  <a href="group___h_w___o_q_s_p_i.html#ga2a24afa2e517a37602c94a282404aaad">More...</a><br /></td></tr>
<tr class="separator:ga2a24afa2e517a37602c94a282404aaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga9d65219c19ac8e3ea46be6754b0c54dd">hw_oqspi_init</a> (const <a class="el" href="structhw__oqspi__config__t.html">hw_oqspi_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the OQSPI controller (OQSPIC)  <a href="group___h_w___o_q_s_p_i.html#ga9d65219c19ac8e3ea46be6754b0c54dd">More...</a><br /></td></tr>
<tr class="separator:ga9d65219c19ac8e3ea46be6754b0c54dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac670fbebcb9bccb64f28c8990e362bd7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac670fbebcb9bccb64f28c8990e362bd7">hw_oqspi_read_instr_init</a> (const <a class="el" href="structhw__oqspi__read__instr__config__t.html">hw_oqspi_read_instr_config_t</a> *cfg, uint8_t dummy_bytes, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gac670fbebcb9bccb64f28c8990e362bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gac670fbebcb9bccb64f28c8990e362bd7">More...</a><br /></td></tr>
<tr class="separator:gac670fbebcb9bccb64f28c8990e362bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9">hw_oqspi_erase_instr_init</a> (const <a class="el" href="structhw__oqspi__erase__instr__config__t.html">hw_oqspi_erase_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the erase instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9">More...</a><br /></td></tr>
<tr class="separator:ga670a8dee342ab3ead8cc1c5f372e88f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaaf421e2bf395a4f2c6c5ee065a601a74">hw_oqspi_read_status_instr_init</a> (const <a class="el" href="structhw__oqspi__read__status__instr__config__t.html">hw_oqspi_read_status_instr_config_t</a> *cfg, uint32_t sys_clk_freq_hz)</td></tr>
<tr class="memdesc:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the read status register instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gaaf421e2bf395a4f2c6c5ee065a601a74">More...</a><br /></td></tr>
<tr class="separator:gaaf421e2bf395a4f2c6c5ee065a601a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c5711cd832c390cab8b19db0024abf"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gae0c5711cd832c390cab8b19db0024abf">hw_oqspi_write_enable_instr_init</a> (const <a class="el" href="structhw__oqspi__write__enable__instr__config__t.html">hw_oqspi_write_enable_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gae0c5711cd832c390cab8b19db0024abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the write enable instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gae0c5711cd832c390cab8b19db0024abf">More...</a><br /></td></tr>
<tr class="separator:gae0c5711cd832c390cab8b19db0024abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gad0db740ee01c39bcfd13a0aa7ae2e053">hw_oqspi_suspend_resume_instr_init</a> (const <a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html">hw_oqspi_suspend_resume_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the program and erase suspend/resume instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gad0db740ee01c39bcfd13a0aa7ae2e053">More...</a><br /></td></tr>
<tr class="separator:gad0db740ee01c39bcfd13a0aa7ae2e053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64b8b155720b59a052fd5ab7c35098a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gab64b8b155720b59a052fd5ab7c35098a">hw_oqspi_exit_continuous_mode_instr_init</a> (const <a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html">hw_oqspi_exit_continuous_mode_instr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:gab64b8b155720b59a052fd5ab7c35098a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the exit from continuous mode instruction of the OQSPIC.  <a href="group___h_w___o_q_s_p_i.html#gab64b8b155720b59a052fd5ab7c35098a">More...</a><br /></td></tr>
<tr class="separator:gab64b8b155720b59a052fd5ab7c35098a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299420f3292d006ea65eee3a901c785f"><td class="memItemLeft" align="right" valign="top"><a id="ga299420f3292d006ea65eee3a901c785f"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga299420f3292d006ea65eee3a901c785f">hw_oqspi_set_erase_address</a> (uint32_t erase_addr)</td></tr>
<tr class="memdesc:ga299420f3292d006ea65eee3a901c785f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the address of the block/sector that is requested to be erased. <br /></td></tr>
<tr class="separator:ga299420f3292d006ea65eee3a901c785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2560924f527757406987a67bddfd0"><td class="memItemLeft" align="right" valign="top"><a id="ga54a2560924f527757406987a67bddfd0"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga54a2560924f527757406987a67bddfd0">hw_oqspi_trigger_erase</a> (void)</td></tr>
<tr class="memdesc:ga54a2560924f527757406987a67bddfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger erase block/sector. <br /></td></tr>
<tr class="separator:ga54a2560924f527757406987a67bddfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd">hw_oqspi_get_erase_status</a> (void)</td></tr>
<tr class="memdesc:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get erase status.  <a href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd">More...</a><br /></td></tr>
<tr class="separator:gabfc0888e362b2b1dd8723119f85ab5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f475308f6c19e64f0788ab6f74dce20"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga1f475308f6c19e64f0788ab6f74dce20">hw_oqspi_disable_erase_resume</a> (void)</td></tr>
<tr class="memdesc:ga1f475308f6c19e64f0788ab6f74dce20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the erase resume procedure. The erase will not be resumed after the expiration of the OSPIC_ERSRES_HLD unless re-enabling the corresponding setting by calling <a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783" title="Enable the erase resume procedure.">hw_oqspi_enable_erase_resume()</a>.  <a href="group___h_w___o_q_s_p_i.html#ga1f475308f6c19e64f0788ab6f74dce20">More...</a><br /></td></tr>
<tr class="separator:ga1f475308f6c19e64f0788ab6f74dce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de1a258f2fbfb99321fd771f63e3783"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783">hw_oqspi_enable_erase_resume</a> (void)</td></tr>
<tr class="memdesc:ga3de1a258f2fbfb99321fd771f63e3783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the erase resume procedure.  <a href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783">More...</a><br /></td></tr>
<tr class="separator:ga3de1a258f2fbfb99321fd771f63e3783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ea354525881c6279953a8b7a45b98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga73ea354525881c6279953a8b7a45b98e">hw_oqspi_erase_block</a> (uint32_t addr)</td></tr>
<tr class="memdesc:ga73ea354525881c6279953a8b7a45b98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase block/sector of flash memory.  <a href="group___h_w___o_q_s_p_i.html#ga73ea354525881c6279953a8b7a45b98e">More...</a><br /></td></tr>
<tr class="separator:ga73ea354525881c6279953a8b7a45b98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144ce59355bae7da73f46b30d6cff161"><td class="memItemLeft" align="right" valign="top"><a id="ga144ce59355bae7da73f46b30d6cff161"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga144ce59355bae7da73f46b30d6cff161">hw_oqspi_enable_aes_ctr</a> (void)</td></tr>
<tr class="memdesc:ga144ce59355bae7da73f46b30d6cff161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the AES-CTR decryption. <br /></td></tr>
<tr class="separator:ga144ce59355bae7da73f46b30d6cff161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="memItemLeft" align="right" valign="top"><a id="ga624e3df7481b8b3fe55418b3c3f118d5"></a>
__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga624e3df7481b8b3fe55418b3c3f118d5">hw_oqspi_disable_aes_ctr</a> (void)</td></tr>
<tr class="memdesc:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the AES-CTR decryption. <br /></td></tr>
<tr class="separator:ga624e3df7481b8b3fe55418b3c3f118d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b545351e226d15427ae8c79cf8324f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7b545351e226d15427ae8c79cf8324f6">hw_oqspi_set_aes_ctr_nonce</a> (const uint8_t *nonce)</td></tr>
<tr class="memdesc:ga7b545351e226d15427ae8c79cf8324f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the nonce value used by AES-CTR decryption algorithm.  <a href="group___h_w___o_q_s_p_i.html#ga7b545351e226d15427ae8c79cf8324f6">More...</a><br /></td></tr>
<tr class="separator:ga7b545351e226d15427ae8c79cf8324f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefc5224b2ef64b65858ac890aa61708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gafefc5224b2ef64b65858ac890aa61708">hw_oqspi_set_aes_ctr_key</a> (const uint8_t *key)</td></tr>
<tr class="memdesc:gafefc5224b2ef64b65858ac890aa61708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the key for AES-CTR decryption.  <a href="group___h_w___o_q_s_p_i.html#gafefc5224b2ef64b65858ac890aa61708">More...</a><br /></td></tr>
<tr class="separator:gafefc5224b2ef64b65858ac890aa61708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga52f70776bf87b90e2f78cf838b8e1f35">hw_oqspi_set_aes_ctr_addr_range</a> (uint32_t saddr, uint32_t eaddr)</td></tr>
<tr class="memdesc:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OQSPI flash memory address range where its contents will be decrypted.  <a href="group___h_w___o_q_s_p_i.html#ga52f70776bf87b90e2f78cf838b8e1f35">More...</a><br /></td></tr>
<tr class="separator:ga52f70776bf87b90e2f78cf838b8e1f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#ga54e1cdad3fb207fb41f9de6f4cf50405">hw_oqspi_aes_ctr_init</a> (const <a class="el" href="structhw__oqspi__aes__ctr__config__t.html">hw_oqspi_aes_ctr_config_t</a> *cfg)</td></tr>
<tr class="memdesc:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="mdescLeft">&#160;</td><td class="mdescRight">OQSPI controller AES-CTR decryption initialization function.  <a href="group___h_w___o_q_s_p_i.html#ga54e1cdad3fb207fb41f9de6f4cf50405">More...</a><br /></td></tr>
<tr class="separator:ga54e1cdad3fb207fb41f9de6f4cf50405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa418d468abe16376f6a1ce8748f437b5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaa418d468abe16376f6a1ce8748f437b5">hw_oqspi_set_extra_byte</a> (uint8_t extra_byte, <a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a> bus_mode, bool half_disable_out)</td></tr>
<tr class="memdesc:gaa418d468abe16376f6a1ce8748f437b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an extra byte to use with read instructions.  <a href="group___h_w___o_q_s_p_i.html#gaa418d468abe16376f6a1ce8748f437b5">More...</a><br /></td></tr>
<tr class="separator:gaa418d468abe16376f6a1ce8748f437b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1bfada0322112207824f7e4b35dbb4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gaeb1bfada0322112207824f7e4b35dbb4">hw_oqspi_exit_continuous_mode_sequence_enable</a> (void)</td></tr>
<tr class="memdesc:gaeb1bfada0322112207824f7e4b35dbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___o_q_s_p_i.html#gaeb1bfada0322112207824f7e4b35dbb4">More...</a><br /></td></tr>
<tr class="separator:gaeb1bfada0322112207824f7e4b35dbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac846dc6f65010628bda68b8182d28e20"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___o_q_s_p_i.html#gac846dc6f65010628bda68b8182d28e20">hw_oqspi_exit_continuous_mode_sequence_disable</a> (void)</td></tr>
<tr class="memdesc:gac846dc6f65010628bda68b8182d28e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the 'exit from continuous read mode' sequence in automode.  <a href="group___h_w___o_q_s_p_i.html#gac846dc6f65010628bda68b8182d28e20">More...</a><br /></td></tr>
<tr class="separator:gac846dc6f65010628bda68b8182d28e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Octal-SPI Flash Memory Controller. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga3d6ebf366da1eb7869d427ec6fc99b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6ebf366da1eb7869d427ec6fc99b3a">&#9670;&nbsp;</a></span>HW_OQSPI_ACCESS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC memory access mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3d6ebf366da1eb7869d427ec6fc99b3aa8c72961d134d0758b8829f5000e06e41"></a>HW_OQSPI_ACCESS_MODE_MANUAL&#160;</td><td class="fielddoc"><p>Manual Mode is selected </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d6ebf366da1eb7869d427ec6fc99b3aa6ef6c82cacf1ea76a826e36e9f581a72"></a>HW_OQSPI_ACCESS_MODE_AUTO&#160;</td><td class="fielddoc"><p>Auto Mode is selected </p>
</td></tr>
</table>

</div>
</div>
<a id="gad5c3747aeb49311eaa46811d9578c4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5c3747aeb49311eaa46811d9578c4f9">&#9670;&nbsp;</a></span>HW_OQSPI_ADDR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC memory address size. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad5c3747aeb49311eaa46811d9578c4f9a955bc50bd3288078ec86b0dc55958bed"></a>HW_OQSPI_ADDR_SIZE_24&#160;</td><td class="fielddoc"><p>24 bits address </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad5c3747aeb49311eaa46811d9578c4f9ad38eea92e399a84d57e06dc49938c1d9"></a>HW_OQSPI_ADDR_SIZE_32&#160;</td><td class="fielddoc"><p>32 bits address </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8c19737945c0f14ab458f9ed7a6397ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c19737945c0f14ab458f9ed7a6397ae">&#9670;&nbsp;</a></span>HW_OQSPI_BURST_LEN_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC burst length in automode when the read access in the AHB bus is an incremental burst of unspecified length. </p>
<dl class="section note"><dt>Note</dt><dd>This setting is useful in case that the masters that make use of the incremental burst of unspecified length, require no more than 8 bytes. Set this setting to <a class="el" href="group___h_w___o_q_s_p_i.html#gga8c19737945c0f14ab458f9ed7a6397aeae663f0ebc541b2dd76442fe3a5fe1c2f">HW_OQSPI_BURST_LEN_LIMIT_8_BYTES</a> in order to optimize the cache controller read access performance. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8c19737945c0f14ab458f9ed7a6397aea47564f31c20482c0f37f7634d809ff9d"></a>HW_OQSPI_BURST_LEN_LIMIT_UNSPECIFIED&#160;</td><td class="fielddoc"><p>Unspecified length of the burst </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8c19737945c0f14ab458f9ed7a6397aeae663f0ebc541b2dd76442fe3a5fe1c2f"></a>HW_OQSPI_BURST_LEN_LIMIT_8_BYTES&#160;</td><td class="fielddoc"><p>The length of the burst is considered as equal to 8 bytes. The access in the flash device will be implemented by the controller as one or more different bursts, until the AHB bus access to be completed. Each burst in the flash device will have maximum length of 8 bytes </p>
</td></tr>
</table>

</div>
</div>
<a id="gad97721965f32d3cd669a5d04a51e1d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97721965f32d3cd669a5d04a51e1d6c">&#9670;&nbsp;</a></span>HW_OQSPI_BUS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC bus mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad97721965f32d3cd669a5d04a51e1d6caaef02737b3a2a11fd6289bd7244996ff"></a>HW_OQSPI_BUS_MODE_SINGLE&#160;</td><td class="fielddoc"><p>Bus mode in single mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad97721965f32d3cd669a5d04a51e1d6cabe7ab71ca2a8b02b92ae8d2f7c695c05"></a>HW_OQSPI_BUS_MODE_DUAL&#160;</td><td class="fielddoc"><p>Bus mode in dual mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad97721965f32d3cd669a5d04a51e1d6ca884a87d91f7435e166cff9155ea662a0"></a>HW_OQSPI_BUS_MODE_QUAD&#160;</td><td class="fielddoc"><p>Bus mode in quad mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad97721965f32d3cd669a5d04a51e1d6cad671923697fb3a1f0c15c41ad8e4a58a"></a>HW_OQSPI_BUS_MODE_OCTA&#160;</td><td class="fielddoc"><p>Bus mode in octa mode </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8d745fffe730955fb95fa102eadd3330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d745fffe730955fb95fa102eadd3330">&#9670;&nbsp;</a></span>HW_OQSPI_BUS_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPI Bus status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8d745fffe730955fb95fa102eadd3330a13d8e69c29dd2edfe0279bf514a5fb13"></a>HW_OQSPI_BUS_STATUS_IDLE&#160;</td><td class="fielddoc"><p>The SPI Bus is idle </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8d745fffe730955fb95fa102eadd3330a1eeedce44955ad2e74c9686c8446cc4b"></a>HW_OQSPI_BUS_STATUS_ACTIVE&#160;</td><td class="fielddoc"><p>The SPI Bus is active. Read data, write data or dummy data activity is in progress. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga64887dd9c0e4c93928afede19cc1fbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64887dd9c0e4c93928afede19cc1fbe0">&#9670;&nbsp;</a></span>HW_OQSPI_BUSY_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga64887dd9c0e4c93928afede19cc1fbe0">HW_OQSPI_BUSY_LEVEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC device busy status setting. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga64887dd9c0e4c93928afede19cc1fbe0a3354f1d15c3673cbdc3ce430e1677969"></a>HW_OQSPI_BUSY_LEVEL_LOW&#160;</td><td class="fielddoc"><p>The OQSPI device is busy when the pin level bit is low </p>
</td></tr>
<tr><td class="fieldname"><a id="gga64887dd9c0e4c93928afede19cc1fbe0a91fa9ffa66657ad08ba4fad978d51922"></a>HW_OQSPI_BUSY_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>The OQSPI device is busy when the pin level bit is high </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf1e7a25d249366a3c1b1a72a688167aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e7a25d249366a3c1b1a72a688167aa">&#9670;&nbsp;</a></span>HW_OQSPI_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC clock divider. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf1e7a25d249366a3c1b1a72a688167aaa0b70dec5e9e96f5ed4df50b765706a2f"></a>HW_OQSPI_CLK_DIV_1&#160;</td><td class="fielddoc"><p>divide by 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf1e7a25d249366a3c1b1a72a688167aaad3624389fd33f3ba4d93f8d25d40c6de"></a>HW_OQSPI_CLK_DIV_2&#160;</td><td class="fielddoc"><p>divide by 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf1e7a25d249366a3c1b1a72a688167aaad43c04cb55f938430df1f4fb4a113553"></a>HW_OQSPI_CLK_DIV_4&#160;</td><td class="fielddoc"><p>divide by 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf1e7a25d249366a3c1b1a72a688167aaa03dcbdefaf94e26eb9e6963a94d7e8f8"></a>HW_OQSPI_CLK_DIV_8&#160;</td><td class="fielddoc"><p>divide by 8 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaadc79d6ed7d7d7d5bbebdf812d348930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc79d6ed7d7d7d5bbebdf812d348930">&#9670;&nbsp;</a></span>HW_OQSPI_CLK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC clock mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaadc79d6ed7d7d7d5bbebdf812d348930a5037e879a3bd3d8595c40f1a34273dcb"></a>HW_OQSPI_CLK_MODE_LOW&#160;</td><td class="fielddoc"><p>Mode 0: OSPI_SCK is low when OSPI_CS is high. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaadc79d6ed7d7d7d5bbebdf812d348930a19eecaf3e9b7363279de058b0659cdfc"></a>HW_OQSPI_CLK_MODE_HIGH&#160;</td><td class="fielddoc"><p>Mode 3: OSPI_SCK is high when OSPI_CS is high. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa88e18fcb2bfc66a2a27584d94aad1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88e18fcb2bfc66a2a27584d94aad1e0">&#9670;&nbsp;</a></span>HW_OQSPI_CONTINUOUS_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gaa88e18fcb2bfc66a2a27584d94aad1e0">HW_OQSPI_CONTINUOUS_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC continuous mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa88e18fcb2bfc66a2a27584d94aad1e0abcef79cc5020e04104b5566e1f9ce5cb"></a>HW_OQSPI_CONTINUOUS_MODE_DISABLE&#160;</td><td class="fielddoc"><p>Disable continuous mode of operation </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa88e18fcb2bfc66a2a27584d94aad1e0a34c705530738185b539cf059f908c1c2"></a>HW_OQSPI_CONTINUOUS_MODE_ENABLE&#160;</td><td class="fielddoc"><p>Enable continuous mode of operation </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7fef2a0144b703b8cdf01bdc32ac68ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fef2a0144b703b8cdf01bdc32ac68ff">&#9670;&nbsp;</a></span>HW_OQSPI_DIR_CHANGE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC direction change method in manual mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7fef2a0144b703b8cdf01bdc32ac68ffa6268084332ad767fdff91862a24f9684"></a>HW_OQSPI_DIR_CHANGE_MODE_EACH_ACCESS&#160;</td><td class="fielddoc"><p>The bus direction switches to input after each access </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7fef2a0144b703b8cdf01bdc32ac68ffa35866d1ae0e40e41d454ce36856fe74a"></a>HW_OQSPI_DIR_CHANGE_MODE_DUMMY_ACCESS&#160;</td><td class="fielddoc"><p>The bus direction switches to input only after a dummy access </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4f1bb1ea74c9752cb0535ca12a416ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f1bb1ea74c9752cb0535ca12a416ecc">&#9670;&nbsp;</a></span>HW_OQSPI_DRIVE_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC pads drive current strength. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4f1bb1ea74c9752cb0535ca12a416ecca172f4ed3f5cf027be9b20de08ece9606"></a>HW_OQSPI_DRIVE_CURRENT_4&#160;</td><td class="fielddoc"><p>4 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f1bb1ea74c9752cb0535ca12a416eccaa1b9a6fd83dd64370fa34ee5581b9b87"></a>HW_OQSPI_DRIVE_CURRENT_8&#160;</td><td class="fielddoc"><p>8 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f1bb1ea74c9752cb0535ca12a416ecca106a3951c814706861d37397411d5c90"></a>HW_OQSPI_DRIVE_CURRENT_12&#160;</td><td class="fielddoc"><p>12 mA </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4f1bb1ea74c9752cb0535ca12a416eccac00a9f7ba318ec7ec943585b33735632"></a>HW_OQSPI_DRIVE_CURRENT_16&#160;</td><td class="fielddoc"><p>16 mA </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7e41c240d85c2dfa79f22627f58315a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e41c240d85c2dfa79f22627f58315a6">&#9670;&nbsp;</a></span>HW_OQSPI_DUMMY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC clock cycle where the bus switches to Hi-Z during the transmission of dummy bytes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7e41c240d85c2dfa79f22627f58315a6a21280db80720c532750a99122c667d8b"></a>HW_OQSPI_DUMMY_MODE_LAST_CLK&#160;</td><td class="fielddoc"><p>Switch to Hi-Z on the last clock cycle </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e41c240d85c2dfa79f22627f58315a6af9bad9562d25695eed25dfe62c9fbdc6"></a>HW_OQSPI_DUMMY_MODE_LAST_2_CLK&#160;</td><td class="fielddoc"><p>Switch to Hi-Z on the last two clock cycles </p>
</td></tr>
</table>

</div>
</div>
<a id="ga39cda6904e8655af9583812dc4f55443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39cda6904e8655af9583812dc4f55443">&#9670;&nbsp;</a></span>HW_OQSPI_ERASE_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The status of sector/block erasing. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga39cda6904e8655af9583812dc4f55443aef4704355288858caf380a3265ad270a"></a>HW_OQSPI_ERASE_STATUS_NO&#160;</td><td class="fielddoc"><p>no erase <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39cda6904e8655af9583812dc4f55443abb7b0db221db51b306aad3f3a1420e68"></a>HW_OQSPI_ERASE_STATUS_PENDING&#160;</td><td class="fielddoc"><p>pending erase request <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39cda6904e8655af9583812dc4f55443aa381edfb8300eed23d827c2b8edba492"></a>HW_OQSPI_ERASE_STATUS_RUNNING&#160;</td><td class="fielddoc"><p>erase procedure is running <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39cda6904e8655af9583812dc4f55443a3a10d0e0a0eb35e066a790aaabe58f09"></a>HW_OQSPI_ERASE_STATUS_SUSPENDED&#160;</td><td class="fielddoc"><p>suspended erase procedure <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga39cda6904e8655af9583812dc4f55443aca9e4f30095cf20794b9001689505879"></a>HW_OQSPI_ERASE_STATUS_FINISHING&#160;</td><td class="fielddoc"><p>finishing the erase procedure <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga489654b192b6e920fea140ca4e9795cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga489654b192b6e920fea140ca4e9795cd">&#9670;&nbsp;</a></span>HW_OQSPI_EXTRA_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga489654b192b6e920fea140ca4e9795cd">HW_OQSPI_EXTRA_BYTE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC extra byte setting in auto access mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga489654b192b6e920fea140ca4e9795cdaec6985e80fdb19f8fc19c3fe63c756ed"></a>HW_OQSPI_EXTRA_BYTE_DISABLE&#160;</td><td class="fielddoc"><p>Disable extra byte phase </p>
</td></tr>
<tr><td class="fieldname"><a id="gga489654b192b6e920fea140ca4e9795cda637698783afda6769a8235a85a05e006"></a>HW_OQSPI_EXTRA_BYTE_ENABLE&#160;</td><td class="fielddoc"><p>Enable extra byte phase </p>
</td></tr>
</table>

</div>
</div>
<a id="ga17a5ebdaf3a6c94b52c23ce41414bf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17a5ebdaf3a6c94b52c23ce41414bf40">&#9670;&nbsp;</a></span>HW_OQSPI_EXTRA_BYTE_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga17a5ebdaf3a6c94b52c23ce41414bf40">HW_OQSPI_EXTRA_BYTE_HALF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC extra byte half setting in auto access mode. </p>
<dl class="section note"><dt>Note</dt><dd>This setting is out of scope if the extra byte is disabled or transferred in Octal mode. Especially in the latter case keep this setting disabled. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga17a5ebdaf3a6c94b52c23ce41414bf40a326ebe86a3ac27fd840dc8bb9d206fa3"></a>HW_OQSPI_EXTRA_BYTE_HALF_DISABLE&#160;</td><td class="fielddoc"><p>Transmit the complete extra byte </p>
</td></tr>
<tr><td class="fieldname"><a id="gga17a5ebdaf3a6c94b52c23ce41414bf40a5d9b9ebf0ae9fe104a40d3c0d2e87c09"></a>HW_OQSPI_EXTRA_BYTE_HALF_ENABLE&#160;</td><td class="fielddoc"><p>The output switches to Hi-Z during the transmission of the low nibble of the extra byte </p>
</td></tr>
</table>

</div>
</div>
<a id="ga57f1a40549bd8ac20158c5d11e76c131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57f1a40549bd8ac20158c5d11e76c131">&#9670;&nbsp;</a></span>HW_OQSPI_FULL_BUFFER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC behavior in auto mode when the internal buffer is full and there are more data to be retrieved for the current burst. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga57f1a40549bd8ac20158c5d11e76c131a6ec00bdb69bfcad5f8221b2fe6212c1e"></a>HW_OQSPI_FULL_BUFFER_MODE_BLOCK&#160;</td><td class="fielddoc"><p>The access in the flash device is not terminated when the internal buffer has no empty space. In this case the OQSPIC clock is blocked until there is free space </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57f1a40549bd8ac20158c5d11e76c131a1a7a240fff76d280baad1879d1720600"></a>HW_OQSPI_FULL_BUFFER_MODE_TERMINATE&#160;</td><td class="fielddoc"><p>The access in the flash device is terminated when the internal buffer has no empty space. A new access in the flash device will be initiated when the requested addresses are not present in the internal buffer </p>
</td></tr>
</table>

</div>
</div>
<a id="ga90b84a0ec2dac224c85866fcf1c08168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90b84a0ec2dac224c85866fcf1c08168">&#9670;&nbsp;</a></span>HW_OQSPI_HREADY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is useful when the frequency of the OQSPI clock is much lower than the clock of the AMBA bus, in order to avoid locking the AMBA bus for a long time. When is set to HW_OQSPI_HREADY_MODE_WAIT there is no need to check the OSPIC_BUSY for detecting completion of the requested access. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga90b84a0ec2dac224c85866fcf1c08168a19b596b0c9aa5d5e7b926c2ace871d46"></a>HW_OQSPI_HREADY_MODE_WAIT&#160;</td><td class="fielddoc"><p>Adds wait states via hready signal when accessing the OSPIC_WRITEDATA, OSPIC_READDATA and OSPIC_DUMMYDATA registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga90b84a0ec2dac224c85866fcf1c08168a8b70b08440297717bf873d2c84a4f39e"></a>HW_OQSPI_HREADY_MODE_NO_WAIT&#160;</td><td class="fielddoc"><p>Don't add wait states via the HREADY signal </p>
</td></tr>
</table>

</div>
</div>
<a id="gab92e0308c35de044b7472d1349844a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92e0308c35de044b7472d1349844a49">&#9670;&nbsp;</a></span>HW_OQSPI_IO4_7_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC IO4-7 pads values. </p>
<dl class="section note"><dt>Note</dt><dd>Use this enum to set the value of OSPIC_IO_UH_DAT when the corresponding HW_OQSPI_IO_DIR is set to HW_OQSPI_IO_DIR_OUTPUT. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a59b198b92497396a95b20a5e56386e1f"></a>HW_OQSPI_IO4_7_VALUE_0000&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0000 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49afef820e2703840c7e919160d316fa9b3"></a>HW_OQSPI_IO4_7_VALUE_0001&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0001 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a6846881fabdff801280dd86e4bd5e248"></a>HW_OQSPI_IO4_7_VALUE_0010&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0010 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a9371a4c8d3c856f2e4b5414071c887a1"></a>HW_OQSPI_IO4_7_VALUE_0011&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0011 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a984d97a3b1e3d33168246a6f9a4c46e0"></a>HW_OQSPI_IO4_7_VALUE_0100&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0100 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a2edc54495557aecb71cf0bdecf225b51"></a>HW_OQSPI_IO4_7_VALUE_0101&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0101 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49ae2e20df01b0d799b0de4cfe7c7efadb1"></a>HW_OQSPI_IO4_7_VALUE_0110&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0110 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a809b11f6b8141c3aad1b26bf7f65a70e"></a>HW_OQSPI_IO4_7_VALUE_0111&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 0111 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a7cb95f5f7bee50d05b37dba343adbdfa"></a>HW_OQSPI_IO4_7_VALUE_1000&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1000 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a075c9362af0e3e45e6736d15ba435d8c"></a>HW_OQSPI_IO4_7_VALUE_1001&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1001 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a06f583f0c5fbe838fb7100652aabb70d"></a>HW_OQSPI_IO4_7_VALUE_1010&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1010 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49ad22fa3887c9f957939cfd5077b469394"></a>HW_OQSPI_IO4_7_VALUE_1011&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1011 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a84b85ea1292c5beae972401a32504ac6"></a>HW_OQSPI_IO4_7_VALUE_1100&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1100 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49aaa04184b57c9a0281a9cdbeaf859a504"></a>HW_OQSPI_IO4_7_VALUE_1101&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1101 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49a7ac1d4a1be6d70de0afafd645899af19"></a>HW_OQSPI_IO4_7_VALUE_1110&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1110 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab92e0308c35de044b7472d1349844a49af5aad5b4c464e96cd1102672c9752aad"></a>HW_OQSPI_IO4_7_VALUE_1111&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IOs 4-7 to 1111 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf2a4d8ed653f24e808aa9bffe08522ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a4d8ed653f24e808aa9bffe08522ad">&#9670;&nbsp;</a></span>HW_OQSPI_IO_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC pad direction. </p>
<dl class="section note"><dt>Note</dt><dd>Set this enum to HW_OQSPI_IO_DIR_OUTPUT only when the SPI or Dual SPI mode is enabled in order to control the /WP signal. When the Quad or Octal SPI mode is enabled this setting MUST be set to HW_OQSPI_IO_DIR_AUTO_SEL. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf2a4d8ed653f24e808aa9bffe08522ada839bebba022cc2dbe5d38d436a3e3c62"></a>HW_OQSPI_IO_DIR_AUTO_SEL&#160;</td><td class="fielddoc"><p>The OQSPI pad is determined by the controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf2a4d8ed653f24e808aa9bffe08522adab60880d0627ddfdc155f516f0dd1b67d"></a>HW_OQSPI_IO_DIR_OUTPUT&#160;</td><td class="fielddoc"><p>The OQSPI pad is output </p>
</td></tr>
</table>

</div>
</div>
<a id="gad2e50e10c89b1c589e00e13b48e6aa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e50e10c89b1c589e00e13b48e6aa5a">&#9670;&nbsp;</a></span>HW_OQSPI_IO_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC IO2/IO3 pad value. </p>
<dl class="section note"><dt>Note</dt><dd>Use this enum to set the value of OSPI_IOx when the corresponding HW_OQSPI_IO_DIR is set to HW_OQSPI_IO_DIR_OUTPUT. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad2e50e10c89b1c589e00e13b48e6aa5aadd994bc65674b182c88d9284c7bfee5c"></a>HW_OQSPI_IO_VALUE_LOW&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IO low </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad2e50e10c89b1c589e00e13b48e6aa5aa54936c08c17b36cea681a4cbb78fb9ac"></a>HW_OQSPI_IO_VALUE_HIGH&#160;</td><td class="fielddoc"><p>Set the level of the OQSPI bus IO high </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6cd5a41492db69fb928c0f89c46b3cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd5a41492db69fb928c0f89c46b3cfa">&#9670;&nbsp;</a></span>HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6cd5a41492db69fb928c0f89c46b3cfaa6f2ab0793c09fe40c289e85203d35fa0"></a>HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_IGNORE&#160;</td><td class="fielddoc"><p>The read access is ignored and there is no error due to the read access </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6cd5a41492db69fb928c0f89c46b3cfaa07dcd97e1d079ed88862d3cf9420cc38"></a>HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE_AHB_ERROR&#160;</td><td class="fielddoc"><p>Respond with an AHB bus error </p>
</td></tr>
</table>

</div>
</div>
<a id="ga03bc660dd8587ac11447e440b1c64794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03bc660dd8587ac11447e440b1c64794">&#9670;&nbsp;</a></span>HW_OQSPI_OPCODE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The opcode length of the command phase. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga03bc660dd8587ac11447e440b1c64794a62f7d068ecd8469ff5defd8f66167c1e"></a>HW_OQSPI_OPCODE_LEN_1_BYTE&#160;</td><td class="fielddoc"><p>The opcode length is 1 byte </p>
</td></tr>
<tr><td class="fieldname"><a id="gga03bc660dd8587ac11447e440b1c64794acea32a7ca54b7ec9f57133c0b5ae6118"></a>HW_OQSPI_OPCODE_LEN_2_BYTES&#160;</td><td class="fielddoc"><p>The opcode length is 2 bytes. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga97a712dc37b914dfd8cf2e3ad77e0ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a712dc37b914dfd8cf2e3ad77e0ba2">&#9670;&nbsp;</a></span>HW_OQSPI_READ_PIPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC read pipe setting. </p>
<dl class="section note"><dt>Note</dt><dd>When read pipe is disabled the sampling clock is determined by <a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> otherwise by <a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a>. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga97a712dc37b914dfd8cf2e3ad77e0ba2acd7a40da9ff1ced9da9adbbdba88ffe0"></a>HW_OQSPI_READ_PIPE_DISABLE&#160;</td><td class="fielddoc"><p>Disable read pipe delay </p>
</td></tr>
<tr><td class="fieldname"><a id="gga97a712dc37b914dfd8cf2e3ad77e0ba2a82a9118509a943a0c35f3bf969fe553d"></a>HW_OQSPI_READ_PIPE_ENABLE&#160;</td><td class="fielddoc"><p>Enable read pipe delay </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7c79f4b66eeff970375055dba1b3d05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c79f4b66eeff970375055dba1b3d05b">&#9670;&nbsp;</a></span>HW_OQSPI_READ_PIPE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC Read pipe clock delay in relation to the falling edge of OSPI_SCK. </p>
<dl class="section note"><dt>Note</dt><dd>The read pipe delay should be set based on the voltage level of the power rail V12. Recommended values: V12 = 0.9V: HW_OQSPI_READ_PIPE_DELAY_0 V12 = 1.2V: HW_OQSPI_READ_PIPE_DELAY_7 </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05bac8713867928c1922352de1ac1739aba6"></a>HW_OQSPI_READ_PIPE_DELAY_0&#160;</td><td class="fielddoc"><p>Set read pipe delay to 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05ba4da8ed84d7b81869632229b1e042ba42"></a>HW_OQSPI_READ_PIPE_DELAY_1&#160;</td><td class="fielddoc"><p>Set read pipe delay to 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05baaaf4f704586100e99df7f54bc3b99dd7"></a>HW_OQSPI_READ_PIPE_DELAY_2&#160;</td><td class="fielddoc"><p>Set read pipe delay to 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05ba833e2ebf39911b61094327814ca6ebac"></a>HW_OQSPI_READ_PIPE_DELAY_3&#160;</td><td class="fielddoc"><p>Set read pipe delay to 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05ba5118002d8a3754c216887fe911400841"></a>HW_OQSPI_READ_PIPE_DELAY_4&#160;</td><td class="fielddoc"><p>Set read pipe delay to 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05ba1b1387f4056d6d70f53bdb506818caca"></a>HW_OQSPI_READ_PIPE_DELAY_5&#160;</td><td class="fielddoc"><p>Set read pipe delay to 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05ba7b4881743f2b4228183db70e7d64cf9d"></a>HW_OQSPI_READ_PIPE_DELAY_6&#160;</td><td class="fielddoc"><p>Set read pipe delay to 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7c79f4b66eeff970375055dba1b3d05baa81f9720c364a5efd4738e7b6fb850e6"></a>HW_OQSPI_READ_PIPE_DELAY_7&#160;</td><td class="fielddoc"><p>Set read pipe delay to 7 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7b3531a628669e6d746f0d3f033ff1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b3531a628669e6d746f0d3f033ff1f6">&#9670;&nbsp;</a></span>HW_OQSPI_READ_STATUS_DUMMY_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga7b3531a628669e6d746f0d3f033ff1f6">HW_OQSPI_READ_STATUS_DUMMY_VAL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the value that is transferred on the OQSPI bus during the the dummy bytes phase. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7b3531a628669e6d746f0d3f033ff1f6a9c2f60f62d8413e75de18b4f398479c1"></a>HW_OQSPI_READ_STATUS_DUMMY_VAL_UNCHANGED&#160;</td><td class="fielddoc"><p>Keeps the data in the bus unchanged, until the bus direction changes to input mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7b3531a628669e6d746f0d3f033ff1f6a32f65aa6117f60343ad41102804016ef"></a>HW_OQSPI_READ_STATUS_DUMMY_VAL_FORCED_ZERO&#160;</td><td class="fielddoc"><p>Forces the OQSPIC bus IOs to low as long as the bus direction is not in input mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga51a285d9467b5bfa6b014e86bcf5000a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a285d9467b5bfa6b014e86bcf5000a">&#9670;&nbsp;</a></span>HW_OQSPI_SAMPLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga51a285d9467b5bfa6b014e86bcf5000aac315087fbeaea8eb51f6885132496d81"></a>HW_OQSPI_SAMPLING_EDGE_POS&#160;</td><td class="fielddoc"><p>The incoming data sampling is triggered by the positive edge of OQSPIC clock signal </p>
</td></tr>
<tr><td class="fieldname"><a id="gga51a285d9467b5bfa6b014e86bcf5000aa6f1fbd3b684c25b3d63ff9fa89bc15cd"></a>HW_OQSPI_SAMPLING_EDGE_NEG&#160;</td><td class="fielddoc"><p>The incoming data sampling is triggered by the negative edge of OQSPIC clock signal </p>
</td></tr>
</table>

</div>
</div>
<a id="gaba14c7c623ad217e168c2f083436c139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba14c7c623ad217e168c2f083436c139">&#9670;&nbsp;</a></span>HW_OQSPI_SLEW_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPIC pads slew rate. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaba14c7c623ad217e168c2f083436c139a57249ba455eb754271e7a8d4f5b40f9a"></a>HW_OQSPI_SLEW_RATE_0&#160;</td><td class="fielddoc"><p>Rise = 1.7 V/ns, Fall = 1.9 V/ns (weak) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaba14c7c623ad217e168c2f083436c139ae9ad04b4f6f24c732e1d46890c6f0a08"></a>HW_OQSPI_SLEW_RATE_1&#160;</td><td class="fielddoc"><p>Rise = 2.0 V/ns, Fall = 2.3 V/ns </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaba14c7c623ad217e168c2f083436c139ad308621aa2b5400232464d0c5cd28de6"></a>HW_OQSPI_SLEW_RATE_2&#160;</td><td class="fielddoc"><p>Rise = 2.3 V/ns, Fall = 2.6 V/ns </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaba14c7c623ad217e168c2f083436c139aeddf14b6dff6a3bbd0d857dc8daa2713"></a>HW_OQSPI_SLEW_RATE_3&#160;</td><td class="fielddoc"><p>Rise = 2.4 V/ns, Fall = 2.7 V/ns (strong) </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga54e1cdad3fb207fb41f9de6f4cf50405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e1cdad3fb207fb41f9de6f4cf50405">&#9670;&nbsp;</a></span>hw_oqspi_aes_ctr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void hw_oqspi_aes_ctr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__aes__ctr__config__t.html">hw_oqspi_aes_ctr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OQSPI controller AES-CTR decryption initialization function. </p>
<p>Use this function in order to initialize the AES-CTR decryption functionality of the OQSPIC. Instantiate a type <a class="el" href="structhw__oqspi__aes__ctr__config__t.html" title="OQSPIC AES-CTR decryption configuration structure.">hw_oqspi_aes_ctr_config_t</a> struct, initialize it with the desired settings and call this function passing the pointer of the struct as input argument.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>pointer to OQSPIC AES-CTR decryption configuration structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__aes__ctr__config__t.html" title="OQSPIC AES-CTR decryption configuration structure.">hw_oqspi_aes_ctr_config_t</a> </dd></dl>

</div>
</div>
<a id="ga8bb9e6fe1de2e8820d591b09107d0e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb9e6fe1de2e8820d591b09107d0e26">&#9670;&nbsp;</a></span>hw_oqspi_are_io4_7_gpio()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE bool hw_oqspi_are_io4_7_gpio </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the upper 4 pins of the OQSPIC are used as GPIO. </p>
<dl class="section return"><dt>Returns</dt><dd>True, if the upper 4 pins of the OQSPIC are used as GPIO. </dd></dl>

</div>
</div>
<a id="ga1f475308f6c19e64f0788ab6f74dce20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f475308f6c19e64f0788ab6f74dce20">&#9670;&nbsp;</a></span>hw_oqspi_disable_erase_resume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_disable_erase_resume </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the erase resume procedure. The erase will not be resumed after the expiration of the OSPIC_ERSRES_HLD unless re-enabling the corresponding setting by calling <a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783" title="Enable the erase resume procedure.">hw_oqspi_enable_erase_resume()</a>. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga3de1a258f2fbfb99321fd771f63e3783" title="Enable the erase resume procedure.">hw_oqspi_enable_erase_resume</a> </dd></dl>

</div>
</div>
<a id="ga21c553856db70ad20d628c035a82ffa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21c553856db70ad20d628c035a82ffa2">&#9670;&nbsp;</a></span>hw_oqspi_dummy16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_dummy16 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for a 16-bit transfer. </p>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the OSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2, 4 or 8 for Single, Dual, Quad or Octal SPI mode respectively. </dd></dl>

</div>
</div>
<a id="ga69211887e3c0d34c33eddc5cc198594e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69211887e3c0d34c33eddc5cc198594e">&#9670;&nbsp;</a></span>hw_oqspi_dummy32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_dummy32 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for a 32-bit transfer. </p>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the OSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2, 4 or 8 for Single, Dual, Quad or Octal SPI mode respectively. </dd></dl>

</div>
</div>
<a id="ga2a24afa2e517a37602c94a282404aaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a24afa2e517a37602c94a282404aaad">&#9670;&nbsp;</a></span>hw_oqspi_dummy8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_dummy8 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate clock pulses on the SPI bus for an 8-bit transfer. </p>
<dl class="section note"><dt>Note</dt><dd>During the last clock of this activity in the SPI bus, the OSPI_IOx data pads are in hi-z state. The number of generated pulses is equal to: (size of AHB bus access) / (size of SPI bus). The size of SPI bus can be 1, 2, 4 or 8 for Single, Dual, Quad or Octal SPI mode respectively. </dd></dl>

</div>
</div>
<a id="ga3de1a258f2fbfb99321fd771f63e3783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de1a258f2fbfb99321fd771f63e3783">&#9670;&nbsp;</a></span>hw_oqspi_enable_erase_resume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_enable_erase_resume </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the erase resume procedure. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga1f475308f6c19e64f0788ab6f74dce20" title="Disable the erase resume procedure. The erase will not be resumed after the expiration of the OSPIC_E...">hw_oqspi_disable_erase_resume</a> </dd></dl>

</div>
</div>
<a id="ga73ea354525881c6279953a8b7a45b98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ea354525881c6279953a8b7a45b98e">&#9670;&nbsp;</a></span>hw_oqspi_erase_block()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void hw_oqspi_erase_block </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Erase block/sector of flash memory. </p>
<dl class="section note"><dt>Note</dt><dd>Before erasing the flash memory, it is mandatory to set up the erase instructions first by calling <a class="el" href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9" title="Initialize the erase instruction of the OQSPIC.">hw_oqspi_erase_instr_init()</a>.</dd>
<dd>
Call <a class="el" href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd" title="Get erase status.">hw_oqspi_get_erase_status()</a> to check whether the erase operation has finished.</dd>
<dd>
Before switching the OSPI controller to manual mode check that <a class="el" href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd" title="Get erase status.">hw_oqspi_get_erase_status()</a> == HW_OQSPI_ERASE_STATUS_NO.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>memory address of the block/sector to be erased</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga670a8dee342ab3ead8cc1c5f372e88f9" title="Initialize the erase instruction of the OQSPIC.">hw_oqspi_erase_instr_init</a> </dd>
<dd>
<a class="el" href="group___h_w___o_q_s_p_i.html#gabfc0888e362b2b1dd8723119f85ab5fd" title="Get erase status.">hw_oqspi_get_erase_status</a> </dd></dl>

</div>
</div>
<a id="ga670a8dee342ab3ead8cc1c5f372e88f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670a8dee342ab3ead8cc1c5f372e88f9">&#9670;&nbsp;</a></span>hw_oqspi_erase_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_erase_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__erase__instr__config__t.html">hw_oqspi_erase_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the erase instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the erase instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum OQSPI bus clock cycles that the Chip Select (CS) signal remain must high between an erase instruction and the next consecutive instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__erase__instr__config__t.html" title="OQSPIC Erase instruction configuration structure (auto access mode)">hw_oqspi_erase_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="gab64b8b155720b59a052fd5ab7c35098a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab64b8b155720b59a052fd5ab7c35098a">&#9670;&nbsp;</a></span>hw_oqspi_exit_continuous_mode_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_exit_continuous_mode_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html">hw_oqspi_exit_continuous_mode_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the exit from continuous mode instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the exit from continuous mode instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__exit__continuous__mode__instr__config__t.html" title="OQSPIC Exit Continuous Mode instruction configuration structure.">hw_oqspi_exit_continuous_mode_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="gac846dc6f65010628bda68b8182d28e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac846dc6f65010628bda68b8182d28e20">&#9670;&nbsp;</a></span>hw_oqspi_exit_continuous_mode_sequence_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_exit_continuous_mode_sequence_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the 'exit from continuous read mode' sequence in automode. </p>

</div>
</div>
<a id="gaeb1bfada0322112207824f7e4b35dbb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1bfada0322112207824f7e4b35dbb4">&#9670;&nbsp;</a></span>hw_oqspi_exit_continuous_mode_sequence_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_exit_continuous_mode_sequence_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the 'exit from continuous read mode' sequence in automode. </p>

</div>
</div>
<a id="ga9e830e7641527870a346df931aaf2e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e830e7641527870a346df931aaf2e96">&#9670;&nbsp;</a></span>hw_oqspi_get_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a> hw_oqspi_get_access_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC access mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC access mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a" title="OQSPIC memory access mode.">HW_OQSPI_ACCESS_MODE</a> </dd></dl>

</div>
</div>
<a id="ga452071a656ea27de0383801becbbf7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452071a656ea27de0383801becbbf7ed">&#9670;&nbsp;</a></span>hw_oqspi_get_address_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a> hw_oqspi_get_address_size </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC address size. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC address size</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9" title="OQSPIC memory address size.">HW_OQSPI_ADDR_SIZE</a> </dd></dl>

</div>
</div>
<a id="ga60033d59fc800fd26e52d15da1aa8c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60033d59fc800fd26e52d15da1aa8c05">&#9670;&nbsp;</a></span>hw_oqspi_get_burst_len_limit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a> hw_oqspi_get_burst_len_limit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length. </p>
<dl class="section return"><dt>Returns</dt><dd>burst length limit</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae" title="OQSPIC burst length in automode when the read access in the AHB bus is an incremental burst of unspec...">HW_OQSPI_BURST_LEN_LIMIT</a> </dd></dl>

</div>
</div>
<a id="gab70539fd936b2eee29aaf387847da421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab70539fd936b2eee29aaf387847da421">&#9670;&nbsp;</a></span>hw_oqspi_get_bus_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330">HW_OQSPI_BUS_STATUS</a> hw_oqspi_get_bus_status </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC Bus status. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga8d745fffe730955fb95fa102eadd3330" title="OQSPI Bus status.">HW_OQSPI_BUS_STATUS</a> </dd></dl>

</div>
</div>
<a id="ga303805abacd1fd2ded4e772f039d5fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303805abacd1fd2ded4e772f039d5fc3">&#9670;&nbsp;</a></span>hw_oqspi_get_clock_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a> hw_oqspi_get_clock_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC clock mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC clock mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930" title="OQSPIC clock mode.">HW_OQSPI_CLK_MODE</a> </dd></dl>

</div>
</div>
<a id="ga0027a7cb9a5f908fd2993f8c1bef96c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0027a7cb9a5f908fd2993f8c1bef96c9">&#9670;&nbsp;</a></span>hw_oqspi_get_dir_change_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a> hw_oqspi_get_dir_change_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC direction change mode in manual access mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC direction change mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff" title="OQSPIC direction change method in manual mode.">HW_OQSPI_DIR_CHANGE_MODE</a> </dd></dl>

</div>
</div>
<a id="ga1cbeabaa81429b0cd92e5605cca14c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cbeabaa81429b0cd92e5605cca14c31">&#9670;&nbsp;</a></span>hw_oqspi_get_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a> hw_oqspi_get_div </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC clock divider. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC clock divider setting</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa" title="OQSPIC clock divider.">HW_OQSPI_CLK_DIV</a> </dd></dl>

</div>
</div>
<a id="ga40b2271266b2a573693539181205d699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40b2271266b2a573693539181205d699">&#9670;&nbsp;</a></span>hw_oqspi_get_drive_current()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a> hw_oqspi_get_drive_current </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get drive current of OQSPIC pads. </p>
<dl class="section return"><dt>Returns</dt><dd>Drive current of OQSPIC pads</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc" title="OQSPIC pads drive current strength.">HW_OQSPI_DRIVE_CURRENT</a> </dd></dl>

</div>
</div>
<a id="ga4c046fc78f09f00bd1ba2b923261732d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c046fc78f09f00bd1ba2b923261732d">&#9670;&nbsp;</a></span>hw_oqspi_get_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_oqspi_get_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of dummy bytes in auto access mode. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of dummy bytes (0 - 32) </dd></dl>

</div>
</div>
<a id="ga000abafab97294118fcd1f379775bd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga000abafab97294118fcd1f379775bd43">&#9670;&nbsp;</a></span>hw_oqspi_get_dummy_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a> hw_oqspi_get_dummy_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC dummy mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC dummy mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6" title="OQSPIC clock cycle where the bus switches to Hi-Z during the transmission of dummy bytes.">HW_OQSPI_DUMMY_MODE</a> </dd></dl>

</div>
</div>
<a id="gabfc0888e362b2b1dd8723119f85ab5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc0888e362b2b1dd8723119f85ab5fd">&#9670;&nbsp;</a></span>hw_oqspi_get_erase_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443">HW_OQSPI_ERASE_STATUS</a> hw_oqspi_get_erase_status </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get erase status. </p>
<dl class="section return"><dt>Returns</dt><dd>The status of sector/block erasing</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga39cda6904e8655af9583812dc4f55443" title="The status of sector/block erasing.">HW_OQSPI_ERASE_STATUS</a> </dd></dl>

</div>
</div>
<a id="ga68de590cb1fde6fff16076555b0cc322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68de590cb1fde6fff16076555b0cc322">&#9670;&nbsp;</a></span>hw_oqspi_get_full_buffer_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a> hw_oqspi_get_full_buffer_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC full buffer mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC full buffer mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131" title="OQSPIC behavior in auto mode when the internal buffer is full and there are more data to be retrieved...">HW_OQSPI_FULL_BUFFER_MODE</a> </dd></dl>

</div>
</div>
<a id="ga66350188a1e7c30e285e5e54ae6a92f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66350188a1e7c30e285e5e54ae6a92f4">&#9670;&nbsp;</a></span>hw_oqspi_get_hready_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a> hw_oqspi_get_hready_mode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC HReady signal mode. </p>
<dl class="section return"><dt>Returns</dt><dd>HReady signal mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168" title="OQSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.">HW_OQSPI_HREADY_MODE</a> </dd></dl>

</div>
</div>
<a id="ga029f1e48329a0730a9729726164002b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga029f1e48329a0730a9729726164002b5">&#9670;&nbsp;</a></span>hw_oqspi_get_io2_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> hw_oqspi_get_io2_direction </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OSPI_IO2 direction. </p>
<dl class="section return"><dt>Returns</dt><dd>OSPI_IO2 direction</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga894c858066bb08d6a7ad0f128e50866a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894c858066bb08d6a7ad0f128e50866a">&#9670;&nbsp;</a></span>hw_oqspi_get_io2_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> hw_oqspi_get_io2_value </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of OSPI_IO2 pad when OSPI_IO2 direction is output. </p>
<dl class="section return"><dt>Returns</dt><dd>The value of OSPI_IO2 pad</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a" title="OQSPIC IO2/IO3 pad value.">HW_OQSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga72f6cdd590f4fef09419707d6add0e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f6cdd590f4fef09419707d6add0e3b">&#9670;&nbsp;</a></span>hw_oqspi_get_io3_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> hw_oqspi_get_io3_direction </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OSPI_IO3 direction. </p>
<dl class="section return"><dt>Returns</dt><dd>OSPI_IO3 direction</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga8ef35acf974ef22297f1d0f34988b8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ef35acf974ef22297f1d0f34988b8e9">&#9670;&nbsp;</a></span>hw_oqspi_get_io3_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a> hw_oqspi_get_io3_value </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of OSPI_IO3 pad when OSPI_IO3 direction is output. </p>
<dl class="section return"><dt>Returns</dt><dd>The value of OSPI_IO3 pad</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a" title="OQSPIC IO2/IO3 pad value.">HW_OQSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="gaa6053d89d3fe37f305fdee54fa508095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6053d89d3fe37f305fdee54fa508095">&#9670;&nbsp;</a></span>hw_oqspi_get_io4_7_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a> hw_oqspi_get_io4_7_direction </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OSPI_IO4 - OSPI_IO7 direction. </p>
<dl class="section return"><dt>Returns</dt><dd>OSPI_IO4 - OSPI_IO7 direction</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga3c201be6991b7b7e6d74c47fa9620885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c201be6991b7b7e6d74c47fa9620885">&#9670;&nbsp;</a></span>hw_oqspi_get_io4_7_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a> hw_oqspi_get_io4_7_value </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of OSPI_IO4-7 pad when OSPI_IO4-7 direction is output. </p>
<dl class="section return"><dt>Returns</dt><dd>The value of OSPI_IO4-7 pad</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49" title="OQSPIC IO4-7 pads values.">HW_OQSPI_IO4_7_VALUE</a> </dd></dl>

</div>
</div>
<a id="gaad48ecf793deb08d142da0de7579561e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad48ecf793deb08d142da0de7579561e">&#9670;&nbsp;</a></span>hw_oqspi_get_mapped_addr_read_access_response()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> hw_oqspi_get_mapped_addr_read_access_response </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled. </p>
<dl class="section return"><dt>Returns</dt><dd>AHB bus read access response</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa" title="OQSPIC AHB bus error response when a read is performed in the address space where the flash device is...">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> </dd></dl>

</div>
</div>
<a id="ga23853f1322e48c838ce21bfcc8ca7fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23853f1322e48c838ce21bfcc8ca7fe0">&#9670;&nbsp;</a></span>hw_oqspi_get_opcode_len()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a> hw_oqspi_get_opcode_len </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC opcode length in auto mode. </p>
<dl class="section return"><dt>Returns</dt><dd>OQSPIC opcode length in auto mode</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794" title="The opcode length of the command phase.">HW_OQSPI_OPCODE_LEN</a> </dd></dl>

</div>
</div>
<a id="gaa460a51c8018fb6dd355a9604731f14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa460a51c8018fb6dd355a9604731f14b">&#9670;&nbsp;</a></span>hw_oqspi_get_read_pipe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a> hw_oqspi_get_read_pipe </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC read pipe status. </p>
<dl class="section return"><dt>Returns</dt><dd>Status of data read pipe</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2" title="OQSPIC read pipe setting.">HW_OQSPI_READ_PIPE</a> </dd></dl>

</div>
</div>
<a id="gac676db4a82c848d109df87c1952b3d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac676db4a82c848d109df87c1952b3d3f">&#9670;&nbsp;</a></span>hw_oqspi_get_read_pipe_clock_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a> hw_oqspi_get_read_pipe_clock_delay </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC read pipe clock delay. </p>
<dl class="section return"><dt>Returns</dt><dd>Read pipe clock delay</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b" title="OQSPIC Read pipe clock delay in relation to the falling edge of OSPI_SCK.">HW_OQSPI_READ_PIPE_DELAY</a> </dd></dl>

</div>
</div>
<a id="ga66541d30bba4931af2f126d89499f7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66541d30bba4931af2f126d89499f7e7">&#9670;&nbsp;</a></span>hw_oqspi_get_read_sampling_edge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a> hw_oqspi_get_read_sampling_edge </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get OQSPIC read sampling edge. </p>
<dl class="section return"><dt>Returns</dt><dd>Read sampling edge</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a" title="OQSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.">HW_OQSPI_SAMPLING_EDGE</a> </dd></dl>

</div>
</div>
<a id="ga46a80942c196df8666015679765e836f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a80942c196df8666015679765e836f">&#9670;&nbsp;</a></span>hw_oqspi_get_read_status_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_oqspi_get_read_status_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of dummy bytes during the read status instruction in auto access mode. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of dummy bytes (0 - 16) </dd></dl>

</div>
</div>
<a id="gaf936a7f4e221cd4878cf05cd386bca89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf936a7f4e221cd4878cf05cd386bca89">&#9670;&nbsp;</a></span>hw_oqspi_get_slew_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a> hw_oqspi_get_slew_rate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get slew rate of OQSPIC pads. </p>
<dl class="section return"><dt>Returns</dt><dd>Slew rate of OQSPIC pads</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139" title="OQSPIC pads slew rate.">HW_OQSPI_SLEW_RATE</a> </dd></dl>

</div>
</div>
<a id="ga9d65219c19ac8e3ea46be6754b0c54dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d65219c19ac8e3ea46be6754b0c54dd">&#9670;&nbsp;</a></span>hw_oqspi_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void hw_oqspi_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__config__t.html">hw_oqspi_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the OQSPI controller (OQSPIC) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to OQSPIC configuration structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__config__t.html" title="OQSPIC configuration structure.">hw_oqspi_config_t</a> </dd></dl>

</div>
</div>
<a id="ga8ee869f961abd4ab2e8677a1a3c887ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee869f961abd4ab2e8677a1a3c887ce">&#9670;&nbsp;</a></span>hw_oqspi_read16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t hw_oqspi_read16 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 16 bits data transfer from the external device to the OQSPIC (manual mode) </p>
<dl class="section return"><dt>Returns</dt><dd>16 bits value read from the bus </dd></dl>

</div>
</div>
<a id="ga395916d610ee38e29991b347a2a0495b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395916d610ee38e29991b347a2a0495b">&#9670;&nbsp;</a></span>hw_oqspi_read32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint32_t hw_oqspi_read32 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 32 bits data transfer from the external device to the OQSPIC (manual mode) </p>
<dl class="section return"><dt>Returns</dt><dd>32 bits value read from the bus </dd></dl>

</div>
</div>
<a id="ga04d4a01c823bd8a80d1f6989d3b7f21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d4a01c823bd8a80d1f6989d3b7f21e">&#9670;&nbsp;</a></span>hw_oqspi_read8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint8_t hw_oqspi_read8 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 8 bits data transfer from the external device to the OQSPIC (manual mode) </p>
<dl class="section return"><dt>Returns</dt><dd>8 bits value read from the bus </dd></dl>

</div>
</div>
<a id="gac670fbebcb9bccb64f28c8990e362bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac670fbebcb9bccb64f28c8990e362bd7">&#9670;&nbsp;</a></span>hw_oqspi_read_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_read_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__read__instr__config__t.html">hw_oqspi_read_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dummy_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the read instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the read instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_bytes</td><td>The number of dummy bytes. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum OQSPI bus clock cycles that the Chip Select (CS) signal must remain high between two consecutive read instructions.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__read__instr__config__t.html" title="Read instruction configuration structure (auto access mode)">hw_oqspi_read_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="gaaf421e2bf395a4f2c6c5ee065a601a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf421e2bf395a4f2c6c5ee065a601a74">&#9670;&nbsp;</a></span>hw_oqspi_read_status_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_read_status_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__read__status__instr__config__t.html">hw_oqspi_read_status_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sys_clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the read status register instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the read status register instruction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sys_clk_freq_hz</td><td>The system clock frequency in Hz, which is used to calculate the minimum required delay, in OQSPI bus clock cycles, between an erase or erase resume instruction and the next consecutive read status register instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__read__status__instr__config__t.html" title="OQSPIC read status instruction configuration structure (auto access mode)">hw_oqspi_read_status_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="ga01ba8f2e4c072507f26cd2610470cd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ba8f2e4c072507f26cd2610470cd36">&#9670;&nbsp;</a></span>hw_oqspi_set_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_access_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a">HW_OQSPI_ACCESS_MODE</a>&#160;</td>
          <td class="paramname"><em>access_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">access_mode</td><td>OQSPIC access mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga3d6ebf366da1eb7869d427ec6fc99b3a" title="OQSPIC memory access mode.">HW_OQSPI_ACCESS_MODE</a> </dd></dl>

</div>
</div>
<a id="gabb112ffee23a332c1921cd39ff30cdf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb112ffee23a332c1921cd39ff30cdf6">&#9670;&nbsp;</a></span>hw_oqspi_set_address_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_address_size </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9">HW_OQSPI_ADDR_SIZE</a>&#160;</td>
          <td class="paramname"><em>addr_size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC address size. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_size</td><td>OQSPIC address size</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad5c3747aeb49311eaa46811d9578c4f9" title="OQSPIC memory address size.">HW_OQSPI_ADDR_SIZE</a> </dd></dl>

</div>
</div>
<a id="ga52f70776bf87b90e2f78cf838b8e1f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f70776bf87b90e2f78cf838b8e1f35">&#9670;&nbsp;</a></span>hw_oqspi_set_aes_ctr_addr_range()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_aes_ctr_addr_range </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the OQSPI flash memory address range where its contents will be decrypted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">saddr</td><td>Start address of the decryption area in the OQSPI Flash </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eaddr</td><td>End address of the decryption area in the OQSPI Flash</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Use relative (NOT physical) addresses for both saddr and eaddr</dd>
<dd>
The start and the end addresses must fulfill the following conditions: (a) Must be both 1KB (0x400) aligned. The bits [9:0] are always considered as 0 (b) 'start address' &gt; 'end address' therefore 'start address' &gt; 'end address' + 0x3FF </dd></dl>

</div>
</div>
<a id="gafefc5224b2ef64b65858ac890aa61708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafefc5224b2ef64b65858ac890aa61708">&#9670;&nbsp;</a></span>hw_oqspi_set_aes_ctr_key()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void hw_oqspi_set_aes_ctr_key </td>
          <td>(</td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>key</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the key for AES-CTR decryption. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">key</td><td>Pointer to the buffer of the key value (32 bytes) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7b545351e226d15427ae8c79cf8324f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b545351e226d15427ae8c79cf8324f6">&#9670;&nbsp;</a></span>hw_oqspi_set_aes_ctr_nonce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> void hw_oqspi_set_aes_ctr_nonce </td>
          <td>(</td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>nonce</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the nonce value used by AES-CTR decryption algorithm. </p>
<p>The OQSPI controller decrypts Flash contents on-the-fly using AES-CTR. AES-CTR uses a 16-byte counter block (CTRB). The first 8 bytes of CTRB consist of the NONCE while the other 8-bytes are produced automatically by the hardware.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">nonce</td><td>Pointer to the buffer of the nonce value (8 bytes) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga32a66a4f882e24ca31513bbc298f6b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a66a4f882e24ca31513bbc298f6b94">&#9670;&nbsp;</a></span>hw_oqspi_set_burst_len_limit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_burst_len_limit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae">HW_OQSPI_BURST_LEN_LIMIT</a>&#160;</td>
          <td class="paramname"><em>burst_len_limit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC burst length in auto mode when the read access in the AHB bus is an incremental burst of unspecified length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">burst_len_limit</td><td>burst length limit</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga8c19737945c0f14ab458f9ed7a6397ae" title="OQSPIC burst length in automode when the read access in the AHB bus is an incremental burst of unspec...">HW_OQSPI_BURST_LEN_LIMIT</a> </dd></dl>

</div>
</div>
<a id="ga4be02e2094a37dcbb36e5d5258dee97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be02e2094a37dcbb36e5d5258dee97a">&#9670;&nbsp;</a></span>hw_oqspi_set_clock_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_clock_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930">HW_OQSPI_CLK_MODE</a>&#160;</td>
          <td class="paramname"><em>clk_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC clock mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_mode</td><td>OQSPIC clock mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaadc79d6ed7d7d7d5bbebdf812d348930" title="OQSPIC clock mode.">HW_OQSPI_CLK_MODE</a> </dd></dl>

</div>
</div>
<a id="ga026ccf42ced1cdb5b5cbd7f646dd8e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026ccf42ced1cdb5b5cbd7f646dd8e95">&#9670;&nbsp;</a></span>hw_oqspi_set_dir_change_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_dir_change_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff">HW_OQSPI_DIR_CHANGE_MODE</a>&#160;</td>
          <td class="paramname"><em>dir_change_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC direction change mode in manual access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dir_change_mode</td><td>OQSPIC direction change mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7fef2a0144b703b8cdf01bdc32ac68ff" title="OQSPIC direction change method in manual mode.">HW_OQSPI_DIR_CHANGE_MODE</a> </dd></dl>

</div>
</div>
<a id="ga98f6488cf0a57bc322ff332920585e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f6488cf0a57bc322ff332920585e00">&#9670;&nbsp;</a></span>hw_oqspi_set_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_div </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa">HW_OQSPI_CLK_DIV</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>OQSPIC clock divider</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf1e7a25d249366a3c1b1a72a688167aa" title="OQSPIC clock divider.">HW_OQSPI_CLK_DIV</a> </dd></dl>

</div>
</div>
<a id="gad75cdefc96f4297abe9105700eef49c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75cdefc96f4297abe9105700eef49c2">&#9670;&nbsp;</a></span>hw_oqspi_set_drive_current()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_drive_current </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc">HW_OQSPI_DRIVE_CURRENT</a>&#160;</td>
          <td class="paramname"><em>drive_current</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set drive current of OQSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">drive_current</td><td>OQSPIC pads drive current</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga4f1bb1ea74c9752cb0535ca12a416ecc" title="OQSPIC pads drive current strength.">HW_OQSPI_DRIVE_CURRENT</a> </dd></dl>

</div>
</div>
<a id="gab2284582a9eb8f3f07508cf4787a7ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2284582a9eb8f3f07508cf4787a7ec1">&#9670;&nbsp;</a></span>hw_oqspi_set_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dummy_bytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the number of dummy bytes in auto access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_bytes</td><td>Number of dummy bytes (0 - 32) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac045551f2f750f3b2f2cc5f07ba335e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac045551f2f750f3b2f2cc5f07ba335e3">&#9670;&nbsp;</a></span>hw_oqspi_set_dummy_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_dummy_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6">HW_OQSPI_DUMMY_MODE</a>&#160;</td>
          <td class="paramname"><em>dummy_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC dummy mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_mode</td><td>OQSPIC dummy mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7e41c240d85c2dfa79f22627f58315a6" title="OQSPIC clock cycle where the bus switches to Hi-Z during the transmission of dummy bytes.">HW_OQSPI_DUMMY_MODE</a> </dd></dl>

</div>
</div>
<a id="gacfa2432fcf8a35bd01166e97eb22bf22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa2432fcf8a35bd01166e97eb22bf22">&#9670;&nbsp;</a></span>hw_oqspi_set_erase_cs_idle_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_erase_cs_idle_delay </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>cs_idle_delay_nsec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the minimum number of clocks cycles that CS stays in idle mode, between a write enable, erase, erase suspend and erase resume instruction and the next consecutive command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cs_idle_delay_nsec</td><td>The minimum time in nsec that the CS signal stays idle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_freq_hz</td><td>The OQSPI controller clock frequency (in Hz) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa418d468abe16376f6a1ce8748f437b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa418d468abe16376f6a1ce8748f437b5">&#9670;&nbsp;</a></span>hw_oqspi_set_extra_byte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_extra_byte </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>extra_byte</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>half_disable_out</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set an extra byte to use with read instructions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">extra_byte</td><td>an extra byte transferred after the address asking memory to stay in continuous read mode or wait for a normal instruction after CS goes inactive </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>the mode of the SPI bus during the extra byte phase. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">half_disable_out</td><td>true - disable (hi-z) output during the transmission of bits [3:0] of extra byte false - transmit the complete extra byte</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>hw_oqspi_set_read_instruction </dd></dl>

</div>
</div>
<a id="gaaa0ed0a4155eaae840523c30214a8388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0ed0a4155eaae840523c30214a8388">&#9670;&nbsp;</a></span>hw_oqspi_set_full_buffer_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_full_buffer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131">HW_OQSPI_FULL_BUFFER_MODE</a>&#160;</td>
          <td class="paramname"><em>full_buffer_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC full buffer mode. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has meaning only for the read in auto mode</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">full_buffer_mode</td><td>OQSPIC full buffer mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga57f1a40549bd8ac20158c5d11e76c131" title="OQSPIC behavior in auto mode when the internal buffer is full and there are more data to be retrieved...">HW_OQSPI_FULL_BUFFER_MODE</a> </dd></dl>

</div>
</div>
<a id="gaff2bc1cd8f772f5c2e39d9ea6857e0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff2bc1cd8f772f5c2e39d9ea6857e0b5">&#9670;&nbsp;</a></span>hw_oqspi_set_hready_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_hready_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168">HW_OQSPI_HREADY_MODE</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC HReady signal mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>HReady signal mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga90b84a0ec2dac224c85866fcf1c08168" title="OQSPIC HREADY signal mode when accessing the WRITEDATA, READDATA and DUMMYDATA registers.">HW_OQSPI_HREADY_MODE</a> </dd></dl>

</div>
</div>
<a id="ga80a4d0ed7a61d21c72d3b719235f0265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a4d0ed7a61d21c72d3b719235f0265">&#9670;&nbsp;</a></span>hw_oqspi_set_io()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the direction and the level of OQSPIC IOs based on the Bus Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>The OQSPIC Bus Mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>bus_mode </dd></dl>

</div>
</div>
<a id="ga41e7d85b9a818d048f2fa5d551d2986a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e7d85b9a818d048f2fa5d551d2986a">&#9670;&nbsp;</a></span>hw_oqspi_set_io2_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io2_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OSPI_IO2 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>OSPI_IO2 direction</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Set OSPI_IO2 direction to HW_OQSPI_IO_DIR_OUTPUT only in Single or Dual SPI mode to control the /WP signal. When the Quad or Octal SPI is enabled, dir MUST be set to HW_OQSPI_IO_DIR_AUTO_SEL.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga9a920ea0879277b437458a4a0528d0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a920ea0879277b437458a4a0528d0a2">&#9670;&nbsp;</a></span>hw_oqspi_set_io2_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io2_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of OSPI_IO2 pad when OSPI_IO2 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>The value of OSPI_IO2 pad</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a" title="OQSPIC IO2/IO3 pad value.">HW_OQSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga2eec388956a77571b680dffe4fb1aa3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eec388956a77571b680dffe4fb1aa3b">&#9670;&nbsp;</a></span>hw_oqspi_set_io3_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io3_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OSPI_IO3 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>OSPI_IO3 direction</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Set OSPI_IO3 direction to HW_OQSPI_IO_DIR_OUTPUT only in Single or Dual SPI mode to control the /WP signal. When the Quad or Octal SPI is enabled, dir MUST be set to HW_OQSPI_IO_DIR_AUTO_SEL.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="ga5951ca0df71a0123caebe1a6ed2d1645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5951ca0df71a0123caebe1a6ed2d1645">&#9670;&nbsp;</a></span>hw_oqspi_set_io3_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io3_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a">HW_OQSPI_IO_VALUE</a>&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of OSPI_IO3 pad when OSPI_IO3 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>The value of OSPI_IO3 pad</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad2e50e10c89b1c589e00e13b48e6aa5a" title="OQSPIC IO2/IO3 pad value.">HW_OQSPI_IO_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga7f96f76ec23cd338011be2b2ce2777c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f96f76ec23cd338011be2b2ce2777c7">&#9670;&nbsp;</a></span>hw_oqspi_set_io4_7_direction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io4_7_direction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad">HW_OQSPI_IO_DIR</a>&#160;</td>
          <td class="paramname"><em>dir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OSPI_IO4 - OSPI_IO7 direction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dir</td><td>OSPI_IO4 - OSPI_IO7 direction</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Set OSPI_IO4 - OSPI_IO7 direction to HW_OQSPI_IO_DIR_OUTPUT only in Single or Dual SPI mode to control the /WP signal. When the Quad or Octal SPI is enabled, dir MUST be set to HW_OQSPI_IO_DIR_AUTO_SEL.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaf2a4d8ed653f24e808aa9bffe08522ad" title="OQSPIC pad direction.">HW_OQSPI_IO_DIR</a> </dd></dl>

</div>
</div>
<a id="gabf631ad8c8a4c695efaccc5e624f6661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf631ad8c8a4c695efaccc5e624f6661">&#9670;&nbsp;</a></span>hw_oqspi_set_io4_7_value()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_io4_7_value </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49">HW_OQSPI_IO4_7_VALUE</a>&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the value of OSPI_IO4-7 pads when OSPI_IO4-7 direction is output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>The value of OSPI_IO4-7 pads</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gab92e0308c35de044b7472d1349844a49" title="OQSPIC IO4-7 pads values.">HW_OQSPI_IO4_7_VALUE</a> </dd></dl>

</div>
</div>
<a id="ga0e240ca40bb4cc736bd09d5e3bd33952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e240ca40bb4cc736bd09d5e3bd33952">&#9670;&nbsp;</a></span>hw_oqspi_set_manual_access_bus_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_manual_access_bus_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c">HW_OQSPI_BUS_MODE</a>&#160;</td>
          <td class="paramname"><em>bus_mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC bus mode in manual access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_mode</td><td>OQSPIC bus mode in manual access mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gad97721965f32d3cd669a5d04a51e1d6c" title="OQSPIC bus mode.">HW_OQSPI_BUS_MODE</a> </dd></dl>

</div>
</div>
<a id="gacf8cf3933b102c484da72087dd2cc97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf8cf3933b102c484da72087dd2cc97f">&#9670;&nbsp;</a></span>hw_oqspi_set_mapped_addr_read_access_response()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_mapped_addr_read_access_response </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a>&#160;</td>
          <td class="paramname"><em>read_access_response</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC AHB bus error response when a read is performed in the address space where the flash device is mapped and the Auto mode is not enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">read_access_response</td><td>AHB bus read access response</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga6cd5a41492db69fb928c0f89c46b3cfa" title="OQSPIC AHB bus error response when a read is performed in the address space where the flash device is...">HW_OQSPI_MAPPED_ADDR_RD_ACC_RESPONSE</a> </dd></dl>

</div>
</div>
<a id="ga4a4e5acf11727035a40e8cef48b527cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4e5acf11727035a40e8cef48b527cb">&#9670;&nbsp;</a></span>hw_oqspi_set_opcode_len()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_opcode_len </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794">HW_OQSPI_OPCODE_LEN</a>&#160;</td>
          <td class="paramname"><em>opcode_len</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC opcode length in auto mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">opcode_len</td><td>OQSPIC opcode length in auto mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga03bc660dd8587ac11447e440b1c64794" title="The opcode length of the command phase.">HW_OQSPI_OPCODE_LEN</a> </dd></dl>

</div>
</div>
<a id="gaa5ec19511a4f23c950e5030e72db13f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ec19511a4f23c950e5030e72db13f5">&#9670;&nbsp;</a></span>hw_oqspi_set_read_cs_idle_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_read_cs_idle_delay </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>cs_idle_delay_nsec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_freq_hz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the minimum number of clocks cycles that CS stays in idle mode, between two consecutive read commands. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cs_idle_delay_nsec</td><td>The minimum time in nsec that the CS signal stays idle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_freq_hz</td><td>The OQSPI controller clock frequency (in Hz) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d88f6d935fa2d7dfd80c1bcd4e7fc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d88f6d935fa2d7dfd80c1bcd4e7fc47">&#9670;&nbsp;</a></span>hw_oqspi_set_read_pipe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_read_pipe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2">HW_OQSPI_READ_PIPE</a>&#160;</td>
          <td class="paramname"><em>read_pipe</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC data read pipe status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">read_pipe</td><td>Status of data read pipe</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga97a712dc37b914dfd8cf2e3ad77e0ba2" title="OQSPIC read pipe setting.">HW_OQSPI_READ_PIPE</a> </dd></dl>

</div>
</div>
<a id="gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1cc2b1a3d80bd21c01dbcc6cd5aa86">&#9670;&nbsp;</a></span>hw_oqspi_set_read_pipe_clock_delay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_read_pipe_clock_delay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b">HW_OQSPI_READ_PIPE_DELAY</a>&#160;</td>
          <td class="paramname"><em>delay</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the OQSPIC read pipe clock delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>Read pipe clock delay</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga7c79f4b66eeff970375055dba1b3d05b" title="OQSPIC Read pipe clock delay in relation to the falling edge of OSPI_SCK.">HW_OQSPI_READ_PIPE_DELAY</a> </dd></dl>

</div>
</div>
<a id="ga8c8109b4bb851a6968d365f0b3f90bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8109b4bb851a6968d365f0b3f90bd2">&#9670;&nbsp;</a></span>hw_oqspi_set_read_sampling_edge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_read_sampling_edge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a">HW_OQSPI_SAMPLING_EDGE</a>&#160;</td>
          <td class="paramname"><em>edge</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set OQSPIC read sampling edge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">edge</td><td>Read sampling edge</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#ga51a285d9467b5bfa6b014e86bcf5000a" title="OQSPIC clock edge setting for the sampling of the incoming data when the read pipe is disabled.">HW_OQSPI_SAMPLING_EDGE</a> </dd></dl>

</div>
</div>
<a id="gad4de5b6986066a05441642b6a93b7b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4de5b6986066a05441642b6a93b7b2e">&#9670;&nbsp;</a></span>hw_oqspi_set_read_status_dummy_bytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_read_status_dummy_bytes </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dummy_bytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the number of dummy bytes during the read status instruction in auto access mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dummy_bytes</td><td>Number of dummy bytes (0 - 16) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7bb528431b47dcde8f181da5baec9662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb528431b47dcde8f181da5baec9662">&#9670;&nbsp;</a></span>hw_oqspi_set_slew_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_set_slew_rate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139">HW_OQSPI_SLEW_RATE</a>&#160;</td>
          <td class="paramname"><em>slew_rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set slew rate of OQSPIC pads. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">slew_rate</td><td>OQSPIC pads slew rate</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___o_q_s_p_i.html#gaba14c7c623ad217e168c2f083436c139" title="OQSPIC pads slew rate.">HW_OQSPI_SLEW_RATE</a> </dd></dl>

</div>
</div>
<a id="gad0db740ee01c39bcfd13a0aa7ae2e053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0db740ee01c39bcfd13a0aa7ae2e053">&#9670;&nbsp;</a></span>hw_oqspi_suspend_resume_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_suspend_resume_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html">hw_oqspi_suspend_resume_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the program and erase suspend/resume instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the program and erase suspend/resume instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__suspend__resume__instr__config__t.html" title="OQSPIC Erase suspend/resume instruction structure (auto access mode)">hw_oqspi_suspend_resume_instr_config_t</a> </dd></dl>

</div>
</div>
<a id="ga6650e563c3c24a3ad7612a89c2dd312a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6650e563c3c24a3ad7612a89c2dd312a">&#9670;&nbsp;</a></span>hw_oqspi_use_io4_7_as_gpio()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_use_io4_7_as_gpio </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable using the upper 4 pins of the OQSPI controller as GPIO. </p>
<dl class="section warning"><dt>Warning</dt><dd>By enabling this feature, the OQSPIC does not control the aforementioned pins anymore and therefore the OCTA bus mode cannot be used. </dd></dl>

</div>
</div>
<a id="gaf67ebe8bdc94b95cb223335843bed070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf67ebe8bdc94b95cb223335843bed070">&#9670;&nbsp;</a></span>hw_oqspi_write16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_write16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 16 bits data transfer from the OQSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>16 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga35283b69128f1a92ba4db2fa179640d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35283b69128f1a92ba4db2fa179640d2">&#9670;&nbsp;</a></span>hw_oqspi_write32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_write32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 32 bits data transfer from the OQSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>32 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga591d822300132f124d5fd591879680cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591d822300132f124d5fd591879680cd">&#9670;&nbsp;</a></span>hw_oqspi_write8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_write8 </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate 8 bits data transfer from the OQSPIC to the external device (manual mode) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>8 bits value to be written on the device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae0c5711cd832c390cab8b19db0024abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0c5711cd832c390cab8b19db0024abf">&#9670;&nbsp;</a></span>hw_oqspi_write_enable_instr_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_oqspi_write_enable_instr_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhw__oqspi__write__enable__instr__config__t.html">hw_oqspi_write_enable_instr_config_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the write enable instruction of the OQSPIC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Pointer to configuration structure of the write enable instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structhw__oqspi__write__enable__instr__config__t.html" title="OQSPIC write enable instruction configuration structure (auto access mode)">hw_oqspi_write_enable_instr_config_t</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:41 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
