/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LCD */
#define LCD_Cntl_Port_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_Cntl_Port_Sync_ctrl_reg__0__POS 0
#define LCD_Cntl_Port_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_Cntl_Port_Sync_ctrl_reg__1__POS 1
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_Cntl_Port_Sync_ctrl_reg__2__POS 2
#define LCD_Cntl_Port_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_Cntl_Port_Sync_ctrl_reg__3__POS 3
#define LCD_Cntl_Port_Sync_ctrl_reg__4__MASK 0x10u
#define LCD_Cntl_Port_Sync_ctrl_reg__4__POS 4
#define LCD_Cntl_Port_Sync_ctrl_reg__5__MASK 0x20u
#define LCD_Cntl_Port_Sync_ctrl_reg__5__POS 5
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK 0x3Fu
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* pinE */
#define pinE__0__DR CYREG_GPIO_PRT0_DR
#define pinE__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinE__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinE__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinE__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinE__0__HSIOM_MASK 0x000F0000u
#define pinE__0__HSIOM_SHIFT 16u
#define pinE__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinE__0__INTR CYREG_GPIO_PRT0_INTR
#define pinE__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinE__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinE__0__MASK 0x10u
#define pinE__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinE__0__OUT_SEL_SHIFT 8u
#define pinE__0__OUT_SEL_VAL 1u
#define pinE__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinE__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinE__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinE__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinE__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinE__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinE__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinE__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinE__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinE__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinE__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinE__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinE__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinE__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinE__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinE__0__PC CYREG_GPIO_PRT0_PC
#define pinE__0__PC2 CYREG_GPIO_PRT0_PC2
#define pinE__0__PORT 0u
#define pinE__0__PS CYREG_GPIO_PRT0_PS
#define pinE__0__SHIFT 4u
#define pinE__DR CYREG_GPIO_PRT0_DR
#define pinE__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinE__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinE__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinE__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinE__INTR CYREG_GPIO_PRT0_INTR
#define pinE__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinE__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinE__MASK 0x10u
#define pinE__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinE__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinE__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinE__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinE__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinE__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinE__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinE__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinE__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinE__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinE__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinE__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinE__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinE__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinE__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinE__PC CYREG_GPIO_PRT0_PC
#define pinE__PC2 CYREG_GPIO_PRT0_PC2
#define pinE__PORT 0u
#define pinE__PS CYREG_GPIO_PRT0_PS
#define pinE__SHIFT 4u

/* LED_1 */
#define LED_1__0__DR CYREG_GPIO_PRT3_DR
#define LED_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_1__0__HSIOM_MASK 0x0F000000u
#define LED_1__0__HSIOM_SHIFT 24u
#define LED_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_1__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_1__0__MASK 0x40u
#define LED_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LED_1__0__OUT_SEL_SHIFT 12u
#define LED_1__0__OUT_SEL_VAL 0u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_1__0__PC CYREG_GPIO_PRT3_PC
#define LED_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_1__0__PORT 3u
#define LED_1__0__PS CYREG_GPIO_PRT3_PS
#define LED_1__0__SHIFT 6u
#define LED_1__DR CYREG_GPIO_PRT3_DR
#define LED_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_1__INTR CYREG_GPIO_PRT3_INTR
#define LED_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_1__MASK 0x40u
#define LED_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_1__PC CYREG_GPIO_PRT3_PC
#define LED_1__PC2 CYREG_GPIO_PRT3_PC2
#define LED_1__PORT 3u
#define LED_1__PS CYREG_GPIO_PRT3_PS
#define LED_1__SHIFT 6u

/* LED_2 */
#define LED_2__0__DR CYREG_GPIO_PRT3_DR
#define LED_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_2__0__HSIOM_MASK 0xF0000000u
#define LED_2__0__HSIOM_SHIFT 28u
#define LED_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_2__0__MASK 0x80u
#define LED_2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define LED_2__0__OUT_SEL_SHIFT 14u
#define LED_2__0__OUT_SEL_VAL 1u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_2__0__PC CYREG_GPIO_PRT3_PC
#define LED_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_2__0__PORT 3u
#define LED_2__0__PS CYREG_GPIO_PRT3_PS
#define LED_2__0__SHIFT 7u
#define LED_2__DR CYREG_GPIO_PRT3_DR
#define LED_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__INTR CYREG_GPIO_PRT3_INTR
#define LED_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_2__MASK 0x80u
#define LED_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_2__PC CYREG_GPIO_PRT3_PC
#define LED_2__PC2 CYREG_GPIO_PRT3_PC2
#define LED_2__PORT 3u
#define LED_2__PS CYREG_GPIO_PRT3_PS
#define LED_2__SHIFT 7u

/* pinRS */
#define pinRS__0__DR CYREG_GPIO_PRT0_DR
#define pinRS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinRS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinRS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinRS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinRS__0__HSIOM_MASK 0x00F00000u
#define pinRS__0__HSIOM_SHIFT 20u
#define pinRS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinRS__0__INTR CYREG_GPIO_PRT0_INTR
#define pinRS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinRS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinRS__0__MASK 0x20u
#define pinRS__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinRS__0__OUT_SEL_SHIFT 10u
#define pinRS__0__OUT_SEL_VAL 0u
#define pinRS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRS__0__PC CYREG_GPIO_PRT0_PC
#define pinRS__0__PC2 CYREG_GPIO_PRT0_PC2
#define pinRS__0__PORT 0u
#define pinRS__0__PS CYREG_GPIO_PRT0_PS
#define pinRS__0__SHIFT 5u
#define pinRS__DR CYREG_GPIO_PRT0_DR
#define pinRS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinRS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinRS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinRS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinRS__INTR CYREG_GPIO_PRT0_INTR
#define pinRS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinRS__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinRS__MASK 0x20u
#define pinRS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRS__PC CYREG_GPIO_PRT0_PC
#define pinRS__PC2 CYREG_GPIO_PRT0_PC2
#define pinRS__PORT 0u
#define pinRS__PS CYREG_GPIO_PRT0_PS
#define pinRS__SHIFT 5u

/* pinDB4 */
#define pinDB4__0__DR CYREG_GPIO_PRT1_DR
#define pinDB4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinDB4__0__HSIOM_MASK 0x0000F000u
#define pinDB4__0__HSIOM_SHIFT 12u
#define pinDB4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB4__0__INTR CYREG_GPIO_PRT1_INTR
#define pinDB4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB4__0__MASK 0x08u
#define pinDB4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define pinDB4__0__OUT_SEL_SHIFT 6u
#define pinDB4__0__OUT_SEL_VAL 1u
#define pinDB4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB4__0__PC CYREG_GPIO_PRT1_PC
#define pinDB4__0__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB4__0__PORT 1u
#define pinDB4__0__PS CYREG_GPIO_PRT1_PS
#define pinDB4__0__SHIFT 3u
#define pinDB4__DR CYREG_GPIO_PRT1_DR
#define pinDB4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB4__INTR CYREG_GPIO_PRT1_INTR
#define pinDB4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB4__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB4__MASK 0x08u
#define pinDB4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB4__PC CYREG_GPIO_PRT1_PC
#define pinDB4__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB4__PORT 1u
#define pinDB4__PS CYREG_GPIO_PRT1_PS
#define pinDB4__SHIFT 3u

/* pinDB5 */
#define pinDB5__0__DR CYREG_GPIO_PRT1_DR
#define pinDB5__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB5__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB5__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinDB5__0__HSIOM_MASK 0x00000F00u
#define pinDB5__0__HSIOM_SHIFT 8u
#define pinDB5__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB5__0__INTR CYREG_GPIO_PRT1_INTR
#define pinDB5__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB5__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB5__0__MASK 0x04u
#define pinDB5__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define pinDB5__0__OUT_SEL_SHIFT 4u
#define pinDB5__0__OUT_SEL_VAL 0u
#define pinDB5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB5__0__PC CYREG_GPIO_PRT1_PC
#define pinDB5__0__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB5__0__PORT 1u
#define pinDB5__0__PS CYREG_GPIO_PRT1_PS
#define pinDB5__0__SHIFT 2u
#define pinDB5__DR CYREG_GPIO_PRT1_DR
#define pinDB5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB5__INTR CYREG_GPIO_PRT1_INTR
#define pinDB5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB5__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB5__MASK 0x04u
#define pinDB5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB5__PC CYREG_GPIO_PRT1_PC
#define pinDB5__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB5__PORT 1u
#define pinDB5__PS CYREG_GPIO_PRT1_PS
#define pinDB5__SHIFT 2u

/* pinDB6 */
#define pinDB6__0__DR CYREG_GPIO_PRT1_DR
#define pinDB6__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB6__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB6__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinDB6__0__HSIOM_MASK 0x000000F0u
#define pinDB6__0__HSIOM_SHIFT 4u
#define pinDB6__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB6__0__INTR CYREG_GPIO_PRT1_INTR
#define pinDB6__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB6__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB6__0__MASK 0x02u
#define pinDB6__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define pinDB6__0__OUT_SEL_SHIFT 2u
#define pinDB6__0__OUT_SEL_VAL 3u
#define pinDB6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB6__0__PC CYREG_GPIO_PRT1_PC
#define pinDB6__0__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB6__0__PORT 1u
#define pinDB6__0__PS CYREG_GPIO_PRT1_PS
#define pinDB6__0__SHIFT 1u
#define pinDB6__DR CYREG_GPIO_PRT1_DR
#define pinDB6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB6__INTR CYREG_GPIO_PRT1_INTR
#define pinDB6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB6__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB6__MASK 0x02u
#define pinDB6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB6__PC CYREG_GPIO_PRT1_PC
#define pinDB6__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB6__PORT 1u
#define pinDB6__PS CYREG_GPIO_PRT1_PS
#define pinDB6__SHIFT 1u

/* pinDB7 */
#define pinDB7__0__DR CYREG_GPIO_PRT1_DR
#define pinDB7__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB7__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB7__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB7__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinDB7__0__HSIOM_MASK 0x0000000Fu
#define pinDB7__0__HSIOM_SHIFT 0u
#define pinDB7__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB7__0__INTR CYREG_GPIO_PRT1_INTR
#define pinDB7__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB7__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB7__0__MASK 0x01u
#define pinDB7__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define pinDB7__0__OUT_SEL_SHIFT 0u
#define pinDB7__0__OUT_SEL_VAL 2u
#define pinDB7__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB7__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB7__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB7__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB7__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB7__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB7__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB7__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB7__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB7__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB7__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB7__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB7__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB7__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB7__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB7__0__PC CYREG_GPIO_PRT1_PC
#define pinDB7__0__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB7__0__PORT 1u
#define pinDB7__0__PS CYREG_GPIO_PRT1_PS
#define pinDB7__0__SHIFT 0u
#define pinDB7__DR CYREG_GPIO_PRT1_DR
#define pinDB7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pinDB7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pinDB7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pinDB7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB7__INTR CYREG_GPIO_PRT1_INTR
#define pinDB7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pinDB7__INTSTAT CYREG_GPIO_PRT1_INTR
#define pinDB7__MASK 0x01u
#define pinDB7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinDB7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinDB7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinDB7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinDB7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinDB7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinDB7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinDB7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinDB7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinDB7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinDB7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinDB7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinDB7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinDB7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinDB7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinDB7__PC CYREG_GPIO_PRT1_PC
#define pinDB7__PC2 CYREG_GPIO_PRT1_PC2
#define pinDB7__PORT 1u
#define pinDB7__PS CYREG_GPIO_PRT1_PS
#define pinDB7__SHIFT 0u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock_1__DIV_ID 0x00000043u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_PWM */
#define Clock_PWM__CTRL_REGISTER CYREG_PERI_PCLK_CTL9
#define Clock_PWM__DIV_ID 0x00000042u
#define Clock_PWM__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_PWM__PA_DIV_ID 0x000000FFu

/* LED_CONTROL */
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define LED_CONTROL_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define LED_CONTROL_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define LED_CONTROL_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define LED_CONTROL_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define LED_CONTROL_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define LED_CONTROL_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define LED_CONTROL_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define LED_CONTROL_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define LED_CONTROL_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define LED_CONTROL_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define LED_CONTROL_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define LED_CONTROL_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define LED_CONTROL_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Pin_PWM_Out */
#define Pin_PWM_Out__0__DR CYREG_GPIO_PRT3_DR
#define Pin_PWM_Out__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_PWM_Out__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_PWM_Out__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_PWM_Out__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_PWM_Out__0__HSIOM_MASK 0x00F00000u
#define Pin_PWM_Out__0__HSIOM_SHIFT 20u
#define Pin_PWM_Out__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out__0__MASK 0x20u
#define Pin_PWM_Out__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out__0__OUT_SEL_SHIFT 10u
#define Pin_PWM_Out__0__OUT_SEL_VAL -1u
#define Pin_PWM_Out__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_Out__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_Out__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_Out__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_Out__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_Out__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_Out__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_Out__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_Out__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_Out__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_Out__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_Out__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_Out__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_Out__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_Out__0__PC CYREG_GPIO_PRT3_PC
#define Pin_PWM_Out__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_PWM_Out__0__PORT 3u
#define Pin_PWM_Out__0__PS CYREG_GPIO_PRT3_PS
#define Pin_PWM_Out__0__SHIFT 5u
#define Pin_PWM_Out__DR CYREG_GPIO_PRT3_DR
#define Pin_PWM_Out__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_PWM_Out__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_PWM_Out__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_PWM_Out__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out__INTR CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out__MASK 0x20u
#define Pin_PWM_Out__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_Out__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_Out__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_Out__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_Out__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_Out__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_Out__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_Out__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_Out__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_Out__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_Out__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_Out__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_Out__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_Out__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_Out__PC CYREG_GPIO_PRT3_PC
#define Pin_PWM_Out__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_PWM_Out__PORT 3u
#define Pin_PWM_Out__PS CYREG_GPIO_PRT3_PS
#define Pin_PWM_Out__SHIFT 5u
#define Pin_PWM_Out_1__0__DR CYREG_GPIO_PRT3_DR
#define Pin_PWM_Out_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_PWM_Out_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_PWM_Out_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_PWM_Out_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_PWM_Out_1__0__HSIOM_MASK 0x000F0000u
#define Pin_PWM_Out_1__0__HSIOM_SHIFT 16u
#define Pin_PWM_Out_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out_1__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out_1__0__MASK 0x10u
#define Pin_PWM_Out_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out_1__0__OUT_SEL_SHIFT 8u
#define Pin_PWM_Out_1__0__OUT_SEL_VAL 2u
#define Pin_PWM_Out_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_Out_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_Out_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_Out_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_Out_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_Out_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_Out_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_Out_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_Out_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_Out_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_Out_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_Out_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_Out_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_Out_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_Out_1__0__PC CYREG_GPIO_PRT3_PC
#define Pin_PWM_Out_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_PWM_Out_1__0__PORT 3u
#define Pin_PWM_Out_1__0__PS CYREG_GPIO_PRT3_PS
#define Pin_PWM_Out_1__0__SHIFT 4u
#define Pin_PWM_Out_1__DR CYREG_GPIO_PRT3_DR
#define Pin_PWM_Out_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_PWM_Out_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_PWM_Out_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_PWM_Out_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out_1__INTR CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_PWM_Out_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_PWM_Out_1__MASK 0x10u
#define Pin_PWM_Out_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_PWM_Out_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_PWM_Out_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_PWM_Out_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_PWM_Out_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_PWM_Out_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_PWM_Out_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_PWM_Out_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_PWM_Out_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_PWM_Out_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_PWM_Out_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_PWM_Out_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_PWM_Out_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_PWM_Out_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_PWM_Out_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_PWM_Out_1__PC CYREG_GPIO_PRT3_PC
#define Pin_PWM_Out_1__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_PWM_Out_1__PORT 3u
#define Pin_PWM_Out_1__PS CYREG_GPIO_PRT3_PS
#define Pin_PWM_Out_1__SHIFT 4u

/* CapSense_CSD */
#define CapSense_CSD_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_CSD_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CSD_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CSD_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CSD_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_CSD_Cmod__0__HSIOM_MASK 0x0000000Fu
#define CapSense_CSD_Cmod__0__HSIOM_SHIFT 0u
#define CapSense_CSD_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__0__MASK 0x01u
#define CapSense_CSD_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_CSD_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CSD_Cmod__0__PORT 4u
#define CapSense_CSD_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_CSD_Cmod__0__SHIFT 0u
#define CapSense_CSD_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_CSD_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CSD_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CSD_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CSD_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__Cmod__MASK 0x01u
#define CapSense_CSD_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_CSD_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CSD_Cmod__Cmod__PORT 4u
#define CapSense_CSD_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_CSD_Cmod__Cmod__SHIFT 0u
#define CapSense_CSD_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_CSD_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CSD_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CSD_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CSD_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CSD_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CSD_Cmod__MASK 0x01u
#define CapSense_CSD_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_CSD_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CSD_Cmod__PORT 4u
#define CapSense_CSD_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_CSD_Cmod__SHIFT 0u
#define CapSense_CSD_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_CSD_FFB__CSD_PWM CYREG_CSD_PWM
#define CapSense_CSD_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_CSD_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_CSD_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_CSD_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_CSD_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_CSD_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_CSD_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_CSD_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_CSD_ISR__INTC_MASK 0x10000u
#define CapSense_CSD_ISR__INTC_NUMBER 16u
#define CapSense_CSD_ISR__INTC_PRIOR_MASK 0xC0u
#define CapSense_CSD_ISR__INTC_PRIOR_NUM 3u
#define CapSense_CSD_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_CSD_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_CSD_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_CSD_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define CapSense_CSD_SampleClk__DIV_ID 0x00000040u
#define CapSense_CSD_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_CSD_SampleClk__PA_DIV_ID 0x000000FFu
#define CapSense_CSD_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define CapSense_CSD_SenseClk__DIV_ID 0x00000041u
#define CapSense_CSD_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_CSD_SenseClk__PA_DIV_ID 0x000000FFu
#define CapSense_CSD_Sns__0__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_CSD_Sns__0__HSIOM_MASK 0x000000F0u
#define CapSense_CSD_Sns__0__HSIOM_SHIFT 4u
#define CapSense_CSD_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__0__MASK 0x02u
#define CapSense_CSD_Sns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__0__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__0__PORT 2u
#define CapSense_CSD_Sns__0__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__0__SHIFT 1u
#define CapSense_CSD_Sns__1__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_CSD_Sns__1__HSIOM_MASK 0x00000F00u
#define CapSense_CSD_Sns__1__HSIOM_SHIFT 8u
#define CapSense_CSD_Sns__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__1__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__1__MASK 0x04u
#define CapSense_CSD_Sns__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__1__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__1__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__1__PORT 2u
#define CapSense_CSD_Sns__1__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__1__SHIFT 2u
#define CapSense_CSD_Sns__2__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_CSD_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_CSD_Sns__2__HSIOM_SHIFT 12u
#define CapSense_CSD_Sns__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__2__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__2__MASK 0x08u
#define CapSense_CSD_Sns__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__2__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__2__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__2__PORT 2u
#define CapSense_CSD_Sns__2__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__2__SHIFT 3u
#define CapSense_CSD_Sns__3__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_CSD_Sns__3__HSIOM_MASK 0x000F0000u
#define CapSense_CSD_Sns__3__HSIOM_SHIFT 16u
#define CapSense_CSD_Sns__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__3__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__3__MASK 0x10u
#define CapSense_CSD_Sns__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__3__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__3__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__3__PORT 2u
#define CapSense_CSD_Sns__3__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__3__SHIFT 4u
#define CapSense_CSD_Sns__4__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_CSD_Sns__4__HSIOM_MASK 0x00F00000u
#define CapSense_CSD_Sns__4__HSIOM_SHIFT 20u
#define CapSense_CSD_Sns__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__4__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__4__MASK 0x20u
#define CapSense_CSD_Sns__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__4__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__4__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__4__PORT 2u
#define CapSense_CSD_Sns__4__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__4__SHIFT 5u
#define CapSense_CSD_Sns__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__MASK 0x02u
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PORT 2u
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__LinearSlider0_e0__LS__SHIFT 1u
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__MASK 0x04u
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PORT 2u
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__LinearSlider0_e1__LS__SHIFT 2u
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__MASK 0x08u
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PORT 2u
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__LinearSlider0_e2__LS__SHIFT 3u
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__MASK 0x10u
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PORT 2u
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__LinearSlider0_e3__LS__SHIFT 4u
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__DR CYREG_GPIO_PRT2_DR
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__INTR CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__INTSTAT CYREG_GPIO_PRT2_INTR
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__MASK 0x20u
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PORT 2u
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__PS CYREG_GPIO_PRT2_PS
#define CapSense_CSD_Sns__LinearSlider0_e4__LS__SHIFT 5u
#define CapSense_CSD_Sns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_CSD_Sns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_CSD_Sns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_CSD_Sns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_CSD_Sns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_CSD_Sns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_CSD_Sns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_CSD_Sns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_CSD_Sns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_CSD_Sns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_CSD_Sns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_CSD_Sns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_CSD_Sns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_CSD_Sns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_CSD_Sns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_CSD_Sns__PC CYREG_GPIO_PRT2_PC
#define CapSense_CSD_Sns__PC2 CYREG_GPIO_PRT2_PC2
#define CapSense_CSD_Sns__PORT 2u
#define CapSense_CSD_Sns__PS CYREG_GPIO_PRT2_PS

/* PWMBacklight */
#define PWMBacklight_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWMBacklight_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWMBacklight_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWMBacklight_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWMBacklight_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWMBacklight_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWMBacklight_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWMBacklight_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWMBacklight_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_JoyStick */
#define Pin_JoyStick__0__DR CYREG_GPIO_PRT3_DR
#define Pin_JoyStick__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_JoyStick__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_JoyStick__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_JoyStick__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_JoyStick__0__HSIOM_MASK 0x0000000Fu
#define Pin_JoyStick__0__HSIOM_SHIFT 0u
#define Pin_JoyStick__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_JoyStick__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_JoyStick__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_JoyStick__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_JoyStick__0__MASK 0x01u
#define Pin_JoyStick__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_JoyStick__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_JoyStick__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_JoyStick__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_JoyStick__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_JoyStick__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_JoyStick__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_JoyStick__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_JoyStick__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_JoyStick__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_JoyStick__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_JoyStick__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_JoyStick__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_JoyStick__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_JoyStick__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_JoyStick__0__PC CYREG_GPIO_PRT3_PC
#define Pin_JoyStick__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_JoyStick__0__PORT 3u
#define Pin_JoyStick__0__PS CYREG_GPIO_PRT3_PS
#define Pin_JoyStick__0__SHIFT 0u
#define Pin_JoyStick__DR CYREG_GPIO_PRT3_DR
#define Pin_JoyStick__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_JoyStick__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_JoyStick__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_JoyStick__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_JoyStick__INTR CYREG_GPIO_PRT3_INTR
#define Pin_JoyStick__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_JoyStick__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_JoyStick__MASK 0x01u
#define Pin_JoyStick__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_JoyStick__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_JoyStick__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_JoyStick__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_JoyStick__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_JoyStick__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_JoyStick__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_JoyStick__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_JoyStick__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_JoyStick__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_JoyStick__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_JoyStick__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_JoyStick__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_JoyStick__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_JoyStick__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_JoyStick__PC CYREG_GPIO_PRT3_PC
#define Pin_JoyStick__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_JoyStick__PORT 3u
#define Pin_JoyStick__PS CYREG_GPIO_PRT3_PS
#define Pin_JoyStick__SHIFT 0u

/* pinBacklight */
#define pinBacklight__0__DR CYREG_GPIO_PRT0_DR
#define pinBacklight__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinBacklight__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinBacklight__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinBacklight__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinBacklight__0__HSIOM_MASK 0x00000F00u
#define pinBacklight__0__HSIOM_SHIFT 8u
#define pinBacklight__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinBacklight__0__INTR CYREG_GPIO_PRT0_INTR
#define pinBacklight__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinBacklight__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinBacklight__0__MASK 0x04u
#define pinBacklight__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinBacklight__0__OUT_SEL_SHIFT 4u
#define pinBacklight__0__OUT_SEL_VAL -1u
#define pinBacklight__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinBacklight__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinBacklight__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinBacklight__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinBacklight__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinBacklight__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinBacklight__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinBacklight__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinBacklight__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinBacklight__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinBacklight__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinBacklight__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinBacklight__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinBacklight__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinBacklight__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinBacklight__0__PC CYREG_GPIO_PRT0_PC
#define pinBacklight__0__PC2 CYREG_GPIO_PRT0_PC2
#define pinBacklight__0__PORT 0u
#define pinBacklight__0__PS CYREG_GPIO_PRT0_PS
#define pinBacklight__0__SHIFT 2u
#define pinBacklight__DR CYREG_GPIO_PRT0_DR
#define pinBacklight__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define pinBacklight__DR_INV CYREG_GPIO_PRT0_DR_INV
#define pinBacklight__DR_SET CYREG_GPIO_PRT0_DR_SET
#define pinBacklight__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define pinBacklight__INTR CYREG_GPIO_PRT0_INTR
#define pinBacklight__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define pinBacklight__INTSTAT CYREG_GPIO_PRT0_INTR
#define pinBacklight__MASK 0x04u
#define pinBacklight__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinBacklight__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinBacklight__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinBacklight__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinBacklight__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinBacklight__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinBacklight__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinBacklight__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinBacklight__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinBacklight__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinBacklight__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinBacklight__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinBacklight__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinBacklight__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinBacklight__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinBacklight__PC CYREG_GPIO_PRT0_PC
#define pinBacklight__PC2 CYREG_GPIO_PRT0_PC2
#define pinBacklight__PORT 0u
#define pinBacklight__PS CYREG_GPIO_PRT0_PS
#define pinBacklight__SHIFT 2u

/* ADC_SAR_Seq_Button */
#define ADC_SAR_Seq_Button_cy_psoc4_sar__CLOCK_DIV_ID 0x00000044u
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_Button_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_Seq_Button_intClock__DIV_ID 0x00000044u
#define ADC_SAR_Seq_Button_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define ADC_SAR_Seq_Button_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_Button_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_Button_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_Button_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_Button_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_Button_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_Button_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "CapSense_CSD_P4_Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
