
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.834732                       # Number of seconds simulated
sim_ticks                                5834731670000                       # Number of ticks simulated
final_tick                               5834731670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1229065                       # Simulator instruction rate (inst/s)
host_op_rate                                  1969100                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7695002868                       # Simulator tick rate (ticks/s)
host_mem_usage                                 673508                       # Number of bytes of host memory used
host_seconds                                   758.25                       # Real time elapsed on the host
sim_insts                                   931937813                       # Number of instructions simulated
sim_ops                                    1493068863                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1180800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1228032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890163968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890163968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13908812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13908812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               8095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             202374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                210469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          8095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       152562966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152562966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       152562966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              8095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            202374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152773435                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884776                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936674                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649887                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11669463340                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937813                       # Number of instructions committed
system.cpu.committedOps                    1493068863                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560089                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585124                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560089                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287787                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170719                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292065                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371035                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235495                       # number of memory refs
system.cpu.num_load_insts                   382884769                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11669463340                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937649                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506520      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492245     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561991      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883791     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068863                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.982709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.352534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.982709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600520                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379776027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379776027                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       718074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718074                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380494101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380494101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380494101                       # number of overall hits
system.cpu.dcache.overall_hits::total       380494101                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632652                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58741401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58741401                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58741401                       # number of overall misses
system.cpu.dcache.overall_misses::total      58741401                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76407400000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76407400000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4035937838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4035937838000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4112345238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4112345238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4112345238000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4112345238000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235502                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235502                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235502                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133736                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24578.182414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24578.182414                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72546.206102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72546.206102                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70007.612484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70007.612484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70007.612484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70007.612484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5788                       # number of writebacks
system.cpu.dcache.writebacks::total              5788                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108749                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632652                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58741401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58741401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58741401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58741401                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73298651000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73298651000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3980305186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3980305186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4053603837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4053603837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4053603837000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4053603837000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23578.182414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23578.182414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71546.206102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71546.206102                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69007.612484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69007.612484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69007.612484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69007.612484                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129004                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.889722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649887                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1774669.162698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   460.889722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.900175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300530                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649131                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649131                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649131                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    243573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243573500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    243573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243573500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    243573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243573500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649887                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 322187.169312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 322187.169312                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 322187.169312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 322187.169312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 322187.169312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 322187.169312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    242817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    242817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    242817500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242817500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 321187.169312                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 321187.169312                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 321187.169312                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 321187.169312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 321187.169312                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 321187.169312                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.797911                       # Cycle average of tags in use
system.l2.tags.total_refs                   117499427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712452                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.614727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.210974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.960017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.626920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999901                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941707972                       # Number of tag accesses
system.l2.tags.data_accesses                941707972                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5788                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55627991                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55627991                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27811739                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27811739                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1697                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414527                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416224                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416239                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data              1416224                       # number of overall hits
system.l2.overall_hits::total                 1416239                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27800146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27800146                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            19070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19070                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694222                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713292                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714033                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                741                       # number of overall misses
system.l2.overall_misses::cpu.data            1713292                       # number of overall misses
system.l2.overall_misses::total               1714033                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3592504391500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3592504391500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12130576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12130576500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    241506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    241506500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53782985500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53782985500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     241506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   65913562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66155068500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    241506500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  65913562000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66155068500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55627991                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55627991                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55611885                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55611885                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130272                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130272                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499896                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918284                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.980159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980159                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.544985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544985                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547567                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547567                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 129226.098003                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 129226.098003                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 636107.839539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 636107.839539                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 325919.703104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 325919.703104                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31744.945763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31744.945763                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 325919.703104                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 38471.878699                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38596.146340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 325919.703104                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 38471.878699                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38596.146340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                18364                       # number of writebacks
system.l2.writebacks::total                     18364                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27800146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27800146                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        19070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19070                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694222                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714033                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3314502931500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3314502931500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  11939876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11939876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    234096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    234096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36840765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36840765500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    234096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  48780642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49014738500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    234096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  48780642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49014738500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.544985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544985                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547567                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 119226.098003                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 119226.098003                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 626107.839539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 626107.839539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 315919.703104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 315919.703104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21744.945763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21744.945763                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 315919.703104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 28471.878699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28596.146340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 315919.703104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 28471.878699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28596.146340                       # average overall mshr miss latency
system.l2.replacements                        1710404                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14835.015662                       # Cycle average of tags in use
system.l3.tags.total_refs                    59037635                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19188                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3076.799823                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        296.283221                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14538.732440                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.018084                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.887374                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.905457                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16270                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236169732                       # Number of tag accesses
system.l3.tags.data_accesses                236169732                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        18364                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            18364                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27813573                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27813573                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906695                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906695                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 27                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693103                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693106                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693130                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693133                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data              1693130                       # number of overall hits
system.l3.overall_hits::total                 1693133                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13895157                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895157                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17337                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17337                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1119                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1857                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18456                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19194                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              18456                       # number of overall misses
system.l3.overall_misses::total                 19194                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2862916070500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2862916070500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  11492150000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11492150000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    225914000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    426742000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    652656000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     225914000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   11918892000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      12144806000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    225914000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  11918892000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     12144806000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        18364                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        18364                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27813573                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27813573                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801852                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801852                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17364                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17364                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          741                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694222                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694963                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               741                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711586                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712327                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              741                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711586                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712327                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499792                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499792                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998445                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998445                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995951                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000660                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001096                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995951                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010783                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011209                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995951                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010783                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011209                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 206036.971766                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 206036.971766                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 662868.431678                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 662868.431678                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 306116.531165                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 381360.142985                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 351457.189015                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 306116.531165                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 645800.390117                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 632739.710326                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 306116.531165                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 645800.390117                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 632739.710326                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 2070                       # number of writebacks
system.l3.writebacks::total                      2070                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13895157                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895157                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17337                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17337                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1119                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1857                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18456                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19194                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18456                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19194                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2723964500500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2723964500500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  11318780000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11318780000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    218534000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    415552000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    634086000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    218534000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  11734332000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  11952866000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    218534000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  11734332000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  11952866000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998445                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998445                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000660                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001096                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010783                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011209                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010783                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011209                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 196036.971766                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 196036.971766                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 652868.431678                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 652868.431678                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 296116.531165                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 371360.142985                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 341457.189015                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 296116.531165                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 635800.390117                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 622739.710326                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 296116.531165                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 635800.390117                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 622739.710326                       # average overall mshr miss latency
system.l3.replacements                           2804                       # number of replacements
system.membus.snoop_filter.tot_requests      13916705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13897517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2070                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906742                       # Transaction distribution
system.membus.trans_dist::CleanEvict              284                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895163                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17331                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1857                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27842635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27842635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27842635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891392000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891392000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891392000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13914351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13914351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13914351                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95469994500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97088500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61871450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58741178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41721323                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41721322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          289                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97348306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4815990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55611885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55611885                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176239797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176241598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760850880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760917760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43433523                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671407936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102175680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60454356     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41721323     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102175680                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114383788500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32500216500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5834731670000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694963                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        20434                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41720315                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1692254                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801852                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801852                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17364                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17364                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694963                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88551815                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890832896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13909546                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890163968                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45133610                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308186                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461744                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31224064     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13909546     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45133610                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57350755999                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16469416501                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
