// Seed: 2394293268
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4,
    output wand  id_5,
    output uwire id_6,
    output tri0  id_7,
    input  tri0  id_8
);
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    inout wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input wire id_10,
    output wand id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input wor id_15,
    output tri0 id_16,
    input wand id_17,
    input wire id_18,
    input supply1 id_19,
    input wand id_20,
    input wire id_21,
    output uwire id_22
);
  logic id_24;
  assign id_0 = 1;
  uwire id_25;
  wire  id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_1,
      id_1,
      id_22,
      id_16,
      id_17
  );
  assign modCall_1.id_2 = 0;
  assign id_25 = 1;
endmodule
