
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020ec  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000096c  20070000  000820ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00001834  2007096c  00082a58  0002096c  2**2
                  ALLOC
  3 .stack        00002000  200721a0  0008428c  0002096c  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0002096c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020995  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001e6f5  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000033b5  00000000  00000000  0003f0e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005cc9  00000000  00000000  00042498  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ba0  00000000  00000000  00048161  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ab8  00000000  00000000  00048d01  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d061  00000000  00000000  000497b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001691c  00000000  00000000  0006681a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00065ce0  00000000  00000000  0007d136  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001be8  00000000  00000000  000e2e18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200741a0 	.word	0x200741a0
   80004:	000808c9 	.word	0x000808c9
   80008:	000808c5 	.word	0x000808c5
   8000c:	000808c5 	.word	0x000808c5
   80010:	000808c5 	.word	0x000808c5
   80014:	000808c5 	.word	0x000808c5
   80018:	000808c5 	.word	0x000808c5
	...
   8002c:	000808c5 	.word	0x000808c5
   80030:	000808c5 	.word	0x000808c5
   80034:	00000000 	.word	0x00000000
   80038:	000808c5 	.word	0x000808c5
   8003c:	000808c5 	.word	0x000808c5
   80040:	000808c5 	.word	0x000808c5
   80044:	000808c5 	.word	0x000808c5
   80048:	000808c5 	.word	0x000808c5
   8004c:	000808c5 	.word	0x000808c5
   80050:	000808c5 	.word	0x000808c5
   80054:	000808c5 	.word	0x000808c5
   80058:	000808c5 	.word	0x000808c5
   8005c:	000808c5 	.word	0x000808c5
   80060:	0008154d 	.word	0x0008154d
   80064:	000808c5 	.word	0x000808c5
   80068:	00000000 	.word	0x00000000
   8006c:	00080f89 	.word	0x00080f89
   80070:	000808c5 	.word	0x000808c5
   80074:	000808c5 	.word	0x000808c5
   80078:	000808c5 	.word	0x000808c5
	...
   80084:	000808c5 	.word	0x000808c5
   80088:	000808c5 	.word	0x000808c5
   8008c:	000808c5 	.word	0x000808c5
   80090:	000808c5 	.word	0x000808c5
   80094:	000808c5 	.word	0x000808c5
   80098:	000808c5 	.word	0x000808c5
   8009c:	000808c5 	.word	0x000808c5
   800a0:	000808c5 	.word	0x000808c5
   800a4:	00000000 	.word	0x00000000
   800a8:	000808c5 	.word	0x000808c5
   800ac:	000812fd 	.word	0x000812fd
   800b0:	00081301 	.word	0x00081301
   800b4:	00081305 	.word	0x00081305
   800b8:	00081309 	.word	0x00081309
   800bc:	0008130d 	.word	0x0008130d
   800c0:	00081311 	.word	0x00081311
   800c4:	00081315 	.word	0x00081315
   800c8:	00081319 	.word	0x00081319
   800cc:	0008131d 	.word	0x0008131d
   800d0:	000808c5 	.word	0x000808c5
   800d4:	00080bb9 	.word	0x00080bb9
   800d8:	000808c5 	.word	0x000808c5
   800dc:	000808c5 	.word	0x000808c5
   800e0:	000808c5 	.word	0x000808c5
   800e4:	000808c5 	.word	0x000808c5
   800e8:	000808c5 	.word	0x000808c5
   800ec:	000808c5 	.word	0x000808c5
   800f0:	000808c5 	.word	0x000808c5

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007096c 	.word	0x2007096c
   80110:	00000000 	.word	0x00000000
   80114:	000820ec 	.word	0x000820ec

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070970 	.word	0x20070970
   80144:	000820ec 	.word	0x000820ec
   80148:	000820ec 	.word	0x000820ec
   8014c:	00000000 	.word	0x00000000

00080150 <at24cxx_read_byte>:
 * \param p_rd_byte Pointer to memory where the read byte will be stored.
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_byte(uint32_t u32_address, uint8_t *p_rd_byte)
{
   80150:	b500      	push	{lr}
   80152:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80154:	2350      	movs	r3, #80	; 0x50
   80156:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_address);
   8015a:	0a03      	lsrs	r3, r0, #8
   8015c:	f88d 3004 	strb.w	r3, [sp, #4]
   80160:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80164:	2302      	movs	r3, #2
   80166:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_byte;
   80168:	9103      	str	r1, [sp, #12]
	twi_package.length = 1;
   8016a:	2301      	movs	r3, #1
   8016c:	9304      	str	r3, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   8016e:	a901      	add	r1, sp, #4
   80170:	4804      	ldr	r0, [pc, #16]	; (80184 <at24cxx_read_byte+0x34>)
   80172:	4b05      	ldr	r3, [pc, #20]	; (80188 <at24cxx_read_byte+0x38>)
   80174:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   80176:	3000      	adds	r0, #0
   80178:	bf18      	it	ne
   8017a:	2001      	movne	r0, #1
   8017c:	b007      	add	sp, #28
   8017e:	f85d fb04 	ldr.w	pc, [sp], #4
   80182:	bf00      	nop
   80184:	40090000 	.word	0x40090000
   80188:	000807f1 	.word	0x000807f1

0008018c <at24cxx_read_continuous>:
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_continuous(uint32_t u32_start_address,
		uint16_t u16_length, uint8_t *p_rd_buffer)
{
   8018c:	b500      	push	{lr}
   8018e:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80190:	2350      	movs	r3, #80	; 0x50
   80192:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_start_address);
   80196:	0a03      	lsrs	r3, r0, #8
   80198:	f88d 3004 	strb.w	r3, [sp, #4]
   8019c:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   801a0:	2302      	movs	r3, #2
   801a2:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_buffer;
   801a4:	9203      	str	r2, [sp, #12]
	twi_package.length = u16_length;
   801a6:	9104      	str	r1, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   801a8:	a901      	add	r1, sp, #4
   801aa:	4804      	ldr	r0, [pc, #16]	; (801bc <at24cxx_read_continuous+0x30>)
   801ac:	4b04      	ldr	r3, [pc, #16]	; (801c0 <at24cxx_read_continuous+0x34>)
   801ae:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   801b0:	3000      	adds	r0, #0
   801b2:	bf18      	it	ne
   801b4:	2001      	movne	r0, #1
   801b6:	b007      	add	sp, #28
   801b8:	f85d fb04 	ldr.w	pc, [sp], #4
   801bc:	40090000 	.word	0x40090000
   801c0:	000807f1 	.word	0x000807f1

000801c4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   801c4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   801c6:	2401      	movs	r4, #1
   801c8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   801ca:	2500      	movs	r5, #0
   801cc:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   801ce:	f240 2402 	movw	r4, #514	; 0x202
   801d2:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   801d6:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   801da:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801de:	6844      	ldr	r4, [r0, #4]
   801e0:	0052      	lsls	r2, r2, #1
   801e2:	fbb1 f1f2 	udiv	r1, r1, r2
   801e6:	1e4a      	subs	r2, r1, #1
   801e8:	0212      	lsls	r2, r2, #8
   801ea:	b292      	uxth	r2, r2
   801ec:	4323      	orrs	r3, r4
   801ee:	431a      	orrs	r2, r3
   801f0:	6042      	str	r2, [r0, #4]
	return 0;
}
   801f2:	4628      	mov	r0, r5
   801f4:	bc30      	pop	{r4, r5}
   801f6:	4770      	bx	lr

000801f8 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   801f8:	6843      	ldr	r3, [r0, #4]
   801fa:	f023 0310 	bic.w	r3, r3, #16
   801fe:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80200:	6843      	ldr	r3, [r0, #4]
   80202:	4319      	orrs	r1, r3
   80204:	6041      	str	r1, [r0, #4]
   80206:	4770      	bx	lr

00080208 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80208:	6843      	ldr	r3, [r0, #4]
   8020a:	01d2      	lsls	r2, r2, #7
   8020c:	b2d2      	uxtb	r2, r2
   8020e:	4319      	orrs	r1, r3
   80210:	4311      	orrs	r1, r2
   80212:	6041      	str	r1, [r0, #4]
   80214:	4770      	bx	lr
   80216:	bf00      	nop

00080218 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80218:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8021a:	6844      	ldr	r4, [r0, #4]
   8021c:	0609      	lsls	r1, r1, #24
   8021e:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   80222:	4322      	orrs	r2, r4
   80224:	430a      	orrs	r2, r1
   80226:	071b      	lsls	r3, r3, #28
   80228:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8022c:	4313      	orrs	r3, r2
   8022e:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80230:	bc10      	pop	{r4}
   80232:	4770      	bx	lr

00080234 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80234:	2302      	movs	r3, #2
   80236:	6003      	str	r3, [r0, #0]
   80238:	4770      	bx	lr
   8023a:	bf00      	nop

0008023c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   8023c:	2301      	movs	r3, #1
   8023e:	fa03 f101 	lsl.w	r1, r3, r1
   80242:	6101      	str	r1, [r0, #16]
   80244:	4770      	bx	lr
   80246:	bf00      	nop

00080248 <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   80248:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8024a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   8024e:	6403      	str	r3, [r0, #64]	; 0x40
   80250:	4770      	bx	lr
   80252:	bf00      	nop

00080254 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   80254:	6241      	str	r1, [r0, #36]	; 0x24
   80256:	4770      	bx	lr

00080258 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80258:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8025a:	480e      	ldr	r0, [pc, #56]	; (80294 <sysclk_init+0x3c>)
   8025c:	4b0e      	ldr	r3, [pc, #56]	; (80298 <sysclk_init+0x40>)
   8025e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80260:	213e      	movs	r1, #62	; 0x3e
   80262:	2000      	movs	r0, #0
   80264:	4b0d      	ldr	r3, [pc, #52]	; (8029c <sysclk_init+0x44>)
   80266:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80268:	4c0d      	ldr	r4, [pc, #52]	; (802a0 <sysclk_init+0x48>)
   8026a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8026c:	2800      	cmp	r0, #0
   8026e:	d0fc      	beq.n	8026a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80270:	4b0c      	ldr	r3, [pc, #48]	; (802a4 <sysclk_init+0x4c>)
   80272:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80274:	4a0c      	ldr	r2, [pc, #48]	; (802a8 <sysclk_init+0x50>)
   80276:	4b0d      	ldr	r3, [pc, #52]	; (802ac <sysclk_init+0x54>)
   80278:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8027a:	4c0d      	ldr	r4, [pc, #52]	; (802b0 <sysclk_init+0x58>)
   8027c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8027e:	2800      	cmp	r0, #0
   80280:	d0fc      	beq.n	8027c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80282:	2010      	movs	r0, #16
   80284:	4b0b      	ldr	r3, [pc, #44]	; (802b4 <sysclk_init+0x5c>)
   80286:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80288:	4b0b      	ldr	r3, [pc, #44]	; (802b8 <sysclk_init+0x60>)
   8028a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8028c:	4801      	ldr	r0, [pc, #4]	; (80294 <sysclk_init+0x3c>)
   8028e:	4b02      	ldr	r3, [pc, #8]	; (80298 <sysclk_init+0x40>)
   80290:	4798      	blx	r3
   80292:	bd10      	pop	{r4, pc}
   80294:	0501bd00 	.word	0x0501bd00
   80298:	200700a5 	.word	0x200700a5
   8029c:	000805b9 	.word	0x000805b9
   802a0:	0008060d 	.word	0x0008060d
   802a4:	0008061d 	.word	0x0008061d
   802a8:	200d3f01 	.word	0x200d3f01
   802ac:	400e0600 	.word	0x400e0600
   802b0:	0008062d 	.word	0x0008062d
   802b4:	00080551 	.word	0x00080551
   802b8:	00080975 	.word	0x00080975

000802bc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   802bc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   802be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   802c2:	4b16      	ldr	r3, [pc, #88]	; (8031c <board_init+0x60>)
   802c4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   802c6:	200b      	movs	r0, #11
   802c8:	4c15      	ldr	r4, [pc, #84]	; (80320 <board_init+0x64>)
   802ca:	47a0      	blx	r4
   802cc:	200c      	movs	r0, #12
   802ce:	47a0      	blx	r4
   802d0:	200d      	movs	r0, #13
   802d2:	47a0      	blx	r4
   802d4:	200e      	movs	r0, #14
   802d6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   802d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   802dc:	203b      	movs	r0, #59	; 0x3b
   802de:	4c11      	ldr	r4, [pc, #68]	; (80324 <board_init+0x68>)
   802e0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   802e2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   802e6:	2055      	movs	r0, #85	; 0x55
   802e8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   802ea:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   802ee:	2056      	movs	r0, #86	; 0x56
   802f0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   802f2:	490d      	ldr	r1, [pc, #52]	; (80328 <board_init+0x6c>)
   802f4:	2068      	movs	r0, #104	; 0x68
   802f6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   802f8:	490c      	ldr	r1, [pc, #48]	; (8032c <board_init+0x70>)
   802fa:	205c      	movs	r0, #92	; 0x5c
   802fc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   802fe:	4a0c      	ldr	r2, [pc, #48]	; (80330 <board_init+0x74>)
   80300:	f44f 7140 	mov.w	r1, #768	; 0x300
   80304:	480b      	ldr	r0, [pc, #44]	; (80334 <board_init+0x78>)
   80306:	4b0c      	ldr	r3, [pc, #48]	; (80338 <board_init+0x7c>)
   80308:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8030a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8030e:	202b      	movs	r0, #43	; 0x2b
   80310:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80312:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80316:	202a      	movs	r0, #42	; 0x2a
   80318:	47a0      	blx	r4
   8031a:	bd10      	pop	{r4, pc}
   8031c:	400e1a50 	.word	0x400e1a50
   80320:	0008063d 	.word	0x0008063d
   80324:	000803dd 	.word	0x000803dd
   80328:	28000079 	.word	0x28000079
   8032c:	28000001 	.word	0x28000001
   80330:	08000001 	.word	0x08000001
   80334:	400e0e00 	.word	0x400e0e00
   80338:	000804b1 	.word	0x000804b1

0008033c <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
   8033c:	6341      	str	r1, [r0, #52]	; 0x34
   8033e:	4770      	bx	lr

00080340 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80340:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80342:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80346:	d016      	beq.n	80376 <pio_set_peripheral+0x36>
   80348:	d804      	bhi.n	80354 <pio_set_peripheral+0x14>
   8034a:	b1c1      	cbz	r1, 8037e <pio_set_peripheral+0x3e>
   8034c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80350:	d00a      	beq.n	80368 <pio_set_peripheral+0x28>
   80352:	e013      	b.n	8037c <pio_set_peripheral+0x3c>
   80354:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80358:	d011      	beq.n	8037e <pio_set_peripheral+0x3e>
   8035a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8035e:	d00e      	beq.n	8037e <pio_set_peripheral+0x3e>
   80360:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80364:	d10a      	bne.n	8037c <pio_set_peripheral+0x3c>
   80366:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80368:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8036a:	6f03      	ldr	r3, [r0, #112]	; 0x70
   8036c:	400b      	ands	r3, r1
   8036e:	ea23 0302 	bic.w	r3, r3, r2
   80372:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80374:	e002      	b.n	8037c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80376:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80378:	4313      	orrs	r3, r2
   8037a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8037c:	6042      	str	r2, [r0, #4]
   8037e:	4770      	bx	lr

00080380 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80380:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80382:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80386:	bf14      	ite	ne
   80388:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8038a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8038c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80390:	bf14      	ite	ne
   80392:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80394:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80396:	f012 0f02 	tst.w	r2, #2
   8039a:	d002      	beq.n	803a2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8039c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   803a0:	e004      	b.n	803ac <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   803a2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   803a6:	bf18      	it	ne
   803a8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   803ac:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   803ae:	6001      	str	r1, [r0, #0]
   803b0:	4770      	bx	lr
   803b2:	bf00      	nop

000803b4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   803b4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803b6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803b8:	9c01      	ldr	r4, [sp, #4]
   803ba:	b10c      	cbz	r4, 803c0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   803bc:	6641      	str	r1, [r0, #100]	; 0x64
   803be:	e000      	b.n	803c2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803c0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   803c2:	b10b      	cbz	r3, 803c8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   803c4:	6501      	str	r1, [r0, #80]	; 0x50
   803c6:	e000      	b.n	803ca <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   803c8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   803ca:	b10a      	cbz	r2, 803d0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   803cc:	6301      	str	r1, [r0, #48]	; 0x30
   803ce:	e000      	b.n	803d2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   803d0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   803d2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   803d4:	6001      	str	r1, [r0, #0]
}
   803d6:	bc10      	pop	{r4}
   803d8:	4770      	bx	lr
   803da:	bf00      	nop

000803dc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   803dc:	b570      	push	{r4, r5, r6, lr}
   803de:	b082      	sub	sp, #8
   803e0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   803e2:	0943      	lsrs	r3, r0, #5
   803e4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   803e8:	f203 7307 	addw	r3, r3, #1799	; 0x707
   803ec:	025c      	lsls	r4, r3, #9
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   803ee:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   803f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   803f6:	d030      	beq.n	8045a <pio_configure_pin+0x7e>
   803f8:	d806      	bhi.n	80408 <pio_configure_pin+0x2c>
   803fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   803fe:	d00a      	beq.n	80416 <pio_configure_pin+0x3a>
   80400:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80404:	d018      	beq.n	80438 <pio_configure_pin+0x5c>
   80406:	e049      	b.n	8049c <pio_configure_pin+0xc0>
   80408:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8040c:	d030      	beq.n	80470 <pio_configure_pin+0x94>
   8040e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80412:	d02d      	beq.n	80470 <pio_configure_pin+0x94>
   80414:	e042      	b.n	8049c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80416:	f000 001f 	and.w	r0, r0, #31
   8041a:	2601      	movs	r6, #1
   8041c:	4086      	lsls	r6, r0
   8041e:	4632      	mov	r2, r6
   80420:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80424:	4620      	mov	r0, r4
   80426:	4b1f      	ldr	r3, [pc, #124]	; (804a4 <pio_configure_pin+0xc8>)
   80428:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8042a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8042e:	bf14      	ite	ne
   80430:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80432:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80434:	2001      	movs	r0, #1
   80436:	e032      	b.n	8049e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80438:	f000 001f 	and.w	r0, r0, #31
   8043c:	2601      	movs	r6, #1
   8043e:	4086      	lsls	r6, r0
   80440:	4632      	mov	r2, r6
   80442:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80446:	4620      	mov	r0, r4
   80448:	4b16      	ldr	r3, [pc, #88]	; (804a4 <pio_configure_pin+0xc8>)
   8044a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8044c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80450:	bf14      	ite	ne
   80452:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80454:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80456:	2001      	movs	r0, #1
   80458:	e021      	b.n	8049e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8045a:	f000 011f 	and.w	r1, r0, #31
   8045e:	2601      	movs	r6, #1
   80460:	462a      	mov	r2, r5
   80462:	fa06 f101 	lsl.w	r1, r6, r1
   80466:	4620      	mov	r0, r4
   80468:	4b0f      	ldr	r3, [pc, #60]	; (804a8 <pio_configure_pin+0xcc>)
   8046a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8046c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8046e:	e016      	b.n	8049e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80470:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80474:	f000 011f 	and.w	r1, r0, #31
   80478:	2601      	movs	r6, #1
   8047a:	ea05 0306 	and.w	r3, r5, r6
   8047e:	9300      	str	r3, [sp, #0]
   80480:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80484:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80488:	bf14      	ite	ne
   8048a:	2200      	movne	r2, #0
   8048c:	2201      	moveq	r2, #1
   8048e:	fa06 f101 	lsl.w	r1, r6, r1
   80492:	4620      	mov	r0, r4
   80494:	4c05      	ldr	r4, [pc, #20]	; (804ac <pio_configure_pin+0xd0>)
   80496:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80498:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8049a:	e000      	b.n	8049e <pio_configure_pin+0xc2>

	default:
		return 0;
   8049c:	2000      	movs	r0, #0
	}

	return 1;
}
   8049e:	b002      	add	sp, #8
   804a0:	bd70      	pop	{r4, r5, r6, pc}
   804a2:	bf00      	nop
   804a4:	00080341 	.word	0x00080341
   804a8:	00080381 	.word	0x00080381
   804ac:	000803b5 	.word	0x000803b5

000804b0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   804b0:	b570      	push	{r4, r5, r6, lr}
   804b2:	b082      	sub	sp, #8
   804b4:	4605      	mov	r5, r0
   804b6:	460e      	mov	r6, r1
   804b8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804ba:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   804be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804c2:	d026      	beq.n	80512 <pio_configure_pin_group+0x62>
   804c4:	d806      	bhi.n	804d4 <pio_configure_pin_group+0x24>
   804c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804ca:	d00a      	beq.n	804e2 <pio_configure_pin_group+0x32>
   804cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804d0:	d013      	beq.n	804fa <pio_configure_pin_group+0x4a>
   804d2:	e034      	b.n	8053e <pio_configure_pin_group+0x8e>
   804d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804d8:	d01f      	beq.n	8051a <pio_configure_pin_group+0x6a>
   804da:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804de:	d01c      	beq.n	8051a <pio_configure_pin_group+0x6a>
   804e0:	e02d      	b.n	8053e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   804e2:	460a      	mov	r2, r1
   804e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804e8:	4b16      	ldr	r3, [pc, #88]	; (80544 <pio_configure_pin_group+0x94>)
   804ea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804ec:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   804f0:	bf14      	ite	ne
   804f2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804f4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804f6:	2001      	movs	r0, #1
   804f8:	e022      	b.n	80540 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   804fa:	460a      	mov	r2, r1
   804fc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80500:	4b10      	ldr	r3, [pc, #64]	; (80544 <pio_configure_pin_group+0x94>)
   80502:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80504:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80508:	bf14      	ite	ne
   8050a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8050c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8050e:	2001      	movs	r0, #1
   80510:	e016      	b.n	80540 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80512:	4b0d      	ldr	r3, [pc, #52]	; (80548 <pio_configure_pin_group+0x98>)
   80514:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80516:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80518:	e012      	b.n	80540 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8051a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   8051e:	f004 0301 	and.w	r3, r4, #1
   80522:	9300      	str	r3, [sp, #0]
   80524:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80528:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8052c:	bf14      	ite	ne
   8052e:	2200      	movne	r2, #0
   80530:	2201      	moveq	r2, #1
   80532:	4631      	mov	r1, r6
   80534:	4628      	mov	r0, r5
   80536:	4c05      	ldr	r4, [pc, #20]	; (8054c <pio_configure_pin_group+0x9c>)
   80538:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8053a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8053c:	e000      	b.n	80540 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8053e:	2000      	movs	r0, #0
	}

	return 1;
}
   80540:	b002      	add	sp, #8
   80542:	bd70      	pop	{r4, r5, r6, pc}
   80544:	00080341 	.word	0x00080341
   80548:	00080381 	.word	0x00080381
   8054c:	000803b5 	.word	0x000803b5

00080550 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80550:	4a18      	ldr	r2, [pc, #96]	; (805b4 <pmc_switch_mck_to_pllack+0x64>)
   80552:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80558:	4318      	orrs	r0, r3
   8055a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8055c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8055e:	f013 0f08 	tst.w	r3, #8
   80562:	d003      	beq.n	8056c <pmc_switch_mck_to_pllack+0x1c>
   80564:	e009      	b.n	8057a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80566:	3b01      	subs	r3, #1
   80568:	d103      	bne.n	80572 <pmc_switch_mck_to_pllack+0x22>
   8056a:	e01e      	b.n	805aa <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8056c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80570:	4910      	ldr	r1, [pc, #64]	; (805b4 <pmc_switch_mck_to_pllack+0x64>)
   80572:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80574:	f012 0f08 	tst.w	r2, #8
   80578:	d0f5      	beq.n	80566 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8057a:	4a0e      	ldr	r2, [pc, #56]	; (805b4 <pmc_switch_mck_to_pllack+0x64>)
   8057c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8057e:	f023 0303 	bic.w	r3, r3, #3
   80582:	f043 0302 	orr.w	r3, r3, #2
   80586:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80588:	6e90      	ldr	r0, [r2, #104]	; 0x68
   8058a:	f010 0008 	ands.w	r0, r0, #8
   8058e:	d004      	beq.n	8059a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80590:	2000      	movs	r0, #0
   80592:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80594:	3b01      	subs	r3, #1
   80596:	d103      	bne.n	805a0 <pmc_switch_mck_to_pllack+0x50>
   80598:	e009      	b.n	805ae <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8059a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8059e:	4905      	ldr	r1, [pc, #20]	; (805b4 <pmc_switch_mck_to_pllack+0x64>)
   805a0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805a2:	f012 0f08 	tst.w	r2, #8
   805a6:	d0f5      	beq.n	80594 <pmc_switch_mck_to_pllack+0x44>
   805a8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805aa:	2001      	movs	r0, #1
   805ac:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   805b0:	4770      	bx	lr
   805b2:	bf00      	nop
   805b4:	400e0600 	.word	0x400e0600

000805b8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   805b8:	b138      	cbz	r0, 805ca <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   805ba:	4911      	ldr	r1, [pc, #68]	; (80600 <pmc_switch_mainck_to_xtal+0x48>)
   805bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   805be:	4a11      	ldr	r2, [pc, #68]	; (80604 <pmc_switch_mainck_to_xtal+0x4c>)
   805c0:	401a      	ands	r2, r3
   805c2:	4b11      	ldr	r3, [pc, #68]	; (80608 <pmc_switch_mainck_to_xtal+0x50>)
   805c4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   805c6:	620b      	str	r3, [r1, #32]
   805c8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   805ca:	480d      	ldr	r0, [pc, #52]	; (80600 <pmc_switch_mainck_to_xtal+0x48>)
   805cc:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   805ce:	0209      	lsls	r1, r1, #8
   805d0:	b289      	uxth	r1, r1
   805d2:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   805d6:	f023 0303 	bic.w	r3, r3, #3
   805da:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   805de:	f043 0301 	orr.w	r3, r3, #1
   805e2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   805e4:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   805e6:	4602      	mov	r2, r0
   805e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805ea:	f013 0f01 	tst.w	r3, #1
   805ee:	d0fb      	beq.n	805e8 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   805f0:	4a03      	ldr	r2, [pc, #12]	; (80600 <pmc_switch_mainck_to_xtal+0x48>)
   805f2:	6a13      	ldr	r3, [r2, #32]
   805f4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   805f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   805fc:	6213      	str	r3, [r2, #32]
   805fe:	4770      	bx	lr
   80600:	400e0600 	.word	0x400e0600
   80604:	fec8fffc 	.word	0xfec8fffc
   80608:	01370002 	.word	0x01370002

0008060c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8060c:	4b02      	ldr	r3, [pc, #8]	; (80618 <pmc_osc_is_ready_mainck+0xc>)
   8060e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80610:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80614:	4770      	bx	lr
   80616:	bf00      	nop
   80618:	400e0600 	.word	0x400e0600

0008061c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8061c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80620:	4b01      	ldr	r3, [pc, #4]	; (80628 <pmc_disable_pllack+0xc>)
   80622:	629a      	str	r2, [r3, #40]	; 0x28
   80624:	4770      	bx	lr
   80626:	bf00      	nop
   80628:	400e0600 	.word	0x400e0600

0008062c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8062c:	4b02      	ldr	r3, [pc, #8]	; (80638 <pmc_is_locked_pllack+0xc>)
   8062e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80630:	f000 0002 	and.w	r0, r0, #2
   80634:	4770      	bx	lr
   80636:	bf00      	nop
   80638:	400e0600 	.word	0x400e0600

0008063c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8063c:	282c      	cmp	r0, #44	; 0x2c
   8063e:	d81e      	bhi.n	8067e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80640:	281f      	cmp	r0, #31
   80642:	d80c      	bhi.n	8065e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80644:	4b11      	ldr	r3, [pc, #68]	; (8068c <pmc_enable_periph_clk+0x50>)
   80646:	699a      	ldr	r2, [r3, #24]
   80648:	2301      	movs	r3, #1
   8064a:	4083      	lsls	r3, r0
   8064c:	4393      	bics	r3, r2
   8064e:	d018      	beq.n	80682 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80650:	2301      	movs	r3, #1
   80652:	fa03 f000 	lsl.w	r0, r3, r0
   80656:	4b0d      	ldr	r3, [pc, #52]	; (8068c <pmc_enable_periph_clk+0x50>)
   80658:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8065a:	2000      	movs	r0, #0
   8065c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8065e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80660:	4b0a      	ldr	r3, [pc, #40]	; (8068c <pmc_enable_periph_clk+0x50>)
   80662:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80666:	2301      	movs	r3, #1
   80668:	4083      	lsls	r3, r0
   8066a:	4393      	bics	r3, r2
   8066c:	d00b      	beq.n	80686 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8066e:	2301      	movs	r3, #1
   80670:	fa03 f000 	lsl.w	r0, r3, r0
   80674:	4b05      	ldr	r3, [pc, #20]	; (8068c <pmc_enable_periph_clk+0x50>)
   80676:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8067a:	2000      	movs	r0, #0
   8067c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8067e:	2001      	movs	r0, #1
   80680:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80682:	2000      	movs	r0, #0
   80684:	4770      	bx	lr
   80686:	2000      	movs	r0, #0
}
   80688:	4770      	bx	lr
   8068a:	bf00      	nop
   8068c:	400e0600 	.word	0x400e0600

00080690 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80690:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80692:	0189      	lsls	r1, r1, #6
   80694:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80696:	2402      	movs	r4, #2
   80698:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8069a:	f04f 31ff 	mov.w	r1, #4294967295
   8069e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   806a0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   806a2:	605a      	str	r2, [r3, #4]
}
   806a4:	bc10      	pop	{r4}
   806a6:	4770      	bx	lr

000806a8 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   806a8:	0189      	lsls	r1, r1, #6
   806aa:	2305      	movs	r3, #5
   806ac:	5043      	str	r3, [r0, r1]
   806ae:	4770      	bx	lr

000806b0 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   806b0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806b4:	6908      	ldr	r0, [r1, #16]
}
   806b6:	4770      	bx	lr

000806b8 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   806b8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806bc:	614a      	str	r2, [r1, #20]
   806be:	4770      	bx	lr

000806c0 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   806c0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806c4:	61ca      	str	r2, [r1, #28]
   806c6:	4770      	bx	lr

000806c8 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806c8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   806cc:	624a      	str	r2, [r1, #36]	; 0x24
   806ce:	4770      	bx	lr

000806d0 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   806d0:	4b2b      	ldr	r3, [pc, #172]	; (80780 <twi_set_speed+0xb0>)
   806d2:	4299      	cmp	r1, r3
   806d4:	d849      	bhi.n	8076a <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   806d6:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   806da:	4299      	cmp	r1, r3
   806dc:	d92b      	bls.n	80736 <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   806de:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   806e0:	4c28      	ldr	r4, [pc, #160]	; (80784 <twi_set_speed+0xb4>)
   806e2:	fba4 3402 	umull	r3, r4, r4, r2
   806e6:	0ba4      	lsrs	r4, r4, #14
   806e8:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   806ea:	4b27      	ldr	r3, [pc, #156]	; (80788 <twi_set_speed+0xb8>)
   806ec:	440b      	add	r3, r1
   806ee:	009b      	lsls	r3, r3, #2
   806f0:	fbb2 f2f3 	udiv	r2, r2, r3
   806f4:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   806f6:	2cff      	cmp	r4, #255	; 0xff
   806f8:	d939      	bls.n	8076e <twi_set_speed+0x9e>
   806fa:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   806fc:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   806fe:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80700:	2cff      	cmp	r4, #255	; 0xff
   80702:	d902      	bls.n	8070a <twi_set_speed+0x3a>
   80704:	2b07      	cmp	r3, #7
   80706:	d1f9      	bne.n	806fc <twi_set_speed+0x2c>
   80708:	e00a      	b.n	80720 <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8070a:	2aff      	cmp	r2, #255	; 0xff
   8070c:	d908      	bls.n	80720 <twi_set_speed+0x50>
   8070e:	2b06      	cmp	r3, #6
   80710:	d900      	bls.n	80714 <twi_set_speed+0x44>
   80712:	e005      	b.n	80720 <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
   80714:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   80716:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80718:	2aff      	cmp	r2, #255	; 0xff
   8071a:	d901      	bls.n	80720 <twi_set_speed+0x50>
   8071c:	2b06      	cmp	r3, #6
   8071e:	d9f9      	bls.n	80714 <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80720:	0212      	lsls	r2, r2, #8
   80722:	b292      	uxth	r2, r2
   80724:	041b      	lsls	r3, r3, #16
   80726:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   8072a:	431a      	orrs	r2, r3
   8072c:	b2e4      	uxtb	r4, r4
   8072e:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   80730:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   80732:	2000      	movs	r0, #0
   80734:	e021      	b.n	8077a <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80736:	0049      	lsls	r1, r1, #1
   80738:	fbb2 f2f1 	udiv	r2, r2, r1
   8073c:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8073e:	2aff      	cmp	r2, #255	; 0xff
   80740:	d907      	bls.n	80752 <twi_set_speed+0x82>
   80742:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   80744:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   80746:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80748:	2aff      	cmp	r2, #255	; 0xff
   8074a:	d903      	bls.n	80754 <twi_set_speed+0x84>
   8074c:	2b07      	cmp	r3, #7
   8074e:	d1f9      	bne.n	80744 <twi_set_speed+0x74>
   80750:	e000      	b.n	80754 <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80752:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80754:	0211      	lsls	r1, r2, #8
   80756:	b289      	uxth	r1, r1
   80758:	041b      	lsls	r3, r3, #16
   8075a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   8075e:	430b      	orrs	r3, r1
   80760:	b2d2      	uxtb	r2, r2
   80762:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   80764:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   80766:	2000      	movs	r0, #0
}
   80768:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   8076a:	2001      	movs	r0, #1
   8076c:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8076e:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80770:	bf88      	it	hi
   80772:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80774:	d8ce      	bhi.n	80714 <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80776:	2300      	movs	r3, #0
   80778:	e7d2      	b.n	80720 <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
   8077a:	bc10      	pop	{r4}
   8077c:	4770      	bx	lr
   8077e:	bf00      	nop
   80780:	00061a80 	.word	0x00061a80
   80784:	057619f1 	.word	0x057619f1
   80788:	3ffd1200 	.word	0x3ffd1200

0008078c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   8078c:	b538      	push	{r3, r4, r5, lr}
   8078e:	4604      	mov	r4, r0
   80790:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80792:	f04f 33ff 	mov.w	r3, #4294967295
   80796:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80798:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8079a:	2380      	movs	r3, #128	; 0x80
   8079c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8079e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   807a0:	2308      	movs	r3, #8
   807a2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   807a4:	2320      	movs	r3, #32
   807a6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   807a8:	2304      	movs	r3, #4
   807aa:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   807ac:	680a      	ldr	r2, [r1, #0]
   807ae:	6849      	ldr	r1, [r1, #4]
   807b0:	4b05      	ldr	r3, [pc, #20]	; (807c8 <twi_master_init+0x3c>)
   807b2:	4798      	blx	r3
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
   807b4:	2801      	cmp	r0, #1
   807b6:	bf14      	ite	ne
   807b8:	2000      	movne	r0, #0
   807ba:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   807bc:	7a6b      	ldrb	r3, [r5, #9]
   807be:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   807c0:	bf04      	itt	eq
   807c2:	2340      	moveq	r3, #64	; 0x40
   807c4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   807c6:	bd38      	pop	{r3, r4, r5, pc}
   807c8:	000806d1 	.word	0x000806d1

000807cc <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   807cc:	460a      	mov	r2, r1
   807ce:	b159      	cbz	r1, 807e8 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
   807d0:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   807d2:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
   807d4:	bfc4      	itt	gt
   807d6:	7841      	ldrbgt	r1, [r0, #1]
   807d8:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
   807dc:	2a02      	cmp	r2, #2
   807de:	dd05      	ble.n	807ec <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
   807e0:	7880      	ldrb	r0, [r0, #2]
   807e2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
   807e6:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   807e8:	2000      	movs	r0, #0
   807ea:	4770      	bx	lr
   807ec:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
   807ee:	4770      	bx	lr

000807f0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   807f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   807f4:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   807f6:	2c00      	cmp	r4, #0
   807f8:	d045      	beq.n	80886 <twi_master_read+0x96>
   807fa:	460b      	mov	r3, r1
   807fc:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
   807fe:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80800:	2000      	movs	r0, #0
   80802:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80804:	684a      	ldr	r2, [r1, #4]
   80806:	0212      	lsls	r2, r2, #8
   80808:	f402 7240 	and.w	r2, r2, #768	; 0x300
   8080c:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
   80810:	7c1a      	ldrb	r2, [r3, #16]
   80812:	0412      	lsls	r2, r2, #16
   80814:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   80818:	430a      	orrs	r2, r1
   8081a:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   8081c:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8081e:	6859      	ldr	r1, [r3, #4]
   80820:	4618      	mov	r0, r3
   80822:	4b27      	ldr	r3, [pc, #156]	; (808c0 <twi_master_read+0xd0>)
   80824:	4798      	blx	r3
   80826:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80828:	2c01      	cmp	r4, #1
   8082a:	d104      	bne.n	80836 <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8082c:	2303      	movs	r3, #3
   8082e:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   80830:	f04f 0e01 	mov.w	lr, #1
   80834:	e033      	b.n	8089e <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80836:	2301      	movs	r3, #1
   80838:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   8083a:	f04f 0e00 	mov.w	lr, #0
   8083e:	e02e      	b.n	8089e <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
   80840:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80842:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80844:	f413 7f80 	tst.w	r3, #256	; 0x100
   80848:	d120      	bne.n	8088c <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   8084a:	1e51      	subs	r1, r2, #1
   8084c:	b30a      	cbz	r2, 80892 <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8084e:	2c01      	cmp	r4, #1
   80850:	d106      	bne.n	80860 <twi_master_read+0x70>
   80852:	f1be 0f00 	cmp.w	lr, #0
   80856:	d12f      	bne.n	808b8 <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
   80858:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
   8085c:	46e6      	mov	lr, ip
   8085e:	e02b      	b.n	808b8 <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
   80860:	f013 0f02 	tst.w	r3, #2
   80864:	d005      	beq.n	80872 <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80866:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80868:	7033      	strb	r3, [r6, #0]

		cnt--;
   8086a:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8086c:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8086e:	463a      	mov	r2, r7
   80870:	e000      	b.n	80874 <twi_master_read+0x84>
   80872:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   80874:	2c00      	cmp	r4, #0
   80876:	d1e4      	bne.n	80842 <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80878:	6a2b      	ldr	r3, [r5, #32]
   8087a:	f013 0f01 	tst.w	r3, #1
   8087e:	d0fb      	beq.n	80878 <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
   80880:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
   80882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80886:	2001      	movs	r0, #1
   80888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8088c:	2005      	movs	r0, #5
   8088e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80892:	2009      	movs	r0, #9
   80894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80898:	2005      	movs	r0, #5
   8089a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8089e:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   808a0:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   808a4:	d1f8      	bne.n	80898 <twi_master_read+0xa8>
   808a6:	f643 2197 	movw	r1, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   808aa:	f643 2798 	movw	r7, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   808ae:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
   808b2:	f04f 0c01 	mov.w	ip, #1
   808b6:	e7ca      	b.n	8084e <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
   808b8:	f013 0f02 	tst.w	r3, #2
   808bc:	d0c0      	beq.n	80840 <twi_master_read+0x50>
   808be:	e7d2      	b.n	80866 <twi_master_read+0x76>
   808c0:	000807cd 	.word	0x000807cd

000808c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   808c4:	e7fe      	b.n	808c4 <Dummy_Handler>
   808c6:	bf00      	nop

000808c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   808c8:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   808ca:	4b1e      	ldr	r3, [pc, #120]	; (80944 <Reset_Handler+0x7c>)
   808cc:	4a1e      	ldr	r2, [pc, #120]	; (80948 <Reset_Handler+0x80>)
   808ce:	429a      	cmp	r2, r3
   808d0:	d003      	beq.n	808da <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   808d2:	4b1e      	ldr	r3, [pc, #120]	; (8094c <Reset_Handler+0x84>)
   808d4:	4a1b      	ldr	r2, [pc, #108]	; (80944 <Reset_Handler+0x7c>)
   808d6:	429a      	cmp	r2, r3
   808d8:	d304      	bcc.n	808e4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   808da:	4b1d      	ldr	r3, [pc, #116]	; (80950 <Reset_Handler+0x88>)
   808dc:	4a1d      	ldr	r2, [pc, #116]	; (80954 <Reset_Handler+0x8c>)
   808de:	429a      	cmp	r2, r3
   808e0:	d30f      	bcc.n	80902 <Reset_Handler+0x3a>
   808e2:	e01a      	b.n	8091a <Reset_Handler+0x52>
   808e4:	4917      	ldr	r1, [pc, #92]	; (80944 <Reset_Handler+0x7c>)
   808e6:	4b1c      	ldr	r3, [pc, #112]	; (80958 <Reset_Handler+0x90>)
   808e8:	1a5b      	subs	r3, r3, r1
   808ea:	f023 0303 	bic.w	r3, r3, #3
   808ee:	3304      	adds	r3, #4
   808f0:	4a15      	ldr	r2, [pc, #84]	; (80948 <Reset_Handler+0x80>)
   808f2:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   808f4:	f852 0b04 	ldr.w	r0, [r2], #4
   808f8:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   808fc:	429a      	cmp	r2, r3
   808fe:	d1f9      	bne.n	808f4 <Reset_Handler+0x2c>
   80900:	e7eb      	b.n	808da <Reset_Handler+0x12>
   80902:	4b16      	ldr	r3, [pc, #88]	; (8095c <Reset_Handler+0x94>)
   80904:	4a16      	ldr	r2, [pc, #88]	; (80960 <Reset_Handler+0x98>)
   80906:	1ad2      	subs	r2, r2, r3
   80908:	f022 0203 	bic.w	r2, r2, #3
   8090c:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8090e:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80910:	2100      	movs	r1, #0
   80912:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80916:	4293      	cmp	r3, r2
   80918:	d1fb      	bne.n	80912 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8091a:	4b12      	ldr	r3, [pc, #72]	; (80964 <Reset_Handler+0x9c>)
   8091c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80920:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80924:	4910      	ldr	r1, [pc, #64]	; (80968 <Reset_Handler+0xa0>)
   80926:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80928:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   8092c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80930:	d203      	bcs.n	8093a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80932:	688b      	ldr	r3, [r1, #8]
   80934:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80938:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8093a:	4b0c      	ldr	r3, [pc, #48]	; (8096c <Reset_Handler+0xa4>)
   8093c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8093e:	4b0c      	ldr	r3, [pc, #48]	; (80970 <Reset_Handler+0xa8>)
   80940:	4798      	blx	r3
   80942:	e7fe      	b.n	80942 <Reset_Handler+0x7a>
   80944:	20070000 	.word	0x20070000
   80948:	000820ec 	.word	0x000820ec
   8094c:	2007096c 	.word	0x2007096c
   80950:	200721a0 	.word	0x200721a0
   80954:	2007096c 	.word	0x2007096c
   80958:	2007096b 	.word	0x2007096b
   8095c:	20070970 	.word	0x20070970
   80960:	200721a3 	.word	0x200721a3
   80964:	00080000 	.word	0x00080000
   80968:	e000ed00 	.word	0xe000ed00
   8096c:	00081759 	.word	0x00081759
   80970:	000815f1 	.word	0x000815f1

00080974 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80974:	4b3e      	ldr	r3, [pc, #248]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   80976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80978:	f003 0303 	and.w	r3, r3, #3
   8097c:	2b03      	cmp	r3, #3
   8097e:	d85f      	bhi.n	80a40 <SystemCoreClockUpdate+0xcc>
   80980:	e8df f003 	tbb	[pc, r3]
   80984:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80988:	4b3a      	ldr	r3, [pc, #232]	; (80a74 <SystemCoreClockUpdate+0x100>)
   8098a:	695b      	ldr	r3, [r3, #20]
   8098c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80990:	bf14      	ite	ne
   80992:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80996:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8099a:	4b37      	ldr	r3, [pc, #220]	; (80a78 <SystemCoreClockUpdate+0x104>)
   8099c:	601a      	str	r2, [r3, #0]
   8099e:	e04f      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   809a0:	4b33      	ldr	r3, [pc, #204]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   809a2:	6a1b      	ldr	r3, [r3, #32]
   809a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   809a8:	d003      	beq.n	809b2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   809aa:	4a34      	ldr	r2, [pc, #208]	; (80a7c <SystemCoreClockUpdate+0x108>)
   809ac:	4b32      	ldr	r3, [pc, #200]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809ae:	601a      	str	r2, [r3, #0]
   809b0:	e046      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   809b2:	4a33      	ldr	r2, [pc, #204]	; (80a80 <SystemCoreClockUpdate+0x10c>)
   809b4:	4b30      	ldr	r3, [pc, #192]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809b6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   809b8:	4b2d      	ldr	r3, [pc, #180]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   809ba:	6a1b      	ldr	r3, [r3, #32]
   809bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   809c0:	2b10      	cmp	r3, #16
   809c2:	d002      	beq.n	809ca <SystemCoreClockUpdate+0x56>
   809c4:	2b20      	cmp	r3, #32
   809c6:	d004      	beq.n	809d2 <SystemCoreClockUpdate+0x5e>
   809c8:	e03a      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   809ca:	4a2e      	ldr	r2, [pc, #184]	; (80a84 <SystemCoreClockUpdate+0x110>)
   809cc:	4b2a      	ldr	r3, [pc, #168]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809ce:	601a      	str	r2, [r3, #0]
				break;
   809d0:	e036      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   809d2:	4a2a      	ldr	r2, [pc, #168]	; (80a7c <SystemCoreClockUpdate+0x108>)
   809d4:	4b28      	ldr	r3, [pc, #160]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809d6:	601a      	str	r2, [r3, #0]
				break;
   809d8:	e032      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   809da:	4b25      	ldr	r3, [pc, #148]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   809dc:	6a1b      	ldr	r3, [r3, #32]
   809de:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   809e2:	d003      	beq.n	809ec <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   809e4:	4a25      	ldr	r2, [pc, #148]	; (80a7c <SystemCoreClockUpdate+0x108>)
   809e6:	4b24      	ldr	r3, [pc, #144]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809e8:	601a      	str	r2, [r3, #0]
   809ea:	e012      	b.n	80a12 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   809ec:	4a24      	ldr	r2, [pc, #144]	; (80a80 <SystemCoreClockUpdate+0x10c>)
   809ee:	4b22      	ldr	r3, [pc, #136]	; (80a78 <SystemCoreClockUpdate+0x104>)
   809f0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   809f2:	4b1f      	ldr	r3, [pc, #124]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   809f4:	6a1b      	ldr	r3, [r3, #32]
   809f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   809fa:	2b10      	cmp	r3, #16
   809fc:	d002      	beq.n	80a04 <SystemCoreClockUpdate+0x90>
   809fe:	2b20      	cmp	r3, #32
   80a00:	d004      	beq.n	80a0c <SystemCoreClockUpdate+0x98>
   80a02:	e006      	b.n	80a12 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80a04:	4a1f      	ldr	r2, [pc, #124]	; (80a84 <SystemCoreClockUpdate+0x110>)
   80a06:	4b1c      	ldr	r3, [pc, #112]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a08:	601a      	str	r2, [r3, #0]
				break;
   80a0a:	e002      	b.n	80a12 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80a0c:	4a1b      	ldr	r2, [pc, #108]	; (80a7c <SystemCoreClockUpdate+0x108>)
   80a0e:	4b1a      	ldr	r3, [pc, #104]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a10:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80a12:	4b17      	ldr	r3, [pc, #92]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   80a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a16:	f003 0303 	and.w	r3, r3, #3
   80a1a:	2b02      	cmp	r3, #2
   80a1c:	d10d      	bne.n	80a3a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80a1e:	4a14      	ldr	r2, [pc, #80]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   80a20:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80a22:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80a24:	4814      	ldr	r0, [pc, #80]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a26:	f3c3 410a 	ubfx	r1, r3, #16, #11
   80a2a:	6803      	ldr	r3, [r0, #0]
   80a2c:	fb01 3303 	mla	r3, r1, r3, r3
   80a30:	b2d2      	uxtb	r2, r2
   80a32:	fbb3 f3f2 	udiv	r3, r3, r2
   80a36:	6003      	str	r3, [r0, #0]
   80a38:	e002      	b.n	80a40 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80a3a:	4a13      	ldr	r2, [pc, #76]	; (80a88 <SystemCoreClockUpdate+0x114>)
   80a3c:	4b0e      	ldr	r3, [pc, #56]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a3e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80a40:	4b0b      	ldr	r3, [pc, #44]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   80a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a44:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80a48:	2b70      	cmp	r3, #112	; 0x70
   80a4a:	d107      	bne.n	80a5c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80a4c:	4a0a      	ldr	r2, [pc, #40]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a4e:	6813      	ldr	r3, [r2, #0]
   80a50:	490e      	ldr	r1, [pc, #56]	; (80a8c <SystemCoreClockUpdate+0x118>)
   80a52:	fba1 1303 	umull	r1, r3, r1, r3
   80a56:	085b      	lsrs	r3, r3, #1
   80a58:	6013      	str	r3, [r2, #0]
   80a5a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80a5c:	4b04      	ldr	r3, [pc, #16]	; (80a70 <SystemCoreClockUpdate+0xfc>)
   80a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a60:	4905      	ldr	r1, [pc, #20]	; (80a78 <SystemCoreClockUpdate+0x104>)
   80a62:	f3c3 1202 	ubfx	r2, r3, #4, #3
   80a66:	680b      	ldr	r3, [r1, #0]
   80a68:	40d3      	lsrs	r3, r2
   80a6a:	600b      	str	r3, [r1, #0]
   80a6c:	4770      	bx	lr
   80a6e:	bf00      	nop
   80a70:	400e0600 	.word	0x400e0600
   80a74:	400e1a10 	.word	0x400e1a10
   80a78:	2007012c 	.word	0x2007012c
   80a7c:	00b71b00 	.word	0x00b71b00
   80a80:	003d0900 	.word	0x003d0900
   80a84:	007a1200 	.word	0x007a1200
   80a88:	0e4e1c00 	.word	0x0e4e1c00
   80a8c:	aaaaaaab 	.word	0xaaaaaaab

00080a90 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80a90:	4b09      	ldr	r3, [pc, #36]	; (80ab8 <_sbrk+0x28>)
   80a92:	681b      	ldr	r3, [r3, #0]
   80a94:	b913      	cbnz	r3, 80a9c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80a96:	4a09      	ldr	r2, [pc, #36]	; (80abc <_sbrk+0x2c>)
   80a98:	4b07      	ldr	r3, [pc, #28]	; (80ab8 <_sbrk+0x28>)
   80a9a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80a9c:	4b06      	ldr	r3, [pc, #24]	; (80ab8 <_sbrk+0x28>)
   80a9e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80aa0:	181a      	adds	r2, r3, r0
   80aa2:	4907      	ldr	r1, [pc, #28]	; (80ac0 <_sbrk+0x30>)
   80aa4:	4291      	cmp	r1, r2
   80aa6:	db04      	blt.n	80ab2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80aa8:	4610      	mov	r0, r2
   80aaa:	4a03      	ldr	r2, [pc, #12]	; (80ab8 <_sbrk+0x28>)
   80aac:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80aae:	4618      	mov	r0, r3
   80ab0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80ab2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80ab6:	4770      	bx	lr
   80ab8:	20070988 	.word	0x20070988
   80abc:	200741a0 	.word	0x200741a0
   80ac0:	20087ffc 	.word	0x20087ffc

00080ac4 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80ac4:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80ac6:	2025      	movs	r0, #37	; 0x25
   80ac8:	4b19      	ldr	r3, [pc, #100]	; (80b30 <adc_initialize+0x6c>)
   80aca:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80acc:	4c19      	ldr	r4, [pc, #100]	; (80b34 <adc_initialize+0x70>)
   80ace:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80ad2:	4a19      	ldr	r2, [pc, #100]	; (80b38 <adc_initialize+0x74>)
   80ad4:	4919      	ldr	r1, [pc, #100]	; (80b3c <adc_initialize+0x78>)
   80ad6:	4620      	mov	r0, r4
   80ad8:	4d19      	ldr	r5, [pc, #100]	; (80b40 <adc_initialize+0x7c>)
   80ada:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80adc:	2301      	movs	r3, #1
   80ade:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80ae2:	4619      	mov	r1, r3
   80ae4:	4620      	mov	r0, r4
   80ae6:	4d17      	ldr	r5, [pc, #92]	; (80b44 <adc_initialize+0x80>)
   80ae8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80aea:	2110      	movs	r1, #16
   80aec:	4620      	mov	r0, r4
   80aee:	4b16      	ldr	r3, [pc, #88]	; (80b48 <adc_initialize+0x84>)
   80af0:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80af2:	2200      	movs	r2, #0
   80af4:	4611      	mov	r1, r2
   80af6:	4620      	mov	r0, r4
   80af8:	4b14      	ldr	r3, [pc, #80]	; (80b4c <adc_initialize+0x88>)
   80afa:	4798      	blx	r3
	adc_enable_tag(ADC);
   80afc:	4620      	mov	r0, r4
   80afe:	4b14      	ldr	r3, [pc, #80]	; (80b50 <adc_initialize+0x8c>)
   80b00:	4798      	blx	r3
   80b02:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80b04:	4e13      	ldr	r6, [pc, #76]	; (80b54 <adc_initialize+0x90>)
   80b06:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80b08:	4c13      	ldr	r4, [pc, #76]	; (80b58 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80b0a:	4d14      	ldr	r5, [pc, #80]	; (80b5c <adc_initialize+0x98>)
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80b0c:	b2d9      	uxtb	r1, r3
   80b0e:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80b10:	bf98      	it	ls
   80b12:	54f2      	strbls	r2, [r6, r3]
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80b14:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80b18:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80b1c:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80b20:	804a      	strh	r2, [r1, #2]
   80b22:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80b24:	54ea      	strb	r2, [r5, r3]
   80b26:	3301      	adds	r3, #1
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80b28:	2b0f      	cmp	r3, #15
   80b2a:	d1ef      	bne.n	80b0c <adc_initialize+0x48>
			AdcData[i][j] = 0;
		AdcMedianCounter[i] = 0;
	}

	
}
   80b2c:	bd70      	pop	{r4, r5, r6, pc}
   80b2e:	bf00      	nop
   80b30:	0008063d 	.word	0x0008063d
   80b34:	400c0000 	.word	0x400c0000
   80b38:	000f4240 	.word	0x000f4240
   80b3c:	0a037a00 	.word	0x0a037a00
   80b40:	000801c5 	.word	0x000801c5
   80b44:	00080219 	.word	0x00080219
   80b48:	000801f9 	.word	0x000801f9
   80b4c:	00080209 	.word	0x00080209
   80b50:	00080249 	.word	0x00080249
   80b54:	20071cd8 	.word	0x20071cd8
   80b58:	200717ec 	.word	0x200717ec
   80b5c:	20071850 	.word	0x20071850

00080b60 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80b64:	4689      	mov	r9, r1
   80b66:	4692      	mov	sl, r2
   80b68:	1e45      	subs	r5, r0, #1
   80b6a:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80b6c:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80bac <adc_turn_on_multiple_channels+0x4c>
   80b70:	4f0c      	ldr	r7, [pc, #48]	; (80ba4 <adc_turn_on_multiple_channels+0x44>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80b72:	4e0d      	ldr	r6, [pc, #52]	; (80ba8 <adc_turn_on_multiple_channels+0x48>)
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80b74:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   80b78:	4640      	mov	r0, r8
   80b7a:	47b8      	blx	r7
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80b7c:	782b      	ldrb	r3, [r5, #0]
   80b7e:	5533      	strb	r3, [r6, r4]
   80b80:	3401      	adds	r4, #1
	
}
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80b82:	2c07      	cmp	r4, #7
   80b84:	d1f6      	bne.n	80b74 <adc_turn_on_multiple_channels+0x14>
		adc_enable_channel(ADC, ChannelNumber[i]);
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80b86:	f1b9 0f00 	cmp.w	r9, #0
   80b8a:	d008      	beq.n	80b9e <adc_turn_on_multiple_channels+0x3e>
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80b8c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80b90:	4806      	ldr	r0, [pc, #24]	; (80bac <adc_turn_on_multiple_channels+0x4c>)
   80b92:	4b07      	ldr	r3, [pc, #28]	; (80bb0 <adc_turn_on_multiple_channels+0x50>)
   80b94:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80b96:	4651      	mov	r1, sl
   80b98:	2025      	movs	r0, #37	; 0x25
   80b9a:	4b06      	ldr	r3, [pc, #24]	; (80bb4 <adc_turn_on_multiple_channels+0x54>)
   80b9c:	4798      	blx	r3
   80b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80ba2:	bf00      	nop
   80ba4:	0008023d 	.word	0x0008023d
   80ba8:	20071cd8 	.word	0x20071cd8
   80bac:	400c0000 	.word	0x400c0000
   80bb0:	00080255 	.word	0x00080255
   80bb4:	00080ebd 	.word	0x00080ebd

00080bb8 <ADC_Handler>:
	}
}

void ADC_Handler(void)
{
   80bb8:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80bba:	4b0f      	ldr	r3, [pc, #60]	; (80bf8 <ADC_Handler+0x40>)
   80bbc:	6a1b      	ldr	r3, [r3, #32]
   80bbe:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80bc0:	0b19      	lsrs	r1, r3, #12
   80bc2:	480e      	ldr	r0, [pc, #56]	; (80bfc <ADC_Handler+0x44>)
   80bc4:	5c44      	ldrb	r4, [r0, r1]
   80bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80bca:	eb01 0241 	add.w	r2, r1, r1, lsl #1
   80bce:	4422      	add	r2, r4
   80bd0:	4c0b      	ldr	r4, [pc, #44]	; (80c00 <ADC_Handler+0x48>)
   80bd2:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80bd6:	5c43      	ldrb	r3, [r0, r1]
   80bd8:	3301      	adds	r3, #1
   80bda:	4a0a      	ldr	r2, [pc, #40]	; (80c04 <ADC_Handler+0x4c>)
   80bdc:	fb82 4203 	smull	r4, r2, r2, r3
   80be0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80be4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80be8:	1a9b      	subs	r3, r3, r2
   80bea:	b2db      	uxtb	r3, r3
   80bec:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80bee:	2201      	movs	r2, #1
   80bf0:	4b05      	ldr	r3, [pc, #20]	; (80c08 <ADC_Handler+0x50>)
   80bf2:	701a      	strb	r2, [r3, #0]
   80bf4:	bc10      	pop	{r4}
   80bf6:	4770      	bx	lr
   80bf8:	400c0000 	.word	0x400c0000
   80bfc:	20071850 	.word	0x20071850
   80c00:	200717ec 	.word	0x200717ec
   80c04:	55555556 	.word	0x55555556
   80c08:	20071cd5 	.word	0x20071cd5

00080c0c <decoders_crank_primary>:

#include "decoders.h"


void decoders_crank_primary(void)
{
   80c0c:	b508      	push	{r3, lr}
	if (CrankSignalFlag)
   80c0e:	4b1c      	ldr	r3, [pc, #112]	; (80c80 <decoders_crank_primary+0x74>)
   80c10:	781b      	ldrb	r3, [r3, #0]
   80c12:	f013 0fff 	tst.w	r3, #255	; 0xff
   80c16:	d032      	beq.n	80c7e <decoders_crank_primary+0x72>
	{
		if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1)))
   80c18:	4b1a      	ldr	r3, [pc, #104]	; (80c84 <decoders_crank_primary+0x78>)
   80c1a:	681b      	ldr	r3, [r3, #0]
   80c1c:	4a1a      	ldr	r2, [pc, #104]	; (80c88 <decoders_crank_primary+0x7c>)
   80c1e:	6812      	ldr	r2, [r2, #0]
   80c20:	085b      	lsrs	r3, r3, #1
   80c22:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80c26:	4293      	cmp	r3, r2
   80c28:	d212      	bcs.n	80c50 <decoders_crank_primary+0x44>
		{
			CrankTooth = 0;
   80c2a:	2200      	movs	r2, #0
   80c2c:	4b17      	ldr	r3, [pc, #92]	; (80c8c <decoders_crank_primary+0x80>)
   80c2e:	801a      	strh	r2, [r3, #0]
			CrankSecondTach = 11 - math_ign_time_teeth(DEGREE_TEST);
   80c30:	2050      	movs	r0, #80	; 0x50
   80c32:	4b17      	ldr	r3, [pc, #92]	; (80c90 <decoders_crank_primary+0x84>)
   80c34:	4798      	blx	r3
   80c36:	f1c0 000b 	rsb	r0, r0, #11
   80c3a:	b2c0      	uxtb	r0, r0
   80c3c:	4b15      	ldr	r3, [pc, #84]	; (80c94 <decoders_crank_primary+0x88>)
   80c3e:	7018      	strb	r0, [r3, #0]
			CrankSecondInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts);
   80c40:	4b10      	ldr	r3, [pc, #64]	; (80c84 <decoders_crank_primary+0x78>)
   80c42:	6819      	ldr	r1, [r3, #0]
   80c44:	2050      	movs	r0, #80	; 0x50
   80c46:	4b14      	ldr	r3, [pc, #80]	; (80c98 <decoders_crank_primary+0x8c>)
   80c48:	4798      	blx	r3
   80c4a:	4b14      	ldr	r3, [pc, #80]	; (80c9c <decoders_crank_primary+0x90>)
   80c4c:	6018      	str	r0, [r3, #0]
   80c4e:	e013      	b.n	80c78 <decoders_crank_primary+0x6c>
		}
		else if (CrankTooth == 12)
   80c50:	4b0e      	ldr	r3, [pc, #56]	; (80c8c <decoders_crank_primary+0x80>)
   80c52:	881b      	ldrh	r3, [r3, #0]
   80c54:	b29b      	uxth	r3, r3
   80c56:	2b0c      	cmp	r3, #12
   80c58:	d10e      	bne.n	80c78 <decoders_crank_primary+0x6c>
		{
			CrankFirstTach = 23 - math_ign_time_teeth(DEGREE_TEST);
   80c5a:	2050      	movs	r0, #80	; 0x50
   80c5c:	4b0c      	ldr	r3, [pc, #48]	; (80c90 <decoders_crank_primary+0x84>)
   80c5e:	4798      	blx	r3
   80c60:	f1c0 0017 	rsb	r0, r0, #23
   80c64:	b2c0      	uxtb	r0, r0
   80c66:	4b0e      	ldr	r3, [pc, #56]	; (80ca0 <decoders_crank_primary+0x94>)
   80c68:	7018      	strb	r0, [r3, #0]
			CrankFirstInterval = math_ign_time_interval(DEGREE_TEST, CrankPrevCycleCounts);
   80c6a:	4b06      	ldr	r3, [pc, #24]	; (80c84 <decoders_crank_primary+0x78>)
   80c6c:	6819      	ldr	r1, [r3, #0]
   80c6e:	2050      	movs	r0, #80	; 0x50
   80c70:	4b09      	ldr	r3, [pc, #36]	; (80c98 <decoders_crank_primary+0x8c>)
   80c72:	4798      	blx	r3
   80c74:	4b0b      	ldr	r3, [pc, #44]	; (80ca4 <decoders_crank_primary+0x98>)
   80c76:	6018      	str	r0, [r3, #0]
		}
		CrankSignalFlag = FALSE;
   80c78:	2200      	movs	r2, #0
   80c7a:	4b01      	ldr	r3, [pc, #4]	; (80c80 <decoders_crank_primary+0x74>)
   80c7c:	701a      	strb	r2, [r3, #0]
   80c7e:	bd08      	pop	{r3, pc}
   80c80:	20072190 	.word	0x20072190
   80c84:	20072184 	.word	0x20072184
   80c88:	20070a18 	.word	0x20070a18
   80c8c:	200720e0 	.word	0x200720e0
   80c90:	00081059 	.word	0x00081059
   80c94:	2007184c 	.word	0x2007184c
   80c98:	00081091 	.word	0x00081091
   80c9c:	20071848 	.word	0x20071848
   80ca0:	20071cbc 	.word	0x20071cbc
   80ca4:	20072198 	.word	0x20072198

00080ca8 <decoders_toggle_ign1pin>:


// Toggle ignition pin 1
void decoders_toggle_ign1pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80ca8:	4b05      	ldr	r3, [pc, #20]	; (80cc0 <decoders_toggle_ign1pin+0x18>)
   80caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P19)					// AND the status on pins in port C and the status of pin 19
   80cac:	f413 2f00 	tst.w	r3, #524288	; 0x80000
	{
		PIOC->PIO_CODR	=	IGN1_OUT;			// If PC19 is high,	Clear Output Data Register	-	Sets pin PC19 to low
   80cb0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80cb4:	4b02      	ldr	r3, [pc, #8]	; (80cc0 <decoders_toggle_ign1pin+0x18>)
   80cb6:	bf14      	ite	ne
   80cb8:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN1_OUT;			// If PC19 is low,	Set Output Data Register	-	Sets pin PC19 to high
   80cba:	631a      	streq	r2, [r3, #48]	; 0x30
   80cbc:	4770      	bx	lr
   80cbe:	bf00      	nop
   80cc0:	400e1200 	.word	0x400e1200

00080cc4 <decoders_toggle_ign2pin>:
}

// Toggle ignition pin 2
void decoders_toggle_ign2pin(void)
{
	uint32_t status =	PIOC->PIO_ODSR;			// Store the status on pins in port C
   80cc4:	4b05      	ldr	r3, [pc, #20]	; (80cdc <decoders_toggle_ign2pin+0x18>)
   80cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	/*	Toggle output pin PC19	*/
	if (status & PIO_ODSR_P23)					// AND the status on pins in port C and the status of pin 19
   80cc8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
	{
		PIOC->PIO_CODR	=	IGN2_OUT;			// If PC19 is high,	Clear Output Data Register	-	Sets pin PC19 to low
   80ccc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80cd0:	4b02      	ldr	r3, [pc, #8]	; (80cdc <decoders_toggle_ign2pin+0x18>)
   80cd2:	bf14      	ite	ne
   80cd4:	635a      	strne	r2, [r3, #52]	; 0x34
	}
	else
	{
		PIOC->PIO_SODR	=	IGN2_OUT;			// If PC19 is low,	Set Output Data Register	-	Sets pin PC19 to high
   80cd6:	631a      	streq	r2, [r3, #48]	; 0x30
   80cd8:	4770      	bx	lr
   80cda:	bf00      	nop
   80cdc:	400e1200 	.word	0x400e1200

00080ce0 <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   80ce0:	b500      	push	{lr}
   80ce2:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   80ce4:	2017      	movs	r0, #23
   80ce6:	4b10      	ldr	r3, [pc, #64]	; (80d28 <eeprom_init+0x48>)
   80ce8:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   80cea:	4b10      	ldr	r3, [pc, #64]	; (80d2c <eeprom_init+0x4c>)
   80cec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80cf0:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   80cf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80cf6:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   80cf8:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   80cfa:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   80cfc:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80cfe:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   80d02:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   80d04:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80d06:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   80d0a:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   80d0c:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   80d0e:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   80d10:	4b07      	ldr	r3, [pc, #28]	; (80d30 <eeprom_init+0x50>)
   80d12:	9301      	str	r3, [sp, #4]
   80d14:	4b07      	ldr	r3, [pc, #28]	; (80d34 <eeprom_init+0x54>)
   80d16:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   80d18:	a901      	add	r1, sp, #4
   80d1a:	4807      	ldr	r0, [pc, #28]	; (80d38 <eeprom_init+0x58>)
   80d1c:	4b07      	ldr	r3, [pc, #28]	; (80d3c <eeprom_init+0x5c>)
   80d1e:	4798      	blx	r3
 }
   80d20:	b005      	add	sp, #20
   80d22:	f85d fb04 	ldr.w	pc, [sp], #4
   80d26:	bf00      	nop
   80d28:	0008063d 	.word	0x0008063d
   80d2c:	400e1000 	.word	0x400e1000
   80d30:	0501bd00 	.word	0x0501bd00
   80d34:	00061a80 	.word	0x00061a80
   80d38:	40090000 	.word	0x40090000
   80d3c:	0008078d 	.word	0x0008078d

00080d40 <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   80d40:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d42:	b083      	sub	sp, #12
   80d44:	4607      	mov	r7, r0
	uint8_t result = 0;
   80d46:	ad02      	add	r5, sp, #8
   80d48:	2300      	movs	r3, #0
   80d4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80d4e:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   80d50:	4e0d      	ldr	r6, [pc, #52]	; (80d88 <eeprom_read_byte+0x48>)
   80d52:	4629      	mov	r1, r5
   80d54:	4638      	mov	r0, r7
   80d56:	47b0      	blx	r6
   80d58:	f010 0f01 	tst.w	r0, #1
   80d5c:	d102      	bne.n	80d64 <eeprom_read_byte+0x24>
			return result;
   80d5e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80d62:	e00f      	b.n	80d84 <eeprom_read_byte+0x44>
   80d64:	1e63      	subs	r3, r4, #1
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
	uint8_t result = 0;
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   80d66:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   80d6a:	d1f2      	bne.n	80d52 <eeprom_read_byte+0x12>
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   80d6c:	4d07      	ldr	r5, [pc, #28]	; (80d8c <eeprom_read_byte+0x4c>)
   80d6e:	2401      	movs	r4, #1
   80d70:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   80d72:	4807      	ldr	r0, [pc, #28]	; (80d90 <eeprom_read_byte+0x50>)
   80d74:	4b07      	ldr	r3, [pc, #28]	; (80d94 <eeprom_read_byte+0x54>)
   80d76:	4798      	blx	r3
   80d78:	7fe8      	ldrb	r0, [r5, #31]
   80d7a:	4b07      	ldr	r3, [pc, #28]	; (80d98 <eeprom_read_byte+0x58>)
   80d7c:	4798      	blx	r3
   80d7e:	4b07      	ldr	r3, [pc, #28]	; (80d9c <eeprom_read_byte+0x5c>)
   80d80:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   80d82:	4620      	mov	r0, r4
}
   80d84:	b003      	add	sp, #12
   80d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d88:	00080151 	.word	0x00080151
   80d8c:	200713b4 	.word	0x200713b4
   80d90:	00082094 	.word	0x00082094
   80d94:	00081525 	.word	0x00081525
   80d98:	000814c5 	.word	0x000814c5
   80d9c:	00081515 	.word	0x00081515

00080da0 <cylinder_init>:
	table_init();
	cylinder_init();
}

void cylinder_init(void)
{
   80da0:	b410      	push	{r4}
   80da2:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
	{
		cylinder[i].IgnCntTimingOn = 0;
   80da4:	4c06      	ldr	r4, [pc, #24]	; (80dc0 <cylinder_init+0x20>)
   80da6:	4613      	mov	r3, r2
   80da8:	0110      	lsls	r0, r2, #4
   80daa:	1821      	adds	r1, r4, r0
   80dac:	5023      	str	r3, [r4, r0]
		cylinder[i].IgnCntTimingOff = 0;
   80dae:	604b      	str	r3, [r1, #4]
		cylinder[i].InjCntTimingOn = 0;
   80db0:	608b      	str	r3, [r1, #8]
		cylinder[i].InjCntTimingOff = 0;
   80db2:	60cb      	str	r3, [r1, #12]
   80db4:	3201      	adds	r2, #1
	cylinder_init();
}

void cylinder_init(void)
{
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
   80db6:	2a04      	cmp	r2, #4
   80db8:	d1f6      	bne.n	80da8 <cylinder_init+0x8>
		cylinder[i].IgnCntTimingOn = 0;
		cylinder[i].IgnCntTimingOff = 0;
		cylinder[i].InjCntTimingOn = 0;
		cylinder[i].InjCntTimingOff = 0;
	}
   80dba:	bc10      	pop	{r4}
   80dbc:	4770      	bx	lr
   80dbe:	bf00      	nop
   80dc0:	20070e20 	.word	0x20070e20

00080dc4 <global_init>:
 */ 

#include "global.h"

void global_init(void)
{
   80dc4:	b510      	push	{r4, lr}
	// DEBUG
	DebugCounter = 0;
   80dc6:	2300      	movs	r3, #0
   80dc8:	4a23      	ldr	r2, [pc, #140]	; (80e58 <global_init+0x94>)
   80dca:	6013      	str	r3, [r2, #0]
	// TODO: Read from EEPROM

	// Frequency scalers for ADC, TODO: Finish telemetry
	GlobalTimerFreqADCScaler = 50;
   80dcc:	2132      	movs	r1, #50	; 0x32
   80dce:	4a23      	ldr	r2, [pc, #140]	; (80e5c <global_init+0x98>)
   80dd0:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   80dd2:	2201      	movs	r2, #1
   80dd4:	4922      	ldr	r1, [pc, #136]	; (80e60 <global_init+0x9c>)
   80dd6:	800a      	strh	r2, [r1, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   80dd8:	4922      	ldr	r1, [pc, #136]	; (80e64 <global_init+0xa0>)
   80dda:	800a      	strh	r2, [r1, #0]

	// Timer Variables
	CrankCurrCycleCounts = 0;
   80ddc:	4922      	ldr	r1, [pc, #136]	; (80e68 <global_init+0xa4>)
   80dde:	600b      	str	r3, [r1, #0]
	CrankPrevCycleCounts = 0;
   80de0:	4922      	ldr	r1, [pc, #136]	; (80e6c <global_init+0xa8>)
   80de2:	600b      	str	r3, [r1, #0]
	CamCurrCycleCounts = 0;
   80de4:	4922      	ldr	r1, [pc, #136]	; (80e70 <global_init+0xac>)
   80de6:	600b      	str	r3, [r1, #0]
	CrankTimerCounts = 0;
   80de8:	4922      	ldr	r1, [pc, #136]	; (80e74 <global_init+0xb0>)
   80dea:	600b      	str	r3, [r1, #0]
	CamTimerCounts = 0;
   80dec:	4922      	ldr	r1, [pc, #136]	; (80e78 <global_init+0xb4>)
   80dee:	600b      	str	r3, [r1, #0]
	CrankTooth = 1;
   80df0:	4922      	ldr	r1, [pc, #136]	; (80e7c <global_init+0xb8>)
   80df2:	800a      	strh	r2, [r1, #0]
	CrankSignalFlag = FALSE;
   80df4:	4a22      	ldr	r2, [pc, #136]	; (80e80 <global_init+0xbc>)
   80df6:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   80df8:	4a22      	ldr	r2, [pc, #136]	; (80e84 <global_init+0xc0>)
   80dfa:	7013      	strb	r3, [r2, #0]
	CrankTachCycleCounts = 0;
   80dfc:	4a22      	ldr	r2, [pc, #136]	; (80e88 <global_init+0xc4>)
   80dfe:	6013      	str	r3, [r2, #0]
	TachPulse = 12; // Calculate new RPM every half of the trigger wheel 24 tooths
   80e00:	220c      	movs	r2, #12
   80e02:	4b22      	ldr	r3, [pc, #136]	; (80e8c <global_init+0xc8>)
   80e04:	701a      	strb	r2, [r3, #0]

	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   80e06:	f241 3288 	movw	r2, #5000	; 0x1388
   80e0a:	2142      	movs	r1, #66	; 0x42
   80e0c:	4820      	ldr	r0, [pc, #128]	; (80e90 <global_init+0xcc>)
   80e0e:	4c21      	ldr	r4, [pc, #132]	; (80e94 <global_init+0xd0>)
   80e10:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   80e12:	f241 4250 	movw	r2, #5200	; 0x1450
   80e16:	2140      	movs	r1, #64	; 0x40
   80e18:	481f      	ldr	r0, [pc, #124]	; (80e98 <global_init+0xd4>)
   80e1a:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   80e1c:	f241 5218 	movw	r2, #5400	; 0x1518
   80e20:	2140      	movs	r1, #64	; 0x40
   80e22:	481e      	ldr	r0, [pc, #120]	; (80e9c <global_init+0xd8>)
   80e24:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   80e26:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   80e2a:	2140      	movs	r1, #64	; 0x40
   80e2c:	481c      	ldr	r0, [pc, #112]	; (80ea0 <global_init+0xdc>)
   80e2e:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   80e30:	f241 62a8 	movw	r2, #5800	; 0x16a8
   80e34:	21a0      	movs	r1, #160	; 0xa0
   80e36:	481b      	ldr	r0, [pc, #108]	; (80ea4 <global_init+0xe0>)
   80e38:	47a0      	blx	r4
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   80e3a:	f241 7270 	movw	r2, #6000	; 0x1770
   80e3e:	21c0      	movs	r1, #192	; 0xc0
   80e40:	4819      	ldr	r0, [pc, #100]	; (80ea8 <global_init+0xe4>)
   80e42:	47a0      	blx	r4

	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   80e44:	2122      	movs	r1, #34	; 0x22
   80e46:	4819      	ldr	r0, [pc, #100]	; (80eac <global_init+0xe8>)
   80e48:	4b19      	ldr	r3, [pc, #100]	; (80eb0 <global_init+0xec>)
   80e4a:	4798      	blx	r3

	table_init();
   80e4c:	4b19      	ldr	r3, [pc, #100]	; (80eb4 <global_init+0xf0>)
   80e4e:	4798      	blx	r3
	cylinder_init();
   80e50:	4b19      	ldr	r3, [pc, #100]	; (80eb8 <global_init+0xf4>)
   80e52:	4798      	blx	r3
   80e54:	bd10      	pop	{r4, pc}
   80e56:	bf00      	nop
   80e58:	20070a14 	.word	0x20070a14
   80e5c:	20071860 	.word	0x20071860
   80e60:	20071846 	.word	0x20071846
   80e64:	20071c7a 	.word	0x20071c7a
   80e68:	20070a18 	.word	0x20070a18
   80e6c:	20072184 	.word	0x20072184
   80e70:	200709c4 	.word	0x200709c4
   80e74:	200709c0 	.word	0x200709c0
   80e78:	200713d8 	.word	0x200713d8
   80e7c:	200720e0 	.word	0x200720e0
   80e80:	20072190 	.word	0x20072190
   80e84:	20071cd4 	.word	0x20071cd4
   80e88:	20071cc0 	.word	0x20071cc0
   80e8c:	20072192 	.word	0x20072192
   80e90:	20070f30 	.word	0x20070f30
   80e94:	0008112d 	.word	0x0008112d
   80e98:	20070f74 	.word	0x20070f74
   80e9c:	200709d0 	.word	0x200709d0
   80ea0:	20071c7c 	.word	0x20071c7c
   80ea4:	200720e4 	.word	0x200720e4
   80ea8:	20070e70 	.word	0x20070e70
   80eac:	200713b4 	.word	0x200713b4
   80eb0:	00081141 	.word	0x00081141
   80eb4:	0008121d 	.word	0x0008121d
   80eb8:	00080da1 	.word	0x00080da1

00080ebc <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   80ebc:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   80ebe:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   80ec0:	b2c0      	uxtb	r0, r0
   80ec2:	f000 041f 	and.w	r4, r0, #31
   80ec6:	2301      	movs	r3, #1
   80ec8:	fa03 f404 	lsl.w	r4, r3, r4
   80ecc:	0953      	lsrs	r3, r2, #5
   80ece:	009b      	lsls	r3, r3, #2
   80ed0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80ed4:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   80ed8:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80edc:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   80ee0:	2a00      	cmp	r2, #0
   80ee2:	da06      	bge.n	80ef2 <interrupts_enable_interrupt_vector+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   80ee4:	f000 000f 	and.w	r0, r0, #15
   80ee8:	0109      	lsls	r1, r1, #4
   80eea:	b2c9      	uxtb	r1, r1
   80eec:	4a06      	ldr	r2, [pc, #24]	; (80f08 <interrupts_enable_interrupt_vector+0x4c>)
   80eee:	5411      	strb	r1, [r2, r0]
   80ef0:	e007      	b.n	80f02 <interrupts_enable_interrupt_vector+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   80ef2:	0109      	lsls	r1, r1, #4
   80ef4:	b2c9      	uxtb	r1, r1
   80ef6:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80efa:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   80efe:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80f02:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   80f04:	bc10      	pop	{r4}
   80f06:	4770      	bx	lr
   80f08:	e000ed14 	.word	0xe000ed14

00080f0c <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   80f0c:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   80f0e:	f1a0 040b 	sub.w	r4, r0, #11
   80f12:	2c03      	cmp	r4, #3
   80f14:	d82a      	bhi.n	80f6c <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   80f16:	2401      	movs	r4, #1
   80f18:	4084      	lsls	r4, r0
   80f1a:	4d15      	ldr	r5, [pc, #84]	; (80f70 <interrupts_enable_pio+0x64>)
   80f1c:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   80f1e:	f1a0 040b 	sub.w	r4, r0, #11
   80f22:	2c03      	cmp	r4, #3
   80f24:	d80a      	bhi.n	80f3c <interrupts_enable_pio+0x30>
   80f26:	e8df f004 	tbb	[pc, r4]
   80f2a:	0402      	.short	0x0402
   80f2c:	0806      	.short	0x0806
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   80f2e:	4e11      	ldr	r6, [pc, #68]	; (80f74 <interrupts_enable_pio+0x68>)
   80f30:	e004      	b.n	80f3c <interrupts_enable_pio+0x30>
			break;
		case ID_PIOB:
			CurrentPio = PIOB;
   80f32:	4e11      	ldr	r6, [pc, #68]	; (80f78 <interrupts_enable_pio+0x6c>)
			break;
   80f34:	e002      	b.n	80f3c <interrupts_enable_pio+0x30>
		case ID_PIOC:
			CurrentPio = PIOC;
   80f36:	4e11      	ldr	r6, [pc, #68]	; (80f7c <interrupts_enable_pio+0x70>)
			break;
   80f38:	e000      	b.n	80f3c <interrupts_enable_pio+0x30>
		case ID_PIOD:
			CurrentPio = PIOD;
   80f3a:	4e11      	ldr	r6, [pc, #68]	; (80f80 <interrupts_enable_pio+0x74>)
   80f3c:	461d      	mov	r5, r3
   80f3e:	460c      	mov	r4, r1
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   80f40:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   80f42:	4611      	mov	r1, r2
   80f44:	4b0f      	ldr	r3, [pc, #60]	; (80f84 <interrupts_enable_pio+0x78>)
   80f46:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   80f48:	2d01      	cmp	r5, #1
   80f4a:	d002      	beq.n	80f52 <interrupts_enable_pio+0x46>
   80f4c:	2d02      	cmp	r5, #2
   80f4e:	d007      	beq.n	80f60 <interrupts_enable_pio+0x54>
   80f50:	bd70      	pop	{r4, r5, r6, pc}
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   80f52:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   80f56:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   80f5a:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   80f5e:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   80f60:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   80f64:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   80f68:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   80f6c:	bd70      	pop	{r4, r5, r6, pc}
   80f6e:	bf00      	nop
   80f70:	400e0600 	.word	0x400e0600
   80f74:	400e0e00 	.word	0x400e0e00
   80f78:	400e1000 	.word	0x400e1000
   80f7c:	400e1200 	.word	0x400e1200
   80f80:	400e1400 	.word	0x400e1400
   80f84:	00080ebd 	.word	0x00080ebd

00080f88 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   80f88:	b538      	push	{r3, r4, r5, lr}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   80f8a:	4b23      	ldr	r3, [pc, #140]	; (81018 <PIOA_Handler+0x90>)
   80f8c:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   80f90:	f503 23b1 	add.w	r3, r3, #362496	; 0x58800
   80f94:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   80f98:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   80f9a:	f015 0f80 	tst.w	r5, #128	; 0x80
   80f9e:	d02e      	beq.n	80ffe <PIOA_Handler+0x76>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   80fa0:	4b1e      	ldr	r3, [pc, #120]	; (8101c <PIOA_Handler+0x94>)
   80fa2:	6819      	ldr	r1, [r3, #0]
   80fa4:	4a1e      	ldr	r2, [pc, #120]	; (81020 <PIOA_Handler+0x98>)
   80fa6:	6011      	str	r1, [r2, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   80fa8:	491e      	ldr	r1, [pc, #120]	; (81024 <PIOA_Handler+0x9c>)
   80faa:	680a      	ldr	r2, [r1, #0]
   80fac:	1aa2      	subs	r2, r4, r2
   80fae:	601a      	str	r2, [r3, #0]
		CrankTimerCounts		=		TimerCounterValue;
   80fb0:	600c      	str	r4, [r1, #0]
		CrankTachCycleCounts	+=		CrankCurrCycleCounts;
   80fb2:	6819      	ldr	r1, [r3, #0]
   80fb4:	4a1c      	ldr	r2, [pc, #112]	; (81028 <PIOA_Handler+0xa0>)
   80fb6:	6813      	ldr	r3, [r2, #0]
   80fb8:	440b      	add	r3, r1
   80fba:	6013      	str	r3, [r2, #0]
		CrankTooth++;
   80fbc:	4a1b      	ldr	r2, [pc, #108]	; (8102c <PIOA_Handler+0xa4>)
   80fbe:	8813      	ldrh	r3, [r2, #0]
   80fc0:	3301      	adds	r3, #1
   80fc2:	b29b      	uxth	r3, r3
   80fc4:	8013      	strh	r3, [r2, #0]
		CrankSignalFlag			=		TRUE;
   80fc6:	2101      	movs	r1, #1
   80fc8:	4b19      	ldr	r3, [pc, #100]	; (81030 <PIOA_Handler+0xa8>)
   80fca:	7019      	strb	r1, [r3, #0]
		if (CrankTooth == CrankSecondTach)
   80fcc:	4b19      	ldr	r3, [pc, #100]	; (81034 <PIOA_Handler+0xac>)
   80fce:	7819      	ldrb	r1, [r3, #0]
   80fd0:	8813      	ldrh	r3, [r2, #0]
   80fd2:	b29b      	uxth	r3, r3
   80fd4:	4299      	cmp	r1, r3
   80fd6:	d102      	bne.n	80fde <PIOA_Handler+0x56>
		{
			decoders_toggle_ign1pin();
   80fd8:	4b17      	ldr	r3, [pc, #92]	; (81038 <PIOA_Handler+0xb0>)
   80fda:	4798      	blx	r3
   80fdc:	e00f      	b.n	80ffe <PIOA_Handler+0x76>
		}
		else if (CrankTooth == CrankFirstTach)
   80fde:	4b17      	ldr	r3, [pc, #92]	; (8103c <PIOA_Handler+0xb4>)
   80fe0:	781a      	ldrb	r2, [r3, #0]
   80fe2:	4b12      	ldr	r3, [pc, #72]	; (8102c <PIOA_Handler+0xa4>)
   80fe4:	881b      	ldrh	r3, [r3, #0]
   80fe6:	b29b      	uxth	r3, r3
   80fe8:	429a      	cmp	r2, r3
   80fea:	d108      	bne.n	80ffe <PIOA_Handler+0x76>
		{
			decoders_toggle_ign2pin();
   80fec:	4b14      	ldr	r3, [pc, #80]	; (81040 <PIOA_Handler+0xb8>)
   80fee:	4798      	blx	r3
			uart_print_int(CrankTooth); uart_new_line();
   80ff0:	4b0e      	ldr	r3, [pc, #56]	; (8102c <PIOA_Handler+0xa4>)
   80ff2:	8818      	ldrh	r0, [r3, #0]
   80ff4:	b280      	uxth	r0, r0
   80ff6:	4b13      	ldr	r3, [pc, #76]	; (81044 <PIOA_Handler+0xbc>)
   80ff8:	4798      	blx	r3
   80ffa:	4b13      	ldr	r3, [pc, #76]	; (81048 <PIOA_Handler+0xc0>)
   80ffc:	4798      	blx	r3
		}
	}
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   80ffe:	f415 4f00 	tst.w	r5, #32768	; 0x8000
   81002:	d008      	beq.n	81016 <PIOA_Handler+0x8e>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   81004:	4a11      	ldr	r2, [pc, #68]	; (8104c <PIOA_Handler+0xc4>)
   81006:	6813      	ldr	r3, [r2, #0]
   81008:	1ae3      	subs	r3, r4, r3
   8100a:	4911      	ldr	r1, [pc, #68]	; (81050 <PIOA_Handler+0xc8>)
   8100c:	600b      	str	r3, [r1, #0]
		CamTimerCounts			=		TimerCounterValue;
   8100e:	6014      	str	r4, [r2, #0]
		CamSignalFlag			=		TRUE;
   81010:	2201      	movs	r2, #1
   81012:	4b10      	ldr	r3, [pc, #64]	; (81054 <PIOA_Handler+0xcc>)
   81014:	701a      	strb	r2, [r3, #0]
   81016:	bd38      	pop	{r3, r4, r5, pc}
   81018:	40088000 	.word	0x40088000
   8101c:	20070a18 	.word	0x20070a18
   81020:	20072184 	.word	0x20072184
   81024:	200709c0 	.word	0x200709c0
   81028:	20071cc0 	.word	0x20071cc0
   8102c:	200720e0 	.word	0x200720e0
   81030:	20072190 	.word	0x20072190
   81034:	2007184c 	.word	0x2007184c
   81038:	00080ca9 	.word	0x00080ca9
   8103c:	20071cbc 	.word	0x20071cbc
   81040:	00080cc5 	.word	0x00080cc5
   81044:	000814c5 	.word	0x000814c5
   81048:	00081515 	.word	0x00081515
   8104c:	200713d8 	.word	0x200713d8
   81050:	200709c4 	.word	0x200709c4
   81054:	20071cd4 	.word	0x20071cd4

00081058 <math_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t math_ign_time_teeth(uint8_t ign_degree)
{
	return	((((CRANK_DEGREE_INTERVAL - ign_degree) * 100) / CRANK_DEGREE_INTERVAL) * CRANK_TEETH)/TACH_EVENTS/100;
   81058:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
   8105c:	2364      	movs	r3, #100	; 0x64
   8105e:	fb03 f000 	mul.w	r0, r3, r0
   81062:	4b09      	ldr	r3, [pc, #36]	; (81088 <math_ign_time_teeth+0x30>)
   81064:	fb83 2300 	smull	r2, r3, r3, r0
   81068:	4403      	add	r3, r0
   8106a:	17c0      	asrs	r0, r0, #31
   8106c:	ebc0 2363 	rsb	r3, r0, r3, asr #9
   81070:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81074:	00db      	lsls	r3, r3, #3
   81076:	4805      	ldr	r0, [pc, #20]	; (8108c <math_ign_time_teeth+0x34>)
   81078:	fb80 2003 	smull	r2, r0, r0, r3
   8107c:	17db      	asrs	r3, r3, #31
   8107e:	ebc3 10a0 	rsb	r0, r3, r0, asr #6
}
   81082:	b280      	uxth	r0, r0
   81084:	4770      	bx	lr
   81086:	bf00      	nop
   81088:	b60b60b7 	.word	0xb60b60b7
   8108c:	51eb851f 	.word	0x51eb851f

00081090 <math_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t math_ign_time_interval(uint8_t ign_degree, uint32_t toothInterval)
{
   81090:	b538      	push	{r3, r4, r5, lr}
   81092:	4604      	mov	r4, r0
   81094:	460d      	mov	r5, r1
	uint32_t temp1 = ((((CRANK_DEGREE_INTERVAL - ign_degree) * 10000) / CRANK_DEGREE_INTERVAL) * CRANK_TEETH)/TACH_EVENTS;
	uint32_t temp2 = math_ign_time_teeth(ign_degree) *10000;
   81096:	4b0e      	ldr	r3, [pc, #56]	; (810d0 <math_ign_time_interval+0x40>)
   81098:	4798      	blx	r3
	return (10000 - (temp1 - temp2))*toothInterval/10000;
   8109a:	f1c4 04b4 	rsb	r4, r4, #180	; 0xb4
   8109e:	f242 7210 	movw	r2, #10000	; 0x2710
   810a2:	fb02 f304 	mul.w	r3, r2, r4
   810a6:	490b      	ldr	r1, [pc, #44]	; (810d4 <math_ign_time_interval+0x44>)
   810a8:	fb81 4103 	smull	r4, r1, r1, r3
   810ac:	4419      	add	r1, r3
   810ae:	17db      	asrs	r3, r3, #31
   810b0:	ebc3 2361 	rsb	r3, r3, r1, asr #9
   810b4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   810b8:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
   810bc:	fb02 3000 	mla	r0, r2, r0, r3
   810c0:	fb05 f500 	mul.w	r5, r5, r0
   810c4:	4804      	ldr	r0, [pc, #16]	; (810d8 <math_ign_time_interval+0x48>)
   810c6:	fba0 3005 	umull	r3, r0, r0, r5
   810ca:	0b40      	lsrs	r0, r0, #13
   810cc:	bd38      	pop	{r3, r4, r5, pc}
   810ce:	bf00      	nop
   810d0:	00081059 	.word	0x00081059
   810d4:	b60b60b7 	.word	0xb60b60b7
   810d8:	d1b71759 	.word	0xd1b71759

000810dc <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   810dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   810e0:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   810e2:	4e0e      	ldr	r6, [pc, #56]	; (8111c <sensors_init+0x40>)
   810e4:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81128 <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   810e8:	4f0d      	ldr	r7, [pc, #52]	; (81120 <sensors_init+0x44>)
   810ea:	b2a5      	uxth	r5, r4
void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   810ec:	f505 7058 	add.w	r0, r5, #864	; 0x360
   810f0:	b280      	uxth	r0, r0
   810f2:	47b0      	blx	r6
   810f4:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   810f8:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   810fc:	b280      	uxth	r0, r0
   810fe:	47b0      	blx	r6
   81100:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81102:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81106:	b280      	uxth	r0, r0
   81108:	47b0      	blx	r6
   8110a:	4b06      	ldr	r3, [pc, #24]	; (81124 <sensors_init+0x48>)
   8110c:	5518      	strb	r0, [r3, r4]
   8110e:	3401      	adds	r4, #1
 #include "sensors.h"

void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81110:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81114:	d1e9      	bne.n	810ea <sensors_init+0xe>
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
	}
}
   81116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8111a:	bf00      	nop
   8111c:	00080d41 	.word	0x00080d41
   81120:	20071864 	.word	0x20071864
   81124:	20071ce0 	.word	0x20071ce0
   81128:	200713e8 	.word	0x200713e8

0008112c <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   8112c:	b508      	push	{r3, lr}
   8112e:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81130:	4602      	mov	r2, r0
   81132:	4618      	mov	r0, r3
   81134:	4b01      	ldr	r3, [pc, #4]	; (8113c <storage_struct_read_eeprom_init+0x10>)
   81136:	4798      	blx	r3
   81138:	bd08      	pop	{r3, pc}
   8113a:	bf00      	nop
   8113c:	0008018d 	.word	0x0008018d

00081140 <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81140:	b141      	cbz	r1, 81154 <storage_init_struct_to_zero+0x14>
   81142:	1e43      	subs	r3, r0, #1
   81144:	1e4a      	subs	r2, r1, #1
   81146:	b292      	uxth	r2, r2
   81148:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   8114a:	2200      	movs	r2, #0
   8114c:	f803 2f01 	strb.w	r2, [r3, #1]!
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81150:	4283      	cmp	r3, r0
   81152:	d1fb      	bne.n	8114c <storage_init_struct_to_zero+0xc>
   81154:	4770      	bx	lr
   81156:	bf00      	nop

00081158 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   81158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8115c:	4606      	mov	r6, r0
   8115e:	460f      	mov	r7, r1
   81160:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   81162:	0090      	lsls	r0, r2, #2
   81164:	4b13      	ldr	r3, [pc, #76]	; (811b4 <tables_Table3D_alloc_mem+0x5c>)
   81166:	4798      	blx	r3
   81168:	6030      	str	r0, [r6, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   8116a:	f1b9 0f00 	cmp.w	r9, #0
   8116e:	d011      	beq.n	81194 <tables_Table3D_alloc_mem+0x3c>
   81170:	f109 38ff 	add.w	r8, r9, #4294967295
   81174:	fa5f f888 	uxtb.w	r8, r8
   81178:	f108 0801 	add.w	r8, r8, #1
   8117c:	ea4f 0888 	mov.w	r8, r8, lsl #2
   81180:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81182:	f8df a030 	ldr.w	sl, [pc, #48]	; 811b4 <tables_Table3D_alloc_mem+0x5c>
   81186:	6835      	ldr	r5, [r6, #0]
   81188:	4638      	mov	r0, r7
   8118a:	47d0      	blx	sl
   8118c:	5128      	str	r0, [r5, r4]
   8118e:	3404      	adds	r4, #4

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
	for (uint8_t i = 0; i < Ysize; i++)
   81190:	4544      	cmp	r4, r8
   81192:	d1f8      	bne.n	81186 <tables_Table3D_alloc_mem+0x2e>
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81194:	4638      	mov	r0, r7
   81196:	4c07      	ldr	r4, [pc, #28]	; (811b4 <tables_Table3D_alloc_mem+0x5c>)
   81198:	47a0      	blx	r4
   8119a:	6070      	str	r0, [r6, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   8119c:	4648      	mov	r0, r9
   8119e:	47a0      	blx	r4
   811a0:	60b0      	str	r0, [r6, #8]
	Current->Xsize = Xsize;
   811a2:	7337      	strb	r7, [r6, #12]
	Current->Ysize = Ysize;
   811a4:	f886 900d 	strb.w	r9, [r6, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   811a8:	fb09 7707 	mla	r7, r9, r7, r7
   811ac:	444f      	add	r7, r9
   811ae:	81f7      	strh	r7, [r6, #14]
   811b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   811b4:	000817a9 	.word	0x000817a9

000811b8 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   811b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   811ba:	4605      	mov	r5, r0
   811bc:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   811be:	7b43      	ldrb	r3, [r0, #13]
   811c0:	b17b      	cbz	r3, 811e2 <tables_Table3D_read_eeprom+0x2a>
   811c2:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   811c4:	4f0d      	ldr	r7, [pc, #52]	; (811fc <tables_Table3D_read_eeprom+0x44>)
   811c6:	682b      	ldr	r3, [r5, #0]
   811c8:	4632      	mov	r2, r6
   811ca:	7b29      	ldrb	r1, [r5, #12]
   811cc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   811d0:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   811d2:	7b2a      	ldrb	r2, [r5, #12]
   811d4:	4432      	add	r2, r6
   811d6:	b296      	uxth	r6, r2
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
	for (uint8_t i = 0; i < Current->Ysize; i++)
   811d8:	3401      	adds	r4, #1
   811da:	b2e4      	uxtb	r4, r4
   811dc:	7b6b      	ldrb	r3, [r5, #13]
   811de:	42a3      	cmp	r3, r4
   811e0:	d8f1      	bhi.n	811c6 <tables_Table3D_read_eeprom+0xe>
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
		EepromIndex += Current->Xsize;
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   811e2:	4632      	mov	r2, r6
   811e4:	7b29      	ldrb	r1, [r5, #12]
   811e6:	6868      	ldr	r0, [r5, #4]
   811e8:	4c04      	ldr	r4, [pc, #16]	; (811fc <tables_Table3D_read_eeprom+0x44>)
   811ea:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   811ec:	7b2a      	ldrb	r2, [r5, #12]
   811ee:	4432      	add	r2, r6
   811f0:	b292      	uxth	r2, r2
   811f2:	7b69      	ldrb	r1, [r5, #13]
   811f4:	68a8      	ldr	r0, [r5, #8]
   811f6:	47a0      	blx	r4
   811f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   811fa:	bf00      	nop
   811fc:	0008112d 	.word	0x0008112d

00081200 <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   81200:	b538      	push	{r3, r4, r5, lr}
   81202:	4604      	mov	r4, r0
   81204:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   81206:	4b03      	ldr	r3, [pc, #12]	; (81214 <tables_Table3D_init+0x14>)
   81208:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   8120a:	4629      	mov	r1, r5
   8120c:	4620      	mov	r0, r4
   8120e:	4b02      	ldr	r3, [pc, #8]	; (81218 <tables_Table3D_init+0x18>)
   81210:	4798      	blx	r3
   81212:	bd38      	pop	{r3, r4, r5, pc}
   81214:	00081159 	.word	0x00081159
   81218:	000811b9 	.word	0x000811b9

0008121c <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   8121c:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   8121e:	2300      	movs	r3, #0
   81220:	2210      	movs	r2, #16
   81222:	4611      	mov	r1, r2
   81224:	4807      	ldr	r0, [pc, #28]	; (81244 <table_init+0x28>)
   81226:	4c08      	ldr	r4, [pc, #32]	; (81248 <table_init+0x2c>)
   81228:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   8122a:	f44f 7390 	mov.w	r3, #288	; 0x120
   8122e:	2210      	movs	r2, #16
   81230:	4611      	mov	r1, r2
   81232:	4806      	ldr	r0, [pc, #24]	; (8124c <table_init+0x30>)
   81234:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   81236:	f44f 7310 	mov.w	r3, #576	; 0x240
   8123a:	2210      	movs	r2, #16
   8123c:	4611      	mov	r1, r2
   8123e:	4804      	ldr	r0, [pc, #16]	; (81250 <table_init+0x34>)
   81240:	47a0      	blx	r4
   81242:	bd10      	pop	{r4, pc}
   81244:	20070e60 	.word	0x20070e60
   81248:	00081201 	.word	0x00081201
   8124c:	20071c68 	.word	0x20071c68
   81250:	20071cc4 	.word	0x20071cc4

00081254 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   81254:	2808      	cmp	r0, #8
   81256:	d839      	bhi.n	812cc <timer_init+0x78>
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
}

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
   81258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8125c:	461f      	mov	r7, r3
   8125e:	4616      	mov	r6, r2
   81260:	4688      	mov	r8, r1
   81262:	4605      	mov	r5, r0
	// Check if the programmer is screwed
	if (TimerChannel > 8)
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   81264:	f100 0a1b 	add.w	sl, r0, #27
   81268:	4650      	mov	r0, sl
   8126a:	4b19      	ldr	r3, [pc, #100]	; (812d0 <timer_init+0x7c>)
   8126c:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   8126e:	2d02      	cmp	r5, #2
   81270:	d906      	bls.n	81280 <timer_init+0x2c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   81272:	4b18      	ldr	r3, [pc, #96]	; (812d4 <timer_init+0x80>)
   81274:	4a18      	ldr	r2, [pc, #96]	; (812d8 <timer_init+0x84>)
   81276:	2d05      	cmp	r5, #5
   81278:	bf94      	ite	ls
   8127a:	4691      	movls	r9, r2
   8127c:	4699      	movhi	r9, r3
   8127e:	e001      	b.n	81284 <timer_init+0x30>
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
		Timer = TC0; 
   81280:	f8df 9074 	ldr.w	r9, [pc, #116]	; 812f8 <timer_init+0xa4>
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   81284:	4c15      	ldr	r4, [pc, #84]	; (812dc <timer_init+0x88>)
   81286:	fba4 3405 	umull	r3, r4, r4, r5
   8128a:	0864      	lsrs	r4, r4, #1
   8128c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   81290:	1b2c      	subs	r4, r5, r4
   81292:	4642      	mov	r2, r8
   81294:	4621      	mov	r1, r4
   81296:	4648      	mov	r0, r9
   81298:	4b11      	ldr	r3, [pc, #68]	; (812e0 <timer_init+0x8c>)
   8129a:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   8129c:	4639      	mov	r1, r7
   8129e:	4650      	mov	r0, sl
   812a0:	4b10      	ldr	r3, [pc, #64]	; (812e4 <timer_init+0x90>)
   812a2:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   812a4:	4632      	mov	r2, r6
   812a6:	4621      	mov	r1, r4
   812a8:	4648      	mov	r0, r9
   812aa:	4b0f      	ldr	r3, [pc, #60]	; (812e8 <timer_init+0x94>)
   812ac:	4798      	blx	r3
	TC2->TC_CHANNEL[2].TC_IER = TC_IER_CPBS;
   812ae:	2208      	movs	r2, #8
   812b0:	4b08      	ldr	r3, [pc, #32]	; (812d4 <timer_init+0x80>)
   812b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	
	tc_start(Timer, (TimerChannel%3));
   812b6:	4621      	mov	r1, r4
   812b8:	4648      	mov	r0, r9
   812ba:	4b0c      	ldr	r3, [pc, #48]	; (812ec <timer_init+0x98>)
   812bc:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   812be:	2300      	movs	r3, #0
   812c0:	4a0b      	ldr	r2, [pc, #44]	; (812f0 <timer_init+0x9c>)
   812c2:	7013      	strb	r3, [r2, #0]
	millis = 0;
   812c4:	4a0b      	ldr	r2, [pc, #44]	; (812f4 <timer_init+0xa0>)
   812c6:	6013      	str	r3, [r2, #0]
   812c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   812cc:	4770      	bx	lr
   812ce:	bf00      	nop
   812d0:	0008063d 	.word	0x0008063d
   812d4:	40088000 	.word	0x40088000
   812d8:	40084000 	.word	0x40084000
   812dc:	aaaaaaab 	.word	0xaaaaaaab
   812e0:	00080691 	.word	0x00080691
   812e4:	00080ebd 	.word	0x00080ebd
   812e8:	000806c9 	.word	0x000806c9
   812ec:	000806a9 	.word	0x000806a9
   812f0:	20070a1c 	.word	0x20070a1c
   812f4:	20072194 	.word	0x20072194
   812f8:	40080000 	.word	0x40080000

000812fc <TC0_Handler>:
	CPCS: RC Compare Status                                             */
/************************************************************************/

// CYLINDER_1_TIMER
void TC0_Handler(void)
{
   812fc:	4770      	bx	lr
   812fe:	bf00      	nop

00081300 <TC1_Handler>:
	
}
// CYLINDER_2_TIMER
void TC1_Handler(void)
{
   81300:	4770      	bx	lr
   81302:	bf00      	nop

00081304 <TC2_Handler>:
	
}
// CYLINDER_3_TIMER
void TC2_Handler(void)
{
   81304:	4770      	bx	lr
   81306:	bf00      	nop

00081308 <TC3_Handler>:
	
}
// CYLINDER_4_TIMER
void TC3_Handler(void)
{
   81308:	4770      	bx	lr
   8130a:	bf00      	nop

0008130c <TC4_Handler>:
	
}
// CYLINDER_5_TIMER
void TC4_Handler(void)
{
   8130c:	4770      	bx	lr
   8130e:	bf00      	nop

00081310 <TC5_Handler>:
	
}
// CYLINDER_6_TIMER
void TC5_Handler(void)
{
   81310:	4770      	bx	lr
   81312:	bf00      	nop

00081314 <TC6_Handler>:
	
}
// CYLINDER_7_TIMER
void TC6_Handler(void)
{
   81314:	4770      	bx	lr
   81316:	bf00      	nop

00081318 <TC7_Handler>:
	
}
// CYLINDER_8_TIMER
void TC7_Handler(void)
{
   81318:	4770      	bx	lr
   8131a:	bf00      	nop

0008131c <TC8_Handler>:
	
}
// GLOBAL_TIMER
void TC8_Handler(void)
{
   8131c:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = tc_read_cv(TC2, 2);
   8131e:	4c22      	ldr	r4, [pc, #136]	; (813a8 <TC8_Handler+0x8c>)
   81320:	2102      	movs	r1, #2
   81322:	4620      	mov	r0, r4
   81324:	4b21      	ldr	r3, [pc, #132]	; (813ac <TC8_Handler+0x90>)
   81326:	4798      	blx	r3
   81328:	4605      	mov	r5, r0
	// Read the current TC8 Status, Compare or overflow
	uint32_t tc_status = TC2->TC_CHANNEL[2].TC_SR;
   8132a:	f8d4 40a0 	ldr.w	r4, [r4, #160]	; 0xa0
	if (tc_status & TC_SR_CPAS)
   8132e:	f014 0f04 	tst.w	r4, #4
   81332:	d00c      	beq.n	8134e <TC8_Handler+0x32>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81334:	4b1e      	ldr	r3, [pc, #120]	; (813b0 <TC8_Handler+0x94>)
   81336:	881a      	ldrh	r2, [r3, #0]
   81338:	4b1e      	ldr	r3, [pc, #120]	; (813b4 <TC8_Handler+0x98>)
   8133a:	fb93 f2f2 	sdiv	r2, r3, r2
   8133e:	4402      	add	r2, r0
   81340:	2102      	movs	r1, #2
   81342:	4819      	ldr	r0, [pc, #100]	; (813a8 <TC8_Handler+0x8c>)
   81344:	4b1c      	ldr	r3, [pc, #112]	; (813b8 <TC8_Handler+0x9c>)
   81346:	4798      	blx	r3
		adc_start(ADC);
   81348:	481c      	ldr	r0, [pc, #112]	; (813bc <TC8_Handler+0xa0>)
   8134a:	4b1d      	ldr	r3, [pc, #116]	; (813c0 <TC8_Handler+0xa4>)
   8134c:	4798      	blx	r3
		//uart_transfer('a');
	}
	if (tc_status & TC_SR_CPBS) // Compare register B is not working ?? 25.2.17
   8134e:	f014 0f08 	tst.w	r4, #8
   81352:	d004      	beq.n	8135e <TC8_Handler+0x42>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   81354:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   81358:	4a13      	ldr	r2, [pc, #76]	; (813a8 <TC8_Handler+0x8c>)
   8135a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (tc_status & TC_SR_CPCS)
   8135e:	f014 0f10 	tst.w	r4, #16
   81362:	d009      	beq.n	81378 <TC8_Handler+0x5c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   81364:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   81368:	2102      	movs	r1, #2
   8136a:	480f      	ldr	r0, [pc, #60]	; (813a8 <TC8_Handler+0x8c>)
   8136c:	4b15      	ldr	r3, [pc, #84]	; (813c4 <TC8_Handler+0xa8>)
   8136e:	4798      	blx	r3
		millis++;
   81370:	4a15      	ldr	r2, [pc, #84]	; (813c8 <TC8_Handler+0xac>)
   81372:	6813      	ldr	r3, [r2, #0]
   81374:	3301      	adds	r3, #1
   81376:	6013      	str	r3, [r2, #0]
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (tc_status & TC_SR_COVFS)
   81378:	f014 0f01 	tst.w	r4, #1
   8137c:	d012      	beq.n	813a4 <TC8_Handler+0x88>
	{
		TC8_Overflow = TRUE;
   8137e:	2201      	movs	r2, #1
   81380:	4b12      	ldr	r3, [pc, #72]	; (813cc <TC8_Handler+0xb0>)
   81382:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81384:	4b0a      	ldr	r3, [pc, #40]	; (813b0 <TC8_Handler+0x94>)
   81386:	881b      	ldrh	r3, [r3, #0]
   81388:	4c07      	ldr	r4, [pc, #28]	; (813a8 <TC8_Handler+0x8c>)
   8138a:	4a0a      	ldr	r2, [pc, #40]	; (813b4 <TC8_Handler+0x98>)
   8138c:	fb92 f2f3 	sdiv	r2, r2, r3
   81390:	2102      	movs	r1, #2
   81392:	4620      	mov	r0, r4
   81394:	4b08      	ldr	r3, [pc, #32]	; (813b8 <TC8_Handler+0x9c>)
   81396:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   81398:	f640 2241 	movw	r2, #2625	; 0xa41
   8139c:	2102      	movs	r1, #2
   8139e:	4620      	mov	r0, r4
   813a0:	4b08      	ldr	r3, [pc, #32]	; (813c4 <TC8_Handler+0xa8>)
   813a2:	4798      	blx	r3
   813a4:	bd38      	pop	{r3, r4, r5, pc}
   813a6:	bf00      	nop
   813a8:	40088000 	.word	0x40088000
   813ac:	000806b1 	.word	0x000806b1
   813b0:	20071860 	.word	0x20071860
   813b4:	00280de8 	.word	0x00280de8
   813b8:	000806b9 	.word	0x000806b9
   813bc:	400c0000 	.word	0x400c0000
   813c0:	00080235 	.word	0x00080235
   813c4:	000806c1 	.word	0x000806c1
   813c8:	20072194 	.word	0x20072194
   813cc:	20070a1c 	.word	0x20070a1c

000813d0 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   813d0:	22ff      	movs	r2, #255	; 0xff
   813d2:	4b07      	ldr	r3, [pc, #28]	; (813f0 <tunerstudio_init+0x20>)
   813d4:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   813d6:	2300      	movs	r3, #0
   813d8:	4a06      	ldr	r2, [pc, #24]	; (813f4 <tunerstudio_init+0x24>)
   813da:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   813dc:	4a06      	ldr	r2, [pc, #24]	; (813f8 <tunerstudio_init+0x28>)
   813de:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   813e0:	4a06      	ldr	r2, [pc, #24]	; (813fc <tunerstudio_init+0x2c>)
   813e2:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   813e4:	4a06      	ldr	r2, [pc, #24]	; (81400 <tunerstudio_init+0x30>)
   813e6:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   813e8:	4a06      	ldr	r2, [pc, #24]	; (81404 <tunerstudio_init+0x34>)
   813ea:	7013      	strb	r3, [r2, #0]
   813ec:	4770      	bx	lr
   813ee:	bf00      	nop
   813f0:	20070a10 	.word	0x20070a10
   813f4:	20072191 	.word	0x20072191
   813f8:	200709ca 	.word	0x200709ca
   813fc:	20071c65 	.word	0x20071c65
   81400:	20071c78 	.word	0x20071c78
   81404:	20071c64 	.word	0x20071c64

00081408 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   81408:	f44f 7280 	mov.w	r2, #256	; 0x100
   8140c:	4b08      	ldr	r3, [pc, #32]	; (81430 <uart_init+0x28>)
   8140e:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81410:	f503 7300 	add.w	r3, r3, #512	; 0x200
   81414:	2250      	movs	r2, #80	; 0x50
   81416:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   81418:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8141c:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   8141e:	222d      	movs	r2, #45	; 0x2d
   81420:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   81422:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81426:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   81428:	4a02      	ldr	r2, [pc, #8]	; (81434 <uart_init+0x2c>)
   8142a:	4b03      	ldr	r3, [pc, #12]	; (81438 <uart_init+0x30>)
   8142c:	601a      	str	r2, [r3, #0]
   8142e:	4770      	bx	lr
   81430:	400e0600 	.word	0x400e0600
   81434:	400e0900 	.word	0x400e0900
   81438:	200713e0 	.word	0x200713e0

0008143c <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   8143c:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   8143e:	210c      	movs	r1, #12
   81440:	2008      	movs	r0, #8
   81442:	4b0c      	ldr	r3, [pc, #48]	; (81474 <uart_tx_interrupt_init+0x38>)
   81444:	4798      	blx	r3
   81446:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   81448:	480b      	ldr	r0, [pc, #44]	; (81478 <uart_tx_interrupt_init+0x3c>)
   8144a:	461a      	mov	r2, r3
		RxString[i] = NULL;
   8144c:	490b      	ldr	r1, [pc, #44]	; (8147c <uart_tx_interrupt_init+0x40>)
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   8144e:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   81450:	54ca      	strb	r2, [r1, r3]
   81452:	3301      	adds	r3, #1
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   81454:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   81458:	d1f9      	bne.n	8144e <uart_tx_interrupt_init+0x12>
	{
		TxString[i] = NULL;
		RxString[i] = NULL;
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   8145a:	2300      	movs	r3, #0
   8145c:	4a08      	ldr	r2, [pc, #32]	; (81480 <uart_tx_interrupt_init+0x44>)
   8145e:	8013      	strh	r3, [r2, #0]
   81460:	4a08      	ldr	r2, [pc, #32]	; (81484 <uart_tx_interrupt_init+0x48>)
   81462:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   81464:	4a08      	ldr	r2, [pc, #32]	; (81488 <uart_tx_interrupt_init+0x4c>)
   81466:	8013      	strh	r3, [r2, #0]
   81468:	4a08      	ldr	r2, [pc, #32]	; (8148c <uart_tx_interrupt_init+0x50>)
   8146a:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   8146c:	4a08      	ldr	r2, [pc, #32]	; (81490 <uart_tx_interrupt_init+0x54>)
   8146e:	7013      	strb	r3, [r2, #0]
   81470:	bd08      	pop	{r3, pc}
   81472:	bf00      	nop
   81474:	00080ebd 	.word	0x00080ebd
   81478:	20070a20 	.word	0x20070a20
   8147c:	20070fb4 	.word	0x20070fb4
   81480:	200709c8 	.word	0x200709c8
   81484:	200709cc 	.word	0x200709cc
   81488:	200713e4 	.word	0x200713e4
   8148c:	200717e8 	.word	0x200717e8
   81490:	200713dc 	.word	0x200713dc

00081494 <uart_enable_rx_interrupt>:
{
	UART->UART_IER = UART_IER_TXRDY;
}

void uart_enable_rx_interrupt(void)
{
   81494:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   81496:	210c      	movs	r1, #12
   81498:	2008      	movs	r0, #8
   8149a:	4b03      	ldr	r3, [pc, #12]	; (814a8 <uart_enable_rx_interrupt+0x14>)
   8149c:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   8149e:	2201      	movs	r2, #1
   814a0:	4b02      	ldr	r3, [pc, #8]	; (814ac <uart_enable_rx_interrupt+0x18>)
   814a2:	609a      	str	r2, [r3, #8]
   814a4:	bd08      	pop	{r3, pc}
   814a6:	bf00      	nop
   814a8:	00080ebd 	.word	0x00080ebd
   814ac:	400e0800 	.word	0x400e0800

000814b0 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   814b0:	4a03      	ldr	r2, [pc, #12]	; (814c0 <uart_transfer+0x10>)
   814b2:	6953      	ldr	r3, [r2, #20]
   814b4:	f013 0f02 	tst.w	r3, #2
   814b8:	d0fb      	beq.n	814b2 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   814ba:	4b01      	ldr	r3, [pc, #4]	; (814c0 <uart_transfer+0x10>)
   814bc:	61d8      	str	r0, [r3, #28]
   814be:	4770      	bx	lr
   814c0:	400e0800 	.word	0x400e0800

000814c4 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   814c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   814c8:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   814ca:	2601      	movs	r6, #1
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
   814cc:	2200      	movs	r2, #0
	UART->UART_THR = transmit;
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
   814ce:	4c0e      	ldr	r4, [pc, #56]	; (81508 <uart_print_int+0x44>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   814d0:	f8df 903c 	ldr.w	r9, [pc, #60]	; 81510 <uart_print_int+0x4c>
			start = 1;
   814d4:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   814d6:	4f0d      	ldr	r7, [pc, #52]	; (8150c <uart_print_int+0x48>)
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   814d8:	fbb5 f0f4 	udiv	r0, r5, r4
   814dc:	3030      	adds	r0, #48	; 0x30
   814de:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   814e0:	2830      	cmp	r0, #48	; 0x30
   814e2:	d102      	bne.n	814ea <uart_print_int+0x26>
   814e4:	b90a      	cbnz	r2, 814ea <uart_print_int+0x26>
   814e6:	2e0a      	cmp	r6, #10
   814e8:	d101      	bne.n	814ee <uart_print_int+0x2a>
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   814ea:	47c8      	blx	r9
			start = 1;
   814ec:	4642      	mov	r2, r8
		}
		data %= div;
   814ee:	fbb5 f3f4 	udiv	r3, r5, r4
   814f2:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   814f6:	fba7 3404 	umull	r3, r4, r7, r4
   814fa:	08e4      	lsrs	r4, r4, #3
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   814fc:	3601      	adds	r6, #1
   814fe:	2e0b      	cmp	r6, #11
   81500:	d1ea      	bne.n	814d8 <uart_print_int+0x14>
		}
		data %= div;
		div /= 10;
	}
	//uart_new_line();
}
   81502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81506:	bf00      	nop
   81508:	3b9aca00 	.word	0x3b9aca00
   8150c:	cccccccd 	.word	0xcccccccd
   81510:	000814b1 	.word	0x000814b1

00081514 <uart_new_line>:
void uart_new_line(void)
{
   81514:	b508      	push	{r3, lr}
	uart_transfer(10);
   81516:	200a      	movs	r0, #10
   81518:	4b01      	ldr	r3, [pc, #4]	; (81520 <uart_new_line+0xc>)
   8151a:	4798      	blx	r3
   8151c:	bd08      	pop	{r3, pc}
   8151e:	bf00      	nop
   81520:	000814b1 	.word	0x000814b1

00081524 <uart_print_string>:
}

void uart_print_string(char * data)
{
   81524:	b570      	push	{r4, r5, r6, lr}
   81526:	1e44      	subs	r4, r0, #1
	int i = 0;
   81528:	2500      	movs	r5, #0
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
		uart_transfer(data[i++]);
   8152a:	4e07      	ldr	r6, [pc, #28]	; (81548 <uart_print_string+0x24>)

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   8152c:	e001      	b.n	81532 <uart_print_string+0xe>
		uart_transfer(data[i++]);
   8152e:	3501      	adds	r5, #1
   81530:	47b0      	blx	r6

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   81532:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   81536:	2800      	cmp	r0, #0
   81538:	d1f9      	bne.n	8152e <uart_print_string+0xa>
   8153a:	2d14      	cmp	r5, #20
   8153c:	dcf7      	bgt.n	8152e <uart_print_string+0xa>
		uart_transfer(data[i++]);
	uart_transfer(32); // space
   8153e:	2020      	movs	r0, #32
   81540:	4b01      	ldr	r3, [pc, #4]	; (81548 <uart_print_string+0x24>)
   81542:	4798      	blx	r3
   81544:	bd70      	pop	{r4, r5, r6, pc}
   81546:	bf00      	nop
   81548:	000814b1 	.word	0x000814b1

0008154c <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   8154c:	4b21      	ldr	r3, [pc, #132]	; (815d4 <UART_Handler+0x88>)
   8154e:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   81550:	4b21      	ldr	r3, [pc, #132]	; (815d8 <UART_Handler+0x8c>)
   81552:	881b      	ldrh	r3, [r3, #0]
   81554:	b29b      	uxth	r3, r3
   81556:	b1e3      	cbz	r3, 81592 <UART_Handler+0x46>
   81558:	f012 0f02 	tst.w	r2, #2
   8155c:	d019      	beq.n	81592 <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   8155e:	491f      	ldr	r1, [pc, #124]	; (815dc <UART_Handler+0x90>)
   81560:	880b      	ldrh	r3, [r1, #0]
   81562:	b29b      	uxth	r3, r3
   81564:	481e      	ldr	r0, [pc, #120]	; (815e0 <UART_Handler+0x94>)
   81566:	5cc3      	ldrb	r3, [r0, r3]
   81568:	b2db      	uxtb	r3, r3
   8156a:	481a      	ldr	r0, [pc, #104]	; (815d4 <UART_Handler+0x88>)
   8156c:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   8156e:	880b      	ldrh	r3, [r1, #0]
   81570:	3301      	adds	r3, #1
   81572:	b29b      	uxth	r3, r3
   81574:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   81576:	8809      	ldrh	r1, [r1, #0]
   81578:	b289      	uxth	r1, r1
   8157a:	4b17      	ldr	r3, [pc, #92]	; (815d8 <UART_Handler+0x8c>)
   8157c:	881b      	ldrh	r3, [r3, #0]
   8157e:	b29b      	uxth	r3, r3
   81580:	4299      	cmp	r1, r3
   81582:	d306      	bcc.n	81592 <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   81584:	2300      	movs	r3, #0
   81586:	4914      	ldr	r1, [pc, #80]	; (815d8 <UART_Handler+0x8c>)
   81588:	800b      	strh	r3, [r1, #0]
   8158a:	4914      	ldr	r1, [pc, #80]	; (815dc <UART_Handler+0x90>)
   8158c:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   8158e:	2102      	movs	r1, #2
   81590:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   81592:	f012 0f01 	tst.w	r2, #1
   81596:	d01c      	beq.n	815d2 <UART_Handler+0x86>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   81598:	4b0e      	ldr	r3, [pc, #56]	; (815d4 <UART_Handler+0x88>)
   8159a:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   8159c:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   815a0:	d003      	beq.n	815aa <UART_Handler+0x5e>
		{
			// TODO: Send an error to computer
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
   815a2:	f44f 7280 	mov.w	r2, #256	; 0x100
   815a6:	601a      	str	r2, [r3, #0]
			return;
   815a8:	4770      	bx	lr
		}
		
		RxString[RxStringHead++] = receive;
   815aa:	4a0e      	ldr	r2, [pc, #56]	; (815e4 <UART_Handler+0x98>)
   815ac:	8813      	ldrh	r3, [r2, #0]
   815ae:	b29b      	uxth	r3, r3
   815b0:	1c58      	adds	r0, r3, #1
   815b2:	b280      	uxth	r0, r0
   815b4:	8010      	strh	r0, [r2, #0]
	}
	if (status & UART_SR_RXRDY)
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   815b6:	b2c9      	uxtb	r1, r1
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   815b8:	480b      	ldr	r0, [pc, #44]	; (815e8 <UART_Handler+0x9c>)
   815ba:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   815bc:	8813      	ldrh	r3, [r2, #0]
   815be:	b29b      	uxth	r3, r3
   815c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   815c4:	d302      	bcc.n	815cc <UART_Handler+0x80>
		{
			RxStringHead = 0;
   815c6:	2200      	movs	r2, #0
   815c8:	4b06      	ldr	r3, [pc, #24]	; (815e4 <UART_Handler+0x98>)
   815ca:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   815cc:	2201      	movs	r2, #1
   815ce:	4b07      	ldr	r3, [pc, #28]	; (815ec <UART_Handler+0xa0>)
   815d0:	701a      	strb	r2, [r3, #0]
   815d2:	4770      	bx	lr
   815d4:	400e0800 	.word	0x400e0800
   815d8:	200709cc 	.word	0x200709cc
   815dc:	200709c8 	.word	0x200709c8
   815e0:	20070a20 	.word	0x20070a20
   815e4:	200717e8 	.word	0x200717e8
   815e8:	20070fb4 	.word	0x20070fb4
   815ec:	200713dc 	.word	0x200713dc

000815f0 <main>:
		}
	}
}

int main (void)
{
   815f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   815f2:	b085      	sub	sp, #20
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   815f4:	4b3a      	ldr	r3, [pc, #232]	; (816e0 <main+0xf0>)
   815f6:	4798      	blx	r3
	board_init();
   815f8:	4b3a      	ldr	r3, [pc, #232]	; (816e4 <main+0xf4>)
   815fa:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   815fc:	200d      	movs	r0, #13
   815fe:	4b3a      	ldr	r3, [pc, #232]	; (816e8 <main+0xf8>)
   81600:	4798      	blx	r3
	// Configure pin as output
	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
   81602:	4d3a      	ldr	r5, [pc, #232]	; (816ec <main+0xfc>)
   81604:	2400      	movs	r4, #0
   81606:	9400      	str	r4, [sp, #0]
   81608:	4623      	mov	r3, r4
   8160a:	4622      	mov	r2, r4
   8160c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   81610:	4628      	mov	r0, r5
   81612:	4e37      	ldr	r6, [pc, #220]	; (816f0 <main+0x100>)
   81614:	47b0      	blx	r6
	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
   81616:	9400      	str	r4, [sp, #0]
   81618:	4623      	mov	r3, r4
   8161a:	4622      	mov	r2, r4
   8161c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   81620:	4628      	mov	r0, r5
   81622:	47b0      	blx	r6
	pio_clear(PIOC, IGN1_OUT);
   81624:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   81628:	4628      	mov	r0, r5
   8162a:	4e32      	ldr	r6, [pc, #200]	; (816f4 <main+0x104>)
   8162c:	47b0      	blx	r6
	pio_clear(PIOC, IGN2_OUT);
   8162e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   81632:	4628      	mov	r0, r5
   81634:	47b0      	blx	r6
	
	// Initialize UART communication
	uart_init();
   81636:	4b30      	ldr	r3, [pc, #192]	; (816f8 <main+0x108>)
   81638:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   8163a:	4b30      	ldr	r3, [pc, #192]	; (816fc <main+0x10c>)
   8163c:	4798      	blx	r3
	uart_tx_interrupt_init();
   8163e:	4b30      	ldr	r3, [pc, #192]	; (81700 <main+0x110>)
   81640:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   81642:	4830      	ldr	r0, [pc, #192]	; (81704 <main+0x114>)
   81644:	4f30      	ldr	r7, [pc, #192]	; (81708 <main+0x118>)
   81646:	47b8      	blx	r7
   81648:	4e30      	ldr	r6, [pc, #192]	; (8170c <main+0x11c>)
   8164a:	47b0      	blx	r6

	// Initialize TWI communication for EEPROM
	eeprom_init();
   8164c:	4b30      	ldr	r3, [pc, #192]	; (81710 <main+0x120>)
   8164e:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   81650:	4b30      	ldr	r3, [pc, #192]	; (81714 <main+0x124>)
   81652:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   81654:	4b30      	ldr	r3, [pc, #192]	; (81718 <main+0x128>)
   81656:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   81658:	4b30      	ldr	r3, [pc, #192]	; (8171c <main+0x12c>)
   8165a:	6818      	ldr	r0, [r3, #0]
   8165c:	9002      	str	r0, [sp, #8]
   8165e:	889a      	ldrh	r2, [r3, #4]
   81660:	799b      	ldrb	r3, [r3, #6]
   81662:	f8ad 200c 	strh.w	r2, [sp, #12]
   81666:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   8166a:	220a      	movs	r2, #10
   8166c:	2101      	movs	r1, #1
   8166e:	a802      	add	r0, sp, #8
   81670:	4b2b      	ldr	r3, [pc, #172]	; (81720 <main+0x130>)
   81672:	4798      	blx	r3
	adc_start(ADC);
   81674:	482b      	ldr	r0, [pc, #172]	; (81724 <main+0x134>)
   81676:	4b2c      	ldr	r3, [pc, #176]	; (81728 <main+0x138>)
   81678:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPCS, TC8_PRIORITY);
   8167a:	2309      	movs	r3, #9
   8167c:	2215      	movs	r2, #21
   8167e:	f248 0102 	movw	r1, #32770	; 0x8002
   81682:	2008      	movs	r0, #8
   81684:	4d29      	ldr	r5, [pc, #164]	; (8172c <main+0x13c>)
   81686:	47a8      	blx	r5
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81688:	4b29      	ldr	r3, [pc, #164]	; (81730 <main+0x140>)
   8168a:	881b      	ldrh	r3, [r3, #0]
   8168c:	4d29      	ldr	r5, [pc, #164]	; (81734 <main+0x144>)
   8168e:	4a2a      	ldr	r2, [pc, #168]	; (81738 <main+0x148>)
   81690:	fb92 f2f3 	sdiv	r2, r2, r3
   81694:	2102      	movs	r1, #2
   81696:	4628      	mov	r0, r5
   81698:	4b28      	ldr	r3, [pc, #160]	; (8173c <main+0x14c>)
   8169a:	4798      	blx	r3
	//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   8169c:	f640 2241 	movw	r2, #2625	; 0xa41
   816a0:	2102      	movs	r1, #2
   816a2:	4628      	mov	r0, r5
   816a4:	4b26      	ldr	r3, [pc, #152]	; (81740 <main+0x150>)
   816a6:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   816a8:	4b26      	ldr	r3, [pc, #152]	; (81744 <main+0x154>)
   816aa:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   816ac:	4b26      	ldr	r3, [pc, #152]	; (81748 <main+0x158>)
   816ae:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   816b0:	2301      	movs	r3, #1
   816b2:	4622      	mov	r2, r4
   816b4:	2180      	movs	r1, #128	; 0x80
   816b6:	200b      	movs	r0, #11
   816b8:	4d24      	ldr	r5, [pc, #144]	; (8174c <main+0x15c>)
   816ba:	47a8      	blx	r5
// 	uart_print_string("map 15"); uart_print_int(VE.Ybin[15]); uart_new_line();
	
	/* RJR */
	// Enable external interrupt for PIOA register, crank and cam
	// void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   816bc:	2301      	movs	r3, #1
   816be:	4622      	mov	r2, r4
   816c0:	2180      	movs	r1, #128	; 0x80
   816c2:	200b      	movs	r0, #11
   816c4:	47a8      	blx	r5
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   816c6:	2302      	movs	r3, #2
   816c8:	4622      	mov	r2, r4
   816ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   816ce:	200b      	movs	r0, #11
   816d0:	47a8      	blx	r5
	
	// Initiate timers
	//timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
	
	
	uart_print_string("Init done"); uart_new_line();
   816d2:	481f      	ldr	r0, [pc, #124]	; (81750 <main+0x160>)
   816d4:	47b8      	blx	r7
   816d6:	47b0      	blx	r6

	while (1)
	{		
		decoders_crank_primary();
   816d8:	4c1e      	ldr	r4, [pc, #120]	; (81754 <main+0x164>)
   816da:	47a0      	blx	r4
   816dc:	e7fd      	b.n	816da <main+0xea>
   816de:	bf00      	nop
   816e0:	00080259 	.word	0x00080259
   816e4:	000802bd 	.word	0x000802bd
   816e8:	0008063d 	.word	0x0008063d
   816ec:	400e1200 	.word	0x400e1200
   816f0:	000803b5 	.word	0x000803b5
   816f4:	0008033d 	.word	0x0008033d
   816f8:	00081409 	.word	0x00081409
   816fc:	00081495 	.word	0x00081495
   81700:	0008143d 	.word	0x0008143d
   81704:	000820a8 	.word	0x000820a8
   81708:	00081525 	.word	0x00081525
   8170c:	00081515 	.word	0x00081515
   81710:	00080ce1 	.word	0x00080ce1
   81714:	00080dc5 	.word	0x00080dc5
   81718:	00080ac5 	.word	0x00080ac5
   8171c:	000820a0 	.word	0x000820a0
   81720:	00080b61 	.word	0x00080b61
   81724:	400c0000 	.word	0x400c0000
   81728:	00080235 	.word	0x00080235
   8172c:	00081255 	.word	0x00081255
   81730:	20071860 	.word	0x20071860
   81734:	40088000 	.word	0x40088000
   81738:	00280de8 	.word	0x00280de8
   8173c:	000806b9 	.word	0x000806b9
   81740:	000806c1 	.word	0x000806c1
   81744:	000810dd 	.word	0x000810dd
   81748:	000813d1 	.word	0x000813d1
   8174c:	00080f0d 	.word	0x00080f0d
   81750:	000820b4 	.word	0x000820b4
   81754:	00080c0d 	.word	0x00080c0d

00081758 <__libc_init_array>:
   81758:	b570      	push	{r4, r5, r6, lr}
   8175a:	4e0f      	ldr	r6, [pc, #60]	; (81798 <__libc_init_array+0x40>)
   8175c:	4d0f      	ldr	r5, [pc, #60]	; (8179c <__libc_init_array+0x44>)
   8175e:	1b76      	subs	r6, r6, r5
   81760:	10b6      	asrs	r6, r6, #2
   81762:	bf18      	it	ne
   81764:	2400      	movne	r4, #0
   81766:	d005      	beq.n	81774 <__libc_init_array+0x1c>
   81768:	3401      	adds	r4, #1
   8176a:	f855 3b04 	ldr.w	r3, [r5], #4
   8176e:	4798      	blx	r3
   81770:	42a6      	cmp	r6, r4
   81772:	d1f9      	bne.n	81768 <__libc_init_array+0x10>
   81774:	4e0a      	ldr	r6, [pc, #40]	; (817a0 <__libc_init_array+0x48>)
   81776:	4d0b      	ldr	r5, [pc, #44]	; (817a4 <__libc_init_array+0x4c>)
   81778:	f000 fca6 	bl	820c8 <_init>
   8177c:	1b76      	subs	r6, r6, r5
   8177e:	10b6      	asrs	r6, r6, #2
   81780:	bf18      	it	ne
   81782:	2400      	movne	r4, #0
   81784:	d006      	beq.n	81794 <__libc_init_array+0x3c>
   81786:	3401      	adds	r4, #1
   81788:	f855 3b04 	ldr.w	r3, [r5], #4
   8178c:	4798      	blx	r3
   8178e:	42a6      	cmp	r6, r4
   81790:	d1f9      	bne.n	81786 <__libc_init_array+0x2e>
   81792:	bd70      	pop	{r4, r5, r6, pc}
   81794:	bd70      	pop	{r4, r5, r6, pc}
   81796:	bf00      	nop
   81798:	000820d4 	.word	0x000820d4
   8179c:	000820d4 	.word	0x000820d4
   817a0:	000820dc 	.word	0x000820dc
   817a4:	000820d4 	.word	0x000820d4

000817a8 <malloc>:
   817a8:	4b02      	ldr	r3, [pc, #8]	; (817b4 <malloc+0xc>)
   817aa:	4601      	mov	r1, r0
   817ac:	6818      	ldr	r0, [r3, #0]
   817ae:	f000 b803 	b.w	817b8 <_malloc_r>
   817b2:	bf00      	nop
   817b4:	20070558 	.word	0x20070558

000817b8 <_malloc_r>:
   817b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   817bc:	f101 050b 	add.w	r5, r1, #11
   817c0:	2d16      	cmp	r5, #22
   817c2:	b083      	sub	sp, #12
   817c4:	4606      	mov	r6, r0
   817c6:	f240 80a0 	bls.w	8190a <_malloc_r+0x152>
   817ca:	f035 0507 	bics.w	r5, r5, #7
   817ce:	f100 80c0 	bmi.w	81952 <_malloc_r+0x19a>
   817d2:	42a9      	cmp	r1, r5
   817d4:	f200 80bd 	bhi.w	81952 <_malloc_r+0x19a>
   817d8:	f000 fa9a 	bl	81d10 <__malloc_lock>
   817dc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   817e0:	f0c0 8290 	bcc.w	81d04 <_malloc_r+0x54c>
   817e4:	0a6b      	lsrs	r3, r5, #9
   817e6:	f000 80bb 	beq.w	81960 <_malloc_r+0x1a8>
   817ea:	2b04      	cmp	r3, #4
   817ec:	f200 8177 	bhi.w	81ade <_malloc_r+0x326>
   817f0:	09a8      	lsrs	r0, r5, #6
   817f2:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   817f6:	ea4f 014e 	mov.w	r1, lr, lsl #1
   817fa:	3038      	adds	r0, #56	; 0x38
   817fc:	4fbe      	ldr	r7, [pc, #760]	; (81af8 <_malloc_r+0x340>)
   817fe:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   81802:	684c      	ldr	r4, [r1, #4]
   81804:	3908      	subs	r1, #8
   81806:	42a1      	cmp	r1, r4
   81808:	d107      	bne.n	8181a <_malloc_r+0x62>
   8180a:	e0ae      	b.n	8196a <_malloc_r+0x1b2>
   8180c:	2a00      	cmp	r2, #0
   8180e:	f280 80ae 	bge.w	8196e <_malloc_r+0x1b6>
   81812:	68e4      	ldr	r4, [r4, #12]
   81814:	42a1      	cmp	r1, r4
   81816:	f000 80a8 	beq.w	8196a <_malloc_r+0x1b2>
   8181a:	6863      	ldr	r3, [r4, #4]
   8181c:	f023 0303 	bic.w	r3, r3, #3
   81820:	1b5a      	subs	r2, r3, r5
   81822:	2a0f      	cmp	r2, #15
   81824:	ddf2      	ble.n	8180c <_malloc_r+0x54>
   81826:	49b4      	ldr	r1, [pc, #720]	; (81af8 <_malloc_r+0x340>)
   81828:	693c      	ldr	r4, [r7, #16]
   8182a:	f101 0e08 	add.w	lr, r1, #8
   8182e:	4574      	cmp	r4, lr
   81830:	f000 81a8 	beq.w	81b84 <_malloc_r+0x3cc>
   81834:	6863      	ldr	r3, [r4, #4]
   81836:	f023 0303 	bic.w	r3, r3, #3
   8183a:	1b5a      	subs	r2, r3, r5
   8183c:	2a0f      	cmp	r2, #15
   8183e:	f300 818e 	bgt.w	81b5e <_malloc_r+0x3a6>
   81842:	2a00      	cmp	r2, #0
   81844:	f8c1 e014 	str.w	lr, [r1, #20]
   81848:	f8c1 e010 	str.w	lr, [r1, #16]
   8184c:	f280 8093 	bge.w	81976 <_malloc_r+0x1be>
   81850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   81854:	f080 815c 	bcs.w	81b10 <_malloc_r+0x358>
   81858:	08db      	lsrs	r3, r3, #3
   8185a:	684a      	ldr	r2, [r1, #4]
   8185c:	ea4f 09a3 	mov.w	r9, r3, asr #2
   81860:	f04f 0c01 	mov.w	ip, #1
   81864:	3301      	adds	r3, #1
   81866:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   8186a:	fa0c f909 	lsl.w	r9, ip, r9
   8186e:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   81872:	ea49 0202 	orr.w	r2, r9, r2
   81876:	f1ac 0c08 	sub.w	ip, ip, #8
   8187a:	f8c4 c00c 	str.w	ip, [r4, #12]
   8187e:	f8c4 8008 	str.w	r8, [r4, #8]
   81882:	604a      	str	r2, [r1, #4]
   81884:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   81888:	f8c8 400c 	str.w	r4, [r8, #12]
   8188c:	1083      	asrs	r3, r0, #2
   8188e:	2401      	movs	r4, #1
   81890:	409c      	lsls	r4, r3
   81892:	4294      	cmp	r4, r2
   81894:	d87c      	bhi.n	81990 <_malloc_r+0x1d8>
   81896:	4214      	tst	r4, r2
   81898:	d106      	bne.n	818a8 <_malloc_r+0xf0>
   8189a:	f020 0003 	bic.w	r0, r0, #3
   8189e:	0064      	lsls	r4, r4, #1
   818a0:	4214      	tst	r4, r2
   818a2:	f100 0004 	add.w	r0, r0, #4
   818a6:	d0fa      	beq.n	8189e <_malloc_r+0xe6>
   818a8:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   818ac:	46cc      	mov	ip, r9
   818ae:	4680      	mov	r8, r0
   818b0:	f8dc 100c 	ldr.w	r1, [ip, #12]
   818b4:	458c      	cmp	ip, r1
   818b6:	d107      	bne.n	818c8 <_malloc_r+0x110>
   818b8:	e166      	b.n	81b88 <_malloc_r+0x3d0>
   818ba:	2a00      	cmp	r2, #0
   818bc:	f280 8174 	bge.w	81ba8 <_malloc_r+0x3f0>
   818c0:	68c9      	ldr	r1, [r1, #12]
   818c2:	458c      	cmp	ip, r1
   818c4:	f000 8160 	beq.w	81b88 <_malloc_r+0x3d0>
   818c8:	684b      	ldr	r3, [r1, #4]
   818ca:	f023 0303 	bic.w	r3, r3, #3
   818ce:	1b5a      	subs	r2, r3, r5
   818d0:	2a0f      	cmp	r2, #15
   818d2:	ddf2      	ble.n	818ba <_malloc_r+0x102>
   818d4:	460c      	mov	r4, r1
   818d6:	68cb      	ldr	r3, [r1, #12]
   818d8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   818dc:	f045 0801 	orr.w	r8, r5, #1
   818e0:	f8c1 8004 	str.w	r8, [r1, #4]
   818e4:	440d      	add	r5, r1
   818e6:	f042 0101 	orr.w	r1, r2, #1
   818ea:	f8cc 300c 	str.w	r3, [ip, #12]
   818ee:	4630      	mov	r0, r6
   818f0:	f8c3 c008 	str.w	ip, [r3, #8]
   818f4:	617d      	str	r5, [r7, #20]
   818f6:	613d      	str	r5, [r7, #16]
   818f8:	f8c5 e00c 	str.w	lr, [r5, #12]
   818fc:	f8c5 e008 	str.w	lr, [r5, #8]
   81900:	6069      	str	r1, [r5, #4]
   81902:	50aa      	str	r2, [r5, r2]
   81904:	f000 fa06 	bl	81d14 <__malloc_unlock>
   81908:	e01f      	b.n	8194a <_malloc_r+0x192>
   8190a:	2910      	cmp	r1, #16
   8190c:	d821      	bhi.n	81952 <_malloc_r+0x19a>
   8190e:	f000 f9ff 	bl	81d10 <__malloc_lock>
   81912:	2510      	movs	r5, #16
   81914:	2306      	movs	r3, #6
   81916:	2002      	movs	r0, #2
   81918:	4f77      	ldr	r7, [pc, #476]	; (81af8 <_malloc_r+0x340>)
   8191a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   8191e:	685c      	ldr	r4, [r3, #4]
   81920:	f1a3 0208 	sub.w	r2, r3, #8
   81924:	4294      	cmp	r4, r2
   81926:	f000 8138 	beq.w	81b9a <_malloc_r+0x3e2>
   8192a:	6863      	ldr	r3, [r4, #4]
   8192c:	68e1      	ldr	r1, [r4, #12]
   8192e:	f023 0303 	bic.w	r3, r3, #3
   81932:	4423      	add	r3, r4
   81934:	685a      	ldr	r2, [r3, #4]
   81936:	68a5      	ldr	r5, [r4, #8]
   81938:	f042 0201 	orr.w	r2, r2, #1
   8193c:	60e9      	str	r1, [r5, #12]
   8193e:	4630      	mov	r0, r6
   81940:	608d      	str	r5, [r1, #8]
   81942:	605a      	str	r2, [r3, #4]
   81944:	f000 f9e6 	bl	81d14 <__malloc_unlock>
   81948:	3408      	adds	r4, #8
   8194a:	4620      	mov	r0, r4
   8194c:	b003      	add	sp, #12
   8194e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81952:	2400      	movs	r4, #0
   81954:	4620      	mov	r0, r4
   81956:	230c      	movs	r3, #12
   81958:	6033      	str	r3, [r6, #0]
   8195a:	b003      	add	sp, #12
   8195c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81960:	2180      	movs	r1, #128	; 0x80
   81962:	f04f 0e40 	mov.w	lr, #64	; 0x40
   81966:	203f      	movs	r0, #63	; 0x3f
   81968:	e748      	b.n	817fc <_malloc_r+0x44>
   8196a:	4670      	mov	r0, lr
   8196c:	e75b      	b.n	81826 <_malloc_r+0x6e>
   8196e:	4423      	add	r3, r4
   81970:	685a      	ldr	r2, [r3, #4]
   81972:	68e1      	ldr	r1, [r4, #12]
   81974:	e7df      	b.n	81936 <_malloc_r+0x17e>
   81976:	4423      	add	r3, r4
   81978:	685a      	ldr	r2, [r3, #4]
   8197a:	4630      	mov	r0, r6
   8197c:	f042 0201 	orr.w	r2, r2, #1
   81980:	605a      	str	r2, [r3, #4]
   81982:	3408      	adds	r4, #8
   81984:	f000 f9c6 	bl	81d14 <__malloc_unlock>
   81988:	4620      	mov	r0, r4
   8198a:	b003      	add	sp, #12
   8198c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81990:	68bc      	ldr	r4, [r7, #8]
   81992:	6863      	ldr	r3, [r4, #4]
   81994:	f023 0803 	bic.w	r8, r3, #3
   81998:	45a8      	cmp	r8, r5
   8199a:	d304      	bcc.n	819a6 <_malloc_r+0x1ee>
   8199c:	ebc5 0308 	rsb	r3, r5, r8
   819a0:	2b0f      	cmp	r3, #15
   819a2:	f300 808c 	bgt.w	81abe <_malloc_r+0x306>
   819a6:	4b55      	ldr	r3, [pc, #340]	; (81afc <_malloc_r+0x344>)
   819a8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 81b0c <_malloc_r+0x354>
   819ac:	681a      	ldr	r2, [r3, #0]
   819ae:	f8d9 3000 	ldr.w	r3, [r9]
   819b2:	442a      	add	r2, r5
   819b4:	3301      	adds	r3, #1
   819b6:	eb04 0a08 	add.w	sl, r4, r8
   819ba:	f000 8160 	beq.w	81c7e <_malloc_r+0x4c6>
   819be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   819c2:	320f      	adds	r2, #15
   819c4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   819c8:	f022 020f 	bic.w	r2, r2, #15
   819cc:	4611      	mov	r1, r2
   819ce:	4630      	mov	r0, r6
   819d0:	9201      	str	r2, [sp, #4]
   819d2:	f000 f9a1 	bl	81d18 <_sbrk_r>
   819d6:	f1b0 3fff 	cmp.w	r0, #4294967295
   819da:	4683      	mov	fp, r0
   819dc:	9a01      	ldr	r2, [sp, #4]
   819de:	f000 8158 	beq.w	81c92 <_malloc_r+0x4da>
   819e2:	4582      	cmp	sl, r0
   819e4:	f200 80fc 	bhi.w	81be0 <_malloc_r+0x428>
   819e8:	4b45      	ldr	r3, [pc, #276]	; (81b00 <_malloc_r+0x348>)
   819ea:	45da      	cmp	sl, fp
   819ec:	6819      	ldr	r1, [r3, #0]
   819ee:	4411      	add	r1, r2
   819f0:	6019      	str	r1, [r3, #0]
   819f2:	f000 8153 	beq.w	81c9c <_malloc_r+0x4e4>
   819f6:	f8d9 0000 	ldr.w	r0, [r9]
   819fa:	f8df e110 	ldr.w	lr, [pc, #272]	; 81b0c <_malloc_r+0x354>
   819fe:	3001      	adds	r0, #1
   81a00:	bf1b      	ittet	ne
   81a02:	ebca 0a0b 	rsbne	sl, sl, fp
   81a06:	4451      	addne	r1, sl
   81a08:	f8ce b000 	streq.w	fp, [lr]
   81a0c:	6019      	strne	r1, [r3, #0]
   81a0e:	f01b 0107 	ands.w	r1, fp, #7
   81a12:	f000 8117 	beq.w	81c44 <_malloc_r+0x48c>
   81a16:	f1c1 0008 	rsb	r0, r1, #8
   81a1a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   81a1e:	4483      	add	fp, r0
   81a20:	3108      	adds	r1, #8
   81a22:	445a      	add	r2, fp
   81a24:	f3c2 020b 	ubfx	r2, r2, #0, #12
   81a28:	ebc2 0901 	rsb	r9, r2, r1
   81a2c:	4649      	mov	r1, r9
   81a2e:	4630      	mov	r0, r6
   81a30:	9301      	str	r3, [sp, #4]
   81a32:	f000 f971 	bl	81d18 <_sbrk_r>
   81a36:	1c43      	adds	r3, r0, #1
   81a38:	9b01      	ldr	r3, [sp, #4]
   81a3a:	f000 813f 	beq.w	81cbc <_malloc_r+0x504>
   81a3e:	ebcb 0200 	rsb	r2, fp, r0
   81a42:	444a      	add	r2, r9
   81a44:	f042 0201 	orr.w	r2, r2, #1
   81a48:	6819      	ldr	r1, [r3, #0]
   81a4a:	42bc      	cmp	r4, r7
   81a4c:	4449      	add	r1, r9
   81a4e:	f8c7 b008 	str.w	fp, [r7, #8]
   81a52:	6019      	str	r1, [r3, #0]
   81a54:	f8cb 2004 	str.w	r2, [fp, #4]
   81a58:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 81b00 <_malloc_r+0x348>
   81a5c:	d016      	beq.n	81a8c <_malloc_r+0x2d4>
   81a5e:	f1b8 0f0f 	cmp.w	r8, #15
   81a62:	f240 80fd 	bls.w	81c60 <_malloc_r+0x4a8>
   81a66:	6862      	ldr	r2, [r4, #4]
   81a68:	f1a8 030c 	sub.w	r3, r8, #12
   81a6c:	f023 0307 	bic.w	r3, r3, #7
   81a70:	f002 0201 	and.w	r2, r2, #1
   81a74:	18e0      	adds	r0, r4, r3
   81a76:	f04f 0e05 	mov.w	lr, #5
   81a7a:	431a      	orrs	r2, r3
   81a7c:	2b0f      	cmp	r3, #15
   81a7e:	6062      	str	r2, [r4, #4]
   81a80:	f8c0 e004 	str.w	lr, [r0, #4]
   81a84:	f8c0 e008 	str.w	lr, [r0, #8]
   81a88:	f200 811c 	bhi.w	81cc4 <_malloc_r+0x50c>
   81a8c:	4b1d      	ldr	r3, [pc, #116]	; (81b04 <_malloc_r+0x34c>)
   81a8e:	68bc      	ldr	r4, [r7, #8]
   81a90:	681a      	ldr	r2, [r3, #0]
   81a92:	4291      	cmp	r1, r2
   81a94:	bf88      	it	hi
   81a96:	6019      	strhi	r1, [r3, #0]
   81a98:	4b1b      	ldr	r3, [pc, #108]	; (81b08 <_malloc_r+0x350>)
   81a9a:	681a      	ldr	r2, [r3, #0]
   81a9c:	4291      	cmp	r1, r2
   81a9e:	6862      	ldr	r2, [r4, #4]
   81aa0:	bf88      	it	hi
   81aa2:	6019      	strhi	r1, [r3, #0]
   81aa4:	f022 0203 	bic.w	r2, r2, #3
   81aa8:	4295      	cmp	r5, r2
   81aaa:	eba2 0305 	sub.w	r3, r2, r5
   81aae:	d801      	bhi.n	81ab4 <_malloc_r+0x2fc>
   81ab0:	2b0f      	cmp	r3, #15
   81ab2:	dc04      	bgt.n	81abe <_malloc_r+0x306>
   81ab4:	4630      	mov	r0, r6
   81ab6:	f000 f92d 	bl	81d14 <__malloc_unlock>
   81aba:	2400      	movs	r4, #0
   81abc:	e745      	b.n	8194a <_malloc_r+0x192>
   81abe:	f045 0201 	orr.w	r2, r5, #1
   81ac2:	f043 0301 	orr.w	r3, r3, #1
   81ac6:	4425      	add	r5, r4
   81ac8:	6062      	str	r2, [r4, #4]
   81aca:	4630      	mov	r0, r6
   81acc:	60bd      	str	r5, [r7, #8]
   81ace:	3408      	adds	r4, #8
   81ad0:	606b      	str	r3, [r5, #4]
   81ad2:	f000 f91f 	bl	81d14 <__malloc_unlock>
   81ad6:	4620      	mov	r0, r4
   81ad8:	b003      	add	sp, #12
   81ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ade:	2b14      	cmp	r3, #20
   81ae0:	d971      	bls.n	81bc6 <_malloc_r+0x40e>
   81ae2:	2b54      	cmp	r3, #84	; 0x54
   81ae4:	f200 80a4 	bhi.w	81c30 <_malloc_r+0x478>
   81ae8:	0b28      	lsrs	r0, r5, #12
   81aea:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   81aee:	ea4f 014e 	mov.w	r1, lr, lsl #1
   81af2:	306e      	adds	r0, #110	; 0x6e
   81af4:	e682      	b.n	817fc <_malloc_r+0x44>
   81af6:	bf00      	nop
   81af8:	2007055c 	.word	0x2007055c
   81afc:	20070994 	.word	0x20070994
   81b00:	20070998 	.word	0x20070998
   81b04:	20070990 	.word	0x20070990
   81b08:	2007098c 	.word	0x2007098c
   81b0c:	20070968 	.word	0x20070968
   81b10:	0a5a      	lsrs	r2, r3, #9
   81b12:	2a04      	cmp	r2, #4
   81b14:	d95e      	bls.n	81bd4 <_malloc_r+0x41c>
   81b16:	2a14      	cmp	r2, #20
   81b18:	f200 80b3 	bhi.w	81c82 <_malloc_r+0x4ca>
   81b1c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   81b20:	0049      	lsls	r1, r1, #1
   81b22:	325b      	adds	r2, #91	; 0x5b
   81b24:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   81b28:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   81b2c:	f1ac 0c08 	sub.w	ip, ip, #8
   81b30:	458c      	cmp	ip, r1
   81b32:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 81d0c <_malloc_r+0x554>
   81b36:	f000 8088 	beq.w	81c4a <_malloc_r+0x492>
   81b3a:	684a      	ldr	r2, [r1, #4]
   81b3c:	f022 0203 	bic.w	r2, r2, #3
   81b40:	4293      	cmp	r3, r2
   81b42:	d202      	bcs.n	81b4a <_malloc_r+0x392>
   81b44:	6889      	ldr	r1, [r1, #8]
   81b46:	458c      	cmp	ip, r1
   81b48:	d1f7      	bne.n	81b3a <_malloc_r+0x382>
   81b4a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   81b4e:	687a      	ldr	r2, [r7, #4]
   81b50:	f8c4 c00c 	str.w	ip, [r4, #12]
   81b54:	60a1      	str	r1, [r4, #8]
   81b56:	f8cc 4008 	str.w	r4, [ip, #8]
   81b5a:	60cc      	str	r4, [r1, #12]
   81b5c:	e696      	b.n	8188c <_malloc_r+0xd4>
   81b5e:	f045 0701 	orr.w	r7, r5, #1
   81b62:	f042 0301 	orr.w	r3, r2, #1
   81b66:	4425      	add	r5, r4
   81b68:	6067      	str	r7, [r4, #4]
   81b6a:	4630      	mov	r0, r6
   81b6c:	614d      	str	r5, [r1, #20]
   81b6e:	610d      	str	r5, [r1, #16]
   81b70:	f8c5 e00c 	str.w	lr, [r5, #12]
   81b74:	f8c5 e008 	str.w	lr, [r5, #8]
   81b78:	606b      	str	r3, [r5, #4]
   81b7a:	50aa      	str	r2, [r5, r2]
   81b7c:	3408      	adds	r4, #8
   81b7e:	f000 f8c9 	bl	81d14 <__malloc_unlock>
   81b82:	e6e2      	b.n	8194a <_malloc_r+0x192>
   81b84:	684a      	ldr	r2, [r1, #4]
   81b86:	e681      	b.n	8188c <_malloc_r+0xd4>
   81b88:	f108 0801 	add.w	r8, r8, #1
   81b8c:	f018 0f03 	tst.w	r8, #3
   81b90:	f10c 0c08 	add.w	ip, ip, #8
   81b94:	f47f ae8c 	bne.w	818b0 <_malloc_r+0xf8>
   81b98:	e030      	b.n	81bfc <_malloc_r+0x444>
   81b9a:	68dc      	ldr	r4, [r3, #12]
   81b9c:	42a3      	cmp	r3, r4
   81b9e:	bf08      	it	eq
   81ba0:	3002      	addeq	r0, #2
   81ba2:	f43f ae40 	beq.w	81826 <_malloc_r+0x6e>
   81ba6:	e6c0      	b.n	8192a <_malloc_r+0x172>
   81ba8:	460c      	mov	r4, r1
   81baa:	440b      	add	r3, r1
   81bac:	685a      	ldr	r2, [r3, #4]
   81bae:	68c9      	ldr	r1, [r1, #12]
   81bb0:	f854 5f08 	ldr.w	r5, [r4, #8]!
   81bb4:	f042 0201 	orr.w	r2, r2, #1
   81bb8:	605a      	str	r2, [r3, #4]
   81bba:	4630      	mov	r0, r6
   81bbc:	60e9      	str	r1, [r5, #12]
   81bbe:	608d      	str	r5, [r1, #8]
   81bc0:	f000 f8a8 	bl	81d14 <__malloc_unlock>
   81bc4:	e6c1      	b.n	8194a <_malloc_r+0x192>
   81bc6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   81bca:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   81bce:	ea4f 014e 	mov.w	r1, lr, lsl #1
   81bd2:	e613      	b.n	817fc <_malloc_r+0x44>
   81bd4:	099a      	lsrs	r2, r3, #6
   81bd6:	f102 0139 	add.w	r1, r2, #57	; 0x39
   81bda:	0049      	lsls	r1, r1, #1
   81bdc:	3238      	adds	r2, #56	; 0x38
   81bde:	e7a1      	b.n	81b24 <_malloc_r+0x36c>
   81be0:	42bc      	cmp	r4, r7
   81be2:	4b4a      	ldr	r3, [pc, #296]	; (81d0c <_malloc_r+0x554>)
   81be4:	f43f af00 	beq.w	819e8 <_malloc_r+0x230>
   81be8:	689c      	ldr	r4, [r3, #8]
   81bea:	6862      	ldr	r2, [r4, #4]
   81bec:	f022 0203 	bic.w	r2, r2, #3
   81bf0:	e75a      	b.n	81aa8 <_malloc_r+0x2f0>
   81bf2:	f859 3908 	ldr.w	r3, [r9], #-8
   81bf6:	4599      	cmp	r9, r3
   81bf8:	f040 8082 	bne.w	81d00 <_malloc_r+0x548>
   81bfc:	f010 0f03 	tst.w	r0, #3
   81c00:	f100 30ff 	add.w	r0, r0, #4294967295
   81c04:	d1f5      	bne.n	81bf2 <_malloc_r+0x43a>
   81c06:	687b      	ldr	r3, [r7, #4]
   81c08:	ea23 0304 	bic.w	r3, r3, r4
   81c0c:	607b      	str	r3, [r7, #4]
   81c0e:	0064      	lsls	r4, r4, #1
   81c10:	429c      	cmp	r4, r3
   81c12:	f63f aebd 	bhi.w	81990 <_malloc_r+0x1d8>
   81c16:	2c00      	cmp	r4, #0
   81c18:	f43f aeba 	beq.w	81990 <_malloc_r+0x1d8>
   81c1c:	421c      	tst	r4, r3
   81c1e:	4640      	mov	r0, r8
   81c20:	f47f ae42 	bne.w	818a8 <_malloc_r+0xf0>
   81c24:	0064      	lsls	r4, r4, #1
   81c26:	421c      	tst	r4, r3
   81c28:	f100 0004 	add.w	r0, r0, #4
   81c2c:	d0fa      	beq.n	81c24 <_malloc_r+0x46c>
   81c2e:	e63b      	b.n	818a8 <_malloc_r+0xf0>
   81c30:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   81c34:	d818      	bhi.n	81c68 <_malloc_r+0x4b0>
   81c36:	0be8      	lsrs	r0, r5, #15
   81c38:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   81c3c:	ea4f 014e 	mov.w	r1, lr, lsl #1
   81c40:	3077      	adds	r0, #119	; 0x77
   81c42:	e5db      	b.n	817fc <_malloc_r+0x44>
   81c44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81c48:	e6eb      	b.n	81a22 <_malloc_r+0x26a>
   81c4a:	2101      	movs	r1, #1
   81c4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
   81c50:	1092      	asrs	r2, r2, #2
   81c52:	fa01 f202 	lsl.w	r2, r1, r2
   81c56:	431a      	orrs	r2, r3
   81c58:	f8c8 2004 	str.w	r2, [r8, #4]
   81c5c:	4661      	mov	r1, ip
   81c5e:	e777      	b.n	81b50 <_malloc_r+0x398>
   81c60:	2301      	movs	r3, #1
   81c62:	f8cb 3004 	str.w	r3, [fp, #4]
   81c66:	e725      	b.n	81ab4 <_malloc_r+0x2fc>
   81c68:	f240 5254 	movw	r2, #1364	; 0x554
   81c6c:	4293      	cmp	r3, r2
   81c6e:	d820      	bhi.n	81cb2 <_malloc_r+0x4fa>
   81c70:	0ca8      	lsrs	r0, r5, #18
   81c72:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   81c76:	ea4f 014e 	mov.w	r1, lr, lsl #1
   81c7a:	307c      	adds	r0, #124	; 0x7c
   81c7c:	e5be      	b.n	817fc <_malloc_r+0x44>
   81c7e:	3210      	adds	r2, #16
   81c80:	e6a4      	b.n	819cc <_malloc_r+0x214>
   81c82:	2a54      	cmp	r2, #84	; 0x54
   81c84:	d826      	bhi.n	81cd4 <_malloc_r+0x51c>
   81c86:	0b1a      	lsrs	r2, r3, #12
   81c88:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   81c8c:	0049      	lsls	r1, r1, #1
   81c8e:	326e      	adds	r2, #110	; 0x6e
   81c90:	e748      	b.n	81b24 <_malloc_r+0x36c>
   81c92:	68bc      	ldr	r4, [r7, #8]
   81c94:	6862      	ldr	r2, [r4, #4]
   81c96:	f022 0203 	bic.w	r2, r2, #3
   81c9a:	e705      	b.n	81aa8 <_malloc_r+0x2f0>
   81c9c:	f3ca 000b 	ubfx	r0, sl, #0, #12
   81ca0:	2800      	cmp	r0, #0
   81ca2:	f47f aea8 	bne.w	819f6 <_malloc_r+0x23e>
   81ca6:	4442      	add	r2, r8
   81ca8:	68bb      	ldr	r3, [r7, #8]
   81caa:	f042 0201 	orr.w	r2, r2, #1
   81cae:	605a      	str	r2, [r3, #4]
   81cb0:	e6ec      	b.n	81a8c <_malloc_r+0x2d4>
   81cb2:	21fe      	movs	r1, #254	; 0xfe
   81cb4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   81cb8:	207e      	movs	r0, #126	; 0x7e
   81cba:	e59f      	b.n	817fc <_malloc_r+0x44>
   81cbc:	2201      	movs	r2, #1
   81cbe:	f04f 0900 	mov.w	r9, #0
   81cc2:	e6c1      	b.n	81a48 <_malloc_r+0x290>
   81cc4:	f104 0108 	add.w	r1, r4, #8
   81cc8:	4630      	mov	r0, r6
   81cca:	f000 f8a9 	bl	81e20 <_free_r>
   81cce:	f8d9 1000 	ldr.w	r1, [r9]
   81cd2:	e6db      	b.n	81a8c <_malloc_r+0x2d4>
   81cd4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   81cd8:	d805      	bhi.n	81ce6 <_malloc_r+0x52e>
   81cda:	0bda      	lsrs	r2, r3, #15
   81cdc:	f102 0178 	add.w	r1, r2, #120	; 0x78
   81ce0:	0049      	lsls	r1, r1, #1
   81ce2:	3277      	adds	r2, #119	; 0x77
   81ce4:	e71e      	b.n	81b24 <_malloc_r+0x36c>
   81ce6:	f240 5154 	movw	r1, #1364	; 0x554
   81cea:	428a      	cmp	r2, r1
   81cec:	d805      	bhi.n	81cfa <_malloc_r+0x542>
   81cee:	0c9a      	lsrs	r2, r3, #18
   81cf0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   81cf4:	0049      	lsls	r1, r1, #1
   81cf6:	327c      	adds	r2, #124	; 0x7c
   81cf8:	e714      	b.n	81b24 <_malloc_r+0x36c>
   81cfa:	21fe      	movs	r1, #254	; 0xfe
   81cfc:	227e      	movs	r2, #126	; 0x7e
   81cfe:	e711      	b.n	81b24 <_malloc_r+0x36c>
   81d00:	687b      	ldr	r3, [r7, #4]
   81d02:	e784      	b.n	81c0e <_malloc_r+0x456>
   81d04:	08e8      	lsrs	r0, r5, #3
   81d06:	1c43      	adds	r3, r0, #1
   81d08:	005b      	lsls	r3, r3, #1
   81d0a:	e605      	b.n	81918 <_malloc_r+0x160>
   81d0c:	2007055c 	.word	0x2007055c

00081d10 <__malloc_lock>:
   81d10:	4770      	bx	lr
   81d12:	bf00      	nop

00081d14 <__malloc_unlock>:
   81d14:	4770      	bx	lr
   81d16:	bf00      	nop

00081d18 <_sbrk_r>:
   81d18:	b538      	push	{r3, r4, r5, lr}
   81d1a:	4c07      	ldr	r4, [pc, #28]	; (81d38 <_sbrk_r+0x20>)
   81d1c:	2300      	movs	r3, #0
   81d1e:	4605      	mov	r5, r0
   81d20:	4608      	mov	r0, r1
   81d22:	6023      	str	r3, [r4, #0]
   81d24:	f7fe feb4 	bl	80a90 <_sbrk>
   81d28:	1c43      	adds	r3, r0, #1
   81d2a:	d000      	beq.n	81d2e <_sbrk_r+0x16>
   81d2c:	bd38      	pop	{r3, r4, r5, pc}
   81d2e:	6823      	ldr	r3, [r4, #0]
   81d30:	2b00      	cmp	r3, #0
   81d32:	d0fb      	beq.n	81d2c <_sbrk_r+0x14>
   81d34:	602b      	str	r3, [r5, #0]
   81d36:	bd38      	pop	{r3, r4, r5, pc}
   81d38:	2007219c 	.word	0x2007219c

00081d3c <register_fini>:
   81d3c:	4b02      	ldr	r3, [pc, #8]	; (81d48 <register_fini+0xc>)
   81d3e:	b113      	cbz	r3, 81d46 <register_fini+0xa>
   81d40:	4802      	ldr	r0, [pc, #8]	; (81d4c <register_fini+0x10>)
   81d42:	f000 b805 	b.w	81d50 <atexit>
   81d46:	4770      	bx	lr
   81d48:	00000000 	.word	0x00000000
   81d4c:	00081d5d 	.word	0x00081d5d

00081d50 <atexit>:
   81d50:	2300      	movs	r3, #0
   81d52:	4601      	mov	r1, r0
   81d54:	461a      	mov	r2, r3
   81d56:	4618      	mov	r0, r3
   81d58:	f000 b94a 	b.w	81ff0 <__register_exitproc>

00081d5c <__libc_fini_array>:
   81d5c:	b538      	push	{r3, r4, r5, lr}
   81d5e:	4d07      	ldr	r5, [pc, #28]	; (81d7c <__libc_fini_array+0x20>)
   81d60:	4c07      	ldr	r4, [pc, #28]	; (81d80 <__libc_fini_array+0x24>)
   81d62:	1b2c      	subs	r4, r5, r4
   81d64:	10a4      	asrs	r4, r4, #2
   81d66:	d005      	beq.n	81d74 <__libc_fini_array+0x18>
   81d68:	3c01      	subs	r4, #1
   81d6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81d6e:	4798      	blx	r3
   81d70:	2c00      	cmp	r4, #0
   81d72:	d1f9      	bne.n	81d68 <__libc_fini_array+0xc>
   81d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81d78:	f000 b9b0 	b.w	820dc <_fini>
   81d7c:	000820ec 	.word	0x000820ec
   81d80:	000820e8 	.word	0x000820e8

00081d84 <_malloc_trim_r>:
   81d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d86:	460c      	mov	r4, r1
   81d88:	4f22      	ldr	r7, [pc, #136]	; (81e14 <_malloc_trim_r+0x90>)
   81d8a:	4606      	mov	r6, r0
   81d8c:	f7ff ffc0 	bl	81d10 <__malloc_lock>
   81d90:	68bb      	ldr	r3, [r7, #8]
   81d92:	685d      	ldr	r5, [r3, #4]
   81d94:	f025 0503 	bic.w	r5, r5, #3
   81d98:	1b29      	subs	r1, r5, r4
   81d9a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   81d9e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   81da2:	f021 010f 	bic.w	r1, r1, #15
   81da6:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   81daa:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   81dae:	db07      	blt.n	81dc0 <_malloc_trim_r+0x3c>
   81db0:	2100      	movs	r1, #0
   81db2:	4630      	mov	r0, r6
   81db4:	f7ff ffb0 	bl	81d18 <_sbrk_r>
   81db8:	68bb      	ldr	r3, [r7, #8]
   81dba:	442b      	add	r3, r5
   81dbc:	4298      	cmp	r0, r3
   81dbe:	d004      	beq.n	81dca <_malloc_trim_r+0x46>
   81dc0:	4630      	mov	r0, r6
   81dc2:	f7ff ffa7 	bl	81d14 <__malloc_unlock>
   81dc6:	2000      	movs	r0, #0
   81dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81dca:	4261      	negs	r1, r4
   81dcc:	4630      	mov	r0, r6
   81dce:	f7ff ffa3 	bl	81d18 <_sbrk_r>
   81dd2:	3001      	adds	r0, #1
   81dd4:	d00d      	beq.n	81df2 <_malloc_trim_r+0x6e>
   81dd6:	4b10      	ldr	r3, [pc, #64]	; (81e18 <_malloc_trim_r+0x94>)
   81dd8:	68ba      	ldr	r2, [r7, #8]
   81dda:	6819      	ldr	r1, [r3, #0]
   81ddc:	1b2d      	subs	r5, r5, r4
   81dde:	f045 0501 	orr.w	r5, r5, #1
   81de2:	4630      	mov	r0, r6
   81de4:	1b09      	subs	r1, r1, r4
   81de6:	6055      	str	r5, [r2, #4]
   81de8:	6019      	str	r1, [r3, #0]
   81dea:	f7ff ff93 	bl	81d14 <__malloc_unlock>
   81dee:	2001      	movs	r0, #1
   81df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81df2:	2100      	movs	r1, #0
   81df4:	4630      	mov	r0, r6
   81df6:	f7ff ff8f 	bl	81d18 <_sbrk_r>
   81dfa:	68ba      	ldr	r2, [r7, #8]
   81dfc:	1a83      	subs	r3, r0, r2
   81dfe:	2b0f      	cmp	r3, #15
   81e00:	ddde      	ble.n	81dc0 <_malloc_trim_r+0x3c>
   81e02:	4c06      	ldr	r4, [pc, #24]	; (81e1c <_malloc_trim_r+0x98>)
   81e04:	4904      	ldr	r1, [pc, #16]	; (81e18 <_malloc_trim_r+0x94>)
   81e06:	6824      	ldr	r4, [r4, #0]
   81e08:	f043 0301 	orr.w	r3, r3, #1
   81e0c:	1b00      	subs	r0, r0, r4
   81e0e:	6053      	str	r3, [r2, #4]
   81e10:	6008      	str	r0, [r1, #0]
   81e12:	e7d5      	b.n	81dc0 <_malloc_trim_r+0x3c>
   81e14:	2007055c 	.word	0x2007055c
   81e18:	20070998 	.word	0x20070998
   81e1c:	20070968 	.word	0x20070968

00081e20 <_free_r>:
   81e20:	2900      	cmp	r1, #0
   81e22:	d045      	beq.n	81eb0 <_free_r+0x90>
   81e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e28:	460d      	mov	r5, r1
   81e2a:	4680      	mov	r8, r0
   81e2c:	f7ff ff70 	bl	81d10 <__malloc_lock>
   81e30:	f855 7c04 	ldr.w	r7, [r5, #-4]
   81e34:	496a      	ldr	r1, [pc, #424]	; (81fe0 <_free_r+0x1c0>)
   81e36:	f1a5 0408 	sub.w	r4, r5, #8
   81e3a:	f027 0301 	bic.w	r3, r7, #1
   81e3e:	18e2      	adds	r2, r4, r3
   81e40:	688e      	ldr	r6, [r1, #8]
   81e42:	6850      	ldr	r0, [r2, #4]
   81e44:	42b2      	cmp	r2, r6
   81e46:	f020 0003 	bic.w	r0, r0, #3
   81e4a:	d062      	beq.n	81f12 <_free_r+0xf2>
   81e4c:	07fe      	lsls	r6, r7, #31
   81e4e:	6050      	str	r0, [r2, #4]
   81e50:	d40b      	bmi.n	81e6a <_free_r+0x4a>
   81e52:	f855 7c08 	ldr.w	r7, [r5, #-8]
   81e56:	f101 0e08 	add.w	lr, r1, #8
   81e5a:	1be4      	subs	r4, r4, r7
   81e5c:	68a5      	ldr	r5, [r4, #8]
   81e5e:	443b      	add	r3, r7
   81e60:	4575      	cmp	r5, lr
   81e62:	d06f      	beq.n	81f44 <_free_r+0x124>
   81e64:	68e7      	ldr	r7, [r4, #12]
   81e66:	60ef      	str	r7, [r5, #12]
   81e68:	60bd      	str	r5, [r7, #8]
   81e6a:	1815      	adds	r5, r2, r0
   81e6c:	686d      	ldr	r5, [r5, #4]
   81e6e:	07ed      	lsls	r5, r5, #31
   81e70:	d542      	bpl.n	81ef8 <_free_r+0xd8>
   81e72:	f043 0201 	orr.w	r2, r3, #1
   81e76:	6062      	str	r2, [r4, #4]
   81e78:	50e3      	str	r3, [r4, r3]
   81e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   81e7e:	d218      	bcs.n	81eb2 <_free_r+0x92>
   81e80:	08db      	lsrs	r3, r3, #3
   81e82:	6848      	ldr	r0, [r1, #4]
   81e84:	109d      	asrs	r5, r3, #2
   81e86:	2201      	movs	r2, #1
   81e88:	3301      	adds	r3, #1
   81e8a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   81e8e:	fa02 f505 	lsl.w	r5, r2, r5
   81e92:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   81e96:	4328      	orrs	r0, r5
   81e98:	3a08      	subs	r2, #8
   81e9a:	60e2      	str	r2, [r4, #12]
   81e9c:	60a7      	str	r7, [r4, #8]
   81e9e:	6048      	str	r0, [r1, #4]
   81ea0:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   81ea4:	60fc      	str	r4, [r7, #12]
   81ea6:	4640      	mov	r0, r8
   81ea8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   81eac:	f7ff bf32 	b.w	81d14 <__malloc_unlock>
   81eb0:	4770      	bx	lr
   81eb2:	0a5a      	lsrs	r2, r3, #9
   81eb4:	2a04      	cmp	r2, #4
   81eb6:	d853      	bhi.n	81f60 <_free_r+0x140>
   81eb8:	099a      	lsrs	r2, r3, #6
   81eba:	f102 0739 	add.w	r7, r2, #57	; 0x39
   81ebe:	007f      	lsls	r7, r7, #1
   81ec0:	f102 0538 	add.w	r5, r2, #56	; 0x38
   81ec4:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   81ec8:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   81ecc:	3808      	subs	r0, #8
   81ece:	4290      	cmp	r0, r2
   81ed0:	4943      	ldr	r1, [pc, #268]	; (81fe0 <_free_r+0x1c0>)
   81ed2:	d04d      	beq.n	81f70 <_free_r+0x150>
   81ed4:	6851      	ldr	r1, [r2, #4]
   81ed6:	f021 0103 	bic.w	r1, r1, #3
   81eda:	428b      	cmp	r3, r1
   81edc:	d202      	bcs.n	81ee4 <_free_r+0xc4>
   81ede:	6892      	ldr	r2, [r2, #8]
   81ee0:	4290      	cmp	r0, r2
   81ee2:	d1f7      	bne.n	81ed4 <_free_r+0xb4>
   81ee4:	68d0      	ldr	r0, [r2, #12]
   81ee6:	60e0      	str	r0, [r4, #12]
   81ee8:	60a2      	str	r2, [r4, #8]
   81eea:	6084      	str	r4, [r0, #8]
   81eec:	60d4      	str	r4, [r2, #12]
   81eee:	4640      	mov	r0, r8
   81ef0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   81ef4:	f7ff bf0e 	b.w	81d14 <__malloc_unlock>
   81ef8:	6895      	ldr	r5, [r2, #8]
   81efa:	4f3a      	ldr	r7, [pc, #232]	; (81fe4 <_free_r+0x1c4>)
   81efc:	4403      	add	r3, r0
   81efe:	42bd      	cmp	r5, r7
   81f00:	d03f      	beq.n	81f82 <_free_r+0x162>
   81f02:	68d0      	ldr	r0, [r2, #12]
   81f04:	f043 0201 	orr.w	r2, r3, #1
   81f08:	60e8      	str	r0, [r5, #12]
   81f0a:	6085      	str	r5, [r0, #8]
   81f0c:	6062      	str	r2, [r4, #4]
   81f0e:	50e3      	str	r3, [r4, r3]
   81f10:	e7b3      	b.n	81e7a <_free_r+0x5a>
   81f12:	07ff      	lsls	r7, r7, #31
   81f14:	4403      	add	r3, r0
   81f16:	d407      	bmi.n	81f28 <_free_r+0x108>
   81f18:	f855 5c08 	ldr.w	r5, [r5, #-8]
   81f1c:	1b64      	subs	r4, r4, r5
   81f1e:	68e2      	ldr	r2, [r4, #12]
   81f20:	68a0      	ldr	r0, [r4, #8]
   81f22:	442b      	add	r3, r5
   81f24:	60c2      	str	r2, [r0, #12]
   81f26:	6090      	str	r0, [r2, #8]
   81f28:	4a2f      	ldr	r2, [pc, #188]	; (81fe8 <_free_r+0x1c8>)
   81f2a:	f043 0001 	orr.w	r0, r3, #1
   81f2e:	6812      	ldr	r2, [r2, #0]
   81f30:	6060      	str	r0, [r4, #4]
   81f32:	4293      	cmp	r3, r2
   81f34:	608c      	str	r4, [r1, #8]
   81f36:	d3b6      	bcc.n	81ea6 <_free_r+0x86>
   81f38:	4b2c      	ldr	r3, [pc, #176]	; (81fec <_free_r+0x1cc>)
   81f3a:	4640      	mov	r0, r8
   81f3c:	6819      	ldr	r1, [r3, #0]
   81f3e:	f7ff ff21 	bl	81d84 <_malloc_trim_r>
   81f42:	e7b0      	b.n	81ea6 <_free_r+0x86>
   81f44:	1811      	adds	r1, r2, r0
   81f46:	6849      	ldr	r1, [r1, #4]
   81f48:	07c9      	lsls	r1, r1, #31
   81f4a:	d444      	bmi.n	81fd6 <_free_r+0x1b6>
   81f4c:	6891      	ldr	r1, [r2, #8]
   81f4e:	4403      	add	r3, r0
   81f50:	68d2      	ldr	r2, [r2, #12]
   81f52:	f043 0001 	orr.w	r0, r3, #1
   81f56:	60ca      	str	r2, [r1, #12]
   81f58:	6091      	str	r1, [r2, #8]
   81f5a:	6060      	str	r0, [r4, #4]
   81f5c:	50e3      	str	r3, [r4, r3]
   81f5e:	e7a2      	b.n	81ea6 <_free_r+0x86>
   81f60:	2a14      	cmp	r2, #20
   81f62:	d817      	bhi.n	81f94 <_free_r+0x174>
   81f64:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   81f68:	007f      	lsls	r7, r7, #1
   81f6a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   81f6e:	e7a9      	b.n	81ec4 <_free_r+0xa4>
   81f70:	10aa      	asrs	r2, r5, #2
   81f72:	684b      	ldr	r3, [r1, #4]
   81f74:	2501      	movs	r5, #1
   81f76:	fa05 f202 	lsl.w	r2, r5, r2
   81f7a:	4313      	orrs	r3, r2
   81f7c:	604b      	str	r3, [r1, #4]
   81f7e:	4602      	mov	r2, r0
   81f80:	e7b1      	b.n	81ee6 <_free_r+0xc6>
   81f82:	f043 0201 	orr.w	r2, r3, #1
   81f86:	614c      	str	r4, [r1, #20]
   81f88:	610c      	str	r4, [r1, #16]
   81f8a:	60e5      	str	r5, [r4, #12]
   81f8c:	60a5      	str	r5, [r4, #8]
   81f8e:	6062      	str	r2, [r4, #4]
   81f90:	50e3      	str	r3, [r4, r3]
   81f92:	e788      	b.n	81ea6 <_free_r+0x86>
   81f94:	2a54      	cmp	r2, #84	; 0x54
   81f96:	d806      	bhi.n	81fa6 <_free_r+0x186>
   81f98:	0b1a      	lsrs	r2, r3, #12
   81f9a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   81f9e:	007f      	lsls	r7, r7, #1
   81fa0:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   81fa4:	e78e      	b.n	81ec4 <_free_r+0xa4>
   81fa6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   81faa:	d806      	bhi.n	81fba <_free_r+0x19a>
   81fac:	0bda      	lsrs	r2, r3, #15
   81fae:	f102 0778 	add.w	r7, r2, #120	; 0x78
   81fb2:	007f      	lsls	r7, r7, #1
   81fb4:	f102 0577 	add.w	r5, r2, #119	; 0x77
   81fb8:	e784      	b.n	81ec4 <_free_r+0xa4>
   81fba:	f240 5054 	movw	r0, #1364	; 0x554
   81fbe:	4282      	cmp	r2, r0
   81fc0:	d806      	bhi.n	81fd0 <_free_r+0x1b0>
   81fc2:	0c9a      	lsrs	r2, r3, #18
   81fc4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   81fc8:	007f      	lsls	r7, r7, #1
   81fca:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   81fce:	e779      	b.n	81ec4 <_free_r+0xa4>
   81fd0:	27fe      	movs	r7, #254	; 0xfe
   81fd2:	257e      	movs	r5, #126	; 0x7e
   81fd4:	e776      	b.n	81ec4 <_free_r+0xa4>
   81fd6:	f043 0201 	orr.w	r2, r3, #1
   81fda:	6062      	str	r2, [r4, #4]
   81fdc:	50e3      	str	r3, [r4, r3]
   81fde:	e762      	b.n	81ea6 <_free_r+0x86>
   81fe0:	2007055c 	.word	0x2007055c
   81fe4:	20070564 	.word	0x20070564
   81fe8:	20070964 	.word	0x20070964
   81fec:	20070994 	.word	0x20070994

00081ff0 <__register_exitproc>:
   81ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81ff4:	4c25      	ldr	r4, [pc, #148]	; (8208c <__register_exitproc+0x9c>)
   81ff6:	4606      	mov	r6, r0
   81ff8:	6825      	ldr	r5, [r4, #0]
   81ffa:	4688      	mov	r8, r1
   81ffc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   82000:	4692      	mov	sl, r2
   82002:	4699      	mov	r9, r3
   82004:	b3c4      	cbz	r4, 82078 <__register_exitproc+0x88>
   82006:	6860      	ldr	r0, [r4, #4]
   82008:	281f      	cmp	r0, #31
   8200a:	dc17      	bgt.n	8203c <__register_exitproc+0x4c>
   8200c:	1c41      	adds	r1, r0, #1
   8200e:	b176      	cbz	r6, 8202e <__register_exitproc+0x3e>
   82010:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   82014:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   82018:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   8201c:	2201      	movs	r2, #1
   8201e:	4082      	lsls	r2, r0
   82020:	4315      	orrs	r5, r2
   82022:	2e02      	cmp	r6, #2
   82024:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   82028:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8202c:	d01e      	beq.n	8206c <__register_exitproc+0x7c>
   8202e:	1c83      	adds	r3, r0, #2
   82030:	6061      	str	r1, [r4, #4]
   82032:	2000      	movs	r0, #0
   82034:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   82038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8203c:	4b14      	ldr	r3, [pc, #80]	; (82090 <__register_exitproc+0xa0>)
   8203e:	b303      	cbz	r3, 82082 <__register_exitproc+0x92>
   82040:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82044:	f7ff fbb0 	bl	817a8 <malloc>
   82048:	4604      	mov	r4, r0
   8204a:	b1d0      	cbz	r0, 82082 <__register_exitproc+0x92>
   8204c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   82050:	2700      	movs	r7, #0
   82052:	e884 0088 	stmia.w	r4, {r3, r7}
   82056:	4638      	mov	r0, r7
   82058:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   8205c:	2101      	movs	r1, #1
   8205e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   82062:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   82066:	2e00      	cmp	r6, #0
   82068:	d0e1      	beq.n	8202e <__register_exitproc+0x3e>
   8206a:	e7d1      	b.n	82010 <__register_exitproc+0x20>
   8206c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82070:	431a      	orrs	r2, r3
   82072:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   82076:	e7da      	b.n	8202e <__register_exitproc+0x3e>
   82078:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   8207c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   82080:	e7c1      	b.n	82006 <__register_exitproc+0x16>
   82082:	f04f 30ff 	mov.w	r0, #4294967295
   82086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8208a:	bf00      	nop
   8208c:	000820c4 	.word	0x000820c4
   82090:	000817a9 	.word	0x000817a9
   82094:	46697754 	.word	0x46697754
   82098:	746c7561 	.word	0x746c7561
   8209c:	0000203a 	.word	0x0000203a
   820a0:	07050604 	.word	0x07050604
   820a4:	00050c00 	.word	0x00050c00
   820a8:	74696e49 	.word	0x74696e49
   820ac:	67656220 	.word	0x67656220
   820b0:	00006e69 	.word	0x00006e69
   820b4:	74696e49 	.word	0x74696e49
   820b8:	6e6f6420 	.word	0x6e6f6420
   820bc:	00000065 	.word	0x00000065
   820c0:	00000043 	.word	0x00000043

000820c4 <_global_impure_ptr>:
   820c4:	20070130                                0.. 

000820c8 <_init>:
   820c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   820ca:	bf00      	nop
   820cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   820ce:	bc08      	pop	{r3}
   820d0:	469e      	mov	lr, r3
   820d2:	4770      	bx	lr

000820d4 <__init_array_start>:
   820d4:	00081d3d 	.word	0x00081d3d

000820d8 <__frame_dummy_init_array_entry>:
   820d8:	00080119                                ....

000820dc <_fini>:
   820dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   820de:	bf00      	nop
   820e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   820e2:	bc08      	pop	{r3}
   820e4:	469e      	mov	lr, r3
   820e6:	4770      	bx	lr

000820e8 <__fini_array_start>:
   820e8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <impure_data>:
20070130:	00000000 2007041c 20070484 200704ec     ....... ... ... 
	...
20070164:	000820c0 00000000 00000000 00000000     . ..............
	...
200701d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701e8:	0005deec 0000000b 00000000 00000000     ................
	...

20070558 <_impure_ptr>:
20070558:	20070130                                0.. 

2007055c <__malloc_av_>:
	...
20070564:	2007055c 2007055c 20070564 20070564     \.. \.. d.. d.. 
20070574:	2007056c 2007056c 20070574 20070574     l.. l.. t.. t.. 
20070584:	2007057c 2007057c 20070584 20070584     |.. |.. ... ... 
20070594:	2007058c 2007058c 20070594 20070594     ... ... ... ... 
200705a4:	2007059c 2007059c 200705a4 200705a4     ... ... ... ... 
200705b4:	200705ac 200705ac 200705b4 200705b4     ... ... ... ... 
200705c4:	200705bc 200705bc 200705c4 200705c4     ... ... ... ... 
200705d4:	200705cc 200705cc 200705d4 200705d4     ... ... ... ... 
200705e4:	200705dc 200705dc 200705e4 200705e4     ... ... ... ... 
200705f4:	200705ec 200705ec 200705f4 200705f4     ... ... ... ... 
20070604:	200705fc 200705fc 20070604 20070604     ... ... ... ... 
20070614:	2007060c 2007060c 20070614 20070614     ... ... ... ... 
20070624:	2007061c 2007061c 20070624 20070624     ... ... $.. $.. 
20070634:	2007062c 2007062c 20070634 20070634     ,.. ,.. 4.. 4.. 
20070644:	2007063c 2007063c 20070644 20070644     <.. <.. D.. D.. 
20070654:	2007064c 2007064c 20070654 20070654     L.. L.. T.. T.. 
20070664:	2007065c 2007065c 20070664 20070664     \.. \.. d.. d.. 
20070674:	2007066c 2007066c 20070674 20070674     l.. l.. t.. t.. 
20070684:	2007067c 2007067c 20070684 20070684     |.. |.. ... ... 
20070694:	2007068c 2007068c 20070694 20070694     ... ... ... ... 
200706a4:	2007069c 2007069c 200706a4 200706a4     ... ... ... ... 
200706b4:	200706ac 200706ac 200706b4 200706b4     ... ... ... ... 
200706c4:	200706bc 200706bc 200706c4 200706c4     ... ... ... ... 
200706d4:	200706cc 200706cc 200706d4 200706d4     ... ... ... ... 
200706e4:	200706dc 200706dc 200706e4 200706e4     ... ... ... ... 
200706f4:	200706ec 200706ec 200706f4 200706f4     ... ... ... ... 
20070704:	200706fc 200706fc 20070704 20070704     ... ... ... ... 
20070714:	2007070c 2007070c 20070714 20070714     ... ... ... ... 
20070724:	2007071c 2007071c 20070724 20070724     ... ... $.. $.. 
20070734:	2007072c 2007072c 20070734 20070734     ,.. ,.. 4.. 4.. 
20070744:	2007073c 2007073c 20070744 20070744     <.. <.. D.. D.. 
20070754:	2007074c 2007074c 20070754 20070754     L.. L.. T.. T.. 
20070764:	2007075c 2007075c 20070764 20070764     \.. \.. d.. d.. 
20070774:	2007076c 2007076c 20070774 20070774     l.. l.. t.. t.. 
20070784:	2007077c 2007077c 20070784 20070784     |.. |.. ... ... 
20070794:	2007078c 2007078c 20070794 20070794     ... ... ... ... 
200707a4:	2007079c 2007079c 200707a4 200707a4     ... ... ... ... 
200707b4:	200707ac 200707ac 200707b4 200707b4     ... ... ... ... 
200707c4:	200707bc 200707bc 200707c4 200707c4     ... ... ... ... 
200707d4:	200707cc 200707cc 200707d4 200707d4     ... ... ... ... 
200707e4:	200707dc 200707dc 200707e4 200707e4     ... ... ... ... 
200707f4:	200707ec 200707ec 200707f4 200707f4     ... ... ... ... 
20070804:	200707fc 200707fc 20070804 20070804     ... ... ... ... 
20070814:	2007080c 2007080c 20070814 20070814     ... ... ... ... 
20070824:	2007081c 2007081c 20070824 20070824     ... ... $.. $.. 
20070834:	2007082c 2007082c 20070834 20070834     ,.. ,.. 4.. 4.. 
20070844:	2007083c 2007083c 20070844 20070844     <.. <.. D.. D.. 
20070854:	2007084c 2007084c 20070854 20070854     L.. L.. T.. T.. 
20070864:	2007085c 2007085c 20070864 20070864     \.. \.. d.. d.. 
20070874:	2007086c 2007086c 20070874 20070874     l.. l.. t.. t.. 
20070884:	2007087c 2007087c 20070884 20070884     |.. |.. ... ... 
20070894:	2007088c 2007088c 20070894 20070894     ... ... ... ... 
200708a4:	2007089c 2007089c 200708a4 200708a4     ... ... ... ... 
200708b4:	200708ac 200708ac 200708b4 200708b4     ... ... ... ... 
200708c4:	200708bc 200708bc 200708c4 200708c4     ... ... ... ... 
200708d4:	200708cc 200708cc 200708d4 200708d4     ... ... ... ... 
200708e4:	200708dc 200708dc 200708e4 200708e4     ... ... ... ... 
200708f4:	200708ec 200708ec 200708f4 200708f4     ... ... ... ... 
20070904:	200708fc 200708fc 20070904 20070904     ... ... ... ... 
20070914:	2007090c 2007090c 20070914 20070914     ... ... ... ... 
20070924:	2007091c 2007091c 20070924 20070924     ... ... $.. $.. 
20070934:	2007092c 2007092c 20070934 20070934     ,.. ,.. 4.. 4.. 
20070944:	2007093c 2007093c 20070944 20070944     <.. <.. D.. D.. 
20070954:	2007094c 2007094c 20070954 20070954     L.. L.. T.. T.. 

20070964 <__malloc_trim_threshold>:
20070964:	00020000                                ....

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....
