{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T00:10:18Z","timestamp":1566778218454},"publisher-location":"New York, New York, USA","reference-count":15,"publisher":"ACM Press","isbn-type":[{"value":"9781450335201","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"delay-in-days":157,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":[]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":[]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1145\/2744769.2744910","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"source":"Crossref","is-referenced-by-count":0,"title":["Sequential equivalence checking of clock-gated circuits"],"prefix":"10.1145","author":[{"given":"Yu-Yun","family":"Dai","sequence":"first","affiliation":[]},{"given":"Kei-Yong","family":"Khoo","sequence":"additional","affiliation":[]},{"given":"Robert K.","family":"Brayton","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2744769.2744910-1","unstructured":"Hardware Model Checking Competition 2013.http:\/\/fmv.jku.at\/hwmcc13\/."},{"key":"key-10.1145\/2744769.2744910-2","unstructured":"Hardware Model Checking Competition 2014.http:\/\/fmv.jku.at\/hwmcc14cav\/."},{"key":"key-10.1145\/2744769.2744910-3","unstructured":"OpenCores.http:\/\/opencores.org\/, 1999--2014."},{"key":"key-10.1145\/2744769.2744910-4","unstructured":"J. Baumgartner, H. Mony, V. Paruthi, R. Kanzelman, and G. Janssen. Scalable sequential equivalence checking across arbitrary design transformations. InInternational Conference on Computer Design, pages 259--266. IEEE, 2006.","DOI":"10.1109\/ICCD.2006.4380826","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-5","unstructured":"R. Brayton and A. Mishchenko. Abc: An academic industrial-strength verification tool. InComputer Aided Verification, pages 24--40. Springer, 2010.","DOI":"10.1007\/978-3-642-14295-6_5","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-6","unstructured":"R. K. Brayton, N. Een, and A. Mishchenko. Using speculation for sequential equivalence checking. InInternational Workshop on Logic and Synthesis, pages 139--145, 2012."},{"key":"key-10.1145\/2744769.2744910-7","unstructured":"E. Clarke, A. Biere, R. Raimi, and Y. Zhu. Bounded model checking using satisfiability solving.Formal Methods in System Design, 19(1):7--34, 2001.","DOI":"10.1023\/A:1011276507260","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-8","unstructured":"N. Een, A. Mishchenko, and R. K. Brayton. Efficient implementation of property directed reachability. InFormal Methods in Computer-Aided Design, pages 125--134, 2011."},{"key":"key-10.1145\/2744769.2744910-9","unstructured":"A. P. Hurst. Automatic synthesis of clock gating logic with controlled netlist perturbation. InDesign Automation Conference, pages 654--657, New York, NY, USA, 2008. ACM.","DOI":"10.1145\/1391469.1391637","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-10","unstructured":"V. Kravets, A. Mishchenko, S. Krishnasamy, N. Modi, R. Brayton, R. Puri, K. Gulati, and S. Khatri.Advanced Techniques in Logic Synthesis, Optimizations and Applications.Springer Publishing Company, Incorporated, 1st edition, 2010."},{"key":"key-10.1145\/2744769.2744910-11","unstructured":"A. Kuehlmann and C. A. J. van Eijk. Combinational and sequential equivalence checking. InLogic Synthesis and Verification, pages 343--372. Kluwer Academic Publishers, Norwell, MA, 2001.","DOI":"10.1007\/978-1-4615-0817-5_13","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-12","unstructured":"A. Saldanha, A. R. Wang, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Multi-level logic simplification using don't cares and filters. InDesign Automation Conference, pages 277--282, New York, NY, USA, 1989. ACM.","DOI":"10.1145\/74382.74429","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-13","unstructured":"H. Savoj, D. Berthelot, A. Mishchenko, and R. Brayton. Combinational techniques for sequential equivalence checking. InFormal Methods in Computer-Aided Design, pages 145--150. FMCAD Inc, 2010."},{"key":"key-10.1145\/2744769.2744910-14","unstructured":"H. Savoj, A. Mishchenko, and R. Brayton. Sequential equivalence checking for clock-gated circuits.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(2):305--317, 2014.","DOI":"10.1109\/TCAD.2013.2284190","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2744769.2744910-15","unstructured":"M. Sheeran, S. Singh, and G. St&#229;lmarck. Checking safety properties using induction and a sat-solver. InFormal Methods in Computer-Aided Design, pages 108--125, London, UK, UK, 2000. Springer-Verlag.","DOI":"10.1007\/3-540-40922-X_8","doi-asserted-by":"crossref"}],"event":{"name":"the 52nd Annual Design Automation Conference","location":"San Francisco, California","acronym":"DAC '15","number":"52","start":{"date-parts":[[2015,6,7]]},"end":{"date-parts":[[2015,6,11]]}},"container-title":["Proceedings of the 52nd Annual Design Automation Conference on - DAC '15"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2744910&amp;ftid=1587532&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,25]],"date-time":"2019-08-25T23:29:04Z","timestamp":1566775744000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9781450335201"],"references-count":15,"URL":"http:\/\/dx.doi.org\/10.1145\/2744769.2744910","relation":{"cites":[]}}}