// Seed: 823832913
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    output logic id_7
);
  logic id_8;
  type_13(
      1, 1, id_6, id_2
  );
endmodule
