module up_counter_4bit(
	input clk,reset,
	output reg [3:0] count
);

always@(posedge clk or posedge reset) begin
	if(reset)
		count <= 4'b0000;
	else
		count <= count + 1;
end
endmodule

