//regfile.tv
//test vectors for regfile

//format:
//we3_ra1_ra2_wa3_wd3_rd1exp_rd2exp

//HANDWRITTEN TEST CASES

//initialize write enable, write test value at address 1
1_00_00_01_a0a0a0a0_00000000_00000000

//read at addresses 0 and 1, write to 0 has no effect
1_00_01_00_b0b0b0b0_00000000_a0a0a0a0

//switch read addresses, write disabled by we3
0_01_00_01_c0c0c0c0_a0a0a0a0_00000000

//write disabled by we3
0_01_00_01_c0c0c0c0_a0a0a0a0_00000000

//GENERATED TEST VECTORS

1_00_00_00_00000000_00000000_00000000
1_01_01_02_00000002_a0a0a0a0_a0a0a0a0
1_02_02_03_00000003_00000002_00000002
1_03_03_04_00000004_00000003_00000003
1_04_04_05_00000005_00000004_00000004
1_05_05_06_00000006_00000005_00000005
1_06_06_07_00000007_00000006_00000006
1_07_07_08_00000008_00000007_00000007
1_08_08_09_00000009_00000008_00000008
1_09_09_0a_0000000a_00000009_00000009
1_0a_0a_0b_0000000b_0000000a_0000000a
1_0b_0b_0c_0000000c_0000000b_0000000b
1_0c_0c_0d_0000000d_0000000c_0000000c
1_0d_0d_0e_0000000e_0000000d_0000000d
1_0e_0e_0f_0000000f_0000000e_0000000e
1_0f_0f_10_00000010_0000000f_0000000f
1_10_10_11_00000011_00000010_00000010
1_11_11_12_00000012_00000011_00000011
1_12_12_13_00000013_00000012_00000012
1_13_13_14_00000014_00000013_00000013
1_14_14_15_00000015_00000014_00000014
1_15_15_16_00000016_00000015_00000015
1_16_16_17_00000017_00000016_00000016
1_17_17_18_00000018_00000017_00000017
1_18_18_19_00000019_00000018_00000018
1_19_19_1a_0000001a_00000019_00000019
1_1a_1a_1b_0000001b_0000001a_0000001a
1_1b_1b_1c_0000001c_0000001b_0000001b
1_1c_1c_1d_0000001d_0000001c_0000001c
1_1d_1d_1e_0000001e_0000001d_0000001d
1_1e_1e_1f_0000001f_0000001e_0000001e
1_1f_1f_20_00000020_0000001f_0000001f