## ALU

```
module ALU(
output [31:0]alu_out,
input [31:0]data1,
input [31:0]data2,
input [31:0]sign_extend_data,
input [3:0]func,  //来自ALUcontrol
input ALUSrc  //置0为R型，置1为i型
);
parameter ADD = 6'b0010,
            SUB = 6'b0110,
            AND = 6'b0000,
            OR = 6'b0001;
reg [31:0]alu_out;
reg [31:0]dataMUX;
always @(data1 or data2 or sign_extend_data)
    begin
    if(ALUSrc == 0)
    begin
        dataMUX=data2;
    end
    if(ALUSrc ==1)
    begin
        dataMUX=sign_extend_data;
    end
        casex(func)
        ADD:alu_out=data1 + dataMUX;
        SUB:alu_out = data1 - dataMUX;
        AND:alu_out = data1 & dataMUX;
        OR :alu_out = data1 | dataMUX;
        default:alu_out<=8'bxxxx_xxxx;
    endcase
    end
endmodule
```

## Registers

```
module Registers(
input [4:0]ReadRegister1,
input [4:0]ReadRegister2,
input [4:0]WriteRegister,
input [31:0]WriteData,
input RegDst,
input rst,
input clk,
output [31:0]ReadData1,
output [31:0]ReadData2
    );
reg [31:0]ReadData1;
reg [31:0]ReadData2;
reg [31:0]mem3[31:0];
reg [31:0]mem1[31:0];
reg [31:0]mem2[31:0];
reg [4:0]WR;
integer i;

always@(posedge clk)
begin 
if(rst)
    begin
        for(i=1;i<33;i=i+1)
        begin
            mem1[i]=i;
            mem2[i]=i;
        end
    end
else
    begin
        ReadData1 = mem1[ReadRegister1];
        WR = WriteRegister;
        if(RegDst == 1)
            ReadData2 = mem1[ReadRegister2];
            mem3[WR] = WriteData; //需要写入
        if(RegDst ==0)
            mem2[WR] = WriteData;
    end
end
endmodule
```

