<?xml version="1.0"?>
<!--
       Low-cost heterogenous FPGA Architecture.

  - TSMC 22nm technology
  - General purpose logic block:
     - K = 5
     - fracturable 4 LUTs (can operate as one 5-LUT or two 4-LUTs with all 4 inputs shared) with optionally registered outputs
     - N = 12
     - I = 26
     - O = 24
     - local crossbar to handle feedback connections
  - IO block
     - Input and output mode
     - Registerable input and outputs
  - Routing architecture:
      - 10% L = 1, fc_in = 0.15, Fc_out = 0.10
      - 10% L = 2, fc_in = 0.15, Fc_out = 0.10
      - 60% L = 4, fc_in = 0.15, Fc_out = 0.10
      - 20% L = 8, fc_in = 0.15, Fc_out = 0.10
      - 120 routing tracks per channel
  - DSP block:
      - fracturable 48x20-bit multiplier
      - 24-bit accumulator
      - input and output registers

      Heterogenerous pin mapping (Input/Output)

          13/12
       ===========
       |         |
       |   CLB   | 13/12
       |         |
       ===========

          22/12
       ===========
       |         |
       |   DSP   | 22/12
       |         |
       |  22/12  | <- Pins location in the middle
       |         |
       |         | 22/12
       |         |
       ===========

          22/12
       ===========
       |         |
       |  BRAM   | 23/12
       |         |
       |  22/12  | <- Pins location in the middle
       |         |
       |         | 23/12
       |         |
       ===========

-->
<architecture>
  <!--
              ODIN II specific config begins
       Describes the types of user-specified netlist blocks (in blif, this corresponds to
       ".model [type_of_block]") that this architecture supports.

       Note: Basic LUTs, I/Os, and flip-flops are not included here as there are
       already special structures in blif (.names, .input, .output, and .latch)
       that describe them.
  -->
  <models>
    <!-- A virtual model for I/O to be used in the physical mode of io block -->
    <model name="io_po">
      <input_ports>
        <port name="outpad"/>
      </input_ports>
    </model>
    <model name="io_pi">
      <output_ports>
        <port name="inpad"/>
      </output_ports>
    </model>
    <model name="frac_lut5_arith">
      <input_ports>
        <port name="in" combinational_sink_ports="lut4_out lut5_out"/>
      </input_ports>
      <output_ports>
        <port name="lut4_out"/>
        <port name="lut5_out"/>
      </output_ports>
    </model>
    <model name="io_scffi">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="DI"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
        <port name="SQ"/>
      </output_ports>
    </model>
    <model name="io_scffo">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="DI"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
        <port name="SQ"/>
      </output_ports>
    </model>
    <!-- A virtual model for scan-chain flip-flop to be used in the physical mode of FF -->
    <model name="scff">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <!-- A virtual model for flip-flops -->
    <model name="dff">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffrn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="RN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffs">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="S" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffsn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="SN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffrn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="RN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffs">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="S" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffsn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="SN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffnr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffnrn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="RN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffns">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="S" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffnsn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="SN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffnr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffnrn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="RN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffns">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="S" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="sdffnsn">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="SN" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <!-- Two-bit DFFs -->
    <model name="dffnr_dffr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="dffr_dffnr">
      <input_ports>
        <port name="D" clock="C"/>
        <port name="R" clock="C"/>
        <port name="C" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="Q" clock="C"/>
      </output_ports>
    </model>
    <model name="_fpga_adder">
      <input_ports>
        <port name="a" combinational_sink_ports="sumout cout"/>
        <port name="b" combinational_sink_ports="sumout cout"/>
        <port name="cin" combinational_sink_ports="sumout cout"/>
      </input_ports>
      <output_ports>
        <port name="cout"/>
        <port name="sumout"/>
      </output_ports>
    </model>
    <!-- Multipliers -->
    <!-- A virtual model for the physical implementation of DSP -->
    <model name="dsp_phy">
      <input_ports>
        <port name="clk" is_clock="1"/>
        <port name="reset" clock="clk"/>
        <port name="A" clock="clk"/>
        <port name="B" clock="clk"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="clk"/>
      </output_ports>
    </model>
    <model name="quad_mac12x10">
      <input_ports>
        <port name="A0" combinational_sink_ports="Y"/>
        <port name="B0" combinational_sink_ports="Y"/>
        <port name="A1" combinational_sink_ports="Y"/>
        <port name="B1" combinational_sink_ports="Y"/>
        <port name="A2" combinational_sink_ports="Y"/>
        <port name="B2" combinational_sink_ports="Y"/>
        <port name="A3" combinational_sink_ports="Y"/>
        <port name="B3" combinational_sink_ports="Y"/>
      </input_ports>
      <output_ports>
        <port name="Y"/>
      </output_ports>
    </model>
    <model name="quad_mac12x10_regi">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
        <port name="A2" clock="CLK"/>
        <port name="B2" clock="CLK"/>
        <port name="A3" clock="CLK"/>
        <port name="B3" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="quad_mac12x10_rego">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
        <port name="A2" clock="CLK"/>
        <port name="B2" clock="CLK"/>
        <port name="A3" clock="CLK"/>
        <port name="B3" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="quad_mac12x10_regio">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
        <port name="A2" clock="CLK"/>
        <port name="B2" clock="CLK"/>
        <port name="A3" clock="CLK"/>
        <port name="B3" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="quad_mac12x10_dual_output">
      <input_ports>
        <port name="A0" combinational_sink_ports="Y0"/>
        <port name="B0" combinational_sink_ports="Y0"/>
        <port name="A1" combinational_sink_ports="Y0"/>
        <port name="B1" combinational_sink_ports="Y0"/>
        <port name="A2" combinational_sink_ports="Y0 Y1"/>
        <port name="B2" combinational_sink_ports="Y0 Y1"/>
        <port name="A3" combinational_sink_ports="Y0 Y1"/>
        <port name="B3" combinational_sink_ports="Y0 Y1"/>
      </input_ports>
      <output_ports>
        <port name="Y0"/>
        <port name="Y1"/>
      </output_ports>
    </model>
    <model name="mac12x10">
      <input_ports>
        <port name="A0" combinational_sink_ports="Y"/>
        <port name="B0" combinational_sink_ports="Y"/>
        <port name="A1" combinational_sink_ports="Y"/>
        <port name="B1" combinational_sink_ports="Y"/>
      </input_ports>
      <output_ports>
        <port name="Y"/>
      </output_ports>
    </model>
    <model name="mac12x10_regi">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mac12x10_rego">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mac12x10_regio">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A0" clock="CLK"/>
        <port name="B0" clock="CLK"/>
        <port name="A1" clock="CLK"/>
        <port name="B1" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mult12x10">
      <input_ports>
        <port name="A" combinational_sink_ports="Y"/>
        <port name="B" combinational_sink_ports="Y"/>
      </input_ports>
      <output_ports>
        <port name="Y"/>
      </output_ports>
    </model>
    <model name="mult12x10_regi">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mult12x10_rego">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mult12x10_regio">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="half_mult12x10">
      <input_ports>
        <port name="A" combinational_sink_ports="Y"/>
        <port name="B" combinational_sink_ports="Y"/>
      </input_ports>
      <output_ports>
        <port name="Y"/>
      </output_ports>
    </model>
    <model name="mult24x20">
      <input_ports>
        <port name="A" combinational_sink_ports="Y"/>
        <port name="B" combinational_sink_ports="Y"/>
      </input_ports>
      <output_ports>
        <port name="Y"/>
      </output_ports>
    </model>
    <model name="mult24x20_regi">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mult24x20_rego">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="mult24x20_regio">
      <input_ports>
        <port name="CLK" is_clock="1"/>
        <port name="RSTB" clock="CLK"/>
        <port name="A" clock="CLK"/>
        <port name="B" clock="CLK"/>
      </input_ports>
      <output_ports>
        <port name="Y" clock="CLK"/>
      </output_ports>
    </model>
    <model name="dpram256x36_phy">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
        <port name="mem_index"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram256x36">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram256x36_wclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram256x36_rclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram256x36_rwclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram512x18">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram512x18_wclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram512x18_rclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram512x18_rwclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram1024x9">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram1024x9_wclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram1024x9_rclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram1024x9_rwclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram2048x4">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram2048x4_wclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram2048x4_rclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
    <model name="dpram2048x4_rwclkn">
      <input_ports>
        <port name="ren_ni" clock="rclk_i"/>
        <port name="wen_ni" clock="wclk_i"/>
        <port name="raddr_i" clock="rclk_i"/>
        <port name="waddr_i" clock="wclk_i"/>
        <port name="bwen_ni" clock="wclk_i"/>
        <port name="data_i" clock="wclk_i"/>
        <port name="rclk_i" is_clock="1"/>
        <port name="wclk_i" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="q_o" clock="rclk_i"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <!-- Define 4 different types of I/O blocks on each side because we prefer clean pin locations for IOs on each side
                  e.g., For the IOs on top-side, the pins should be placed only on the bottom side of the block
     -->
    <tile name="io_leftL" area="0">
      <sub_tile name="io_left_pi" capacity="7">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right">io_left_pi[6:0].a2f_o io_left_pi.lclk io_left_pi.lreset io_left_pi.clk io_left_pi.reset io_left_pi.sc_in io_left_pi.sc_out</loc>
          <loc side="bottom"/>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_left_po" capacity="14">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right">io_left_po[13:0].f2a_i io_left_po.lclk io_left_po.lreset io_left_po.clk io_left_po.reset io_left_po.sc_in io_left_po.sc_out</loc>
          <loc side="bottom"/>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_rightL" area="0">
      <sub_tile name="io_right_pi" capacity="6">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="bottom"/>
          <loc side="left">io_right_pi[5:0].a2f_o io_right_pi.lclk io_right_pi.lreset io_right_pi.clk io_right_pi.reset io_right_pi.sc_in io_right_pi.sc_out</loc>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_right_po" capacity="6">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="bottom"/>
          <loc side="left">io_right_po[5:0].f2a_i io_right_po.lclk io_right_po.lreset io_right_po.clk io_right_po.reset io_right_po.sc_in io_right_po.sc_out</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_topL" area="0">
      <sub_tile name="io_top_pi" capacity="24">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right"/>
          <loc side="top"/>
          <loc side="bottom">io_top_pi[23:0].a2f_o io_top_pi.lclk io_top_pi.lreset io_top_pi.clk io_top_pi.reset io_top_pi.sc_in io_top_pi.sc_out</loc>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_top_po" capacity="7">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right"/>
          <loc side="top"/>
          <loc side="bottom">io_top_po[6:0].f2a_i io_top_po.lclk io_top_po.lreset io_top_po.clk io_top_po.reset io_top_po.sc_in io_top_po.sc_out</loc>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_bottomL" area="0">
      <sub_tile name="io_bottom_pi" capacity="4">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_pi[3:0].a2f_o io_bottom_pi.lclk io_bottom_pi.lreset io_bottom_pi.clk io_bottom_pi.reset io_bottom_pi.sc_in io_bottom_pi.sc_out</loc>
          <loc side="right"/>
          <loc side="bottom"/>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_bottom_po" capacity="8">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_po[7:0].f2a_i io_bottom_po.lclk io_bottom_po.lreset io_bottom_po.clk io_bottom_po.reset io_bottom_po.sc_in io_bottom_po.sc_out</loc>
          <loc side="right"/>
          <loc side="bottom"/>
          <loc side="left"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <!-- CLB has most pins on the top and right sides -->
    <tile name="clb" area="53894">
      <sub_tile name="clb">
        <equivalent_sites>
          <site pb_type="clb"/>
        </equivalent_sites>
        <input name="I0" num_pins="5" equivalent="full"/>
        <input name="I1" num_pins="5" equivalent="full"/>
        <input name="I2" num_pins="5" equivalent="full"/>
        <input name="I3" num_pins="5" equivalent="full"/>
        <input name="I4" num_pins="5" equivalent="full"/>
        <input name="I5" num_pins="5" equivalent="full"/>
        <input name="I6" num_pins="5" equivalent="full"/>
        <input name="I7" num_pins="5" equivalent="full"/>
        <input name="I8" num_pins="5" equivalent="full"/>
        <input name="I9" num_pins="5" equivalent="full"/>
        <input name="I10" num_pins="5" equivalent="full"/>
        <input name="I11" num_pins="5" equivalent="full"/>
        <input name="cin" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <output name="O" num_pins="24" equivalent="none"/>
        <output name="cout" num_pins="1"/>
        <clock name="clk" num_pins="8"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
          <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
        </fc>
        <!--pinlocations pattern="spread"/-->
        <pinlocations pattern="custom">
          <loc side="left">clb.clk clb.reset</loc>
          <loc side="top">clb.cin</loc>
          <loc side="right">clb.I0[4:0] clb.I1[4:0] clb.I2[4:0] clb.I3[4:0] clb.I4[4:0] clb.I5[4:0] clb.O[11:0]</loc>
          <loc side="bottom">clb.I6[4:0] clb.I7[4:0] clb.I8[4:0] clb.I9[4:0] clb.I10[4:0] clb.I11[4:0] clb.O[23:12] clb.cout</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_top_dspL" area="0">
      <sub_tile name="io_top_dsp_pi" capacity="24">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom">io_top_dsp_pi[23:0].a2f_o io_top_dsp_pi.clk io_top_dsp_pi.reset io_top_dsp_pi.lclk io_top_dsp_pi.lreset io_top_dsp_pi.sc_in io_top_dsp_pi.sc_out</loc>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_top_dsp_po" capacity="7">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom">io_top_dsp_po[6:0].f2a_i io_top_dsp_po.clk io_top_dsp_po.reset io_top_dsp_po.lclk io_top_dsp_po.lreset io_top_dsp_po.sc_in io_top_dsp_po.sc_out</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_top_ramL" area="0">
      <sub_tile name="io_top_ram_pi" capacity="24">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom">io_top_ram_pi[23:0].a2f_o io_top_ram_pi.clk io_top_ram_pi.reset io_top_ram_pi.lclk io_top_ram_pi.lreset io_top_ram_pi.sc_in io_top_ram_pi.sc_out</loc>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_top_ram_po" capacity="7">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top"/>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom">io_top_ram_po[6:0].f2a_i io_top_ram_po.clk io_top_ram_po.reset io_top_ram_po.lclk io_top_ram_po.lreset io_top_ram_po.sc_in io_top_ram_po.sc_out</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_bottom_dspL" area="0">
      <sub_tile name="io_bottom_dsp_pi" capacity="4">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_dsp_pi[3:0].a2f_o io_bottom_dsp_pi.clk io_bottom_dsp_pi.reset io_bottom_dsp_pi.lclk io_bottom_dsp_pi.lreset io_bottom_dsp_pi.sc_in io_bottom_dsp_pi.sc_out</loc>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom"/>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_bottom_dsp_po" capacity="8">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_dsp_po[7:0].f2a_i io_bottom_dsp_po.clk io_bottom_dsp_po.reset io_bottom_dsp_po.lclk io_bottom_dsp_po.lreset io_bottom_dsp_po.sc_in io_bottom_dsp_po.sc_out</loc>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="io_bottom_ramL" area="0">
      <sub_tile name="io_bottom_ram_pi" capacity="4">
        <equivalent_sites>
          <site pb_type="io_pi"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <output name="a2f_o" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_ram_pi[3:0].a2f_o io_bottom_ram_pi.clk io_bottom_ram_pi.reset io_bottom_ram_pi.lclk io_bottom_ram_pi.lreset io_bottom_ram_pi.sc_in io_bottom_ram_pi.sc_out</loc>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom"/>
        </pinlocations>
      </sub_tile>
      <sub_tile name="io_bottom_ram_po" capacity="8">
        <equivalent_sites>
          <site pb_type="io_po"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="f2a_i" num_pins="1"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
        <output name="sc_out" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
          <fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">io_bottom_ram_po[7:0].f2a_i io_bottom_ram_po.clk io_bottom_ram_po.reset io_bottom_ram_po.lclk io_bottom_ram_po.lreset io_bottom_ram_po.sc_in io_bottom_ram_po.sc_out</loc>
          <loc side="right"/>
          <loc side="left"/>
          <loc side="bottom"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="dsp" height="2" width="1" area="396000">
      <sub_tile name="dsp">
        <equivalent_sites>
          <site pb_type="dsp" pin_mapping="direct"/>
        </equivalent_sites>
        <clock name="clk" num_pins="8"/>
        <input name="reset" num_pins="1" is_non_clock_global="true"/>
        <input name="a" num_pins="48"/>
        <input name="b" num_pins="40"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <output name="q_o" num_pins="44"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="reset" fc_type="frac" fc_val="0"/>
        </fc>
        <!--  Highly recommand to customize pin location when direct connection is used!!! -->
        <pinlocations pattern="custom">
          <loc side="left">dsp.clk dsp.reset</loc>
          <loc side="top" yoffset="1">dsp.a[0:11] dsp.b[0:9] dsp.q_o[0:11] dsp.lclk dsp.lreset</loc>
          <loc side="right" xoffset="0" yoffset="1">dsp.a[24:35] dsp.b[20:29] dsp.q_o[12:23]</loc>
          <loc side="right" xoffset="0" yoffset="0">dsp.a[36:47] dsp.b[30:39] dsp.q_o[24:35]</loc>
          <loc side="top" yoffset="0">dsp.a[12:23] dsp.b[10:19] dsp.q_o[36:43]</loc>
          <loc side="bottom"/>
        </pinlocations>
      </sub_tile>
    </tile>
    <tile name="ram9k" height="2" width="1" area="548000">
      <sub_tile name="ram9k">
        <equivalent_sites>
          <site pb_type="ram9k" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="raddr_i" num_pins="11"/>
        <input name="waddr_i" num_pins="11"/>
        <input name="data_i" num_pins="36"/>
        <input name="bwen_ni" num_pins="36"/>
        <input name="wen_ni" num_pins="1"/>
        <input name="ren_ni" num_pins="1"/>
        <!-- Entry for clock/reset signals that is generated by internal resources -->
        <input name="lclk" num_pins="1"/>
        <input name="lreset" num_pins="1"/>
        <input name="mem_index" num_pins="8" is_non_clock_global="true"/>
        <output name="q_o" num_pins="36"/>
        <clock name="clk" num_pins="8"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
          <fc_override port_name="clk" fc_type="frac" fc_val="0"/>
          <fc_override port_name="mem_index" fc_type="frac" fc_val="0"/>
        </fc>
        <!--  Highly recommand to customize pin location when direct connection is used!!! -->
        <pinlocations pattern="custom">
          <loc side="left">ram9k.clk ram9k.mem_index</loc>
          <loc side="top" yoffset="1">ram9k.raddr_i[0:2] ram9k.waddr_i[0:2] ram9k.data_i[0:8] ram9k.bwen_ni[0:8] ram9k.q_o[0:11] ram9k.lclk ram9k.lreset</loc>
          <loc side="right" xoffset="0" yoffset="1">ram9k.raddr_i[3:5] ram9k.waddr_i[3:5] ram9k.data_i[18:26] ram9k.bwen_ni[18:26] ram9k.q_o[12:23]</loc>
          <loc side="right" xoffset="0" yoffset="0">ram9k.raddr_i[6:8] ram9k.waddr_i[6:8] ram9k.data_i[27:35] ram9k.bwen_ni[27:35] ram9k.q_o[24:35]</loc>
          <loc side="top" yoffset="0">ram9k.wen_ni ram9k.ren_ni ram9k.raddr_i[9:10] ram9k.waddr_i[9:10] ram9k.data_i[9:17] ram9k.bwen_ni[9:17]</loc>
          <loc side="bottom" xoffset="0"/>
        </pinlocations>
      </sub_tile>
    </tile>
  </tiles>
  <!-- ODIN II specific config ends -->
  <!-- Physical descriptions begin -->
  <layout tileable="true" through_channel="true" shrink_boundary="true" opin2all_sides="true" concat_wire="true" concat_pass_wire="false">
    <auto_layout aspect_ratio="1.0">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_topL" starty="H-1" priority="100"/>
      <row type="io_bottomL" starty="0" priority="100"/>
      <col type="io_rightL" startx="W-1" priority="100"/>
      <col type="io_leftL" startx="0" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      
      <fill type="clb" priority="10"/>
    </auto_layout>
    <fixed_layout name="dp" width="10" height="6">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_topL" starty="H-1" priority="100"/>
      <row type="io_bottomL" starty="0" priority="100"/>
      <col type="io_rightL" startx="W-1" priority="100"/>
      <col type="io_leftL" startx="0" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
      <!--Row of DSP with 'EMPTY' blocks wherever a DSP does not fit. Vertical offset by 1 for perimeter.-->
      <region type="dsp" startx="3" endx="3" starty="1" endy="H-2" priority="30"/>
      <!-- Special I/O for DSP columns -->
      <single type="io_top_dspL" x="3" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="3" y="0" priority="101"/>
      <!--Row of RAM9K with 'EMPTY' blocks wherever a RAM9k does not fit. Vertical offset by 1 for perimeter.-->
      <region type="ram9k" startx="6" endx="6" starty="1" endy="H-2" priority="20"/>
      <!-- Special I/O for BRAM columns -->
      <single type="io_top_ramL" x="6" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="6" y="0" priority="101"/>
    </fixed_layout>
    <!--fixed_layout name="dp" width="10" height="6">
      <!Perimeter of 'io' blocks with 'EMPTY' blocks at corners>
      <row type="io_topL" starty="H-1" priority="100"/>
      <row type="io_bottomL" starty="0" priority="100"/>
      <col type="io_rightL" startx="W-1" priority="100"/>
      <col type="io_leftL" startx="0" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <!Fill with 'clb'>
      <fill type="clb" priority="10"/>
    </fixed_layout-->
    <fixed_layout name="ultimate" width="50" height="50">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <row type="io_topL" starty="H-1" priority="100"/>
      <row type="io_bottomL" starty="0" priority="100"/>
      <col type="io_rightL" startx="W-1" priority="100"/>
      <col type="io_leftL" startx="0" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <!--Fill with 'clb'-->
      <fill type="clb" priority="10"/>
      <!--Row of DSP with 'EMPTY' blocks wherever a DSP does not fit. Vertical offset by 1 for perimeter.-->
      <region type="dsp" startx="5" endx="5" starty="1" endy="H-2" priority="30"/>
      <region type="dsp" startx="11" endx="11" starty="1" endy="H-2" priority="30"/>
      <region type="dsp" startx="17" endx="17" starty="1" endy="H-2" priority="30"/>
      <region type="dsp" startx="29" endx="29" starty="1" endy="H-2" priority="30"/>
      <region type="dsp" startx="35" endx="35" starty="1" endy="H-2" priority="30"/>
      <region type="dsp" startx="41" endx="41" starty="1" endy="H-2" priority="30"/>
      <!-- Special I/O for DSP columns -->
      <single type="io_top_dspL" x="5" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="5" y="0" priority="101"/>
      <single type="io_top_dspL" x="11" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="11" y="0" priority="101"/>
      <single type="io_top_dspL" x="17" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="17" y="0" priority="101"/>
      <single type="io_top_dspL" x="29" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="29" y="0" priority="101"/>
      <single type="io_top_dspL" x="35" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="35" y="0" priority="101"/>
      <single type="io_top_dspL" x="41" y="H-1" priority="101"/>
      <single type="io_bottom_dspL" x="41" y="0" priority="101"/>
      <!--Row of RAM9K with 'EMPTY' blocks wherever a RAM9k does not fit. Vertical offset by 1 for perimeter.-->
      <region type="ram9k" startx="8" endx="8" starty="1" endy="H-2" priority="20"/>
      <region type="ram9k" startx="14" endx="14" starty="1" endy="H-2" priority="20"/>
      <region type="ram9k" startx="20" endx="20" starty="1" endy="H-2" priority="20"/>
      <region type="ram9k" startx="32" endx="32" starty="1" endy="H-2" priority="20"/>
      <region type="ram9k" startx="38" endx="38" starty="1" endy="H-2" priority="20"/>
      <region type="ram9k" startx="44" endx="44" starty="1" endy="H-2" priority="20"/>
      <!-- Special I/O for BRAM columns -->
      <single type="io_top_ramL" x="8" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="8" y="0" priority="101"/>
      <single type="io_top_ramL" x="14" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="14" y="0" priority="101"/>
      <single type="io_top_ramL" x="20" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="20" y="0" priority="101"/>
      <single type="io_top_ramL" x="32" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="32" y="0" priority="101"/>
      <single type="io_top_ramL" x="38" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="38" y="0" priority="101"/>
      <single type="io_top_ramL" x="44" y="H-1" priority="101"/>
      <single type="io_bottom_ramL" x="44" y="0" priority="101"/>
    </fixed_layout>
  </layout>
  <device>
    <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
    <!-- The grid_logic_tile_area below will be used for all blocks that do not explicitly set their own (non-routing)
              	  area; set to 0 since we explicitly set the area of all blocks currently in this architecture file.
	  -->
    <area grid_logic_tile_area="0"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3" sub_type="subset" sub_fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  <switchlist>
		<!-- <switch type="mux" name="ipin_cblock" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="2.7957899999999997e-10" mux_trans_size="1.222260" buf_size="auto"/>
		<switch type="mux" name="only_mux" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="1" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="2" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="3" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="4" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="5" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="6" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="7" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="8" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="9" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="10" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="11" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch>
		<switch type="mux" name="12" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" mux_trans_size="2.630740" buf_size="27.645901">
			<Tdel num_inputs="2" delay="1.39e-10"/>
			<Tdel num_inputs="3" delay="1.46e-10"/>
			<Tdel num_inputs="4" delay="1.66e-10"/>
			<Tdel num_inputs="5" delay="1.722e-10"/>
			<Tdel num_inputs="6" delay="2.19333e-10"/>
			<Tdel num_inputs="7" delay="1.307142857e-10"/>
			<Tdel num_inputs="8" delay="1.8275e-10"/>
			<Tdel num_inputs="9" delay="2.028889e-10"/>
			<Tdel num_inputs="10" delay="1.887e-10"/>
			<Tdel num_inputs="11" delay="1.9390909e-10"/>
			<Tdel num_inputs="12" delay="1.8716666667e-10"/>
		</switch> -->
    <switch type="mux" name="only_mux" R="0" Cin="0" Cout="0" Tdel="1.66505e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="1" R="0" Cin="0" Cout="0" Tdel="3.3301e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="2" R="0" Cin="0" Cout="0" Tdel="3.6772e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="3" R="0" Cin="0" Cout="0" Tdel="3.9455e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="4" R="0" Cin="0" Cout="0" Tdel="4.2361e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="5" R="0" Cin="0" Cout="0" Tdel="4.5385e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="6" R="0" Cin="0" Cout="0" Tdel="4.835e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="7" R="0" Cin="0" Cout="0" Tdel="5.1315e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="8" R="0" Cin="0" Cout="0" Tdel="5.428e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="10" R="0" Cin="0" Cout="0" Tdel="6.021e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="12" R="0" Cin="0" Cout="0" Tdel="6.614e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
    <switch type="mux" name="ipin_cblock" R="0" Cout="0." Cin="0" Tdel="2.7957899999999997e-10" mux_trans_size="1.222260" buf_size="auto"/>
	</switchlist>
  <segmentlist>
    <!-- GIVE a specific name for the segment! OpenFPGA appreciate that! -->
    <!--segment axis="x" name="L1x" freq="0.16" length="1" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L1_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment axis="x" name="L2x" freq="0.2" length="2" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L2_mux"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment axis="x" name="L4x" freq="0.48" length="4" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L4_mux"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment axis="x" name="L8x" freq="0.16" length="8" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L8_mux"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment axis="y" name="L1y" freq="0.16" length="1" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L1_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment axis="y" name="L2y" freq="0.2" length="2" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L2_mux"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment axis="y" name="L4y" freq="0.48" length="4" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L4_mux"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment axis="y" name="L8y" freq="0.16" length="8" type="unidir" Rmetal="0" Cmetal="0.0">
      <mux name="L8_mux"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1</cb>
    </segment-->
    <segment freq="26" name="l1" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="1"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment freq="12" name="l2" length="2" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="2"/>
      <sb type="pattern">1 0 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment freq="48" name="l3" length="3" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="3"/>
      <sb type="pattern">1 0 0 1</sb>
      <cb type="pattern">1 0 1</cb>
    </segment>
    <segment freq="32" name="l4" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="4"/>
      <sb type="pattern">1 0 0 0 1</sb>
      <cb type="pattern">1 0 0 1</cb>
    </segment>
    <segment freq="32" name="l8" length="8" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="8"/>
      <sb type="pattern">1 0 0 0 0 0 0 0 1</sb>
      <cb type="pattern">1 0 0 0 0 0 0 1</cb>
    </segment>
    <segment freq="0.0" name="imux_medium" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="only_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment freq="0.0" name="omux_medium" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="only_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment freq="0.0" name="gsb_medium" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="only_mux"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
  </segmentlist>
  <directlist>
    <!-- Feedback connections -->
    <direct name="clb_O0_to_I0_0" from_pin="clb.O[0:0]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I1_0" from_pin="clb.O[0:0]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I2_0" from_pin="clb.O[0:0]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I3_0" from_pin="clb.O[0:0]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I4_0" from_pin="clb.O[0:0]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I5_0" from_pin="clb.O[0:0]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I6_0" from_pin="clb.O[0:0]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I7_0" from_pin="clb.O[0:0]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I8_0" from_pin="clb.O[0:0]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I9_0" from_pin="clb.O[0:0]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I10_0" from_pin="clb.O[0:0]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O0_to_I11_0" from_pin="clb.O[0:0]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I0_0" from_pin="clb.O[1:1]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I0_1" from_pin="clb.O[1:1]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I1_0" from_pin="clb.O[1:1]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I1_1" from_pin="clb.O[1:1]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I2_0" from_pin="clb.O[1:1]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I2_1" from_pin="clb.O[1:1]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I3_0" from_pin="clb.O[1:1]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I3_1" from_pin="clb.O[1:1]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I4_0" from_pin="clb.O[1:1]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I4_1" from_pin="clb.O[1:1]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I5_0" from_pin="clb.O[1:1]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I5_1" from_pin="clb.O[1:1]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I6_0" from_pin="clb.O[1:1]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I6_1" from_pin="clb.O[1:1]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I7_0" from_pin="clb.O[1:1]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I7_1" from_pin="clb.O[1:1]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I8_0" from_pin="clb.O[1:1]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I8_1" from_pin="clb.O[1:1]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I9_0" from_pin="clb.O[1:1]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I9_1" from_pin="clb.O[1:1]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I10_0" from_pin="clb.O[1:1]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I10_1" from_pin="clb.O[1:1]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I11_0" from_pin="clb.O[1:1]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O1_to_I11_1" from_pin="clb.O[1:1]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I0_0" from_pin="clb.O[2:2]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I0_1" from_pin="clb.O[2:2]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I0_2" from_pin="clb.O[2:2]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I1_0" from_pin="clb.O[2:2]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I1_1" from_pin="clb.O[2:2]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I1_2" from_pin="clb.O[2:2]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I2_0" from_pin="clb.O[2:2]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I2_1" from_pin="clb.O[2:2]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I2_2" from_pin="clb.O[2:2]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I3_0" from_pin="clb.O[2:2]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I3_1" from_pin="clb.O[2:2]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I3_2" from_pin="clb.O[2:2]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I4_0" from_pin="clb.O[2:2]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I4_1" from_pin="clb.O[2:2]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I4_2" from_pin="clb.O[2:2]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I5_0" from_pin="clb.O[2:2]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I5_1" from_pin="clb.O[2:2]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I5_2" from_pin="clb.O[2:2]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I6_0" from_pin="clb.O[2:2]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I6_1" from_pin="clb.O[2:2]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I6_2" from_pin="clb.O[2:2]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I7_0" from_pin="clb.O[2:2]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I7_1" from_pin="clb.O[2:2]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I7_2" from_pin="clb.O[2:2]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I8_0" from_pin="clb.O[2:2]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I8_1" from_pin="clb.O[2:2]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I8_2" from_pin="clb.O[2:2]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I9_0" from_pin="clb.O[2:2]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I9_1" from_pin="clb.O[2:2]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I9_2" from_pin="clb.O[2:2]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I10_0" from_pin="clb.O[2:2]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I10_1" from_pin="clb.O[2:2]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I10_2" from_pin="clb.O[2:2]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I11_0" from_pin="clb.O[2:2]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I11_1" from_pin="clb.O[2:2]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O2_to_I11_2" from_pin="clb.O[2:2]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I0_0" from_pin="clb.O[3:3]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I0_1" from_pin="clb.O[3:3]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I0_2" from_pin="clb.O[3:3]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I0_3" from_pin="clb.O[3:3]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I1_0" from_pin="clb.O[3:3]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I1_1" from_pin="clb.O[3:3]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I1_2" from_pin="clb.O[3:3]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I1_3" from_pin="clb.O[3:3]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I2_0" from_pin="clb.O[3:3]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I2_1" from_pin="clb.O[3:3]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I2_2" from_pin="clb.O[3:3]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I2_3" from_pin="clb.O[3:3]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I3_0" from_pin="clb.O[3:3]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I3_1" from_pin="clb.O[3:3]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I3_2" from_pin="clb.O[3:3]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I3_3" from_pin="clb.O[3:3]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I4_0" from_pin="clb.O[3:3]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I4_1" from_pin="clb.O[3:3]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I4_2" from_pin="clb.O[3:3]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I4_3" from_pin="clb.O[3:3]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I5_0" from_pin="clb.O[3:3]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I5_1" from_pin="clb.O[3:3]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I5_2" from_pin="clb.O[3:3]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I5_3" from_pin="clb.O[3:3]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I6_0" from_pin="clb.O[3:3]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I6_1" from_pin="clb.O[3:3]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I6_2" from_pin="clb.O[3:3]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I6_3" from_pin="clb.O[3:3]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I7_0" from_pin="clb.O[3:3]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I7_1" from_pin="clb.O[3:3]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I7_2" from_pin="clb.O[3:3]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I7_3" from_pin="clb.O[3:3]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I8_0" from_pin="clb.O[3:3]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I8_1" from_pin="clb.O[3:3]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I8_2" from_pin="clb.O[3:3]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I8_3" from_pin="clb.O[3:3]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I9_0" from_pin="clb.O[3:3]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I9_1" from_pin="clb.O[3:3]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I9_2" from_pin="clb.O[3:3]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I9_3" from_pin="clb.O[3:3]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I10_0" from_pin="clb.O[3:3]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I10_1" from_pin="clb.O[3:3]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I10_2" from_pin="clb.O[3:3]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I10_3" from_pin="clb.O[3:3]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I11_0" from_pin="clb.O[3:3]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I11_1" from_pin="clb.O[3:3]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I11_2" from_pin="clb.O[3:3]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O3_to_I11_3" from_pin="clb.O[3:3]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I0_0" from_pin="clb.O[4:4]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I0_1" from_pin="clb.O[4:4]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I0_2" from_pin="clb.O[4:4]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I0_3" from_pin="clb.O[4:4]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I0_4" from_pin="clb.O[4:4]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I1_0" from_pin="clb.O[4:4]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I1_1" from_pin="clb.O[4:4]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I1_2" from_pin="clb.O[4:4]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I1_3" from_pin="clb.O[4:4]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I1_4" from_pin="clb.O[4:4]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I2_0" from_pin="clb.O[4:4]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I2_1" from_pin="clb.O[4:4]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I2_2" from_pin="clb.O[4:4]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I2_3" from_pin="clb.O[4:4]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I2_4" from_pin="clb.O[4:4]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I3_0" from_pin="clb.O[4:4]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I3_1" from_pin="clb.O[4:4]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I3_2" from_pin="clb.O[4:4]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I3_3" from_pin="clb.O[4:4]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I3_4" from_pin="clb.O[4:4]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I4_0" from_pin="clb.O[4:4]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I4_1" from_pin="clb.O[4:4]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I4_2" from_pin="clb.O[4:4]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I4_3" from_pin="clb.O[4:4]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I4_4" from_pin="clb.O[4:4]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I5_0" from_pin="clb.O[4:4]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I5_1" from_pin="clb.O[4:4]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I5_2" from_pin="clb.O[4:4]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I5_3" from_pin="clb.O[4:4]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I5_4" from_pin="clb.O[4:4]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I6_0" from_pin="clb.O[4:4]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I6_1" from_pin="clb.O[4:4]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I6_2" from_pin="clb.O[4:4]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I6_3" from_pin="clb.O[4:4]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I6_4" from_pin="clb.O[4:4]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I7_0" from_pin="clb.O[4:4]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I7_1" from_pin="clb.O[4:4]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I7_2" from_pin="clb.O[4:4]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I7_3" from_pin="clb.O[4:4]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I7_4" from_pin="clb.O[4:4]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I8_0" from_pin="clb.O[4:4]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I8_1" from_pin="clb.O[4:4]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I8_2" from_pin="clb.O[4:4]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I8_3" from_pin="clb.O[4:4]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I8_4" from_pin="clb.O[4:4]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I9_0" from_pin="clb.O[4:4]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I9_1" from_pin="clb.O[4:4]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I9_2" from_pin="clb.O[4:4]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I9_3" from_pin="clb.O[4:4]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I9_4" from_pin="clb.O[4:4]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I10_0" from_pin="clb.O[4:4]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I10_1" from_pin="clb.O[4:4]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I10_2" from_pin="clb.O[4:4]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I10_3" from_pin="clb.O[4:4]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I10_4" from_pin="clb.O[4:4]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I11_0" from_pin="clb.O[4:4]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I11_1" from_pin="clb.O[4:4]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I11_2" from_pin="clb.O[4:4]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I11_3" from_pin="clb.O[4:4]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O4_to_I11_4" from_pin="clb.O[4:4]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I0_0" from_pin="clb.O[5:5]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I0_1" from_pin="clb.O[5:5]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I0_2" from_pin="clb.O[5:5]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I0_3" from_pin="clb.O[5:5]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I0_4" from_pin="clb.O[5:5]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I1_0" from_pin="clb.O[5:5]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I1_1" from_pin="clb.O[5:5]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I1_2" from_pin="clb.O[5:5]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I1_3" from_pin="clb.O[5:5]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I1_4" from_pin="clb.O[5:5]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I2_0" from_pin="clb.O[5:5]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I2_1" from_pin="clb.O[5:5]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I2_2" from_pin="clb.O[5:5]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I2_3" from_pin="clb.O[5:5]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I2_4" from_pin="clb.O[5:5]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I3_0" from_pin="clb.O[5:5]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I3_1" from_pin="clb.O[5:5]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I3_2" from_pin="clb.O[5:5]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I3_3" from_pin="clb.O[5:5]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I3_4" from_pin="clb.O[5:5]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I4_0" from_pin="clb.O[5:5]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I4_1" from_pin="clb.O[5:5]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I4_2" from_pin="clb.O[5:5]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I4_3" from_pin="clb.O[5:5]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I4_4" from_pin="clb.O[5:5]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I5_0" from_pin="clb.O[5:5]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I5_1" from_pin="clb.O[5:5]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I5_2" from_pin="clb.O[5:5]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I5_3" from_pin="clb.O[5:5]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I5_4" from_pin="clb.O[5:5]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I6_0" from_pin="clb.O[5:5]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I6_1" from_pin="clb.O[5:5]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I6_2" from_pin="clb.O[5:5]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I6_3" from_pin="clb.O[5:5]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I6_4" from_pin="clb.O[5:5]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I7_0" from_pin="clb.O[5:5]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I7_1" from_pin="clb.O[5:5]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I7_2" from_pin="clb.O[5:5]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I7_3" from_pin="clb.O[5:5]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I7_4" from_pin="clb.O[5:5]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I8_0" from_pin="clb.O[5:5]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I8_1" from_pin="clb.O[5:5]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I8_2" from_pin="clb.O[5:5]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I8_3" from_pin="clb.O[5:5]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I8_4" from_pin="clb.O[5:5]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I9_0" from_pin="clb.O[5:5]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I9_1" from_pin="clb.O[5:5]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I9_2" from_pin="clb.O[5:5]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I9_3" from_pin="clb.O[5:5]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I9_4" from_pin="clb.O[5:5]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I10_0" from_pin="clb.O[5:5]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I10_1" from_pin="clb.O[5:5]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I10_2" from_pin="clb.O[5:5]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I10_3" from_pin="clb.O[5:5]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I10_4" from_pin="clb.O[5:5]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I11_0" from_pin="clb.O[5:5]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I11_1" from_pin="clb.O[5:5]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I11_2" from_pin="clb.O[5:5]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I11_3" from_pin="clb.O[5:5]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O5_to_I11_4" from_pin="clb.O[5:5]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I0_0" from_pin="clb.O[6:6]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I0_1" from_pin="clb.O[6:6]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I0_2" from_pin="clb.O[6:6]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I0_3" from_pin="clb.O[6:6]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I0_4" from_pin="clb.O[6:6]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I1_0" from_pin="clb.O[6:6]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I1_1" from_pin="clb.O[6:6]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I1_2" from_pin="clb.O[6:6]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I1_3" from_pin="clb.O[6:6]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I1_4" from_pin="clb.O[6:6]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I2_0" from_pin="clb.O[6:6]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I2_1" from_pin="clb.O[6:6]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I2_2" from_pin="clb.O[6:6]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I2_3" from_pin="clb.O[6:6]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I2_4" from_pin="clb.O[6:6]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I3_0" from_pin="clb.O[6:6]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I3_1" from_pin="clb.O[6:6]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I3_2" from_pin="clb.O[6:6]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I3_3" from_pin="clb.O[6:6]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I3_4" from_pin="clb.O[6:6]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I4_0" from_pin="clb.O[6:6]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I4_1" from_pin="clb.O[6:6]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I4_2" from_pin="clb.O[6:6]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I4_3" from_pin="clb.O[6:6]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I4_4" from_pin="clb.O[6:6]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I5_0" from_pin="clb.O[6:6]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I5_1" from_pin="clb.O[6:6]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I5_2" from_pin="clb.O[6:6]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I5_3" from_pin="clb.O[6:6]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I5_4" from_pin="clb.O[6:6]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I6_0" from_pin="clb.O[6:6]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I6_1" from_pin="clb.O[6:6]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I6_2" from_pin="clb.O[6:6]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I6_3" from_pin="clb.O[6:6]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I6_4" from_pin="clb.O[6:6]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I7_0" from_pin="clb.O[6:6]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I7_1" from_pin="clb.O[6:6]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I7_2" from_pin="clb.O[6:6]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I7_3" from_pin="clb.O[6:6]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I7_4" from_pin="clb.O[6:6]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I8_0" from_pin="clb.O[6:6]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I8_1" from_pin="clb.O[6:6]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I8_2" from_pin="clb.O[6:6]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I8_3" from_pin="clb.O[6:6]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I8_4" from_pin="clb.O[6:6]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I9_0" from_pin="clb.O[6:6]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I9_1" from_pin="clb.O[6:6]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I9_2" from_pin="clb.O[6:6]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I9_3" from_pin="clb.O[6:6]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I9_4" from_pin="clb.O[6:6]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I10_0" from_pin="clb.O[6:6]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I10_1" from_pin="clb.O[6:6]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I10_2" from_pin="clb.O[6:6]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I10_3" from_pin="clb.O[6:6]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I10_4" from_pin="clb.O[6:6]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I11_0" from_pin="clb.O[6:6]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I11_1" from_pin="clb.O[6:6]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I11_2" from_pin="clb.O[6:6]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I11_3" from_pin="clb.O[6:6]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O6_to_I11_4" from_pin="clb.O[6:6]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I0_0" from_pin="clb.O[7:7]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I0_1" from_pin="clb.O[7:7]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I0_2" from_pin="clb.O[7:7]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I0_3" from_pin="clb.O[7:7]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I0_4" from_pin="clb.O[7:7]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I1_0" from_pin="clb.O[7:7]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I1_1" from_pin="clb.O[7:7]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I1_2" from_pin="clb.O[7:7]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I1_3" from_pin="clb.O[7:7]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I1_4" from_pin="clb.O[7:7]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I2_0" from_pin="clb.O[7:7]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I2_1" from_pin="clb.O[7:7]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I2_2" from_pin="clb.O[7:7]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I2_3" from_pin="clb.O[7:7]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I2_4" from_pin="clb.O[7:7]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I3_0" from_pin="clb.O[7:7]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I3_1" from_pin="clb.O[7:7]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I3_2" from_pin="clb.O[7:7]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I3_3" from_pin="clb.O[7:7]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I3_4" from_pin="clb.O[7:7]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I4_0" from_pin="clb.O[7:7]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I4_1" from_pin="clb.O[7:7]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I4_2" from_pin="clb.O[7:7]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I4_3" from_pin="clb.O[7:7]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I4_4" from_pin="clb.O[7:7]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I5_0" from_pin="clb.O[7:7]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I5_1" from_pin="clb.O[7:7]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I5_2" from_pin="clb.O[7:7]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I5_3" from_pin="clb.O[7:7]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I5_4" from_pin="clb.O[7:7]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I6_0" from_pin="clb.O[7:7]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I6_1" from_pin="clb.O[7:7]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I6_2" from_pin="clb.O[7:7]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I6_3" from_pin="clb.O[7:7]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I6_4" from_pin="clb.O[7:7]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I7_0" from_pin="clb.O[7:7]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I7_1" from_pin="clb.O[7:7]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I7_2" from_pin="clb.O[7:7]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I7_3" from_pin="clb.O[7:7]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I7_4" from_pin="clb.O[7:7]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I8_0" from_pin="clb.O[7:7]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I8_1" from_pin="clb.O[7:7]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I8_2" from_pin="clb.O[7:7]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I8_3" from_pin="clb.O[7:7]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I8_4" from_pin="clb.O[7:7]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I9_0" from_pin="clb.O[7:7]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I9_1" from_pin="clb.O[7:7]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I9_2" from_pin="clb.O[7:7]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I9_3" from_pin="clb.O[7:7]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I9_4" from_pin="clb.O[7:7]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I10_0" from_pin="clb.O[7:7]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I10_1" from_pin="clb.O[7:7]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I10_2" from_pin="clb.O[7:7]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I10_3" from_pin="clb.O[7:7]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I10_4" from_pin="clb.O[7:7]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I11_0" from_pin="clb.O[7:7]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I11_1" from_pin="clb.O[7:7]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I11_2" from_pin="clb.O[7:7]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I11_3" from_pin="clb.O[7:7]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O7_to_I11_4" from_pin="clb.O[7:7]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I0_0" from_pin="clb.O[8:8]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I0_1" from_pin="clb.O[8:8]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I0_2" from_pin="clb.O[8:8]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I0_3" from_pin="clb.O[8:8]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I0_4" from_pin="clb.O[8:8]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I1_0" from_pin="clb.O[8:8]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I1_1" from_pin="clb.O[8:8]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I1_2" from_pin="clb.O[8:8]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I1_3" from_pin="clb.O[8:8]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I1_4" from_pin="clb.O[8:8]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I2_0" from_pin="clb.O[8:8]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I2_1" from_pin="clb.O[8:8]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I2_2" from_pin="clb.O[8:8]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I2_3" from_pin="clb.O[8:8]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I2_4" from_pin="clb.O[8:8]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I3_0" from_pin="clb.O[8:8]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I3_1" from_pin="clb.O[8:8]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I3_2" from_pin="clb.O[8:8]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I3_3" from_pin="clb.O[8:8]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I3_4" from_pin="clb.O[8:8]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I4_0" from_pin="clb.O[8:8]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I4_1" from_pin="clb.O[8:8]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I4_2" from_pin="clb.O[8:8]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I4_3" from_pin="clb.O[8:8]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I4_4" from_pin="clb.O[8:8]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I5_0" from_pin="clb.O[8:8]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I5_1" from_pin="clb.O[8:8]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I5_2" from_pin="clb.O[8:8]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I5_3" from_pin="clb.O[8:8]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I5_4" from_pin="clb.O[8:8]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I6_0" from_pin="clb.O[8:8]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I6_1" from_pin="clb.O[8:8]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I6_2" from_pin="clb.O[8:8]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I6_3" from_pin="clb.O[8:8]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I6_4" from_pin="clb.O[8:8]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I7_0" from_pin="clb.O[8:8]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I7_1" from_pin="clb.O[8:8]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I7_2" from_pin="clb.O[8:8]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I7_3" from_pin="clb.O[8:8]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I7_4" from_pin="clb.O[8:8]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I8_0" from_pin="clb.O[8:8]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I8_1" from_pin="clb.O[8:8]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I8_2" from_pin="clb.O[8:8]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I8_3" from_pin="clb.O[8:8]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I8_4" from_pin="clb.O[8:8]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I9_0" from_pin="clb.O[8:8]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I9_1" from_pin="clb.O[8:8]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I9_2" from_pin="clb.O[8:8]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I9_3" from_pin="clb.O[8:8]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I9_4" from_pin="clb.O[8:8]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I10_0" from_pin="clb.O[8:8]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I10_1" from_pin="clb.O[8:8]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I10_2" from_pin="clb.O[8:8]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I10_3" from_pin="clb.O[8:8]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I10_4" from_pin="clb.O[8:8]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I11_0" from_pin="clb.O[8:8]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I11_1" from_pin="clb.O[8:8]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I11_2" from_pin="clb.O[8:8]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I11_3" from_pin="clb.O[8:8]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O8_to_I11_4" from_pin="clb.O[8:8]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I0_0" from_pin="clb.O[9:9]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I0_1" from_pin="clb.O[9:9]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I0_2" from_pin="clb.O[9:9]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I0_3" from_pin="clb.O[9:9]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I0_4" from_pin="clb.O[9:9]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I1_0" from_pin="clb.O[9:9]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I1_1" from_pin="clb.O[9:9]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I1_2" from_pin="clb.O[9:9]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I1_3" from_pin="clb.O[9:9]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I1_4" from_pin="clb.O[9:9]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I2_0" from_pin="clb.O[9:9]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I2_1" from_pin="clb.O[9:9]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I2_2" from_pin="clb.O[9:9]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I2_3" from_pin="clb.O[9:9]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I2_4" from_pin="clb.O[9:9]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I3_0" from_pin="clb.O[9:9]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I3_1" from_pin="clb.O[9:9]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I3_2" from_pin="clb.O[9:9]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I3_3" from_pin="clb.O[9:9]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I3_4" from_pin="clb.O[9:9]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I4_0" from_pin="clb.O[9:9]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I4_1" from_pin="clb.O[9:9]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I4_2" from_pin="clb.O[9:9]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I4_3" from_pin="clb.O[9:9]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I4_4" from_pin="clb.O[9:9]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I5_0" from_pin="clb.O[9:9]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I5_1" from_pin="clb.O[9:9]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I5_2" from_pin="clb.O[9:9]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I5_3" from_pin="clb.O[9:9]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I5_4" from_pin="clb.O[9:9]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I6_0" from_pin="clb.O[9:9]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I6_1" from_pin="clb.O[9:9]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I6_2" from_pin="clb.O[9:9]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I6_3" from_pin="clb.O[9:9]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I6_4" from_pin="clb.O[9:9]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I7_0" from_pin="clb.O[9:9]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I7_1" from_pin="clb.O[9:9]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I7_2" from_pin="clb.O[9:9]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I7_3" from_pin="clb.O[9:9]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I7_4" from_pin="clb.O[9:9]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I8_0" from_pin="clb.O[9:9]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I8_1" from_pin="clb.O[9:9]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I8_2" from_pin="clb.O[9:9]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I8_3" from_pin="clb.O[9:9]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I8_4" from_pin="clb.O[9:9]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I9_0" from_pin="clb.O[9:9]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I9_1" from_pin="clb.O[9:9]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I9_2" from_pin="clb.O[9:9]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I9_3" from_pin="clb.O[9:9]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I9_4" from_pin="clb.O[9:9]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I10_0" from_pin="clb.O[9:9]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I10_1" from_pin="clb.O[9:9]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I10_2" from_pin="clb.O[9:9]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I10_3" from_pin="clb.O[9:9]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I10_4" from_pin="clb.O[9:9]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I11_0" from_pin="clb.O[9:9]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I11_1" from_pin="clb.O[9:9]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I11_2" from_pin="clb.O[9:9]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I11_3" from_pin="clb.O[9:9]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O9_to_I11_4" from_pin="clb.O[9:9]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I0_0" from_pin="clb.O[10:10]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I0_1" from_pin="clb.O[10:10]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I0_2" from_pin="clb.O[10:10]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I0_3" from_pin="clb.O[10:10]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I0_4" from_pin="clb.O[10:10]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I1_0" from_pin="clb.O[10:10]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I1_1" from_pin="clb.O[10:10]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I1_2" from_pin="clb.O[10:10]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I1_3" from_pin="clb.O[10:10]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I1_4" from_pin="clb.O[10:10]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I2_0" from_pin="clb.O[10:10]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I2_1" from_pin="clb.O[10:10]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I2_2" from_pin="clb.O[10:10]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I2_3" from_pin="clb.O[10:10]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I2_4" from_pin="clb.O[10:10]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I3_0" from_pin="clb.O[10:10]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I3_1" from_pin="clb.O[10:10]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I3_2" from_pin="clb.O[10:10]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I3_3" from_pin="clb.O[10:10]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I3_4" from_pin="clb.O[10:10]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I4_0" from_pin="clb.O[10:10]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I4_1" from_pin="clb.O[10:10]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I4_2" from_pin="clb.O[10:10]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I4_3" from_pin="clb.O[10:10]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I4_4" from_pin="clb.O[10:10]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I5_0" from_pin="clb.O[10:10]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I5_1" from_pin="clb.O[10:10]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I5_2" from_pin="clb.O[10:10]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I5_3" from_pin="clb.O[10:10]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I5_4" from_pin="clb.O[10:10]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I6_0" from_pin="clb.O[10:10]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I6_1" from_pin="clb.O[10:10]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I6_2" from_pin="clb.O[10:10]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I6_3" from_pin="clb.O[10:10]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I6_4" from_pin="clb.O[10:10]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I7_0" from_pin="clb.O[10:10]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I7_1" from_pin="clb.O[10:10]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I7_2" from_pin="clb.O[10:10]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I7_3" from_pin="clb.O[10:10]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I7_4" from_pin="clb.O[10:10]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I8_0" from_pin="clb.O[10:10]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I8_1" from_pin="clb.O[10:10]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I8_2" from_pin="clb.O[10:10]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I8_3" from_pin="clb.O[10:10]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I8_4" from_pin="clb.O[10:10]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I9_0" from_pin="clb.O[10:10]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I9_1" from_pin="clb.O[10:10]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I9_2" from_pin="clb.O[10:10]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I9_3" from_pin="clb.O[10:10]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I9_4" from_pin="clb.O[10:10]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I10_0" from_pin="clb.O[10:10]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I10_1" from_pin="clb.O[10:10]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I10_2" from_pin="clb.O[10:10]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I10_3" from_pin="clb.O[10:10]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I10_4" from_pin="clb.O[10:10]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I11_0" from_pin="clb.O[10:10]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I11_1" from_pin="clb.O[10:10]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I11_2" from_pin="clb.O[10:10]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I11_3" from_pin="clb.O[10:10]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O10_to_I11_4" from_pin="clb.O[10:10]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I0_0" from_pin="clb.O[11:11]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I0_1" from_pin="clb.O[11:11]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I0_2" from_pin="clb.O[11:11]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I0_3" from_pin="clb.O[11:11]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I0_4" from_pin="clb.O[11:11]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I1_0" from_pin="clb.O[11:11]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I1_1" from_pin="clb.O[11:11]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I1_2" from_pin="clb.O[11:11]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I1_3" from_pin="clb.O[11:11]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I1_4" from_pin="clb.O[11:11]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I2_0" from_pin="clb.O[11:11]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I2_1" from_pin="clb.O[11:11]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I2_2" from_pin="clb.O[11:11]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I2_3" from_pin="clb.O[11:11]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I2_4" from_pin="clb.O[11:11]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I3_0" from_pin="clb.O[11:11]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I3_1" from_pin="clb.O[11:11]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I3_2" from_pin="clb.O[11:11]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I3_3" from_pin="clb.O[11:11]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I3_4" from_pin="clb.O[11:11]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I4_0" from_pin="clb.O[11:11]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I4_1" from_pin="clb.O[11:11]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I4_2" from_pin="clb.O[11:11]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I4_3" from_pin="clb.O[11:11]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I4_4" from_pin="clb.O[11:11]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I5_0" from_pin="clb.O[11:11]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I5_1" from_pin="clb.O[11:11]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I5_2" from_pin="clb.O[11:11]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I5_3" from_pin="clb.O[11:11]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I5_4" from_pin="clb.O[11:11]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I6_0" from_pin="clb.O[11:11]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I6_1" from_pin="clb.O[11:11]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I6_2" from_pin="clb.O[11:11]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I6_3" from_pin="clb.O[11:11]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I6_4" from_pin="clb.O[11:11]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I7_0" from_pin="clb.O[11:11]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I7_1" from_pin="clb.O[11:11]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I7_2" from_pin="clb.O[11:11]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I7_3" from_pin="clb.O[11:11]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I7_4" from_pin="clb.O[11:11]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I8_0" from_pin="clb.O[11:11]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I8_1" from_pin="clb.O[11:11]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I8_2" from_pin="clb.O[11:11]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I8_3" from_pin="clb.O[11:11]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I8_4" from_pin="clb.O[11:11]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I9_0" from_pin="clb.O[11:11]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I9_1" from_pin="clb.O[11:11]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I9_2" from_pin="clb.O[11:11]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I9_3" from_pin="clb.O[11:11]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I9_4" from_pin="clb.O[11:11]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I10_0" from_pin="clb.O[11:11]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I10_1" from_pin="clb.O[11:11]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I10_2" from_pin="clb.O[11:11]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I10_3" from_pin="clb.O[11:11]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I10_4" from_pin="clb.O[11:11]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I11_0" from_pin="clb.O[11:11]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I11_1" from_pin="clb.O[11:11]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I11_2" from_pin="clb.O[11:11]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I11_3" from_pin="clb.O[11:11]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O11_to_I11_4" from_pin="clb.O[11:11]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I0_0" from_pin="clb.O[12:12]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I0_1" from_pin="clb.O[12:12]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I0_2" from_pin="clb.O[12:12]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I0_3" from_pin="clb.O[12:12]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I0_4" from_pin="clb.O[12:12]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I1_0" from_pin="clb.O[12:12]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I1_1" from_pin="clb.O[12:12]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I1_2" from_pin="clb.O[12:12]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I1_3" from_pin="clb.O[12:12]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I1_4" from_pin="clb.O[12:12]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I2_0" from_pin="clb.O[12:12]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I2_1" from_pin="clb.O[12:12]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I2_2" from_pin="clb.O[12:12]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I2_3" from_pin="clb.O[12:12]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I2_4" from_pin="clb.O[12:12]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I3_0" from_pin="clb.O[12:12]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I3_1" from_pin="clb.O[12:12]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I3_2" from_pin="clb.O[12:12]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I3_3" from_pin="clb.O[12:12]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I3_4" from_pin="clb.O[12:12]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I4_0" from_pin="clb.O[12:12]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I4_1" from_pin="clb.O[12:12]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I4_2" from_pin="clb.O[12:12]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I4_3" from_pin="clb.O[12:12]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I4_4" from_pin="clb.O[12:12]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I5_0" from_pin="clb.O[12:12]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I5_1" from_pin="clb.O[12:12]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I5_2" from_pin="clb.O[12:12]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I5_3" from_pin="clb.O[12:12]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I5_4" from_pin="clb.O[12:12]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I6_0" from_pin="clb.O[12:12]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I6_1" from_pin="clb.O[12:12]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I6_2" from_pin="clb.O[12:12]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I6_3" from_pin="clb.O[12:12]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I6_4" from_pin="clb.O[12:12]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I7_0" from_pin="clb.O[12:12]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I7_1" from_pin="clb.O[12:12]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I7_2" from_pin="clb.O[12:12]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I7_3" from_pin="clb.O[12:12]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I7_4" from_pin="clb.O[12:12]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I8_0" from_pin="clb.O[12:12]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I8_1" from_pin="clb.O[12:12]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I8_2" from_pin="clb.O[12:12]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I8_3" from_pin="clb.O[12:12]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I8_4" from_pin="clb.O[12:12]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I9_0" from_pin="clb.O[12:12]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I9_1" from_pin="clb.O[12:12]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I9_2" from_pin="clb.O[12:12]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I9_3" from_pin="clb.O[12:12]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I9_4" from_pin="clb.O[12:12]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I10_0" from_pin="clb.O[12:12]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I10_1" from_pin="clb.O[12:12]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I10_2" from_pin="clb.O[12:12]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I10_3" from_pin="clb.O[12:12]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I10_4" from_pin="clb.O[12:12]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I11_0" from_pin="clb.O[12:12]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I11_1" from_pin="clb.O[12:12]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I11_2" from_pin="clb.O[12:12]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I11_3" from_pin="clb.O[12:12]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O12_to_I11_4" from_pin="clb.O[12:12]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I0_0" from_pin="clb.O[13:13]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I0_1" from_pin="clb.O[13:13]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I0_2" from_pin="clb.O[13:13]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I0_3" from_pin="clb.O[13:13]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I0_4" from_pin="clb.O[13:13]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I1_0" from_pin="clb.O[13:13]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I1_1" from_pin="clb.O[13:13]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I1_2" from_pin="clb.O[13:13]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I1_3" from_pin="clb.O[13:13]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I1_4" from_pin="clb.O[13:13]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I2_0" from_pin="clb.O[13:13]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I2_1" from_pin="clb.O[13:13]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I2_2" from_pin="clb.O[13:13]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I2_3" from_pin="clb.O[13:13]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I2_4" from_pin="clb.O[13:13]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I3_0" from_pin="clb.O[13:13]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I3_1" from_pin="clb.O[13:13]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I3_2" from_pin="clb.O[13:13]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I3_3" from_pin="clb.O[13:13]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I3_4" from_pin="clb.O[13:13]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I4_0" from_pin="clb.O[13:13]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I4_1" from_pin="clb.O[13:13]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I4_2" from_pin="clb.O[13:13]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I4_3" from_pin="clb.O[13:13]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I4_4" from_pin="clb.O[13:13]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I5_0" from_pin="clb.O[13:13]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I5_1" from_pin="clb.O[13:13]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I5_2" from_pin="clb.O[13:13]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I5_3" from_pin="clb.O[13:13]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I5_4" from_pin="clb.O[13:13]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I6_0" from_pin="clb.O[13:13]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I6_1" from_pin="clb.O[13:13]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I6_2" from_pin="clb.O[13:13]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I6_3" from_pin="clb.O[13:13]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I6_4" from_pin="clb.O[13:13]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I7_0" from_pin="clb.O[13:13]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I7_1" from_pin="clb.O[13:13]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I7_2" from_pin="clb.O[13:13]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I7_3" from_pin="clb.O[13:13]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I7_4" from_pin="clb.O[13:13]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I8_0" from_pin="clb.O[13:13]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I8_1" from_pin="clb.O[13:13]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I8_2" from_pin="clb.O[13:13]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I8_3" from_pin="clb.O[13:13]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I8_4" from_pin="clb.O[13:13]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I9_0" from_pin="clb.O[13:13]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I9_1" from_pin="clb.O[13:13]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I9_2" from_pin="clb.O[13:13]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I9_3" from_pin="clb.O[13:13]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I9_4" from_pin="clb.O[13:13]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I10_0" from_pin="clb.O[13:13]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I10_1" from_pin="clb.O[13:13]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I10_2" from_pin="clb.O[13:13]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I10_3" from_pin="clb.O[13:13]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I10_4" from_pin="clb.O[13:13]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I11_0" from_pin="clb.O[13:13]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I11_1" from_pin="clb.O[13:13]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I11_2" from_pin="clb.O[13:13]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I11_3" from_pin="clb.O[13:13]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O13_to_I11_4" from_pin="clb.O[13:13]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I0_0" from_pin="clb.O[14:14]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I0_1" from_pin="clb.O[14:14]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I0_2" from_pin="clb.O[14:14]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I0_3" from_pin="clb.O[14:14]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I0_4" from_pin="clb.O[14:14]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I1_0" from_pin="clb.O[14:14]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I1_1" from_pin="clb.O[14:14]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I1_2" from_pin="clb.O[14:14]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I1_3" from_pin="clb.O[14:14]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I1_4" from_pin="clb.O[14:14]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I2_0" from_pin="clb.O[14:14]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I2_1" from_pin="clb.O[14:14]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I2_2" from_pin="clb.O[14:14]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I2_3" from_pin="clb.O[14:14]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I2_4" from_pin="clb.O[14:14]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I3_0" from_pin="clb.O[14:14]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I3_1" from_pin="clb.O[14:14]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I3_2" from_pin="clb.O[14:14]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I3_3" from_pin="clb.O[14:14]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I3_4" from_pin="clb.O[14:14]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I4_0" from_pin="clb.O[14:14]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I4_1" from_pin="clb.O[14:14]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I4_2" from_pin="clb.O[14:14]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I4_3" from_pin="clb.O[14:14]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I4_4" from_pin="clb.O[14:14]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I5_0" from_pin="clb.O[14:14]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I5_1" from_pin="clb.O[14:14]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I5_2" from_pin="clb.O[14:14]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I5_3" from_pin="clb.O[14:14]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I5_4" from_pin="clb.O[14:14]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I6_0" from_pin="clb.O[14:14]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I6_1" from_pin="clb.O[14:14]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I6_2" from_pin="clb.O[14:14]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I6_3" from_pin="clb.O[14:14]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I6_4" from_pin="clb.O[14:14]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I7_0" from_pin="clb.O[14:14]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I7_1" from_pin="clb.O[14:14]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I7_2" from_pin="clb.O[14:14]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I7_3" from_pin="clb.O[14:14]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I7_4" from_pin="clb.O[14:14]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I8_0" from_pin="clb.O[14:14]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I8_1" from_pin="clb.O[14:14]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I8_2" from_pin="clb.O[14:14]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I8_3" from_pin="clb.O[14:14]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I8_4" from_pin="clb.O[14:14]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I9_0" from_pin="clb.O[14:14]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I9_1" from_pin="clb.O[14:14]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I9_2" from_pin="clb.O[14:14]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I9_3" from_pin="clb.O[14:14]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I9_4" from_pin="clb.O[14:14]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I10_0" from_pin="clb.O[14:14]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I10_1" from_pin="clb.O[14:14]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I10_2" from_pin="clb.O[14:14]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I10_3" from_pin="clb.O[14:14]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I10_4" from_pin="clb.O[14:14]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I11_0" from_pin="clb.O[14:14]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I11_1" from_pin="clb.O[14:14]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I11_2" from_pin="clb.O[14:14]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I11_3" from_pin="clb.O[14:14]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O14_to_I11_4" from_pin="clb.O[14:14]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I0_0" from_pin="clb.O[15:15]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I0_1" from_pin="clb.O[15:15]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I0_2" from_pin="clb.O[15:15]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I0_3" from_pin="clb.O[15:15]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I0_4" from_pin="clb.O[15:15]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I1_0" from_pin="clb.O[15:15]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I1_1" from_pin="clb.O[15:15]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I1_2" from_pin="clb.O[15:15]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I1_3" from_pin="clb.O[15:15]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I1_4" from_pin="clb.O[15:15]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I2_0" from_pin="clb.O[15:15]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I2_1" from_pin="clb.O[15:15]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I2_2" from_pin="clb.O[15:15]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I2_3" from_pin="clb.O[15:15]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I2_4" from_pin="clb.O[15:15]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I3_0" from_pin="clb.O[15:15]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I3_1" from_pin="clb.O[15:15]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I3_2" from_pin="clb.O[15:15]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I3_3" from_pin="clb.O[15:15]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I3_4" from_pin="clb.O[15:15]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I4_0" from_pin="clb.O[15:15]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I4_1" from_pin="clb.O[15:15]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I4_2" from_pin="clb.O[15:15]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I4_3" from_pin="clb.O[15:15]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I4_4" from_pin="clb.O[15:15]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I5_0" from_pin="clb.O[15:15]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I5_1" from_pin="clb.O[15:15]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I5_2" from_pin="clb.O[15:15]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I5_3" from_pin="clb.O[15:15]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I5_4" from_pin="clb.O[15:15]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I6_0" from_pin="clb.O[15:15]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I6_1" from_pin="clb.O[15:15]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I6_2" from_pin="clb.O[15:15]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I6_3" from_pin="clb.O[15:15]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I6_4" from_pin="clb.O[15:15]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I7_0" from_pin="clb.O[15:15]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I7_1" from_pin="clb.O[15:15]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I7_2" from_pin="clb.O[15:15]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I7_3" from_pin="clb.O[15:15]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I7_4" from_pin="clb.O[15:15]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I8_0" from_pin="clb.O[15:15]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I8_1" from_pin="clb.O[15:15]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I8_2" from_pin="clb.O[15:15]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I8_3" from_pin="clb.O[15:15]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I8_4" from_pin="clb.O[15:15]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I9_0" from_pin="clb.O[15:15]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I9_1" from_pin="clb.O[15:15]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I9_2" from_pin="clb.O[15:15]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I9_3" from_pin="clb.O[15:15]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I9_4" from_pin="clb.O[15:15]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I10_0" from_pin="clb.O[15:15]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I10_1" from_pin="clb.O[15:15]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I10_2" from_pin="clb.O[15:15]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I10_3" from_pin="clb.O[15:15]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I10_4" from_pin="clb.O[15:15]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I11_0" from_pin="clb.O[15:15]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I11_1" from_pin="clb.O[15:15]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I11_2" from_pin="clb.O[15:15]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I11_3" from_pin="clb.O[15:15]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O15_to_I11_4" from_pin="clb.O[15:15]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I0_0" from_pin="clb.O[16:16]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I0_1" from_pin="clb.O[16:16]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I0_2" from_pin="clb.O[16:16]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I0_3" from_pin="clb.O[16:16]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I0_4" from_pin="clb.O[16:16]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I1_0" from_pin="clb.O[16:16]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I1_1" from_pin="clb.O[16:16]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I1_2" from_pin="clb.O[16:16]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I1_3" from_pin="clb.O[16:16]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I1_4" from_pin="clb.O[16:16]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I2_0" from_pin="clb.O[16:16]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I2_1" from_pin="clb.O[16:16]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I2_2" from_pin="clb.O[16:16]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I2_3" from_pin="clb.O[16:16]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I2_4" from_pin="clb.O[16:16]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I3_0" from_pin="clb.O[16:16]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I3_1" from_pin="clb.O[16:16]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I3_2" from_pin="clb.O[16:16]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I3_3" from_pin="clb.O[16:16]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I3_4" from_pin="clb.O[16:16]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I4_0" from_pin="clb.O[16:16]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I4_1" from_pin="clb.O[16:16]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I4_2" from_pin="clb.O[16:16]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I4_3" from_pin="clb.O[16:16]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I4_4" from_pin="clb.O[16:16]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I5_0" from_pin="clb.O[16:16]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I5_1" from_pin="clb.O[16:16]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I5_2" from_pin="clb.O[16:16]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I5_3" from_pin="clb.O[16:16]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I5_4" from_pin="clb.O[16:16]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I6_0" from_pin="clb.O[16:16]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I6_1" from_pin="clb.O[16:16]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I6_2" from_pin="clb.O[16:16]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I6_3" from_pin="clb.O[16:16]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I6_4" from_pin="clb.O[16:16]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I7_0" from_pin="clb.O[16:16]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I7_1" from_pin="clb.O[16:16]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I7_2" from_pin="clb.O[16:16]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I7_3" from_pin="clb.O[16:16]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I7_4" from_pin="clb.O[16:16]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I8_0" from_pin="clb.O[16:16]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I8_1" from_pin="clb.O[16:16]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I8_2" from_pin="clb.O[16:16]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I8_3" from_pin="clb.O[16:16]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I8_4" from_pin="clb.O[16:16]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I9_0" from_pin="clb.O[16:16]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I9_1" from_pin="clb.O[16:16]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I9_2" from_pin="clb.O[16:16]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I9_3" from_pin="clb.O[16:16]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I9_4" from_pin="clb.O[16:16]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I10_0" from_pin="clb.O[16:16]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I10_1" from_pin="clb.O[16:16]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I10_2" from_pin="clb.O[16:16]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I10_3" from_pin="clb.O[16:16]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I10_4" from_pin="clb.O[16:16]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I11_0" from_pin="clb.O[16:16]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I11_1" from_pin="clb.O[16:16]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I11_2" from_pin="clb.O[16:16]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I11_3" from_pin="clb.O[16:16]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O16_to_I11_4" from_pin="clb.O[16:16]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I0_0" from_pin="clb.O[17:17]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I0_1" from_pin="clb.O[17:17]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I0_2" from_pin="clb.O[17:17]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I0_3" from_pin="clb.O[17:17]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I0_4" from_pin="clb.O[17:17]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I1_0" from_pin="clb.O[17:17]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I1_1" from_pin="clb.O[17:17]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I1_2" from_pin="clb.O[17:17]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I1_3" from_pin="clb.O[17:17]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I1_4" from_pin="clb.O[17:17]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I2_0" from_pin="clb.O[17:17]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I2_1" from_pin="clb.O[17:17]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I2_2" from_pin="clb.O[17:17]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I2_3" from_pin="clb.O[17:17]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I2_4" from_pin="clb.O[17:17]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I3_0" from_pin="clb.O[17:17]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I3_1" from_pin="clb.O[17:17]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I3_2" from_pin="clb.O[17:17]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I3_3" from_pin="clb.O[17:17]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I3_4" from_pin="clb.O[17:17]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I4_0" from_pin="clb.O[17:17]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I4_1" from_pin="clb.O[17:17]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I4_2" from_pin="clb.O[17:17]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I4_3" from_pin="clb.O[17:17]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I4_4" from_pin="clb.O[17:17]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I5_0" from_pin="clb.O[17:17]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I5_1" from_pin="clb.O[17:17]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I5_2" from_pin="clb.O[17:17]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I5_3" from_pin="clb.O[17:17]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I5_4" from_pin="clb.O[17:17]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I6_0" from_pin="clb.O[17:17]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I6_1" from_pin="clb.O[17:17]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I6_2" from_pin="clb.O[17:17]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I6_3" from_pin="clb.O[17:17]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I6_4" from_pin="clb.O[17:17]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I7_0" from_pin="clb.O[17:17]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I7_1" from_pin="clb.O[17:17]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I7_2" from_pin="clb.O[17:17]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I7_3" from_pin="clb.O[17:17]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I7_4" from_pin="clb.O[17:17]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I8_0" from_pin="clb.O[17:17]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I8_1" from_pin="clb.O[17:17]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I8_2" from_pin="clb.O[17:17]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I8_3" from_pin="clb.O[17:17]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I8_4" from_pin="clb.O[17:17]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I9_0" from_pin="clb.O[17:17]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I9_1" from_pin="clb.O[17:17]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I9_2" from_pin="clb.O[17:17]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I9_3" from_pin="clb.O[17:17]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I9_4" from_pin="clb.O[17:17]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I10_0" from_pin="clb.O[17:17]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I10_1" from_pin="clb.O[17:17]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I10_2" from_pin="clb.O[17:17]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I10_3" from_pin="clb.O[17:17]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I10_4" from_pin="clb.O[17:17]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I11_0" from_pin="clb.O[17:17]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I11_1" from_pin="clb.O[17:17]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I11_2" from_pin="clb.O[17:17]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I11_3" from_pin="clb.O[17:17]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O17_to_I11_4" from_pin="clb.O[17:17]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I0_0" from_pin="clb.O[18:18]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I0_1" from_pin="clb.O[18:18]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I0_2" from_pin="clb.O[18:18]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I0_3" from_pin="clb.O[18:18]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I0_4" from_pin="clb.O[18:18]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I1_0" from_pin="clb.O[18:18]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I1_1" from_pin="clb.O[18:18]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I1_2" from_pin="clb.O[18:18]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I1_3" from_pin="clb.O[18:18]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I1_4" from_pin="clb.O[18:18]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I2_0" from_pin="clb.O[18:18]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I2_1" from_pin="clb.O[18:18]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I2_2" from_pin="clb.O[18:18]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I2_3" from_pin="clb.O[18:18]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I2_4" from_pin="clb.O[18:18]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I3_0" from_pin="clb.O[18:18]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I3_1" from_pin="clb.O[18:18]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I3_2" from_pin="clb.O[18:18]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I3_3" from_pin="clb.O[18:18]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I3_4" from_pin="clb.O[18:18]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I4_0" from_pin="clb.O[18:18]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I4_1" from_pin="clb.O[18:18]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I4_2" from_pin="clb.O[18:18]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I4_3" from_pin="clb.O[18:18]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I4_4" from_pin="clb.O[18:18]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I5_0" from_pin="clb.O[18:18]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I5_1" from_pin="clb.O[18:18]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I5_2" from_pin="clb.O[18:18]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I5_3" from_pin="clb.O[18:18]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I5_4" from_pin="clb.O[18:18]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I6_0" from_pin="clb.O[18:18]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I6_1" from_pin="clb.O[18:18]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I6_2" from_pin="clb.O[18:18]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I6_3" from_pin="clb.O[18:18]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I6_4" from_pin="clb.O[18:18]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I7_0" from_pin="clb.O[18:18]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I7_1" from_pin="clb.O[18:18]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I7_2" from_pin="clb.O[18:18]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I7_3" from_pin="clb.O[18:18]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I7_4" from_pin="clb.O[18:18]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I8_0" from_pin="clb.O[18:18]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I8_1" from_pin="clb.O[18:18]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I8_2" from_pin="clb.O[18:18]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I8_3" from_pin="clb.O[18:18]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I8_4" from_pin="clb.O[18:18]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I9_0" from_pin="clb.O[18:18]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I9_1" from_pin="clb.O[18:18]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I9_2" from_pin="clb.O[18:18]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I9_3" from_pin="clb.O[18:18]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I9_4" from_pin="clb.O[18:18]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I10_0" from_pin="clb.O[18:18]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I10_1" from_pin="clb.O[18:18]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I10_2" from_pin="clb.O[18:18]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I10_3" from_pin="clb.O[18:18]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I10_4" from_pin="clb.O[18:18]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I11_0" from_pin="clb.O[18:18]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I11_1" from_pin="clb.O[18:18]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I11_2" from_pin="clb.O[18:18]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I11_3" from_pin="clb.O[18:18]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O18_to_I11_4" from_pin="clb.O[18:18]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I0_0" from_pin="clb.O[19:19]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I0_1" from_pin="clb.O[19:19]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I0_2" from_pin="clb.O[19:19]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I0_3" from_pin="clb.O[19:19]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I0_4" from_pin="clb.O[19:19]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I1_0" from_pin="clb.O[19:19]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I1_1" from_pin="clb.O[19:19]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I1_2" from_pin="clb.O[19:19]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I1_3" from_pin="clb.O[19:19]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I1_4" from_pin="clb.O[19:19]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I2_0" from_pin="clb.O[19:19]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I2_1" from_pin="clb.O[19:19]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I2_2" from_pin="clb.O[19:19]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I2_3" from_pin="clb.O[19:19]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I2_4" from_pin="clb.O[19:19]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I3_0" from_pin="clb.O[19:19]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I3_1" from_pin="clb.O[19:19]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I3_2" from_pin="clb.O[19:19]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I3_3" from_pin="clb.O[19:19]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I3_4" from_pin="clb.O[19:19]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I4_0" from_pin="clb.O[19:19]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I4_1" from_pin="clb.O[19:19]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I4_2" from_pin="clb.O[19:19]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I4_3" from_pin="clb.O[19:19]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I4_4" from_pin="clb.O[19:19]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I5_0" from_pin="clb.O[19:19]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I5_1" from_pin="clb.O[19:19]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I5_2" from_pin="clb.O[19:19]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I5_3" from_pin="clb.O[19:19]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I5_4" from_pin="clb.O[19:19]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I6_0" from_pin="clb.O[19:19]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I6_1" from_pin="clb.O[19:19]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I6_2" from_pin="clb.O[19:19]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I6_3" from_pin="clb.O[19:19]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I6_4" from_pin="clb.O[19:19]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I7_0" from_pin="clb.O[19:19]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I7_1" from_pin="clb.O[19:19]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I7_2" from_pin="clb.O[19:19]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I7_3" from_pin="clb.O[19:19]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I7_4" from_pin="clb.O[19:19]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I8_0" from_pin="clb.O[19:19]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I8_1" from_pin="clb.O[19:19]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I8_2" from_pin="clb.O[19:19]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I8_3" from_pin="clb.O[19:19]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I8_4" from_pin="clb.O[19:19]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I9_0" from_pin="clb.O[19:19]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I9_1" from_pin="clb.O[19:19]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I9_2" from_pin="clb.O[19:19]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I9_3" from_pin="clb.O[19:19]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I9_4" from_pin="clb.O[19:19]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I10_0" from_pin="clb.O[19:19]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I10_1" from_pin="clb.O[19:19]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I10_2" from_pin="clb.O[19:19]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I10_3" from_pin="clb.O[19:19]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I10_4" from_pin="clb.O[19:19]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I11_0" from_pin="clb.O[19:19]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I11_1" from_pin="clb.O[19:19]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I11_2" from_pin="clb.O[19:19]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I11_3" from_pin="clb.O[19:19]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O19_to_I11_4" from_pin="clb.O[19:19]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I0_1" from_pin="clb.O[20:20]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I0_2" from_pin="clb.O[20:20]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I0_3" from_pin="clb.O[20:20]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I0_4" from_pin="clb.O[20:20]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I1_1" from_pin="clb.O[20:20]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I1_2" from_pin="clb.O[20:20]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I1_3" from_pin="clb.O[20:20]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I1_4" from_pin="clb.O[20:20]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I2_1" from_pin="clb.O[20:20]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I2_2" from_pin="clb.O[20:20]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I2_3" from_pin="clb.O[20:20]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I2_4" from_pin="clb.O[20:20]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I3_1" from_pin="clb.O[20:20]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I3_2" from_pin="clb.O[20:20]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I3_3" from_pin="clb.O[20:20]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I3_4" from_pin="clb.O[20:20]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I4_1" from_pin="clb.O[20:20]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I4_2" from_pin="clb.O[20:20]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I4_3" from_pin="clb.O[20:20]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I4_4" from_pin="clb.O[20:20]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I5_1" from_pin="clb.O[20:20]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I5_2" from_pin="clb.O[20:20]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I5_3" from_pin="clb.O[20:20]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I5_4" from_pin="clb.O[20:20]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I6_1" from_pin="clb.O[20:20]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I6_2" from_pin="clb.O[20:20]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I6_3" from_pin="clb.O[20:20]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I6_4" from_pin="clb.O[20:20]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I7_1" from_pin="clb.O[20:20]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I7_2" from_pin="clb.O[20:20]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I7_3" from_pin="clb.O[20:20]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I7_4" from_pin="clb.O[20:20]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I8_1" from_pin="clb.O[20:20]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I8_2" from_pin="clb.O[20:20]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I8_3" from_pin="clb.O[20:20]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I8_4" from_pin="clb.O[20:20]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I9_1" from_pin="clb.O[20:20]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I9_2" from_pin="clb.O[20:20]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I9_3" from_pin="clb.O[20:20]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I9_4" from_pin="clb.O[20:20]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I10_1" from_pin="clb.O[20:20]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I10_2" from_pin="clb.O[20:20]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I10_3" from_pin="clb.O[20:20]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I10_4" from_pin="clb.O[20:20]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I11_1" from_pin="clb.O[20:20]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I11_2" from_pin="clb.O[20:20]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I11_3" from_pin="clb.O[20:20]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O20_to_I11_4" from_pin="clb.O[20:20]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I0_2" from_pin="clb.O[21:21]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I0_3" from_pin="clb.O[21:21]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I0_4" from_pin="clb.O[21:21]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I1_2" from_pin="clb.O[21:21]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I1_3" from_pin="clb.O[21:21]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I1_4" from_pin="clb.O[21:21]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I2_2" from_pin="clb.O[21:21]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I2_3" from_pin="clb.O[21:21]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I2_4" from_pin="clb.O[21:21]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I3_2" from_pin="clb.O[21:21]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I3_3" from_pin="clb.O[21:21]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I3_4" from_pin="clb.O[21:21]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I4_2" from_pin="clb.O[21:21]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I4_3" from_pin="clb.O[21:21]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I4_4" from_pin="clb.O[21:21]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I5_2" from_pin="clb.O[21:21]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I5_3" from_pin="clb.O[21:21]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I5_4" from_pin="clb.O[21:21]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I6_2" from_pin="clb.O[21:21]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I6_3" from_pin="clb.O[21:21]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I6_4" from_pin="clb.O[21:21]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I7_2" from_pin="clb.O[21:21]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I7_3" from_pin="clb.O[21:21]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I7_4" from_pin="clb.O[21:21]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I8_2" from_pin="clb.O[21:21]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I8_3" from_pin="clb.O[21:21]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I8_4" from_pin="clb.O[21:21]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I9_2" from_pin="clb.O[21:21]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I9_3" from_pin="clb.O[21:21]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I9_4" from_pin="clb.O[21:21]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I10_2" from_pin="clb.O[21:21]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I10_3" from_pin="clb.O[21:21]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I10_4" from_pin="clb.O[21:21]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I11_2" from_pin="clb.O[21:21]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I11_3" from_pin="clb.O[21:21]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O21_to_I11_4" from_pin="clb.O[21:21]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I0_3" from_pin="clb.O[22:22]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I0_4" from_pin="clb.O[22:22]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I1_3" from_pin="clb.O[22:22]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I1_4" from_pin="clb.O[22:22]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I2_3" from_pin="clb.O[22:22]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I2_4" from_pin="clb.O[22:22]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I3_3" from_pin="clb.O[22:22]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I3_4" from_pin="clb.O[22:22]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I4_3" from_pin="clb.O[22:22]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I4_4" from_pin="clb.O[22:22]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I5_3" from_pin="clb.O[22:22]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I5_4" from_pin="clb.O[22:22]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I6_3" from_pin="clb.O[22:22]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I6_4" from_pin="clb.O[22:22]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I7_3" from_pin="clb.O[22:22]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I7_4" from_pin="clb.O[22:22]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I8_3" from_pin="clb.O[22:22]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I8_4" from_pin="clb.O[22:22]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I9_3" from_pin="clb.O[22:22]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I9_4" from_pin="clb.O[22:22]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I10_3" from_pin="clb.O[22:22]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I10_4" from_pin="clb.O[22:22]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I11_3" from_pin="clb.O[22:22]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O22_to_I11_4" from_pin="clb.O[22:22]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I0_4" from_pin="clb.O[23:23]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I1_4" from_pin="clb.O[23:23]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I2_4" from_pin="clb.O[23:23]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I3_4" from_pin="clb.O[23:23]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I4_4" from_pin="clb.O[23:23]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I5_4" from_pin="clb.O[23:23]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I6_4" from_pin="clb.O[23:23]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I7_4" from_pin="clb.O[23:23]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I8_4" from_pin="clb.O[23:23]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I9_4" from_pin="clb.O[23:23]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I10_4" from_pin="clb.O[23:23]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="clb_O23_to_I11_4" from_pin="clb.O[23:23]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
    <direct name="adder_carry" from_pin="clb.cout" to_pin="clb.cin" x_offset="0" y_offset="-1" z_offset="0"/>
  </directlist>
  <complexblocklist>
    <!-- Define I/O pads begin -->
    <pb_type name="io_po">
      <clock name="clk" num_pins="8"/>
      <input name="f2a_i" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <!-- Entry for clock/reset signals that is generated by internal resources -->
      <input name="lclk" num_pins="1"/>
      <input name="lreset" num_pins="1"/>
      <!-- Scan-chain ports -->
      <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
      <output name="sc_out" num_pins="1"/>
      <mode name="physical" disable_packing="true">
        <pb_type name="iopad" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <input name="f2a_i" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <input name="sc_in" num_pins="1"/>
          <output name="sc_out" num_pins="1"/>
          <pb_type name="ff" blif_model=".subckt io_scffo" num_pb="1">
            <input name="DI" num_pins="1"/>
            <input name="D" num_pins="1" port_class="D"/>
            <input name="R" num_pins="1"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <output name="SQ" num_pins="1"/>
            <clock name="C" num_pins="1" port_class="clock"/>
            <T_setup value="0.414e-9" port="ff[0:0].D" clock="C"/>
            <T_setup value="0.187e-9" port="ff.R" clock="C"/>
            <T_clock_to_Q max="0.075e-9" port="ff.Q" clock="C"/>
          </pb_type>
          <pb_type name="pad" blif_model=".subckt io_po" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="ff[0:0]-clk" input="iopad.clk" output="ff[0:0].C"/>
            <direct name="ff[0:0]-SCI" input="iopad.sc_in" output="ff[0:0].DI"/>
            <direct name="ff[0:0]-D" input="iopad.f2a_i" output="ff[0:0].D"/>
            <direct name="ff[0:0]-SQ" input="ff[0:0].SQ" output="iopad.sc_out"/>
            <complete name="complete1" input="iopad.reset" output="ff[0:0].R"/>
            <mux name="mux1" input="iopad.f2a_i ff[0:0].Q" output="pad.outpad">
              <delay_constant max="0.436e-9" min="0.245e-9" in_port="iopad.f2a_i" out_port="pad.outpad"/>
              <delay_constant max="0.120e-9" min="0.085e-9" in_port="ff[0:0].Q" out_port="pad.outpad"/>
            </mux>
          </interconnect>
        </pb_type>
        <interconnect>
          <complete name="clks" input="io_po.clk io_po.lclk" output="iopad.clk">
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[0:0]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[1:1]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[2:2]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[3:3]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.lclk" out_port="iopad.clk"/>
          </complete>
          <direct name="direct3" input="io_po.f2a_i" output="iopad.f2a_i"/>
          <direct name="direct-sci" input="io_po.sc_in" output="iopad.sc_in"/>
          <direct name="direct-sco" input="iopad.sc_out" output="io_po.sc_out"/>
          <complete name="direct8" input="io_po.reset io_po.lreset" output="iopad.reset">
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.reset" out_port="iopad.reset"/>
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.lreset" out_port="iopad.reset"/>
          </complete>
        </interconnect>
      </mode>
      <mode name="io_output">
        <pb_type name="io_output" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <input name="f2a_i" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <pb_type name="ff" num_pb="1">
            <input name="D" num_pins="1"/>
            <input name="R" num_pins="1"/>
            <output name="Q" num_pins="1"/>
            <clock name="C" num_pins="1"/>
            <mode name="latch">
              <pb_type name="latch" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="8.75e-11" port="latch.D" clock="clk"/>
                <T_hold value="7.55e-11" port="latch.D" clock="clk"/>
                <T_clock_to_Q max="6.2e-11" port="latch.Q" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct input="latch.Q" name="latch-q" output="ff.Q">
                  <pack_pattern name="pack-olatch" in_port="latch.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="latch-d" output="latch.D">
                </direct>
                <direct input="ff.C" name="latch-Clk" output="latch.clk"/>
              </interconnect>
            </mode>
            <mode name="dff">
              <pb_type name="dff" blif_model=".subckt dff" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="8.75e-11" port="dff.D" clock="C"/>
                <T_hold value="7.55e-11" port="dff.D" clock="C"/>
                <T_clock_to_Q max="6.2e-11" port="dff.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="dff.Q" name="dff-q" output="ff.Q">
                  <pack_pattern name="pack-oreg" in_port="dff.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="dff-d" output="dff.D">
                </direct>
                <direct input="ff.C" name="dff-clk" output="dff.C"/>
              </interconnect>
            </mode>
            <mode name="dffr">
              <pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffr.D">
                  <pack_pattern name="pack-oregr" in_port="ff.D" out_port="dffr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffr.C"/>
                <direct name="direct3" input="ff.R" output="dffr.R"/>
                <direct name="direct4" input="dffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffrn">
              <pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffrn.D">
                  <pack_pattern name="pack-oregrn" in_port="ff.D" out_port="dffrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffrn.C"/>
                <direct name="direct3" input="ff.R" output="dffrn.RN"/>
                <direct name="direct4" input="dffrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffs">
              <pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffs.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffs.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffs.D">
                  <pack_pattern name="pack-oregs" in_port="ff.D" out_port="dffs.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffs.C"/>
                <direct name="direct3" input="ff.R" output="dffs.S"/>
                <direct name="direct4" input="dffs.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffsn">
              <pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffsn.D">
                  <pack_pattern name="pack-oregsn" in_port="ff.D" out_port="dffsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffsn.C"/>
                <direct name="direct3" input="ff.R" output="dffsn.SN"/>
                <direct name="direct4" input="dffsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffr">
              <pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffr.D">
                  <pack_pattern name="pack-oregsr" in_port="ff.D" out_port="sdffr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffr.C"/>
                <direct name="direct3" input="ff.R" output="sdffr.R"/>
                <direct name="direct4" input="sdffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffrn">
              <pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffrn.D">
                  <pack_pattern name="pack-oregsrn" in_port="ff.D" out_port="sdffrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffrn.C"/>
                <direct name="direct3" input="ff.R" output="sdffrn.RN"/>
                <direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffs">
              <pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffs.D">
                  <pack_pattern name="pack-oregss" in_port="ff.D" out_port="sdffs.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffs.C"/>
                <direct name="direct3" input="ff.R" output="sdffs.S"/>
                <direct name="direct4" input="sdffs.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffsn">
              <pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffsn.D">
                  <pack_pattern name="pack-oregssn" in_port="ff.D" out_port="sdffsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffsn.C"/>
                <direct name="direct3" input="ff.R" output="sdffsn.SN"/>
                <direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffn">
              <pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="8.75e-11" port="dffn.D" clock="C"/>
                <T_hold value="7.55e-11" port="dffn.D" clock="C"/>
                <T_clock_to_Q max="6.2e-11" port="dffn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="dffn.Q" name="dffn-q" output="ff.Q">
                  <pack_pattern name="pack-oregn" in_port="dffn.Q" out_port="ff.Q"/>
                </direct>
                <direct input="ff.D" name="dffn-d" output="dffn.D">
                </direct>
                <direct input="ff.C" name="dffn-clk" output="dffn.C"/>
              </interconnect>
            </mode>
            <mode name="dffnr">
              <pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnr.D">
                  <pack_pattern name="pack-oregnr" in_port="ff.D" out_port="dffnr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnr.C"/>
                <direct name="direct3" input="ff.R" output="dffnr.R"/>
                <direct name="direct4" input="dffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnrn">
              <pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnrn.D">
                  <pack_pattern name="pack-oregnrn" in_port="ff.D" out_port="dffnrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnrn.C"/>
                <direct name="direct3" input="ff.R" output="dffnrn.RN"/>
                <direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffns">
              <pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffns.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffns.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffns.D">
                  <pack_pattern name="pack-oregns" in_port="ff.D" out_port="dffns.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffns.C"/>
                <direct name="direct3" input="ff.R" output="dffns.S"/>
                <direct name="direct4" input="dffns.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnsn">
              <pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnsn.D">
                  <pack_pattern name="pack-oregnsn" in_port="ff.D" out_port="dffnsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnsn.C"/>
                <direct name="direct3" input="ff.R" output="dffnsn.SN"/>
                <direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnr">
              <pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnr.D">
                  <pack_pattern name="pack-oregsnr" in_port="ff.D" out_port="sdffnr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnr.C"/>
                <direct name="direct3" input="ff.R" output="sdffnr.R"/>
                <direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnrn">
              <pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnrn.D">
                  <pack_pattern name="pack-oregsnrn" in_port="ff.D" out_port="sdffnrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnrn.C"/>
                <direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
                <direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffns">
              <pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffns.D">
                  <pack_pattern name="pack-oregsns" in_port="ff.D" out_port="sdffns.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffns.C"/>
                <direct name="direct3" input="ff.R" output="sdffns.S"/>
                <direct name="direct4" input="sdffns.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnsn">
              <pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnsn.D">
                  <pack_pattern name="pack-oregsnsn" in_port="ff.D" out_port="sdffnsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnsn.C"/>
                <direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
                <direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnr+dffr">
              <pb_type name="dffnr_dffr" blif_model=".subckt dffnr_dffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnr_dffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnr_dffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnr_dffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct-d" input="ff.D" output="dffnr_dffr.D">
                  <pack_pattern name="pack-oregnr+r" in_port="ff.D" out_port="dffnr_dffr.D"/>
                </direct>
                <complete name="direct-c" input="ff.C" output="dffnr_dffr.C"/>
                <complete name="direct-r" input="ff.R" output="dffnr_dffr.R"/>
                <direct name="direct-q" input="dffnr_dffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffr+dffnr">
              <pb_type name="dffr_dffnr" blif_model=".subckt dffr_dffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffr_dffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffr_dffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffr_dffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct-d" input="ff.D" output="dffr_dffnr.D">
                  <pack_pattern name="pack-oregr+nr" in_port="ff.D" out_port="dffr_dffnr.D"/>
                </direct>
                <complete name="direct-c" input="ff.C" output="dffr_dffnr.C"/>
                <complete name="direct-r" input="ff.R" output="dffr_dffnr.R"/>
                <direct name="direct-q" input="dffr_dffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="ff-clk" input="io_output.clk" output="ff.C"/>
            <direct name="ff-reset" input="io_output.reset" output="ff.R"/>
            <direct name="ff-D" input="io_output.f2a_i" output="ff.D">
              <delay_constant max="1.23448e-10" min="1.23448e-10" in_port="io_output.f2a_i" out_port="ff.D"/>
            </direct>
            <mux name="mux1" input="io_output.f2a_i ff.Q" output="outpad.outpad">
              <pack_pattern name="pack-olatch" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oreg" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregr" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregrn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregs" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsr" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsrn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregss" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregssn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregnr" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregnrn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregns" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregnsn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsnr" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsnrn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsns" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregsnsn" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregnr+r" in_port="ff.Q" out_port="outpad.outpad"/>
              <pack_pattern name="pack-oregr+nr" in_port="ff.Q" out_port="outpad.outpad"/>
              <delay_constant max="1.3576e-10" min="1.3576e-10" in_port="io_output.f2a_i" out_port="outpad.outpad"/>
              <delay_constant max="1.95878e-10" min="1.95878e-10" in_port="ff.Q" out_port="outpad.outpad"/>
            </mux>
          </interconnect>
        </pb_type>
        <interconnect>
          <complete name="io_output-reset" input="io_po.reset io_po.lreset" output="io_output.reset">
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.reset" out_port="io_output.reset"/>
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.lreset" out_port="io_output.reset"/>
          </complete>
          <complete name="io_output-clk" input="io_po.clk io_po.lclk" output="io_output.clk">
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[0:0]" out_port="io_output.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[1:1]" out_port="io_output.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[2:2]" out_port="io_output.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[3:3]" out_port="io_output.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.lclk" out_port="io_output.clk"/>
          </complete>
          <direct name="io_output-f2a_i" input="io_po.f2a_i" output="io_output.f2a_i"/>
        </interconnect>
      </mode>
    </pb_type>
    <pb_type name="io_pi">
      <clock name="clk" num_pins="8"/>
      <output name="a2f_o" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <!-- Entry for clock/reset signals that is generated by internal resources -->
      <input name="lclk" num_pins="1"/>
      <input name="lreset" num_pins="1"/>
      <!-- Scan-chain ports -->
      <input name="sc_in" num_pins="1" is_non_clock_global="true"/>
      <output name="sc_out" num_pins="1"/>
      <mode name="physical" disable_packing="true">
        <pb_type name="iopad" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <output name="a2f_o" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <input name="sc_in" num_pins="1"/>
          <output name="sc_out" num_pins="1"/>
          <pb_type name="ff" blif_model=".subckt io_scffi" num_pb="1">
            <input name="DI" num_pins="1"/>
            <input name="D" num_pins="1" port_class="D"/>
            <input name="R" num_pins="1"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <output name="SQ" num_pins="1"/>
            <clock name="C" num_pins="1" port_class="clock"/>
            <T_setup value="0.239e-9" port="ff[0:0].D" clock="C"/>
            <T_setup value="0.187e-9" port="ff.R" clock="C"/>
            <T_clock_to_Q max="0.075e-9" port="ff.Q" clock="C"/>
          </pb_type>
          <pb_type name="pad" blif_model=".subckt io_pi" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="ff[0:0]-clk" input="iopad.clk" output="ff[0:0].C"/>
            <direct name="ff[0:0]-D" input="pad.inpad" output="ff[0:0].D"/>
            <direct name="ff[0:0]-SCI" input="iopad.sc_in" output="ff[0:0].DI"/>
            <direct name="ff[0:0]-SCO" input="ff[0:0].SQ" output="iopad.sc_out"/>
            <complete name="complete1" input="iopad.reset" output="ff[0:0].R"/>
            <mux name="mux2" input="pad.inpad ff[0:0].Q" output="iopad.a2f_o">
              <delay_constant max="0.429e-9" min="0.166e-9" in_port="pad.inpad" out_port="iopad.a2f_o"/>
              <delay_constant max="0.306e-9" min="0.096e-9" in_port="ff[0:0].Q" out_port="iopad.a2f_o"/>
            </mux>
          </interconnect>
        </pb_type>
        <interconnect>
          <complete name="clks" input="io_pi.clk io_pi.lclk" output="iopad.clk">
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[0:0]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[1:1]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[2:2]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[3:3]" out_port="iopad.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.lclk" out_port="iopad.clk"/>
          </complete>
          <direct name="direct4" input="iopad.a2f_o" output="io_pi.a2f_o"/>
          <direct name="direct-sci" input="io_pi.sc_in" output="iopad.sc_in"/>
          <direct name="direct-sco" input="iopad.sc_out" output="io_pi.sc_out"/>
          <complete name="direct8" input="io_pi.reset io_pi.lreset" output="iopad.reset">
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.reset" out_port="iopad.reset"/>
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.lreset" out_port="iopad.reset"/>
          </complete>
        </interconnect>
      </mode>
      <mode name="io_input">
        <pb_type name="io_input" num_pb="1">
          <clock name="clk" num_pins="1"/>
          <output name="a2f_o" num_pins="1"/>
          <input name="reset" num_pins="1"/>
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <pb_type name="ff" num_pb="1">
            <input name="D" num_pins="1" port_class="D"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <clock name="C" num_pins="1" port_class="clock"/>
            <input name="R" num_pins="1"/>
            <mode name="latch">
              <pb_type name="latch" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="8.75e-11" port="latch.D" clock="clk"/>
                <T_hold value="7.55e-11" port="latch.D" clock="clk"/>
                <T_clock_to_Q max="6.2e-11" port="latch.Q" clock="clk"/>
              </pb_type>
              <interconnect>
                <direct input="latch.Q" name="latch-q" output="ff.Q"/>
                <direct input="ff.D" name="latch-d" output="latch.D">
                  <pack_pattern name="pack-ilatch" in_port="ff.D" out_port="latch.D"/>
                </direct>
                <direct input="ff.C" name="latch-clk" output="latch.clk"/>
              </interconnect>
            </mode>
            <mode name="dff">
              <pb_type name="dff" blif_model=".subckt dff" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="8.75e-11" port="dff.D" clock="C"/>
                <T_hold value="7.55e-11" port="dff.D" clock="C"/>
                <T_clock_to_Q max="6.2e-11" port="dff.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="dff.Q" name="dff-q" output="ff.Q"/>
                <direct input="ff.D" name="dff-d" output="dff.D">
                  <pack_pattern name="pack-ireg" in_port="ff.D" out_port="dff.D"/>
                </direct>
                <direct input="ff.C" name="dff-clk" output="dff.C"/>
              </interconnect>
            </mode>
            <mode name="dffr">
              <pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffr.D">
                  <pack_pattern name="pack-iregr" in_port="ff.D" out_port="dffr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffr.C"/>
                <direct name="direct3" input="ff.R" output="dffr.R"/>
                <direct name="direct4" input="dffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffrn">
              <pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffrn.D">
                  <pack_pattern name="pack-iregrn" in_port="ff.D" out_port="dffrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffrn.C"/>
                <direct name="direct3" input="ff.R" output="dffrn.RN"/>
                <direct name="direct4" input="dffrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffs">
              <pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffs.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffs.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffs.D">
                  <pack_pattern name="pack-iregs" in_port="ff.D" out_port="dffs.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffs.C"/>
                <direct name="direct3" input="ff.R" output="dffs.S"/>
                <direct name="direct4" input="dffs.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffsn">
              <pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffsn.D">
                  <pack_pattern name="pack-iregsn" in_port="ff.D" out_port="dffsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffsn.C"/>
                <direct name="direct3" input="ff.R" output="dffsn.SN"/>
                <direct name="direct4" input="dffsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffr">
              <pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffr.D">
                  <pack_pattern name="pack-iregsr" in_port="ff.D" out_port="sdffr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffr.C"/>
                <direct name="direct3" input="ff.R" output="sdffr.R"/>
                <direct name="direct4" input="sdffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffrn">
              <pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffrn.D">
                  <pack_pattern name="pack-iregsrn" in_port="ff.D" out_port="sdffrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffrn.C"/>
                <direct name="direct3" input="ff.R" output="sdffrn.RN"/>
                <direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffs">
              <pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffs.D">
                  <pack_pattern name="pack-iregss" in_port="ff.D" out_port="sdffs.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffs.C"/>
                <direct name="direct3" input="ff.R" output="sdffs.S"/>
                <direct name="direct4" input="sdffs.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffsn">
              <pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffsn.D">
                  <pack_pattern name="pack-iregssn" in_port="ff.D" out_port="sdffsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffsn.C"/>
                <direct name="direct3" input="ff.R" output="sdffsn.SN"/>
                <direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffn">
              <pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
                <input name="D" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <clock name="C" num_pins="1"/>
                <T_setup value="8.75e-11" port="dffn.D" clock="C"/>
                <T_hold value="7.55e-11" port="dffn.D" clock="C"/>
                <T_clock_to_Q max="6.2e-11" port="dffn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct input="dffn.Q" name="dffn-Q" output="ff.Q"/>
                <direct input="ff.D" name="dffn-D" output="dffn.D">
                  <pack_pattern name="pack-iregn" in_port="ff.D" out_port="dffn.D"/>
                </direct>
                <direct input="ff.C" name="dffn-clk" output="dffn.C"/>
              </interconnect>
            </mode>
            <mode name="dffnr">
              <pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnr.D">
                  <pack_pattern name="pack-iregnr" in_port="ff.D" out_port="dffnr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnr.C"/>
                <direct name="direct3" input="ff.R" output="dffnr.R"/>
                <direct name="direct4" input="dffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnrn">
              <pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnrn.D">
                  <pack_pattern name="pack-iregnrn" in_port="ff.D" out_port="dffnrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnrn.C"/>
                <direct name="direct3" input="ff.R" output="dffnrn.RN"/>
                <direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffns">
              <pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffns.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffns.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffns.D">
                  <pack_pattern name="pack-iregns" in_port="ff.D" out_port="dffns.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffns.C"/>
                <direct name="direct3" input="ff.R" output="dffns.S"/>
                <direct name="direct4" input="dffns.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnsn">
              <pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="dffnsn.D">
                  <pack_pattern name="pack-iregnsn" in_port="ff.D" out_port="dffnsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="dffnsn.C"/>
                <direct name="direct3" input="ff.R" output="dffnsn.SN"/>
                <direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnr">
              <pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnr.D">
                  <pack_pattern name="pack-iregsnr" in_port="ff.D" out_port="sdffnr.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnr.C"/>
                <direct name="direct3" input="ff.R" output="sdffnr.R"/>
                <direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnrn">
              <pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="RN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnrn.D">
                  <pack_pattern name="pack-iregsnrn" in_port="ff.D" out_port="sdffnrn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnrn.C"/>
                <direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
                <direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffns">
              <pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="S" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffns.D">
                  <pack_pattern name="pack-iregsns" in_port="ff.D" out_port="sdffns.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffns.C"/>
                <direct name="direct3" input="ff.R" output="sdffns.S"/>
                <direct name="direct4" input="sdffns.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="sdffnsn">
              <pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="SN" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
                <T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ff.D" output="sdffnsn.D">
                  <pack_pattern name="pack-iregsnsn" in_port="ff.D" out_port="sdffnsn.D"/>
                </direct>
                <direct name="direct2" input="ff.C" output="sdffnsn.C"/>
                <direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
                <direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffnr+dffr">
              <pb_type name="dffnr_dffr" blif_model=".subckt dffnr_dffr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffnr_dffr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffnr_dffr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffnr_dffr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct-d" input="ff.D" output="dffnr_dffr.D">
                  <pack_pattern name="pack-iregnr+r" in_port="ff.D" out_port="dffnr_dffr.D"/>
                </direct>
                <complete name="direct-c" input="ff.C" output="dffnr_dffr.C"/>
                <complete name="direct-r" input="ff.R" output="dffnr_dffr.R"/>
                <direct name="direct-q" input="dffnr_dffr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
            <mode name="dffr+dffnr">
              <pb_type name="dffr_dffnr" blif_model=".subckt dffr_dffnr" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <T_setup value="7.85e-11" port="dffr_dffnr.D" clock="C"/>
                <T_setup value="7.85e-11" port="dffr_dffnr.R" clock="C"/>
                <T_clock_to_Q max="4.47e-11" port="dffr_dffnr.Q" clock="C"/>
              </pb_type>
              <interconnect>
                <direct name="direct-d" input="ff.D" output="dffr_dffnr.D">
                  <pack_pattern name="pack-iregr+nr" in_port="ff.D" out_port="dffr_dffnr.D"/>
                </direct>
                <complete name="direct-c" input="ff.C" output="dffr_dffnr.C"/>
                <complete name="direct-r" input="ff.R" output="dffr_dffnr.R"/>
                <direct name="direct-q" input="dffr_dffnr.Q" output="ff.Q"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <direct name="ff-clk" input="io_input.clk" output="ff.C"/>
            <direct name="ff-reset" input="io_input.reset" output="ff.R"/>
            <direct name="ff-D" input="inpad.inpad" output="ff.D">
              <delay_constant max="1.7210800000000002e-10" min="1.7210800000000002e-10" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-ilatch" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-ireg" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregr" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregrn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregs" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsr" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsrn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregss" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregssn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregnr" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregnrn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregns" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregnsn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsnr" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsnrn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsns" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregsnsn" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregnr+r" in_port="inpad.inpad" out_port="ff.D"/>
              <pack_pattern name="pack-iregr+nr" in_port="inpad.inpad" out_port="ff.D"/>
            </direct>
            <mux name="mux2" input="inpad.inpad ff.Q" output="io_input.a2f_o">
              <delay_constant max="1.1793e-10" min="1.1793e-10" in_port="inpad.inpad" out_port="io_input.a2f_o"/>
              <delay_constant max="1.7319000000000002e-10" min="1.7319000000000002e-10" in_port="ff.Q" out_port="io_input.a2f_o"/>
            </mux>
          </interconnect>
        </pb_type>
        <interconnect>
          <direct name="io-a2f_o" input="io_input.a2f_o" output="io_pi.a2f_o"/>
          <complete name="io_input-reset" input="io_pi.lreset io_pi.reset" output="io_input.reset">
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.reset" out_port="io_input.reset"/>
            <delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.lreset" out_port="io_input.reset"/>
          </complete>
          <complete name="io_input-clk" input="io_pi.lclk io_pi.clk" output="io_input.clk">
            <!-- TODO: lclk delay should be annotated -->
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[0:0]" out_port="io_input.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[1:1]" out_port="io_input.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[2:2]" out_port="io_input.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[3:3]" out_port="io_input.clk"/>
            <delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.lclk" out_port="io_input.clk"/>
          </complete>
        </interconnect>
      </mode>
    </pb_type>
    <!-- Define I/O pads ends -->
    <!-- Define general purpose logic block (CLB) begin -->
    <pb_type name="clb">
      <input name="I0" num_pins="5" equivalent="full"/>
      <input name="I1" num_pins="5" equivalent="full"/>
      <input name="I2" num_pins="5" equivalent="full"/>
      <input name="I3" num_pins="5" equivalent="full"/>
      <input name="I4" num_pins="5" equivalent="full"/>
      <input name="I5" num_pins="5" equivalent="full"/>
      <input name="I6" num_pins="5" equivalent="full"/>
      <input name="I7" num_pins="5" equivalent="full"/>
      <input name="I8" num_pins="5" equivalent="full"/>
      <input name="I9" num_pins="5" equivalent="full"/>
      <input name="I10" num_pins="5" equivalent="full"/>
      <input name="I11" num_pins="5" equivalent="full"/>
      <input name="cin" num_pins="1"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <output name="O" num_pins="24" equivalent="none"/>
      <output name="cout" num_pins="1"/>
      <clock name="clk" num_pins="8"/>
      <pb_type name="fle" num_pb="12">
        <input name="in" num_pins="5"/>
        <input name="reset" num_pins="1"/>
        <input name="cin" num_pins="1"/>
        <output name="out" num_pins="2"/>
        <output name="cout" num_pins="1"/>
        <clock name="clk" num_pins="1"/>
        <!-- Physical mode definition begin (physical implementation of the fle) -->
        <mode name="physical" disable_packing="true">
          <pb_type name="fabric" num_pb="1">
            <input name="in" num_pins="5"/>
            <input name="cin" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <output name="out" num_pins="2"/>
            <output name="cout" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="frac_logic" num_pb="1">
              <input name="in" num_pins="5"/>
              <output name="out" num_pins="2"/>
              <!-- Define LUT -->
              <pb_type name="frac_lut5_arith" blif_model=".subckt frac_lut5_arith" num_pb="1">
                <input name="in" num_pins="5"/>
                <output name="lut4_out" num_pins="2"/>
                <output name="lut5_out" num_pins="1"/>
                <delay_constant max="1.67286e-10" in_port="frac_lut5_arith.in" out_port="frac_lut5_arith.lut4_out"/>
                <delay_constant max="2.25042e-10" in_port="frac_lut5_arith.in" out_port="frac_lut5_arith.lut5_out"/>
              </pb_type>
              <interconnect>
                <direct name="direct_in" input="frac_logic.in[0:4]" output="frac_lut5_arith.in[0:4]"/>
                <direct name="direct_lut_out" input="frac_lut5_arith.lut4_out[1]" output="frac_logic.out[1]"/>
                <!-- Xifan Tang: I use out[0] because the output of lut4 in lut4 mode is wired to the out[0] -->
                <mux name="mux1" input="frac_lut5_arith.lut5_out frac_lut5_arith.lut4_out[0]" output="frac_logic.out[0]"/>
              </interconnect>
            </pb_type>
            <!-- Define flip-flop with scan-chain capability, DI is the scan-chain data input -->
            <pb_type name="ff" blif_model=".subckt scff" num_pb="2">
              <input name="D" num_pins="1"/>
              <input name="R" num_pins="1"/>
              <output name="Q" num_pins="1"/>
              <clock name="C" num_pins="1"/>
              <T_setup value="7.85e-11" port="ff.D" clock="C"/>
              <T_setup value="7.85e-11" port="ff.R" clock="C"/>
              <T_clock_to_Q max="4.47e-11" port="ff.Q" clock="C"/>
            </pb_type>
            <pb_type name="adder" blif_model=".subckt _fpga_adder" num_pb="1">
              <input name="a" num_pins="1"/>
              <input name="b" num_pins="1"/>
              <input name="cin" num_pins="1"/>
              <output name="cout" num_pins="1"/>
              <output name="sumout" num_pins="1"/>
              <delay_constant max="0.3e-9" in_port="adder.a" out_port="adder.sumout"/>
              <delay_constant max="0.3e-9" in_port="adder.b" out_port="adder.sumout"/>
              <delay_constant max="0.3e-9" in_port="adder.cin" out_port="adder.sumout"/>
              <delay_constant max="0.3e-9" in_port="adder.a" out_port="adder.cout"/>
              <delay_constant max="0.3e-9" in_port="adder.b" out_port="adder.cout"/>
              <delay_constant max="0.01e-9" in_port="adder.cin" out_port="adder.cout"/>
            </pb_type>
            <interconnect>
              <direct name="direct_frac_logic_in" input="fabric.in" output="frac_logic.in"/>
              <direct name="direct_frac_logic_cin" input="fabric.cin" output="adder[0:0].cin"/>
              <direct name="direct_frac_logic_cout" input="adder[0:0].cout" output="fabric.cout"/>
              <complete name="complete_ff_clk" input="fabric.clk" output="ff[1:0].C"/>
              <complete name="complete_ff_reset" input="fabric.reset" output="ff[1:0].R"/>
              <direct name="direct_adder0_a" input="frac_logic.out[0:0]" output="adder[0:0].a"/>
              <direct name="direct_adder0_b" input="frac_logic.out[1:1]" output="adder[0:0].b"/>
              <direct name="direct_frac_logic2ff0" input="frac_logic.out[0:0]" output="ff[0:0].D">
                <delay_constant max="1.9756000000000001e-10" in_port="frac_logic.out[0:0]" out_port="ff[0:0].D"/>
              </direct>
              <mux name="direct_frac_logic2ff1" input="frac_logic.out[1:1] adder[0].sumout" output="ff[1:1].D">
                <delay_constant max="1.9756000000000001e-10" in_port="frac_logic.out[1:1]" out_port="ff[1:1].D"/>
                <delay_constant max="1.9756000000000001e-10" in_port="adder[0].sumout" out_port="ff[1:1].D"/>
              </mux>
              <mux name="mux_seq_comb_selector0" input="ff[0].Q frac_logic.out[0]" output="fabric.out[0]">
                <!-- LUT to output is faster than FF to output on a Stratix IV -->
                <delay_constant max="1.5475400000000002e-10" in_port="frac_logic.out[0]" out_port="fabric.out[0]"/>
                <delay_constant max="1.5475400000000002e-10" in_port="ff[0].Q" out_port="fabric.out[0]"/>
              </mux>
              <mux name="mux_seq_comb_selector1" input="ff[1].Q adder[0].sumout frac_logic.out[1]" output="fabric.out[1]">
                <!-- LUT to output is faster than FF to output on a Stratix IV -->
                <delay_constant max="1.5475400000000002e-10" in_port="frac_logic.out[1] adder[0].sumout" out_port="fabric.out[1]"/>
                <delay_constant max="1.5475400000000002e-10" in_port="ff[1].Q" out_port="fabric.out[1]"/>
              </mux>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct_in" input="fle.in" output="fabric.in"/>
            <direct name="direct_cin" input="fle.cin" output="fabric.cin"/>
            <direct name="direct_out" input="fabric.out" output="fle.out"/>
            <direct name="direct_cout" input="fabric.cout" output="fle.cout"/>
            <direct name="direct_clk" input="fle.clk" output="fabric.clk"/>
            <direct name="direct_reset" input="fle.reset" output="fabric.reset"/>
          </interconnect>
        </mode>
        <!-- Physical mode definition end (physical implementation of the fle) -->
        <!-- Dual 4-LUT mode definition begin -->
        <mode name="n2_lut4">
          <pb_type name="lut4inter" num_pb="1">
            <input name="in" num_pins="4"/>
            <input name="reset" num_pins="1"/>
            <output name="out" num_pins="2"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="ble4" num_pb="2">
              <input name="in" num_pins="4"/>
              <input name="reset" num_pins="1"/>
              <output name="out" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <!-- Define the LUT -->
              <pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
                <input name="in" num_pins="4" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <!-- LUT timing using delay matrix -->
                <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                </delay_matrix>
              </pb_type>
              <!-- Define the flip-flop -->
              <pb_type name="ff" num_pb="1">
                <input name="D" num_pins="1" port_class="D"/>
                <input name="R" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="C" num_pins="1" port_class="clock"/>
                <mode name="latch">
                  <pb_type name="latch" blif_model=".latch" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="clk" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="latch.D" clock="clk"/>
                    <T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="latch.D"/>
                    <direct name="direct2" input="ff.C" output="latch.clk"/>
                    <direct name="direct3" input="latch.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dff">
                  <pb_type name="dff" blif_model=".subckt dff" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dff.D" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dff.D"/>
                    <direct name="direct2" input="ff.C" output="dff.C"/>
                    <direct name="direct3" input="dff.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffr">
                  <pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffr.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffr.R" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffr.D"/>
                    <direct name="direct2" input="ff.C" output="dffr.C"/>
                    <direct name="direct3" input="ff.R" output="dffr.R"/>
                    <direct name="direct4" input="dffr.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffrn">
                  <pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="RN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffrn.D"/>
                    <direct name="direct2" input="ff.C" output="dffrn.C"/>
                    <direct name="direct3" input="ff.R" output="dffrn.RN"/>
                    <direct name="direct4" input="dffrn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffs">
                  <pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffs.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffs.S" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffs.D"/>
                    <direct name="direct2" input="ff.C" output="dffs.C"/>
                    <direct name="direct3" input="ff.R" output="dffs.S"/>
                    <direct name="direct4" input="dffs.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffsn">
                  <pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="SN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffsn.D"/>
                    <direct name="direct2" input="ff.C" output="dffsn.C"/>
                    <direct name="direct3" input="ff.R" output="dffsn.SN"/>
                    <direct name="direct4" input="dffsn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffr">
                  <pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffr.D"/>
                    <direct name="direct2" input="ff.C" output="sdffr.C"/>
                    <direct name="direct3" input="ff.R" output="sdffr.R"/>
                    <direct name="direct4" input="sdffr.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffrn">
                  <pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="RN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffrn.D"/>
                    <direct name="direct2" input="ff.C" output="sdffrn.C"/>
                    <direct name="direct3" input="ff.R" output="sdffrn.RN"/>
                    <direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffs">
                  <pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffs.D"/>
                    <direct name="direct2" input="ff.C" output="sdffs.C"/>
                    <direct name="direct3" input="ff.R" output="sdffs.S"/>
                    <direct name="direct4" input="sdffs.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffsn">
                  <pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="SN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffsn.D"/>
                    <direct name="direct2" input="ff.C" output="sdffsn.C"/>
                    <direct name="direct3" input="ff.R" output="sdffsn.SN"/>
                    <direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffn">
                  <pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffn.D" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffn.D"/>
                    <direct name="direct2" input="ff.C" output="dffn.C"/>
                    <direct name="direct3" input="dffn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffnr">
                  <pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffnr.D"/>
                    <direct name="direct2" input="ff.C" output="dffnr.C"/>
                    <direct name="direct3" input="ff.R" output="dffnr.R"/>
                    <direct name="direct4" input="dffnr.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffnrn">
                  <pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="RN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffnrn.D"/>
                    <direct name="direct2" input="ff.C" output="dffnrn.C"/>
                    <direct name="direct3" input="ff.R" output="dffnrn.RN"/>
                    <direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffns">
                  <pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffns.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffns.S" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffns.D"/>
                    <direct name="direct2" input="ff.C" output="dffns.C"/>
                    <direct name="direct3" input="ff.R" output="dffns.S"/>
                    <direct name="direct4" input="dffns.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="dffnsn">
                  <pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="SN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="dffnsn.D"/>
                    <direct name="direct2" input="ff.C" output="dffnsn.C"/>
                    <direct name="direct3" input="ff.R" output="dffnsn.SN"/>
                    <direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffnr">
                  <pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffnr.D"/>
                    <direct name="direct2" input="ff.C" output="sdffnr.C"/>
                    <direct name="direct3" input="ff.R" output="sdffnr.R"/>
                    <direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffnrn">
                  <pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="RN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffnrn.D"/>
                    <direct name="direct2" input="ff.C" output="sdffnrn.C"/>
                    <direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
                    <direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffns">
                  <pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffns.D"/>
                    <direct name="direct2" input="ff.C" output="sdffns.C"/>
                    <direct name="direct3" input="ff.R" output="sdffns.S"/>
                    <direct name="direct4" input="sdffns.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
                <mode name="sdffnsn">
                  <pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
                    <input name="D" num_pins="1" port_class="D"/>
                    <input name="SN" num_pins="1"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="C" num_pins="1" port_class="clock"/>
                    <T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
                    <T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
                    <T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
                  </pb_type>
                  <interconnect>
                    <direct name="direct1" input="ff.D" output="sdffnsn.D"/>
                    <direct name="direct2" input="ff.C" output="sdffnsn.C"/>
                    <direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
                    <direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
                  </interconnect>
                </mode>
              </pb_type>
              <interconnect>
                <direct name="direct_lut_in" input="ble4.in[3:0]" output="lut4[0:0].in[3:0]"/>
                <direct name="direct_ff_reset" input="ble4.reset" output="ff[0:0].R"/>
                <direct name="direct_ff_clk" input="ble4.clk" output="ff[0:0].C"/>
                <direct name="direct_lut2ff" input="lut4[0:0].out" output="ff[0:0].D">
                  <!-- Advanced user option that tells CAD tool to find LUT+FF pairs in netlist -->
                  <pack_pattern name="ble4" in_port="lut4[0:0].out" out_port="ff[0:0].D"/>
                </direct>
                <mux name="mux_seq_comb_selector" input="ff[0:0].Q lut4.out[0:0]" output="ble4.out[0:0]">
                  <!-- LUT to output is faster than FF to output on a Stratix IV -->
                  <delay_constant max="1.5475400000000002e-10" in_port="lut4.out[0:0]" out_port="ble4.out[0:0]"/>
                  <delay_constant max="1.5475400000000002e-10" in_port="ff[0:0].Q" out_port="ble4.out[0:0]"/>
                </mux>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="direct_ble0_in" input="lut4inter.in" output="ble4[0:0].in"/>
              <direct name="direct_ble1_in" input="lut4inter.in" output="ble4[1:1].in"/>
              <direct name="direct_ble_out" input="ble4[1:0].out" output="lut4inter.out"/>
              <complete name="complete_ble_clk" input="lut4inter.clk" output="ble4[1:0].clk"/>
              <complete name="complete_ble_reset" input="lut4inter.reset" output="ble4[1:0].reset"/>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct_fle_in" input="fle.in[3:0]" output="lut4inter.in"/>
            <direct name="direct_fle_out" input="lut4inter.out" output="fle.out"/>
            <direct name="direct_fle_clk" input="fle.clk" output="lut4inter.clk"/>
            <direct name="direct_fle_reset" input="fle.reset" output="lut4inter.reset"/>
          </interconnect>
        </mode>
        <!-- Dual 3-LUT mode definition end -->
        <!-- 4-LUT mode definition begin -->
        <mode name="n1_lut5">
          <!-- Define 5-LUT mode -->
          <pb_type name="ble5" num_pb="1">
            <input name="in" num_pins="5"/>
            <input name="reset" num_pins="1"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <!-- Define LUT -->
            <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="5" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <!-- LUT timing using delay matrix -->
              <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                2.25042e-10
                2.25042e-10
                2.25042e-10
                2.25042e-10
                2.25042e-10
              </delay_matrix>
            </pb_type>
            <!-- Define the flip-flop -->
            <pb_type name="ff" num_pb="1">
              <input name="D" num_pins="1" port_class="D"/>
              <input name="R" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="C" num_pins="1" port_class="clock"/>
              <mode name="latch">
                <pb_type name="latch" blif_model=".latch" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="latch.D" clock="clk"/>
                  <T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="latch.D"/>
                  <direct name="direct2" input="ff.C" output="latch.clk"/>
                  <direct name="direct3" input="latch.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dff">
                <pb_type name="dff" blif_model=".subckt dff" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dff.D" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dff.D"/>
                  <direct name="direct2" input="ff.C" output="dff.C"/>
                  <direct name="direct3" input="dff.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffr">
                <pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffr.D"/>
                  <direct name="direct2" input="ff.C" output="dffr.C"/>
                  <direct name="direct3" input="ff.R" output="dffr.R"/>
                  <direct name="direct4" input="dffr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffrn">
                <pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffrn.D"/>
                  <direct name="direct2" input="ff.C" output="dffrn.C"/>
                  <direct name="direct3" input="ff.R" output="dffrn.RN"/>
                  <direct name="direct4" input="dffrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffs">
                <pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffs.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffs.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffs.D"/>
                  <direct name="direct2" input="ff.C" output="dffs.C"/>
                  <direct name="direct3" input="ff.R" output="dffs.S"/>
                  <direct name="direct4" input="dffs.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffsn">
                <pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffsn.D"/>
                  <direct name="direct2" input="ff.C" output="dffsn.C"/>
                  <direct name="direct3" input="ff.R" output="dffsn.SN"/>
                  <direct name="direct4" input="dffsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffr">
                <pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffr.D"/>
                  <direct name="direct2" input="ff.C" output="sdffr.C"/>
                  <direct name="direct3" input="ff.R" output="sdffr.R"/>
                  <direct name="direct4" input="sdffr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffrn">
                <pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffrn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffrn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffrn.RN"/>
                  <direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffs">
                <pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffs.D"/>
                  <direct name="direct2" input="ff.C" output="sdffs.C"/>
                  <direct name="direct3" input="ff.R" output="sdffs.S"/>
                  <direct name="direct4" input="sdffs.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffsn">
                <pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffsn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffsn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffsn.SN"/>
                  <direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffn">
                <pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffn.D" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffn.D"/>
                  <direct name="direct2" input="ff.C" output="dffn.C"/>
                  <direct name="direct3" input="dffn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnr">
                <pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnr.D"/>
                  <direct name="direct2" input="ff.C" output="dffnr.C"/>
                  <direct name="direct3" input="ff.R" output="dffnr.R"/>
                  <direct name="direct4" input="dffnr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnrn">
                <pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnrn.D"/>
                  <direct name="direct2" input="ff.C" output="dffnrn.C"/>
                  <direct name="direct3" input="ff.R" output="dffnrn.RN"/>
                  <direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffns">
                <pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffns.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffns.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffns.D"/>
                  <direct name="direct2" input="ff.C" output="dffns.C"/>
                  <direct name="direct3" input="ff.R" output="dffns.S"/>
                  <direct name="direct4" input="dffns.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnsn">
                <pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnsn.D"/>
                  <direct name="direct2" input="ff.C" output="dffnsn.C"/>
                  <direct name="direct3" input="ff.R" output="dffnsn.SN"/>
                  <direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnr">
                <pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnr.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnr.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnr.R"/>
                  <direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnrn">
                <pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnrn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnrn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
                  <direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffns">
                <pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffns.D"/>
                  <direct name="direct2" input="ff.C" output="sdffns.C"/>
                  <direct name="direct3" input="ff.R" output="sdffns.S"/>
                  <direct name="direct4" input="sdffns.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnsn">
                <pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnsn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnsn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
                  <direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct name="direct_lut_in" input="ble5.in" output="lut5[0:0].in"/>
              <direct name="direct_ff_clk" input="ble5.clk" output="ff.C"/>
              <direct name="direct_ff_reset" input="ble5.reset" output="ff.R"/>
              <direct name="direct_lut2ff" input="lut5.out" output="ff.D">
                <!-- Advanced user option that tells CAD tool to find LUT+FF pairs in netlist -->
                <pack_pattern name="ble5" in_port="lut5.out" out_port="ff.D"/>
              </direct>
              <mux name="mux_seq_comb_selector" input="ff.Q lut5.out" output="ble5.out">
                <!-- LUT to output is faster than FF to output on a Stratix IV -->
                <delay_constant max="1.5475400000000002e-10" in_port="lut5.out" out_port="ble5.out"/>
                <delay_constant max="1.5475400000000002e-10" in_port="ff.Q" out_port="ble5.out"/>
              </mux>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct_ble_in" input="fle.in" output="ble5.in"/>
            <direct name="direct_ble_out" input="ble5.out" output="fle.out[0:0]"/>
            <direct name="direct_ble_clk" input="fle.clk" output="ble5.clk"/>
            <direct name="direct_ble_reset" input="fle.reset" output="ble5.reset"/>
          </interconnect>
        </mode>
        <!-- 4-LUT mode definition end -->
        <!-- BEGIN arithmetic mode of dual lut4 + adders -->
        <mode name="arithmetic">
          <pb_type name="arithmetic" num_pb="1">
            <input name="in" num_pins="4"/>
            <input name="cin" num_pins="1"/>
            <input name="reset" num_pins="1"/>
            <output name="out" num_pins="1"/>
            <output name="cout" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <!-- Special dual-LUT mode that drives adder only -->
            <pb_type name="lut4" blif_model=".names" num_pb="2" class="lut">
              <input name="in" num_pins="4" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <!-- LUT timing using delay matrix -->
              <!-- These are the physical delay inputs on a Stratix IV LUT but because VPR cannot do LUT rebalancing,
                       we instead take the average of these numbers to get more stable results
                  82e-12
                  173e-12
                  261e-12
                  263e-12
                  -->
              <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                </delay_matrix>
            </pb_type>
            <pb_type name="adder" blif_model=".subckt _fpga_adder" num_pb="1">
              <input name="a" num_pins="1"/>
              <input name="b" num_pins="1"/>
              <input name="cin" num_pins="1"/>
              <output name="cout" num_pins="1"/>
              <output name="sumout" num_pins="1"/>
              <delay_constant max="4.95e-11" in_port="adder.a" out_port="adder.sumout"/>
              <delay_constant max="4.77e-11" in_port="adder.b" out_port="adder.sumout"/>
              <delay_constant max="4.32e-11" in_port="adder.cin" out_port="adder.sumout"/>
              <delay_constant max="3.39e-11" in_port="adder.a" out_port="adder.cout"/>
              <delay_constant max="3.18e-11" in_port="adder.b" out_port="adder.cout"/>
              <delay_constant max="7.0526e-11" in_port="adder.cin" out_port="adder.cout"/>
            </pb_type>
            <!-- Define the flip-flop -->
            <pb_type name="ff" num_pb="1">
              <input name="D" num_pins="1" port_class="D"/>
              <input name="R" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="C" num_pins="1" port_class="clock"/>
              <mode name="latch">
                <pb_type name="latch" blif_model=".latch" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="latch.D" clock="clk"/>
                  <T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="latch.D"/>
                  <direct name="direct2" input="ff.C" output="latch.clk"/>
                  <direct name="direct3" input="latch.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dff">
                <pb_type name="dff" blif_model=".subckt dff" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dff.D" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dff.D"/>
                  <direct name="direct2" input="ff.C" output="dff.C"/>
                  <direct name="direct3" input="dff.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffr">
                <pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffr.D"/>
                  <direct name="direct2" input="ff.C" output="dffr.C"/>
                  <direct name="direct3" input="ff.R" output="dffr.R"/>
                  <direct name="direct4" input="dffr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffrn">
                <pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffrn.D"/>
                  <direct name="direct2" input="ff.C" output="dffrn.C"/>
                  <direct name="direct3" input="ff.R" output="dffrn.RN"/>
                  <direct name="direct4" input="dffrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffs">
                <pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffs.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffs.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffs.D"/>
                  <direct name="direct2" input="ff.C" output="dffs.C"/>
                  <direct name="direct3" input="ff.R" output="dffs.S"/>
                  <direct name="direct4" input="dffs.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffsn">
                <pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffsn.D"/>
                  <direct name="direct2" input="ff.C" output="dffsn.C"/>
                  <direct name="direct3" input="ff.R" output="dffsn.SN"/>
                  <direct name="direct4" input="dffsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffr">
                <pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffr.D"/>
                  <direct name="direct2" input="ff.C" output="sdffr.C"/>
                  <direct name="direct3" input="ff.R" output="sdffr.R"/>
                  <direct name="direct4" input="sdffr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffrn">
                <pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffrn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffrn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffrn.RN"/>
                  <direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffs">
                <pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffs.D"/>
                  <direct name="direct2" input="ff.C" output="sdffs.C"/>
                  <direct name="direct3" input="ff.R" output="sdffs.S"/>
                  <direct name="direct4" input="sdffs.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffsn">
                <pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffsn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffsn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffsn.SN"/>
                  <direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffn">
                <pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffn.D" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffn.D"/>
                  <direct name="direct2" input="ff.C" output="dffn.C"/>
                  <direct name="direct3" input="dffn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnr">
                <pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnr.D"/>
                  <direct name="direct2" input="ff.C" output="dffnr.C"/>
                  <direct name="direct3" input="ff.R" output="dffnr.R"/>
                  <direct name="direct4" input="dffnr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnrn">
                <pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnrn.D"/>
                  <direct name="direct2" input="ff.C" output="dffnrn.C"/>
                  <direct name="direct3" input="ff.R" output="dffnrn.RN"/>
                  <direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffns">
                <pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffns.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffns.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffns.D"/>
                  <direct name="direct2" input="ff.C" output="dffns.C"/>
                  <direct name="direct3" input="ff.R" output="dffns.S"/>
                  <direct name="direct4" input="dffns.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="dffnsn">
                <pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="dffnsn.D"/>
                  <direct name="direct2" input="ff.C" output="dffnsn.C"/>
                  <direct name="direct3" input="ff.R" output="dffnsn.SN"/>
                  <direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnr">
                <pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="R" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnr.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnr.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnr.R"/>
                  <direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnrn">
                <pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="RN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnrn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnrn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
                  <direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffns">
                <pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="S" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffns.D"/>
                  <direct name="direct2" input="ff.C" output="sdffns.C"/>
                  <direct name="direct3" input="ff.R" output="sdffns.S"/>
                  <direct name="direct4" input="sdffns.Q" output="ff.Q"/>
                </interconnect>
              </mode>
              <mode name="sdffnsn">
                <pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
                  <input name="D" num_pins="1" port_class="D"/>
                  <input name="SN" num_pins="1"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="C" num_pins="1" port_class="clock"/>
                  <T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
                  <T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
                  <T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
                </pb_type>
                <interconnect>
                  <direct name="direct1" input="ff.D" output="sdffnsn.D"/>
                  <direct name="direct2" input="ff.C" output="sdffnsn.C"/>
                  <direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
                  <direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct name="clock" input="arithmetic.clk" output="ff.C"/>
              <direct name="reset" input="arithmetic.reset" output="ff.R"/>
              <direct name="lut_in1" input="arithmetic.in[3:0]" output="lut4[0:0].in[3:0]"/>
              <direct name="lut_in2" input="arithmetic.in[3:0]" output="lut4[1:1].in[3:0]"/>
              <direct name="lut_to_add1" input="lut4[0:0].out" output="adder.a">
                </direct>
              <direct name="lut_to_add2" input="lut4[1:1].out" output="adder.b">
                </direct>
              <direct name="add_to_ff" input="adder.sumout" output="ff.D">
                <pack_pattern name="arith" in_port="adder.sumout" out_port="ff.D"/>
              </direct>
              <direct name="carry_in" input="arithmetic.cin" output="adder.cin">
                <pack_pattern name="chain" in_port="arithmetic.cin" out_port="adder.cin"/>
              </direct>
              <direct name="carry_out" input="adder.cout" output="arithmetic.cout">
                <pack_pattern name="chain" in_port="adder.cout" out_port="arithmetic.cout"/>
              </direct>
              <mux name="sumout" input="ff.Q adder.sumout" output="arithmetic.out">
                <delay_constant max="25e-12" in_port="adder.sumout" out_port="arithmetic.out"/>
                <delay_constant max="45e-12" in_port="ff.Q" out_port="arithmetic.out"/>
              </mux>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="fle.in[3:0]" output="arithmetic[0:0].in"/>
            <direct name="carry_in" input="fle.cin" output="arithmetic[0:0].cin">
              <pack_pattern name="chain" in_port="fle.cin" out_port="arithmetic[0:0].cin"/>
            </direct>
            <direct name="carry_out" input="arithmetic[0:0].cout" output="fle.cout">
              <pack_pattern name="chain" in_port="arithmetic.cout" out_port="fle.cout"/>
            </direct>
            <complete name="direct3" input="fle.clk" output="arithmetic.clk"/>
            <complete name="direct_rst" input="fle.reset" output="arithmetic.reset"/>
            <direct name="direct4" input="arithmetic.out" output="fle.out[1]"/>
          </interconnect>
        </mode>
      </pb_type>
      <interconnect>
        <direct name="clb_in_to_fle0_in" input="clb.I0" output="fle[0].in"/>
        <direct name="clb_in_to_fle1_in" input="clb.I1" output="fle[1].in"/>
        <direct name="clb_in_to_fle2_in" input="clb.I2" output="fle[2].in"/>
        <direct name="clb_in_to_fle3_in" input="clb.I3" output="fle[3].in"/>
        <direct name="clb_in_to_fle4_in" input="clb.I4" output="fle[4].in"/>
        <direct name="clb_in_to_fle5_in" input="clb.I5" output="fle[5].in"/>
        <direct name="clb_in_to_fle6_in" input="clb.I6" output="fle[6].in"/>
        <direct name="clb_in_to_fle7_in" input="clb.I7" output="fle[7].in"/>
        <direct name="clb_in_to_fle8_in" input="clb.I8" output="fle[8].in"/>
        <direct name="clb_in_to_fle9_in" input="clb.I9" output="fle[9].in"/>
        <direct name="clb_in_to_fle10_in" input="clb.I10" output="fle[10].in"/>
        <direct name="clb_in_to_fle11_in" input="clb.I11" output="fle[11].in"/>
        <complete name="clks" input="clb.clk" output="fle[11:0].clk">
          <delay_constant max="1.6946600000000003e-10" in_port="clb.clk" out_port="fle[11:0].clk"/>
        </complete>
        <complete name="resets" input="clb.reset" output="fle[11:0].reset">
          <delay_constant max="2.46196e-10" in_port="clb.reset" out_port="fle[11:0].reset"/>
        </complete>
        <direct name="clbouts1" input="fle[5:0].out[0:1]" output="clb.O[11:0]"/>
        <direct name="clbouts2" input="fle[11:6].out[0:1]" output="clb.O[23:12]"/>
        <!-- Carry chain links -->
        <direct name="carry_in" input="clb.cin" output="fle[0:0].cin">
          <!-- Put all inter-block carry chain delay on this one edge -->
          <delay_constant max="0.16e-9" in_port="clb.cin" out_port="fle[0:0].cin"/>
          <pack_pattern name="chain" in_port="clb.cin" out_port="fle[0:0].cin"/>
        </direct>
        <direct name="carry_out" input="fle[11:11].cout" output="clb.cout">
          <pack_pattern name="chain" in_port="fle[11:11].cout" out_port="clb.cout"/>
        </direct>
        <direct name="carry_link" input="fle[10:0].cout" output="fle[11:1].cin">
          <pack_pattern name="chain" in_port="fle[10:0].cout" out_port="fle[11:1].cin"/>
        </direct>
      </interconnect>
    </pb_type>
    <!-- Define general purpose logic block (CLB) ends -->
    <!-- Define fracturable multiplier begin -->
    <pb_type name="dsp">
      <clock name="clk" num_pins="8"/>
      <input name="reset" num_pins="1" is_non_clock_global="true"/>
      <input name="a" num_pins="48"/>
      <input name="b" num_pins="40"/>
      <!-- Entry for clock/reset signals that is generated by internal resources -->
      <input name="lclk" num_pins="1"/>
      <input name="lreset" num_pins="1"/>
      <output name="q_o" num_pins="44"/>
      <pb_type name="dsp_core" num_pb="1">
        <input name="reset" num_pins="1"/>
        <input name="A" num_pins="48"/>
        <input name="B" num_pins="40"/>
        <output name="Y" num_pins="44"/>
        <clock name="clk" num_pins="1"/>
        <mode name="physical" disable_packing="true">
          <pb_type name="frac_dsp" blif_model=".subckt dsp_phy" num_pb="1">
            <input name="reset" num_pins="1"/>
            <input name="A" num_pins="48"/>
            <input name="B" num_pins="40"/>
            <output name="Y" num_pins="44"/>
            <clock name="clk" num_pins="1"/>
            <T_setup value="4.06e-11" port="frac_dsp.A" clock="clk"/>
            <T_setup value="4.06e-11" port="frac_dsp.B" clock="clk"/>
            <T_setup value="4.06e-11" port="frac_dsp.reset" clock="clk"/>
            <T_hold value="1.12e-11" port="frac_dsp.A" clock="clk"/>
            <T_hold value="1.12e-11" port="frac_dsp.B" clock="clk"/>
            <T_hold value="1.12e-11" port="frac_dsp.reset" clock="clk"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="frac_dsp.Y" clock="clk"/>
          </pb_type>
          <interconnect>
            <direct name="clk2clk" input="dsp_core.clk" output="frac_dsp.clk"/>
            <direct name="rst2rst" input="dsp_core.reset" output="frac_dsp.reset"/>
            <direct name="a2a" input="dsp_core.A" output="frac_dsp.A"/>
            <direct name="b2b" input="dsp_core.B" output="frac_dsp.B"/>
            <direct name="out2out" input="frac_dsp.Y" output="dsp_core.Y"/>
          </interconnect>
        </mode>
        <mode name="quad_mac12x10">
          <pb_type name="quad_mac12x10" blif_model=".subckt quad_mac12x10" num_pb="1">
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <input name="A2" num_pins="12"/>
            <input name="B2" num_pins="10"/>
            <input name="A3" num_pins="12"/>
            <input name="B3" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A0" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B0" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A1" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B1" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A2" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B2" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A3" out_port="quad_mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B3" out_port="quad_mac12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10.A0[0:11]"/>
            <direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10.B0[0:9]"/>
            <direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10.A1[0:11]"/>
            <direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10.B1[0:9]"/>
            <direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10.A2[0:11]"/>
            <direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10.B2[0:9]"/>
            <direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10.A3[0:11]"/>
            <direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10.B3[0:9]"/>
            <direct name="out2out" input="quad_mac12x10.Y[0:21]" output="dsp_core.Y[0:21]"/>
          </interconnect>
        </mode>
        <mode name="quad_mac12x10_regi">
          <pb_type name="quad_mac12x10_regi" blif_model=".subckt quad_mac12x10_regi" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <input name="A2" num_pins="12"/>
            <input name="B2" num_pins="10"/>
            <input name="A3" num_pins="12"/>
            <input name="B3" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <!-- FIXME: Need separated design variables for the timing values! -->
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.B1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.A2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.B2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.A3" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regi.B3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.A2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.B2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.A3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regi.B3" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_regi.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="quad_mac12x10_regi.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="quad_mac12x10_regi.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_regi.A0[0:11]"/>
            <direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_regi.B0[0:9]"/>
            <direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_regi.A1[0:11]"/>
            <direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_regi.B1[0:9]"/>
            <direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_regi.A2[0:11]"/>
            <direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_regi.B2[0:9]"/>
            <direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_regi.A3[0:11]"/>
            <direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_regi.B3[0:9]"/>
            <direct name="out2out" input="quad_mac12x10_regi.Y[0:21]" output="dsp_core.Y[0:21]"/>
          </interconnect>
        </mode>
        <mode name="quad_mac12x10_rego">
          <pb_type name="quad_mac12x10_rego" blif_model=".subckt quad_mac12x10_rego" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <input name="A2" num_pins="12"/>
            <input name="B2" num_pins="10"/>
            <input name="A3" num_pins="12"/>
            <input name="B3" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <!-- FIXME: Need separated design variables for the timing values! -->
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.B1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.A2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.B2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.A3" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_rego.B3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.A2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.B2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.A3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_rego.B3" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_rego.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="quad_mac12x10_rego.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="quad_mac12x10_rego.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_rego.A0[0:11]"/>
            <direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_rego.B0[0:9]"/>
            <direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_rego.A1[0:11]"/>
            <direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_rego.B1[0:9]"/>
            <direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_rego.A2[0:11]"/>
            <direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_rego.B2[0:9]"/>
            <direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_rego.A3[0:11]"/>
            <direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_rego.B3[0:9]"/>
            <direct name="out2out" input="quad_mac12x10_rego.Y[0:21]" output="dsp_core.Y[0:21]"/>
          </interconnect>
        </mode>
        <mode name="quad_mac12x10_regio">
          <pb_type name="quad_mac12x10_regio" blif_model=".subckt quad_mac12x10_regio" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <input name="A2" num_pins="12"/>
            <input name="B2" num_pins="10"/>
            <input name="A3" num_pins="12"/>
            <input name="B3" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <!-- FIXME: Need separated design variables for the timing values! -->
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.B1" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.A2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.B2" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.A3" clock="CLK"/>
            <T_setup value="4.06e-11" port="quad_mac12x10_regio.B3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.A2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.B2" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.A3" clock="CLK"/>
            <T_hold value="1.12e-11" port="quad_mac12x10_regio.B3" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_regio.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="quad_mac12x10_regio.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="quad_mac12x10_regio.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_regio.A0[0:11]"/>
            <direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_regio.B0[0:9]"/>
            <direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_regio.A1[0:11]"/>
            <direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_regio.B1[0:9]"/>
            <direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_regio.A2[0:11]"/>
            <direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_regio.B2[0:9]"/>
            <direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_regio.A3[0:11]"/>
            <direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_regio.B3[0:9]"/>
            <direct name="out2out" input="quad_mac12x10_regio.Y[0:21]" output="dsp_core.Y[0:21]"/>
          </interconnect>
        </mode>
        <mode name="quad_mac12x10_dual_output">
          <pb_type name="quad_mac12x10_dual_output" blif_model=".subckt quad_mac12x10_dual_output" num_pb="1">
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <input name="A2" num_pins="12"/>
            <input name="B2" num_pins="10"/>
            <input name="A3" num_pins="12"/>
            <input name="B3" num_pins="10"/>
            <output name="Y0" num_pins="22"/>
            <output name="Y1" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A0" out_port="quad_mac12x10_dual_output.Y0"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B0" out_port="quad_mac12x10_dual_output.Y0"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A1" out_port="quad_mac12x10_dual_output.Y0"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B1" out_port="quad_mac12x10_dual_output.Y0"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A2" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B2" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A3" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B3" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_dual_output.A0[0:11]"/>
            <direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_dual_output.B0[0:9]"/>
            <direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_dual_output.A1[0:11]"/>
            <direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_dual_output.B1[0:9]"/>
            <direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_dual_output.A2[0:11]"/>
            <direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_dual_output.B2[0:9]"/>
            <direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_dual_output.A3[0:11]"/>
            <direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_dual_output.B3[0:9]"/>
            <direct name="out2out0" input="quad_mac12x10_dual_output.Y0[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="out2out1" input="quad_mac12x10_dual_output.Y1[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mac12x10">
          <pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="2">
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10[1].A0[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10[1].B0[0:9]"/>
            <direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10[1].A1[0:11]"/>
            <direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10[1].B1[0:9]"/>
            <direct name="out2out_1" input="mac12x10[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mac12x10_regi">
          <pb_type name="mac12x10_regi" blif_model=".subckt mac12x10_regi" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mac12x10_regi.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regi.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regi.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regi.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regi.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regi.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regi.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regi.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regi.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regi.B1" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_regi.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mac12x10_regi.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mac12x10_regi.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_regi[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_regi[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_regi[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_regi[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10_regi[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_regi[1].A0[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_regi[1].B0[0:9]"/>
            <direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_regi[1].A1[0:11]"/>
            <direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_regi[1].B1[0:9]"/>
            <direct name="out2out_1" input="mac12x10_regi[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mac12x10_rego">
          <pb_type name="mac12x10_rego" blif_model=".subckt mac12x10_rego" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mac12x10_rego.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_rego.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_rego.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_rego.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_rego.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_rego.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_rego.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_rego.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_rego.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_rego.B1" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_rego.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mac12x10_rego.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mac12x10_rego.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_rego[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_rego[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_rego[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_rego[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10_rego[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_rego[1].A0[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_rego[1].B0[0:9]"/>
            <direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_rego[1].A1[0:11]"/>
            <direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_rego[1].B1[0:9]"/>
            <direct name="out2out_1" input="mac12x10_rego[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mac12x10_regio">
          <pb_type name="mac12x10_regio" blif_model=".subckt mac12x10_regio" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mac12x10_regio.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regio.A0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regio.B0" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regio.A1" clock="CLK"/>
            <T_setup value="4.06e-11" port="mac12x10_regio.B1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regio.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regio.A0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regio.B0" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regio.A1" clock="CLK"/>
            <T_hold value="1.12e-11" port="mac12x10_regio.B1" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_regio.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mac12x10_regio.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mac12x10_regio.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_regio[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_regio[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_regio[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_regio[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10_regio[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_regio[1].A0[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_regio[1].B0[0:9]"/>
            <direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_regio[1].A1[0:11]"/>
            <direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_regio[1].B1[0:9]"/>
            <direct name="out2out_1" input="mac12x10_regio[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mult12x10">
          <pb_type name="mult12x10" blif_model=".subckt mult12x10" num_pb="2">
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult12x10.A" out_port="mult12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult12x10.B" out_port="mult12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10[0].A[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10[0].B[0:9]"/>
            <direct name="out2out_0" input="mult12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10[1].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10[1].B[0:9]"/>
            <direct name="out2out_1" input="mult12x10[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mult12x10_regi">
          <pb_type name="mult12x10_regi" blif_model=".subckt mult12x10_regi" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mult12x10_regi.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_regi.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_regi.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regi.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regi.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regi.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_regi.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mult12x10_regi.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mult12x10_regi.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_regi[0].A[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_regi[0].B[0:9]"/>
            <direct name="out2out_0" input="mult12x10_regi[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_regi[1].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_regi[1].B[0:9]"/>
            <direct name="out2out_1" input="mult12x10_regi[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mult12x10_rego">
          <pb_type name="mult12x10_rego" blif_model=".subckt mult12x10_rego" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mult12x10_rego.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_rego.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_rego.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_rego.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_rego.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_rego.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_rego.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mult12x10_rego.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mult12x10_rego.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_rego[0].A[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_rego[0].B[0:9]"/>
            <direct name="out2out_0" input="mult12x10_rego[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_rego[1].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_rego[1].B[0:9]"/>
            <direct name="out2out_1" input="mult12x10_rego[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="dual_mult12x10_regio">
          <pb_type name="mult12x10_regio" blif_model=".subckt mult12x10_regio" num_pb="2">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <T_setup value="4.06e-11" port="mult12x10_regio.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_regio.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult12x10_regio.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regio.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regio.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult12x10_regio.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_regio.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <complete name="clk" input="dsp_core.clk" output="mult12x10_regio.CLK"/>
            <complete name="rst" input="dsp_core.reset" output="mult12x10_regio.RSTB"/>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_regio[0].A[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_regio[0].B[0:9]"/>
            <direct name="out2out_0" input="mult12x10_regio[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_regio[1].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_regio[1].B[0:9]"/>
            <direct name="out2out_1" input="mult12x10_regio[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="quad_half_mult12x10">
          <pb_type name="half_mult12x10" blif_model=".subckt half_mult12x10" num_pb="4">
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="11"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="half_mult12x10.A" out_port="half_mult12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="half_mult12x10.B" out_port="half_mult12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="half_mult12x10[0].A[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="half_mult12x10[0].B[0:9]"/>
            <direct name="out2out_0" input="half_mult12x10[0].Y[0:10]" output="dsp_core.Y[0:10]"/>
            <direct name="a2a0_1" input="dsp_core.A[12:23]" output="half_mult12x10[1].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[10:19]" output="half_mult12x10[1].B[0:9]"/>
            <direct name="out2out_1" input="half_mult12x10[1].Y[0:10]" output="dsp_core.Y[11:21]"/>
            <direct name="a2a0_2" input="dsp_core.A[24:35]" output="half_mult12x10[2].A[0:11]"/>
            <direct name="b2b0_2" input="dsp_core.B[20:29]" output="half_mult12x10[2].B[0:9]"/>
            <direct name="out2out_2" input="half_mult12x10[2].Y[0:10]" output="dsp_core.Y[22:32]"/>
            <direct name="a2a0_3" input="dsp_core.A[36:47]" output="half_mult12x10[3].A[0:11]"/>
            <direct name="b2b0_3" input="dsp_core.B[30:39]" output="half_mult12x10[3].B[0:9]"/>
            <direct name="out2out_3" input="half_mult12x10[3].Y[0:10]" output="dsp_core.Y[33:43]"/>
          </interconnect>
        </mode>
        <mode name="single_mult24x20">
          <pb_type name="mult24x20" blif_model=".subckt mult24x20" num_pb="1">
            <input name="A" num_pins="24"/>
            <input name="B" num_pins="20"/>
            <output name="Y" num_pins="44"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult24x20.A" out_port="mult24x20.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult24x20.B" out_port="mult24x20.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20.A[0:23]"/>
            <direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20.B[0:19]"/>
            <direct name="out2out" input="mult24x20.Y[0:43]" output="dsp_core.Y[0:43]"/>
          </interconnect>
        </mode>
        <mode name="single_mult24x20_regi">
          <pb_type name="mult24x20_regi" blif_model=".subckt mult24x20_regi" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="24"/>
            <input name="B" num_pins="20"/>
            <output name="Y" num_pins="44"/>
            <T_setup value="4.06e-11" port="mult24x20_regi.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_regi.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_regi.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regi.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regi.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regi.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_regi.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="mult24x20_regi.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="mult24x20_regi.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_regi.A[0:23]"/>
            <direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_regi.B[0:19]"/>
            <direct name="out2out" input="mult24x20_regi.Y[0:43]" output="dsp_core.Y[0:43]"/>
          </interconnect>
        </mode>
        <mode name="single_mult24x20_rego">
          <pb_type name="mult24x20_rego" blif_model=".subckt mult24x20_rego" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="24"/>
            <input name="B" num_pins="20"/>
            <output name="Y" num_pins="44"/>
            <T_setup value="4.06e-11" port="mult24x20_rego.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_rego.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_rego.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_rego.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_rego.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_rego.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_rego.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="mult24x20_rego.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="mult24x20_rego.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_rego.A[0:23]"/>
            <direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_rego.B[0:19]"/>
            <direct name="out2out" input="mult24x20_rego.Y[0:43]" output="dsp_core.Y[0:43]"/>
          </interconnect>
        </mode>
        <mode name="single_mult24x20_regio">
          <pb_type name="mult24x20_regio" blif_model=".subckt mult24x20_regio" num_pb="1">
            <clock name="CLK" num_pins="1"/>
            <input name="RSTB" num_pins="1"/>
            <input name="A" num_pins="24"/>
            <input name="B" num_pins="20"/>
            <output name="Y" num_pins="44"/>
            <T_setup value="4.06e-11" port="mult24x20_regio.RSTB" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_regio.A" clock="CLK"/>
            <T_setup value="4.06e-11" port="mult24x20_regio.B" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regio.RSTB" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regio.A" clock="CLK"/>
            <T_hold value="1.12e-11" port="mult24x20_regio.B" clock="CLK"/>
            <T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_regio.Y" clock="CLK"/>
          </pb_type>
          <interconnect>
            <direct name="clk" input="dsp_core.clk" output="mult24x20_regio.CLK"/>
            <direct name="rst" input="dsp_core.reset" output="mult24x20_regio.RSTB"/>
            <direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_regio.A[0:23]"/>
            <direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_regio.B[0:19]"/>
            <direct name="out2out" input="mult24x20_regio.Y[0:43]" output="dsp_core.Y[0:43]"/>
          </interconnect>
        </mode>
        <mode name="mac12x10_mult12x10">
          <pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="1">
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
          </pb_type>
          <pb_type name="mult12x10" blif_model=".subckt mult12x10" num_pb="1">
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult12x10.A" out_port="mult12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult12x10.B" out_port="mult12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="mult12x10[0].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="mult12x10[0].B[0:9]"/>
            <direct name="out2out_1" input="mult12x10[0].Y[0:21]" output="dsp_core.Y[22:43]"/>
          </interconnect>
        </mode>
        <mode name="mac12x10_half_mult12x10">
          <pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="1">
            <input name="A0" num_pins="12"/>
            <input name="B0" num_pins="10"/>
            <input name="A1" num_pins="12"/>
            <input name="B1" num_pins="10"/>
            <output name="Y" num_pins="22"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
          </pb_type>
          <pb_type name="half_mult12x10" blif_model=".subckt half_mult12x10" num_pb="2">
            <input name="A" num_pins="12"/>
            <input name="B" num_pins="10"/>
            <output name="Y" num_pins="11"/>
            <delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="half_mult12x10.A" out_port="half_mult12x10.Y"/>
            <delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="half_mult12x10.B" out_port="half_mult12x10.Y"/>
          </pb_type>
          <interconnect>
            <direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
            <direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
            <direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
            <direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
            <direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
            <direct name="a2a0_1" input="dsp_core.A[24:35]" output="half_mult12x10[0].A[0:11]"/>
            <direct name="b2b0_1" input="dsp_core.B[20:29]" output="half_mult12x10[0].B[0:9]"/>
            <direct name="out2out_1" input="half_mult12x10[0].Y[0:10]" output="dsp_core.Y[22:32]"/>
            <direct name="a2a0_2" input="dsp_core.A[36:47]" output="half_mult12x10[1].A[0:11]"/>
            <direct name="b2b0_2" input="dsp_core.B[30:39]" output="half_mult12x10[1].B[0:9]"/>
            <direct name="out2out_2" input="half_mult12x10[1].Y[0:10]" output="dsp_core.Y[33:43]"/>
          </interconnect>
        </mode>
      </pb_type>
      <interconnect>
        <complete name="clk2clk" input="dsp.lclk dsp.clk" output="dsp_core.clk">
          <delay_constant max="1.7508399999999999e-10" in_port="dsp.lclk dsp.clk" out_port="dsp_core.clk"/>
        </complete>
        <complete name="rst2rst" input="dsp.lreset dsp.reset" output="dsp_core.reset">
          <delay_constant max="4.72108e-11" in_port="dsp.lreset dsp.reset" out_port="dsp_core.reset"/>
        </complete>
        <direct name="a2a" input="dsp.a" output="dsp_core.A"/>
        <direct name="b2b" input="dsp.b" output="dsp_core.B"/>
        <direct name="out2out" input="dsp_core.Y[0:43]" output="dsp.q_o[0:43]"/>
      </interconnect>
      <!-- Place this multiplier block every 8 columns from (and including) the sixth column -->
      <power method="sum-of-children"/>
    </pb_type>
    <!-- Define fracturable multiplier end -->
    <!-- Define fracturable RAM9K begin -->
    <pb_type name="ram9k">
      <input name="raddr_i" num_pins="11"/>
      <input name="waddr_i" num_pins="11"/>
      <input name="data_i" num_pins="36"/>
      <input name="bwen_ni" num_pins="36"/>
      <input name="wen_ni" num_pins="1"/>
      <input name="ren_ni" num_pins="1"/>
      <!-- Entry for clock/reset signals that is generated by internal resources -->
      <input name="lclk" num_pins="1"/>
      <input name="lreset" num_pins="1"/>
      <input name="mem_index" num_pins="8" is_non_clock_global="true"/>
      <output name="q_o" num_pins="36"/>
      <clock name="clk" num_pins="8"/>
      <!-- Define a core pb_type here in case we need local routing RAM9K -->
      <pb_type name="ram9k_core" num_pb="1">
        <input name="raddr_i" num_pins="11"/>
        <input name="waddr_i" num_pins="11"/>
        <input name="data_i" num_pins="36"/>
        <input name="bwen_ni" num_pins="36"/>
        <input name="wen_ni" num_pins="1"/>
        <input name="ren_ni" num_pins="1"/>
        <input name="mem_index" num_pins="8"/>
        <output name="q_o" num_pins="36"/>
        <clock name="wclk_i" num_pins="1"/>
        <clock name="rclk_i" num_pins="1"/>
        <mode name="physical" disable_packing="true">
          <pb_type name="frac_ram9k" blif_model=".subckt dpram256x36_phy" num_pb="1">
            <input name="raddr_i" num_pins="11"/>
            <input name="waddr_i" num_pins="11"/>
            <input name="data_i" num_pins="36"/>
            <input name="bwen_ni" num_pins="36"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <input name="mem_index" num_pins="8"/>
            <output name="q_o" num_pins="36"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="5.73216e-11" port="frac_ram9k.raddr_i" clock="rclk_i"/>
            <T_setup value="8.75742e-11" port="frac_ram9k.waddr_i" clock="wclk_i"/>
            <T_setup value="6.685e-11" port="frac_ram9k.data_i" clock="wclk_i"/>
            <T_setup value="5.1234399999999994e-11" port="frac_ram9k.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="frac_ram9k.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="frac_ram9k.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="frac_ram9k.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="frac_ram9k.waddr_i" clock="wclk_i"/>
            <T_hold value="5.31146e-11" port="frac_ram9k.data_i" clock="wclk_i"/>
            <T_hold value="3.9590599999999993e-11" port="frac_ram9k.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="frac_ram9k.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="frac_ram9k.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="frac_ram9k.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i" output="frac_ram9k.raddr_i"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i" output="frac_ram9k.waddr_i"/>
            <direct name="data_i" input="ram9k_core.data_i" output="frac_ram9k.data_i"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni" output="frac_ram9k.bwen_ni"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="frac_ram9k.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="frac_ram9k.ren_ni"/>
            <direct name="mem_index" input="ram9k_core.mem_index" output="frac_ram9k.mem_index"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="frac_ram9k.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="frac_ram9k.rclk_i"/>
            <direct name="q_o" input="frac_ram9k.q_o" output="ram9k_core.q_o"/>
          </interconnect>
        </mode>
        <mode name="dpram256x36">
          <pb_type name="dpram256x36" blif_model=".subckt dpram256x36" num_pb="1">
            <input name="raddr_i" num_pins="8"/>
            <input name="waddr_i" num_pins="8"/>
            <input name="data_i" num_pins="36"/>
            <input name="bwen_ni" num_pins="36"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="36"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="5.73216e-11" port="dpram256x36.raddr_i" clock="rclk_i"/>
            <T_setup value="8.75742e-11" port="dpram256x36.waddr_i" clock="wclk_i"/>
            <T_setup value="6.685e-11" port="dpram256x36.data_i" clock="wclk_i"/>
            <T_setup value="5.1234399999999994e-11" port="dpram256x36.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram256x36.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram256x36.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram256x36.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram256x36.waddr_i" clock="wclk_i"/>
            <T_hold value="5.31146e-11" port="dpram256x36.data_i" clock="wclk_i"/>
            <T_hold value="3.9590599999999993e-11" port="dpram256x36.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram256x36.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram256x36.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36.raddr_i[0:7]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36.waddr_i[0:7]"/>
            <direct name="data_i" input="ram9k_core.data_i" output="dpram256x36.data_i"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36.bwen_ni"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36.rclk_i"/>
            <direct name="q_o" input="dpram256x36.q_o" output="ram9k_core.q_o"/>
          </interconnect>
        </mode>
        <mode name="dpram256x36_wclkn">
          <pb_type name="dpram256x36_wclkn" blif_model=".subckt dpram256x36_wclkn" num_pb="1">
            <input name="raddr_i" num_pins="8"/>
            <input name="waddr_i" num_pins="8"/>
            <input name="data_i" num_pins="36"/>
            <input name="bwen_ni" num_pins="36"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="36"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="5.73216e-11" port="dpram256x36_wclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="8.75742e-11" port="dpram256x36_wclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="6.685e-11" port="dpram256x36_wclkn.data_i" clock="wclk_i"/>
            <T_setup value="5.1234399999999994e-11" port="dpram256x36_wclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram256x36_wclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram256x36_wclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram256x36_wclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram256x36_wclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.31146e-11" port="dpram256x36_wclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.9590599999999993e-11" port="dpram256x36_wclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram256x36_wclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram256x36_wclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_wclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_wclkn.raddr_i[0:7]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_wclkn.waddr_i[0:7]"/>
            <direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_wclkn.data_i"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_wclkn.bwen_ni"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_wclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_wclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_wclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_wclkn.rclk_i"/>
            <direct name="q_o" input="dpram256x36_wclkn.q_o" output="ram9k_core.q_o"/>
          </interconnect>
        </mode>
        <mode name="dpram256x36_rclkn">
          <pb_type name="dpram256x36_rclkn" blif_model=".subckt dpram256x36_rclkn" num_pb="1">
            <input name="raddr_i" num_pins="8"/>
            <input name="waddr_i" num_pins="8"/>
            <input name="data_i" num_pins="36"/>
            <input name="bwen_ni" num_pins="36"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="36"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="5.73216e-11" port="dpram256x36_rclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="8.75742e-11" port="dpram256x36_rclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="6.685e-11" port="dpram256x36_rclkn.data_i" clock="wclk_i"/>
            <T_setup value="5.1234399999999994e-11" port="dpram256x36_rclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram256x36_rclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram256x36_rclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram256x36_rclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram256x36_rclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.31146e-11" port="dpram256x36_rclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.9590599999999993e-11" port="dpram256x36_rclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram256x36_rclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram256x36_rclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_rclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_rclkn.raddr_i[0:7]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_rclkn.waddr_i[0:7]"/>
            <direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_rclkn.data_i"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_rclkn.bwen_ni"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_rclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_rclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_rclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_rclkn.rclk_i"/>
            <direct name="q_o" input="dpram256x36_rclkn.q_o" output="ram9k_core.q_o"/>
          </interconnect>
        </mode>
        <mode name="dpram256x36_rwclkn">
          <pb_type name="dpram256x36_rwclkn" blif_model=".subckt dpram256x36_rwclkn" num_pb="1">
            <input name="raddr_i" num_pins="8"/>
            <input name="waddr_i" num_pins="8"/>
            <input name="data_i" num_pins="36"/>
            <input name="bwen_ni" num_pins="36"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="36"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="5.73216e-11" port="dpram256x36_rwclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="8.75742e-11" port="dpram256x36_rwclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="6.685e-11" port="dpram256x36_rwclkn.data_i" clock="wclk_i"/>
            <T_setup value="5.1234399999999994e-11" port="dpram256x36_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram256x36_rwclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram256x36_rwclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram256x36_rwclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram256x36_rwclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.31146e-11" port="dpram256x36_rwclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.9590599999999993e-11" port="dpram256x36_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram256x36_rwclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram256x36_rwclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_rwclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_rwclkn.raddr_i[0:7]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_rwclkn.waddr_i[0:7]"/>
            <direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_rwclkn.data_i"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_rwclkn.bwen_ni"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_rwclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_rwclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_rwclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_rwclkn.rclk_i"/>
            <direct name="q_o" input="dpram256x36_rwclkn.q_o" output="ram9k_core.q_o"/>
          </interconnect>
        </mode>
        <mode name="dpram512x18">
          <pb_type name="dpram512x18" blif_model=".subckt dpram512x18" num_pb="1">
            <input name="raddr_i" num_pins="9"/>
            <input name="waddr_i" num_pins="9"/>
            <input name="data_i" num_pins="18"/>
            <input name="bwen_ni" num_pins="18"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="18"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="1.043308e-10" port="dpram512x18.raddr_i" clock="rclk_i"/>
            <T_setup value="1.28492e-10" port="dpram512x18.waddr_i" clock="wclk_i"/>
            <T_setup value="7.862819999999999e-11" port="dpram512x18.data_i" clock="wclk_i"/>
            <T_setup value="4.5207399999999997e-11" port="dpram512x18.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram512x18.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram512x18.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram512x18.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram512x18.waddr_i" clock="wclk_i"/>
            <T_hold value="5.69814e-11" port="dpram512x18.data_i" clock="wclk_i"/>
            <T_hold value="3.846359999999999e-11" port="dpram512x18.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram512x18.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram512x18.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18.raddr_i[0:8]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18.waddr_i[0:8]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18.data_i[0:17]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18.bwen_ni[0:17]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18.rclk_i"/>
            <direct name="q_o" input="dpram512x18.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
          </interconnect>
        </mode>
        <mode name="dpram512x18_wclkn">
          <pb_type name="dpram512x18_wclkn" blif_model=".subckt dpram512x18_wclkn" num_pb="1">
            <input name="raddr_i" num_pins="9"/>
            <input name="waddr_i" num_pins="9"/>
            <input name="data_i" num_pins="18"/>
            <input name="bwen_ni" num_pins="18"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="18"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="1.043308e-10" port="dpram512x18_wclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="1.28492e-10" port="dpram512x18_wclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="7.862819999999999e-11" port="dpram512x18_wclkn.data_i" clock="wclk_i"/>
            <T_setup value="4.5207399999999997e-11" port="dpram512x18_wclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram512x18_wclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram512x18_wclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram512x18_wclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram512x18_wclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.69814e-11" port="dpram512x18_wclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.846359999999999e-11" port="dpram512x18_wclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram512x18_wclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram512x18_wclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_wclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_wclkn.raddr_i[0:8]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_wclkn.waddr_i[0:8]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_wclkn.data_i[0:17]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_wclkn.bwen_ni[0:17]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_wclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_wclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_wclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_wclkn.rclk_i"/>
            <direct name="q_o" input="dpram512x18_wclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
          </interconnect>
        </mode>
        <mode name="dpram512x18_rclkn">
          <pb_type name="dpram512x18_rclkn" blif_model=".subckt dpram512x18_rclkn" num_pb="1">
            <input name="raddr_i" num_pins="9"/>
            <input name="waddr_i" num_pins="9"/>
            <input name="data_i" num_pins="18"/>
            <input name="bwen_ni" num_pins="18"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="18"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="1.043308e-10" port="dpram512x18_rclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="1.28492e-10" port="dpram512x18_rclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="7.862819999999999e-11" port="dpram512x18_rclkn.data_i" clock="wclk_i"/>
            <T_setup value="4.5207399999999997e-11" port="dpram512x18_rclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram512x18_rclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram512x18_rclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram512x18_rclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram512x18_rclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.69814e-11" port="dpram512x18_rclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.846359999999999e-11" port="dpram512x18_rclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram512x18_rclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram512x18_rclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_rclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_rclkn.raddr_i[0:8]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_rclkn.waddr_i[0:8]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_rclkn.data_i[0:17]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_rclkn.bwen_ni[0:17]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_rclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_rclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_rclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_rclkn.rclk_i"/>
            <direct name="q_o" input="dpram512x18_rclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
          </interconnect>
        </mode>
        <mode name="dpram512x18_rwclkn">
          <pb_type name="dpram512x18_rwclkn" blif_model=".subckt dpram512x18_rwclkn" num_pb="1">
            <input name="raddr_i" num_pins="9"/>
            <input name="waddr_i" num_pins="9"/>
            <input name="data_i" num_pins="18"/>
            <input name="bwen_ni" num_pins="18"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="18"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="1.043308e-10" port="dpram512x18_rwclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="1.28492e-10" port="dpram512x18_rwclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="7.862819999999999e-11" port="dpram512x18_rwclkn.data_i" clock="wclk_i"/>
            <T_setup value="4.5207399999999997e-11" port="dpram512x18_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="7.4319e-11" port="dpram512x18_rwclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="4.71142e-11" port="dpram512x18_rwclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="3.98762e-11" port="dpram512x18_rwclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="5.1976399999999994e-11" port="dpram512x18_rwclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="5.69814e-11" port="dpram512x18_rwclkn.data_i" clock="wclk_i"/>
            <T_hold value="3.846359999999999e-11" port="dpram512x18_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="4.905039999999999e-11" port="dpram512x18_rwclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="3.4978999999999996e-11" port="dpram512x18_rwclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_rwclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_rwclkn.raddr_i[0:8]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_rwclkn.waddr_i[0:8]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_rwclkn.data_i[0:17]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_rwclkn.bwen_ni[0:17]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_rwclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_rwclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_rwclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_rwclkn.rclk_i"/>
            <direct name="q_o" input="dpram512x18_rwclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
          </interconnect>
        </mode>
        <mode name="dpram1024x9">
          <pb_type name="dpram1024x9" blif_model=".subckt dpram1024x9" num_pb="1">
            <input name="raddr_i" num_pins="10"/>
            <input name="waddr_i" num_pins="10"/>
            <input name="data_i" num_pins="9"/>
            <input name="bwen_ni" num_pins="9"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="9"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram1024x9.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram1024x9.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram1024x9.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram1024x9.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram1024x9.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram1024x9.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram1024x9.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram1024x9.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram1024x9.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram1024x9.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram1024x9.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram1024x9.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9.raddr_i[0:9]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9.waddr_i[0:9]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9.data_i[0:8]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9.bwen_ni[0:8]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9.rclk_i"/>
            <direct name="q_o" input="dpram1024x9.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
          </interconnect>
        </mode>
        <mode name="dpram1024x9_wclkn">
          <pb_type name="dpram1024x9_wclkn" blif_model=".subckt dpram1024x9_wclkn" num_pb="1">
            <input name="raddr_i" num_pins="10"/>
            <input name="waddr_i" num_pins="10"/>
            <input name="data_i" num_pins="9"/>
            <input name="bwen_ni" num_pins="9"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="9"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram1024x9_wclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram1024x9_wclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram1024x9_wclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram1024x9_wclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram1024x9_wclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram1024x9_wclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram1024x9_wclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram1024x9_wclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram1024x9_wclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram1024x9_wclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram1024x9_wclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram1024x9_wclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_wclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_wclkn.raddr_i[0:9]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_wclkn.waddr_i[0:9]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_wclkn.data_i[0:8]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_wclkn.bwen_ni[0:8]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_wclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_wclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_wclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_wclkn.rclk_i"/>
            <direct name="q_o" input="dpram1024x9_wclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
          </interconnect>
        </mode>
        <mode name="dpram1024x9_rclkn">
          <pb_type name="dpram1024x9_rclkn" blif_model=".subckt dpram1024x9_rclkn" num_pb="1">
            <input name="raddr_i" num_pins="10"/>
            <input name="waddr_i" num_pins="10"/>
            <input name="data_i" num_pins="9"/>
            <input name="bwen_ni" num_pins="9"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="9"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram1024x9_rclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram1024x9_rclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram1024x9_rclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram1024x9_rclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram1024x9_rclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram1024x9_rclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram1024x9_rclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram1024x9_rclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram1024x9_rclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram1024x9_rclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram1024x9_rclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram1024x9_rclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_rclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_rclkn.raddr_i[0:9]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_rclkn.waddr_i[0:9]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_rclkn.data_i[0:8]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_rclkn.bwen_ni[0:8]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_rclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_rclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_rclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_rclkn.rclk_i"/>
            <direct name="q_o" input="dpram1024x9_rclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
          </interconnect>
        </mode>
        <mode name="dpram1024x9_rwclkn">
          <pb_type name="dpram1024x9_rwclkn" blif_model=".subckt dpram1024x9_rwclkn" num_pb="1">
            <input name="raddr_i" num_pins="10"/>
            <input name="waddr_i" num_pins="10"/>
            <input name="data_i" num_pins="9"/>
            <input name="bwen_ni" num_pins="9"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="9"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram1024x9_rwclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram1024x9_rwclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram1024x9_rwclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram1024x9_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram1024x9_rwclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram1024x9_rwclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram1024x9_rwclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram1024x9_rwclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram1024x9_rwclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram1024x9_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram1024x9_rwclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram1024x9_rwclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_rwclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_rwclkn.raddr_i[0:9]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_rwclkn.waddr_i[0:9]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_rwclkn.data_i[0:8]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_rwclkn.bwen_ni[0:8]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_rwclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_rwclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_rwclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_rwclkn.rclk_i"/>
            <direct name="q_o" input="dpram1024x9_rwclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
          </interconnect>
        </mode>
        <mode name="dpram2048x4">
          <pb_type name="dpram2048x4" blif_model=".subckt dpram2048x4" num_pb="1">
            <input name="raddr_i" num_pins="11"/>
            <input name="waddr_i" num_pins="11"/>
            <input name="data_i" num_pins="4"/>
            <input name="bwen_ni" num_pins="4"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="4"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram2048x4.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram2048x4.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram2048x4.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram2048x4.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram2048x4.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram2048x4.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram2048x4.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram2048x4.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram2048x4.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram2048x4.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram2048x4.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram2048x4.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4.raddr_i[0:10]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4.waddr_i[0:10]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4.data_i[0:3]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4.bwen_ni[0:3]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4.rclk_i"/>
            <direct name="q_o" input="dpram2048x4.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
          </interconnect>
        </mode>
        <mode name="dpram2048x4_wclkn">
          <pb_type name="dpram2048x4_wclkn" blif_model=".subckt dpram2048x4_wclkn" num_pb="1">
            <input name="raddr_i" num_pins="11"/>
            <input name="waddr_i" num_pins="11"/>
            <input name="data_i" num_pins="4"/>
            <input name="bwen_ni" num_pins="4"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="4"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram2048x4_wclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram2048x4_wclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram2048x4_wclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram2048x4_wclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram2048x4_wclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram2048x4_wclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram2048x4_wclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram2048x4_wclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram2048x4_wclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram2048x4_wclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram2048x4_wclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram2048x4_wclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_wclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_wclkn.raddr_i[0:10]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_wclkn.waddr_i[0:10]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_wclkn.data_i[0:3]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_wclkn.bwen_ni[0:3]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_wclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_wclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_wclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_wclkn.rclk_i"/>
            <direct name="q_o" input="dpram2048x4_wclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
          </interconnect>
        </mode>
        <mode name="dpram2048x4_rclkn">
          <pb_type name="dpram2048x4_rclkn" blif_model=".subckt dpram2048x4_rclkn" num_pb="1">
            <input name="raddr_i" num_pins="11"/>
            <input name="waddr_i" num_pins="11"/>
            <input name="data_i" num_pins="4"/>
            <input name="bwen_ni" num_pins="4"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="4"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram2048x4_rclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram2048x4_rclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram2048x4_rclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram2048x4_rclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram2048x4_rclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram2048x4_rclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram2048x4_rclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram2048x4_rclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram2048x4_rclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram2048x4_rclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram2048x4_rclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram2048x4_rclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_rclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_rclkn.raddr_i[0:10]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_rclkn.waddr_i[0:10]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_rclkn.data_i[0:3]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_rclkn.bwen_ni[0:3]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_rclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_rclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_rclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_rclkn.rclk_i"/>
            <direct name="q_o" input="dpram2048x4_rclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
          </interconnect>
        </mode>
        <mode name="dpram2048x4_rwclkn">
          <pb_type name="dpram2048x4_rwclkn" blif_model=".subckt dpram2048x4_rwclkn" num_pb="1">
            <input name="raddr_i" num_pins="11"/>
            <input name="waddr_i" num_pins="11"/>
            <input name="data_i" num_pins="4"/>
            <input name="bwen_ni" num_pins="4"/>
            <input name="wen_ni" num_pins="1"/>
            <input name="ren_ni" num_pins="1"/>
            <output name="q_o" num_pins="4"/>
            <clock name="rclk_i" num_pins="1"/>
            <clock name="wclk_i" num_pins="1"/>
            <T_setup value="2.904e-10" port="dpram2048x4_rwclkn.raddr_i" clock="rclk_i"/>
            <T_setup value="2.379e-10" port="dpram2048x4_rwclkn.waddr_i" clock="wclk_i"/>
            <T_setup value="2.108e-10" port="dpram2048x4_rwclkn.data_i" clock="wclk_i"/>
            <T_setup value="1.944e-10" port="dpram2048x4_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_setup value="2.242e-10" port="dpram2048x4_rwclkn.wen_ni" clock="wclk_i"/>
            <T_setup value="2.211e-10" port="dpram2048x4_rwclkn.ren_ni" clock="rclk_i"/>
            <T_hold value="2.46e-10" port="dpram2048x4_rwclkn.raddr_i" clock="rclk_i"/>
            <T_hold value="2.269e-10" port="dpram2048x4_rwclkn.waddr_i" clock="wclk_i"/>
            <T_hold value="2.386e-10" port="dpram2048x4_rwclkn.data_i" clock="wclk_i"/>
            <T_hold value="2.431e-10" port="dpram2048x4_rwclkn.bwen_ni" clock="wclk_i"/>
            <T_hold value="9.11e-11" port="dpram2048x4_rwclkn.wen_ni" clock="wclk_i"/>
            <T_hold value="9.34e-11" port="dpram2048x4_rwclkn.ren_ni" clock="rclk_i"/>
            <T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_rwclkn.q_o" clock="rclk_i"/>
          </pb_type>
          <interconnect>
            <direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_rwclkn.raddr_i[0:10]"/>
            <direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_rwclkn.waddr_i[0:10]"/>
            <direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_rwclkn.data_i[0:3]"/>
            <direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_rwclkn.bwen_ni[0:3]"/>
            <direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_rwclkn.wen_ni"/>
            <direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_rwclkn.ren_ni"/>
            <direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_rwclkn.wclk_i"/>
            <direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_rwclkn.rclk_i"/>
            <direct name="q_o" input="dpram2048x4_rwclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
          </interconnect>
        </mode>
      </pb_type>
      <interconnect>
        <complete name="rclk" input="ram9k.lclk ram9k.clk" output="ram9k_core.rclk_i">
          <delay_constant max="1.317428e-10" in_port="ram9k.lclk ram9k.clk" out_port="ram9k_core.rclk_i"/>
        </complete>
        <complete name="wclk" input="ram9k.lclk ram9k.clk" output="ram9k_core.wclk_i">
          <delay_constant max="1.270374e-10" in_port="ram9k.lclk ram9k.clk" out_port="ram9k_core.wclk_i"/>
        </complete>
        <direct name="raddr_i" input="ram9k.raddr_i" output="ram9k_core.raddr_i"/>
        <direct name="waddr_i" input="ram9k.waddr_i" output="ram9k_core.waddr_i"/>
        <direct name="data_i" input="ram9k.data_i" output="ram9k_core.data_i"/>
        <direct name="bwen_ni" input="ram9k.bwen_ni" output="ram9k_core.bwen_ni"/>
        <direct name="wen_ni" input="ram9k.wen_ni" output="ram9k_core.wen_ni"/>
        <direct name="ren_ni" input="ram9k.ren_ni" output="ram9k_core.ren_ni"/>
        <direct name="mem_index" input="ram9k.mem_index" output="ram9k_core.mem_index"/>
        <direct name="q_o" input="ram9k_core.q_o[0:35]" output="ram9k.q_o[0:35]"/>
      </interconnect>
    </pb_type>
    <!-- Define fracturable RAM9K end -->
  </complexblocklist>

  <gsb_arch pbtype_name="clb">
    <omux name="oxbar" pbtype_name="clb memory io mult_36" mux_nums="16" arch_omux_switch="only_mux">
      <from total_froms="24" num_foreach="12" offset="12"/>
      <multistage_muxs>
        <first_stage switch_name="only_mux">
          <mux name="OG_1ST_0">
            <from type="pb" name="clb" from_detail="mux_o:1"/>
            <from type="pb" name="clb" from_detail="o:0"/>
            <from type="pb" name="clb" from_detail="q:0"/>
            <from type="pb" name="clb" from_detail="q:1"/>
          </mux>
<mux name="OG_1ST_1">
<from type="pb" name="clb" from_detail="mux_o:1"/>
<from type="pb" name="clb" from_detail="o:0"/>
<from type="pb" name="clb" from_detail="o:1"/>
<from type="pb" name="clb" from_detail="q:0"/>
</mux>
<mux name="OG_1ST_2">
<from type="pb" name="clb" from_detail="mux_o:0"/>
<from type="pb" name="clb" from_detail="o:0"/>
<from type="pb" name="clb" from_detail="o:1"/>
<from type="pb" name="clb" from_detail="q:1"/>
</mux>
<mux name="OG_1ST_3">
<from type="pb" name="clb" from_detail="mux_o:0"/>
<from type="pb" name="clb" from_detail="o:1"/>
<from type="pb" name="clb" from_detail="q:0"/>
<from type="pb" name="clb" from_detail="q:1"/>
</mux>
<mux name="OG_1ST_4">
<from type="pb" name="clb" from_detail="mux_o:3"/>
<from type="pb" name="clb" from_detail="o:2"/>
<from type="pb" name="clb" from_detail="q:2"/>
<from type="pb" name="clb" from_detail="q:3"/>
</mux>
<mux name="OG_1ST_5">
<from type="pb" name="clb" from_detail="mux_o:3"/>
<from type="pb" name="clb" from_detail="o:2"/>
<from type="pb" name="clb" from_detail="o:3"/>
<from type="pb" name="clb" from_detail="q:2"/>
</mux>
<mux name="OG_1ST_6">
<from type="pb" name="clb" from_detail="mux_o:2"/>
<from type="pb" name="clb" from_detail="o:2"/>
<from type="pb" name="clb" from_detail="o:3"/>
<from type="pb" name="clb" from_detail="q:3"/>
</mux>
<mux name="OG_1ST_7">
<from type="pb" name="clb" from_detail="mux_o:2"/>
<from type="pb" name="clb" from_detail="o:3"/>
<from type="pb" name="clb" from_detail="q:2"/>
<from type="pb" name="clb" from_detail="q:3"/>
</mux>
<mux name="OG_1ST_8">
<from type="pb" name="clb" from_detail="mux_o:5"/>
<from type="pb" name="clb" from_detail="o:4"/>
<from type="pb" name="clb" from_detail="q:4"/>
<from type="pb" name="clb" from_detail="q:5"/>
</mux>
<mux name="OG_1ST_9">
<from type="pb" name="clb" from_detail="mux_o:5"/>
<from type="pb" name="clb" from_detail="o:4"/>
<from type="pb" name="clb" from_detail="o:5"/>
<from type="pb" name="clb" from_detail="q:4"/>
</mux>
<mux name="OG_1ST_10">
<from type="pb" name="clb" from_detail="mux_o:4"/>
<from type="pb" name="clb" from_detail="o:4"/>
<from type="pb" name="clb" from_detail="o:5"/>
<from type="pb" name="clb" from_detail="q:5"/>
</mux>
<mux name="OG_1ST_11">
<from type="pb" name="clb" from_detail="mux_o:4"/>
<from type="pb" name="clb" from_detail="o:5"/>
<from type="pb" name="clb" from_detail="q:4"/>
<from type="pb" name="clb" from_detail="q:5"/>
</mux>
<mux name="OG_1ST_12">
<from type="pb" name="clb" from_detail="mux_o:7"/>
<from type="pb" name="clb" from_detail="o:6"/>
<from type="pb" name="clb" from_detail="q:6"/>
<from type="pb" name="clb" from_detail="q:7"/>
</mux>
<mux name="OG_1ST_13">
<from type="pb" name="clb" from_detail="mux_o:7"/>
<from type="pb" name="clb" from_detail="o:6"/>
<from type="pb" name="clb" from_detail="o:7"/>
<from type="pb" name="clb" from_detail="q:6"/>
</mux>
<mux name="OG_1ST_14">
<from type="pb" name="clb" from_detail="mux_o:6"/>
<from type="pb" name="clb" from_detail="o:6"/>
<from type="pb" name="clb" from_detail="o:7"/>
<from type="pb" name="clb" from_detail="q:7"/>
</mux>
<mux name="OG_1ST_15">
<from type="pb" name="clb" from_detail="mux_o:6"/>
<from type="pb" name="clb" from_detail="o:7"/>
<from type="pb" name="clb" from_detail="q:6"/>
<from type="pb" name="clb" from_detail="q:7"/>
</mux>
        </first_stage>
        <second_stage switch_name="only_mux">
<mux name="OG_0">
<from mux_name="OG_1ST_0 OG_1ST_4 OG_1ST_10 OG_1ST_14"/>
</mux>
<mux name="OG_1">
<from mux_name="OG_1ST_1 OG_1ST_5 OG_1ST_11 OG_1ST_15"/>
</mux>
<mux name="OG_2">
<from mux_name="OG_1ST_1 OG_1ST_5 OG_1ST_11 OG_1ST_15"/>
</mux>
<mux name="OG_3">
<from mux_name="OG_1ST_0 OG_1ST_4 OG_1ST_10 OG_1ST_14"/>
</mux>
<mux name="OG_4">
<from mux_name="OG_1ST_2 OG_1ST_6 OG_1ST_8 OG_1ST_12"/>
</mux>
<mux name="OG_5">
<from mux_name="OG_1ST_3 OG_1ST_7 OG_1ST_9 OG_1ST_13"/>
</mux>
<mux name="OG_6">
<from mux_name="OG_1ST_3 OG_1ST_7 OG_1ST_9 OG_1ST_13"/>
</mux>
<mux name="OG_7">
<from mux_name="OG_1ST_2 OG_1ST_6 OG_1ST_8 OG_1ST_12"/>
</mux>
        </second_stage>
      </multistage_muxs>
    </omux>
    <imux name="ixbar" pbtype_name="clb memory io mult_36" lut_group="1" arch_imux_switch="only_mux">
<group name="Ia Ic Ie Ig" mux_nums="8">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="1"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="1"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="1"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="1"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="pb" name="clb" total_froms="8" num_foreach="2" reuse="1" pin_types="q o mux_o"/>
<from type="omux" name="oxbar" total_froms="8" num_foreach="1" reuse="1"/>
<from type="glb" name="glb" total_froms="8" num_foreach="1" reuse="1"/>
</group>
<multistage_muxs>
<first_stage switch_name="only_mux">
<mux name="mux-0">
<from type="seg" name="l1" from_detail="W6 E12 W5" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_0" switchpoint="0"/>
</mux>
<mux name="mux-1">
<from type="seg" name="l1" from_detail="E12 N5 E11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-2">
<from type="seg" name="l1" from_detail="E5 S11 N4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 S5" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-3">
<from type="seg" name="l1" from_detail="W11 N4 S10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB1" switchpoint="0"/>
</mux>
<mux name="mux-4">
<from type="seg" name="l1" from_detail="E4 S10 E3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 S4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB2" switchpoint="0"/>
</mux>
<mux name="mux-5">
<from type="seg" name="l1" from_detail="W10 S3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N2" switchpoint="0"/>
</mux>
<mux name="mux-6">
<from type="seg" name="l1" from_detail="W3 N9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0 N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S4" switchpoint="0"/>
</mux>
<mux name="mux-7">
<from type="seg" name="l1" from_detail="E9 S2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_3" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N9" switchpoint="0"/>
</mux>
<mux name="mux-8">
<from type="seg" name="l1" from_detail="E2 W8 W1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_4" switchpoint="0"/>
</mux>
<mux name="mux-9">
<from type="seg" name="l1" from_detail="W8 S1 E7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-10">
<from type="seg" name="l1" from_detail="W1 N7 N0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 N1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-11">
<from type="seg" name="l1" from_detail="E7 S0 S6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 S6" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB5" switchpoint="0"/>
</mux>
<mux name="mux-12">
<from type="seg" name="l1" from_detail="W0 N6 E12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 N0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB6" switchpoint="0"/>
</mux>
<mux name="mux-13">
<from type="seg" name="l1" from_detail="E6 N12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 N5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E5" switchpoint="0"/>
</mux>
<mux name="mux-14">
<from type="seg" name="l1" from_detail="E12 S5" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4 S7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S4" switchpoint="0"/>
</mux>
<mux name="mux-15">
<from type="seg" name="l1" from_detail="W5 N11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_7" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="mux-16">
<from type="seg" name="l1" from_detail="W11 E4 W10" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_0" switchpoint="0"/>
</mux>
<mux name="mux-17">
<from type="seg" name="l1" from_detail="W4 N10 E3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-18">
<from type="seg" name="l1" from_detail="E10 N3 N9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 N5" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-19">
<from type="seg" name="l1" from_detail="E3 N9 S2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6 N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB1" switchpoint="0"/>
</mux>
<mux name="mux-20">
<from type="seg" name="l1" from_detail="E9 N2 E8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 N4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB2" switchpoint="0"/>
</mux>
<mux name="mux-21">
<from type="seg" name="l1" from_detail="E2 S8" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E5 S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="mux-22">
<from type="seg" name="l1" from_detail="W8 S1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0 S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N10" switchpoint="0"/>
</mux>
<mux name="mux-23">
<from type="seg" name="l1" from_detail="W1 S7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_3" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W12" switchpoint="0"/>
</mux>
<mux name="mux-24">
<from type="seg" name="l1" from_detail="E7 W0 W6" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_4" switchpoint="0"/>
</mux>
<mux name="mux-25">
<from type="seg" name="l1" from_detail="E0 S6 E12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-26">
<from type="seg" name="l1" from_detail="W6 S12 N5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 S1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-27">
<from type="seg" name="l1" from_detail="W12 S5 S11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2 S6" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB5" switchpoint="0"/>
</mux>
<mux name="mux-28">
<from type="seg" name="l1" from_detail="W5 S11 E4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 S0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB6" switchpoint="0"/>
</mux>
<mux name="mux-29">
<from type="seg" name="l1" from_detail="W11 N4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1 N5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W6" switchpoint="0"/>
</mux>
<mux name="mux-30">
<from type="seg" name="l1" from_detail="E4 N10" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4 N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S8" switchpoint="0"/>
</mux>
<mux name="mux-31">
<from type="seg" name="l1" from_detail="E10 N3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_7" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
</mux>
<mux name="mux-32">
<from type="seg" name="l1" from_detail="W3 E9 W2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_0" switchpoint="0"/>
</mux>
<mux name="mux-33">
<from type="seg" name="l1" from_detail="E9 N2 E8" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-34">
<from type="seg" name="l1" from_detail="E2 S8 N1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 S5" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-35">
<from type="seg" name="l1" from_detail="W8 N1 S7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB1" switchpoint="0"/>
</mux>
<mux name="mux-36">
<from type="seg" name="l1" from_detail="E1 S7 E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 S4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB2" switchpoint="0"/>
</mux>
<mux name="mux-37">
<from type="seg" name="l1" from_detail="W7 S0" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S6" switchpoint="0"/>
</mux>
<mux name="mux-38">
<from type="seg" name="l1" from_detail="W0 N6" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0 N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="mux-39">
<from type="seg" name="l1" from_detail="E6 S12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_3" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W11" switchpoint="0"/>
</mux>
<mux name="mux-40">
<from type="seg" name="l1" from_detail="E12 W5 W11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_4" switchpoint="0"/>
</mux>
<mux name="mux-41">
<from type="seg" name="l1" from_detail="W5 S11 E4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-42">
<from type="seg" name="l1" from_detail="W11 N4 N10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 N1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-43">
<from type="seg" name="l1" from_detail="E4 S10 S3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 S6" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB5" switchpoint="0"/>
</mux>
<mux name="mux-44">
<from type="seg" name="l1" from_detail="W10 N3 E9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 N0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB6" switchpoint="0"/>
</mux>
<mux name="mux-45">
<from type="seg" name="l1" from_detail="E3 N9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 N5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
</mux>
<mux name="mux-46">
<from type="seg" name="l1" from_detail="E9 S2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4 S7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W3" switchpoint="0"/>
</mux>
<mux name="mux-47">
<from type="seg" name="l1" from_detail="W2 N8" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_7" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="mux-48">
<from type="seg" name="l1" from_detail="W8 E1 W7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_0" switchpoint="0"/>
</mux>
<mux name="mux-49">
<from type="seg" name="l1" from_detail="W1 N7 E0" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-50">
<from type="seg" name="l1" from_detail="E7 N0 N6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2 N5" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB0" switchpoint="0"/>
</mux>
<mux name="mux-51">
<from type="seg" name="l1" from_detail="E0 N6 S12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6 N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB1" switchpoint="0"/>
</mux>
<mux name="mux-52">
<from type="seg" name="l1" from_detail="E6 N12 E5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1 N4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB2" switchpoint="0"/>
</mux>
<mux name="mux-53">
<from type="seg" name="l1" from_detail="E12 S5" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E5 S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W12" switchpoint="0"/>
</mux>
<mux name="mux-54">
<from type="seg" name="l1" from_detail="W5 S11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0 S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W4" switchpoint="0"/>
</mux>
<mux name="mux-55">
<from type="seg" name="l1" from_detail="W11 S4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_3" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N10" switchpoint="0"/>
</mux>
<mux name="mux-56">
<from type="seg" name="l1" from_detail="E4 W10 W3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_4" switchpoint="0"/>
</mux>
<mux name="mux-57">
<from type="seg" name="l1" from_detail="E10 S3 E9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-58">
<from type="seg" name="l1" from_detail="W3 S9 N2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6 S1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB4" switchpoint="0"/>
</mux>
<mux name="mux-59">
<from type="seg" name="l1" from_detail="W9 S2 S8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2 S6" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB5" switchpoint="0"/>
</mux>
<mux name="mux-60">
<from type="seg" name="l1" from_detail="W2 S8 E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5 S0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
<from type="glb" name="glb" from_detail="GLB6" switchpoint="0"/>
</mux>
<mux name="mux-61">
<from type="seg" name="l1" from_detail="W8 N1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1 N5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S8" switchpoint="0"/>
</mux>
<mux name="mux-62">
<from type="seg" name="l1" from_detail="E1 N7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4 N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_6" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W2" switchpoint="0"/>
</mux>
<mux name="mux-63">
<from type="seg" name="l1" from_detail="E7 N0" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_7" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S4" switchpoint="0"/>
</mux>
        </first_stage>
        <second_stage>
<mux name="b0-Ia" to_pin="Ia:0">
<from mux_name="mux-1 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ia" to_pin="Ia:1">
<from mux_name="mux-9 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ia" to_pin="Ia:2">
<from mux_name="mux-17 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ia" to_pin="Ia:3">
<from mux_name="mux-25 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ia" to_pin="Ia:4">
<from mux_name="mux-33 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ia" to_pin="Ia:5">
<from mux_name="mux-41 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ia" to_pin="x:0">
<from mux_name="mux-49 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ia" to_pin="i:0">
<from mux_name="mux-57 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Ib" to_pin="Ib:0">
<from mux_name="mux-0 mux-2 mux-3 mux-4 mux-5 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ib" to_pin="Ib:1">
<from mux_name="mux-8 mux-10 mux-11 mux-12 mux-13 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ib" to_pin="Ib:2">
<from mux_name="mux-16 mux-18 mux-19 mux-20 mux-21 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ib" to_pin="Ib:3">
<from mux_name="mux-24 mux-26 mux-27 mux-28 mux-29 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ib" to_pin="Ib:4">
<from mux_name="mux-32 mux-34 mux-35 mux-36 mux-37 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ib" to_pin="Ib:5">
<from mux_name="mux-40 mux-42 mux-43 mux-44 mux-45 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ib" to_pin="x:1">
<from mux_name="mux-48 mux-50 mux-51 mux-52 mux-53 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ib" to_pin="i:1">
<from mux_name="mux-56 mux-58 mux-59 mux-60 mux-61 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Ic" to_pin="Ic:0">
<from mux_name="mux-0 mux-1 mux-3 mux-4 mux-5 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ic" to_pin="Ic:1">
<from mux_name="mux-8 mux-9 mux-11 mux-12 mux-13 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ic" to_pin="Ic:2">
<from mux_name="mux-16 mux-17 mux-19 mux-20 mux-21 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ic" to_pin="Ic:3">
<from mux_name="mux-24 mux-25 mux-27 mux-28 mux-29 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ic" to_pin="Ic:4">
<from mux_name="mux-32 mux-33 mux-35 mux-36 mux-37 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ic" to_pin="Ic:5">
<from mux_name="mux-40 mux-41 mux-43 mux-44 mux-45 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ic" to_pin="x:2">
<from mux_name="mux-48 mux-49 mux-51 mux-52 mux-53 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ic" to_pin="i:2">
<from mux_name="mux-56 mux-57 mux-59 mux-60 mux-61 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Id" to_pin="Id:0">
<from mux_name="mux-0 mux-1 mux-2 mux-4 mux-5 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Id" to_pin="Id:1">
<from mux_name="mux-8 mux-9 mux-10 mux-12 mux-13 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Id" to_pin="Id:2">
<from mux_name="mux-16 mux-17 mux-18 mux-20 mux-21 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Id" to_pin="Id:3">
<from mux_name="mux-24 mux-25 mux-26 mux-28 mux-29 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Id" to_pin="Id:4">
<from mux_name="mux-32 mux-33 mux-34 mux-36 mux-37 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Id" to_pin="Id:5">
<from mux_name="mux-40 mux-41 mux-42 mux-44 mux-45 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Id" to_pin="x:3">
<from mux_name="mux-48 mux-49 mux-50 mux-52 mux-53 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Id" to_pin="i:3">
<from mux_name="mux-56 mux-57 mux-58 mux-60 mux-61 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Ie" to_pin="Ie:0">
<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-5 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ie" to_pin="Ie:1">
<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-13 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ie" to_pin="Ie:2">
<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-21 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ie" to_pin="Ie:3">
<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-29 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ie" to_pin="Ie:4">
<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-37 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ie" to_pin="Ie:5">
<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-45 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ie" to_pin="x:4">
<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-53 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ie" to_pin="i:4">
<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-61 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-If" to_pin="If:0">
<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-6 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-If" to_pin="If:1">
<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-14 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-If" to_pin="If:2">
<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-22 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-If" to_pin="If:3">
<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-30 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-If" to_pin="If:4">
<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-38 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-If" to_pin="If:5">
<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-46 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-If" to_pin="x:5">
<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-54 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-If" to_pin="i:5">
<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-62 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Ig" to_pin="Ig:0">
<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-7"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ig" to_pin="Ig:1">
<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-15"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ig" to_pin="Ig:2">
<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-23"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ig" to_pin="Ig:3">
<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-31"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ig" to_pin="Ig:4">
<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-39"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ig" to_pin="Ig:5">
<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-47"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ig" to_pin="x:6">
<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-55"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ig" to_pin="i:6">
<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-63"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
<mux name="b0-Ih" to_pin="Ih:0">
<from mux_name="mux-0 mux-1 mux-2 mux-3 mux-4 mux-5 mux-6"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
</mux>
<mux name="b1-Ih" to_pin="Ih:1">
<from mux_name="mux-8 mux-9 mux-10 mux-11 mux-12 mux-13 mux-14"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
</mux>
<mux name="b2-Ih" to_pin="Ih:2">
<from mux_name="mux-16 mux-17 mux-18 mux-19 mux-20 mux-21 mux-22"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
</mux>
<mux name="b3-Ih" to_pin="Ih:3">
<from mux_name="mux-24 mux-25 mux-26 mux-27 mux-28 mux-29 mux-30"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
</mux>
<mux name="b4-Ih" to_pin="Ih:4">
<from mux_name="mux-32 mux-33 mux-34 mux-35 mux-36 mux-37 mux-38"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
</mux>
<mux name="b5-Ih" to_pin="Ih:5">
<from mux_name="mux-40 mux-41 mux-42 mux-43 mux-44 mux-45 mux-46"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
</mux>
<mux name="x-Ih" to_pin="x:7">
<from mux_name="mux-48 mux-49 mux-50 mux-51 mux-52 mux-53 mux-54"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
</mux>
<mux name="i-Ih" to_pin="i:7">
<from mux_name="mux-56 mux-57 mux-58 mux-59 mux-60 mux-61 mux-62"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
</mux>
</second_stage>
<glb_stage switch_name="only_mux">
<mux name="GLB0">
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="GLB1">
<from type="seg" name="l1" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="GLB2">
<from type="seg" name="l1" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="GLB3">
<from type="seg" name="l2" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W4" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="GLB4">
<from type="seg" name="l1" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N6" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="GLB5">
<from type="seg" name="l1" from_detail="N7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="GLB6">
<from type="seg" name="l3" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S8" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="GLB7">
<from type="seg" name="l1" from_detail="S9" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W10" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="GLB8">
<from type="seg" name="l1" from_detail="W11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="GLB9">
<from type="seg" name="l2" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E12" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="GLB10">
<from type="seg" name="l1" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l1" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="GLB11">
<from type="seg" name="l1" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W3" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="GLB12">
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l1" from_detail="N3" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="GLB13">
<from type="seg" name="l1" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l1" from_detail="E5" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="GLB14">
<from type="seg" name="l1" from_detail="E6" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="GLB15">
<from type="seg" name="l2" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l1" from_detail="W7" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
</glb_stage>
</multistage_muxs>
</imux>
<gsb name="gsb" pbtype_name="clb memory io mult_36" gsb_seg_group="5">
<seg_group name="l1" track_nums="13">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="1"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="1"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="1"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="1"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="pb" name="clb" total_froms="8" num_foreach="2" reuse="1" pin_types="q o mux_o"/>
<from type="cas" name="cas" total_froms="8" num_foreach="1" reuse="1"/>
</seg_group>
<seg_group name="l2" track_nums="3">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="1"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="1"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="1"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="1"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="pb" name="clb" total_froms="8" num_foreach="2" reuse="1" pin_types="q"/>
<from type="cas" name="cas" total_froms="8" num_foreach="1" reuse="1"/>
</seg_group>
<seg_group name="l3" track_nums="8">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="1"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="1"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="1"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="1"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="pb" name="clb" total_froms="8" num_foreach="2" reuse="1" pin_types="q o mux_o"/>
<from type="cas" name="cas" total_froms="8" num_foreach="1" reuse="1"/>
</seg_group>
<seg_group name="l4" track_nums="4">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="1"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="1"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="1"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="1"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="cas" name="cas" total_froms="8" num_foreach="1" reuse="1"/>
</seg_group>
<seg_group name="l8" track_nums="2">
<from type="seg" name="l1" total_froms="13" num_foreach="13" reuse="0"/>
<from type="seg" name="l2" total_froms="3" num_foreach="3" reuse="0"/>
<from type="seg" name="l3" total_froms="8" num_foreach="8" reuse="0"/>
<from type="seg" name="l4" total_froms="4" num_foreach="4" reuse="0"/>
<from type="seg" name="l8" total_froms="2" num_foreach="2" reuse="0"/>
<from type="pb" name="clb" total_froms="8" num_foreach="2" reuse="0" pin_types="q o"/>
<from type="cas" name="cas" total_froms="8" num_foreach="1" reuse="0"/>
</seg_group>
<multistage_muxs>
<first_stage switch_name="only_mux">
<mux name="mux_0">
<from type="seg" name="l1" from_detail="W0 W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
</mux>
<mux name="mux_1">
<from type="seg" name="l1" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
</mux>
<mux name="mux_2">
<from type="seg" name="l1" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
</mux>
<mux name="mux_3">
<from type="seg" name="l1" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
</mux>
<mux name="mux_4">
<from type="seg" name="l1" from_detail="N5 N6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
</mux>
<mux name="mux_5">
<from type="seg" name="l1" from_detail="N7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
</mux>
<mux name="mux_6">
<from type="seg" name="l1" from_detail="N8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
</mux>
<mux name="mux_7">
<from type="seg" name="l1" from_detail="N9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="mux_8">
<from type="seg" name="l1" from_detail="E10 E11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
</mux>
<mux name="mux_9">
<from type="seg" name="l1" from_detail="E12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
</mux>
<mux name="mux_10">
<from type="seg" name="l1" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
</mux>
<mux name="mux_11">
<from type="seg" name="l1" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
</mux>
<mux name="mux_12">
<from type="seg" name="l1" from_detail="S2 S3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
</mux>
<mux name="mux_13">
<from type="seg" name="l1" from_detail="S4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
</mux>
<mux name="mux_14">
<from type="seg" name="l1" from_detail="S5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
</mux>
<mux name="mux_15">
<from type="seg" name="l1" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="mux_16">
<from type="seg" name="l1" from_detail="W7 W8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
</mux>
<mux name="mux_17">
<from type="seg" name="l1" from_detail="W9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
</mux>
<mux name="mux_18">
<from type="seg" name="l1" from_detail="W10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
</mux>
<mux name="mux_19">
<from type="seg" name="l1" from_detail="W11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
</mux>
<mux name="mux_20">
<from type="seg" name="l1" from_detail="N12 N0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
</mux>
<mux name="mux_21">
<from type="seg" name="l1" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
</mux>
<mux name="mux_22">
<from type="seg" name="l1" from_detail="N2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
</mux>
<mux name="mux_23">
<from type="seg" name="l1" from_detail="N3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="mux_24">
<from type="seg" name="l1" from_detail="E4 E5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
</mux>
<mux name="mux_25">
<from type="seg" name="l1" from_detail="E6" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
</mux>
<mux name="mux_26">
<from type="seg" name="l1" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
</mux>
<mux name="mux_27">
<from type="seg" name="l1" from_detail="E8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
</mux>
<mux name="mux_28">
<from type="seg" name="l1" from_detail="S9 S10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
</mux>
<mux name="mux_29">
<from type="seg" name="l1" from_detail="S11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
</mux>
<mux name="mux_30">
<from type="seg" name="l1" from_detail="S12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
</mux>
<mux name="mux_31">
<from type="seg" name="l1" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="mux_32">
<from type="seg" name="l1" from_detail="W1 W2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
</mux>
<mux name="mux_33">
<from type="seg" name="l1" from_detail="W3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
</mux>
<mux name="mux_34">
<from type="seg" name="l1" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
</mux>
<mux name="mux_35">
<from type="seg" name="l1" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
</mux>
<mux name="mux_36">
<from type="seg" name="l1" from_detail="N6 N7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
</mux>
<mux name="mux_37">
<from type="seg" name="l1" from_detail="N8" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
</mux>
<mux name="mux_38">
<from type="seg" name="l1" from_detail="N9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
</mux>
<mux name="mux_39">
<from type="seg" name="l1" from_detail="N10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="mux_40">
<from type="seg" name="l1" from_detail="E11 E12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
</mux>
<mux name="mux_41">
<from type="seg" name="l1" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
</mux>
<mux name="mux_42">
<from type="seg" name="l1" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
</mux>
<mux name="mux_43">
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
</mux>
<mux name="mux_44">
<from type="seg" name="l1" from_detail="S3 S4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
</mux>
<mux name="mux_45">
<from type="seg" name="l1" from_detail="S5" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
</mux>
<mux name="mux_46">
<from type="seg" name="l1" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
</mux>
<mux name="mux_47">
<from type="seg" name="l1" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="mux_48">
<from type="seg" name="l1" from_detail="W8 W9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
</mux>
<mux name="mux_49">
<from type="seg" name="l1" from_detail="W10" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
</mux>
<mux name="mux_50">
<from type="seg" name="l1" from_detail="W11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
</mux>
<mux name="mux_51">
<from type="seg" name="l1" from_detail="W12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
</mux>
<mux name="mux_52">
<from type="seg" name="l1" from_detail="N0 N1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
</mux>
<mux name="mux_53">
<from type="seg" name="l1" from_detail="N2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
</mux>
<mux name="mux_54">
<from type="seg" name="l1" from_detail="N3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
</mux>
<mux name="mux_55">
<from type="seg" name="l1" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="mux_56">
<from type="seg" name="l1" from_detail="E5 E6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
</mux>
<mux name="mux_57">
<from type="seg" name="l1" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
</mux>
<mux name="mux_58">
<from type="seg" name="l1" from_detail="E8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
</mux>
<mux name="mux_59">
<from type="seg" name="l1" from_detail="E9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
</mux>
<mux name="mux_60">
<from type="seg" name="l1" from_detail="S10 S11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
</mux>
<mux name="mux_61">
<from type="seg" name="l1" from_detail="S12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
</mux>
<mux name="mux_62">
<from type="seg" name="l1" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
</mux>
<mux name="mux_63">
<from type="seg" name="l1" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="mux_64">
<from type="seg" name="l1" from_detail="W2 W3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
</mux>
<mux name="mux_65">
<from type="seg" name="l1" from_detail="W4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
</mux>
<mux name="mux_66">
<from type="seg" name="l1" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
</mux>
<mux name="mux_67">
<from type="seg" name="l1" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
</mux>
<mux name="mux_68">
<from type="seg" name="l1" from_detail="N7 N8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
</mux>
<mux name="mux_69">
<from type="seg" name="l1" from_detail="N9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
</mux>
<mux name="mux_70">
<from type="seg" name="l1" from_detail="N10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
</mux>
<mux name="mux_71">
<from type="seg" name="l1" from_detail="N11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="mux_72">
<from type="seg" name="l1" from_detail="E12 E0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
</mux>
<mux name="mux_73">
<from type="seg" name="l1" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
</mux>
<mux name="mux_74">
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
</mux>
<mux name="mux_75">
<from type="seg" name="l1" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
</mux>
<mux name="mux_76">
<from type="seg" name="l1" from_detail="S4 S5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
</mux>
<mux name="mux_77">
<from type="seg" name="l1" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
</mux>
<mux name="mux_78">
<from type="seg" name="l1" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
</mux>
<mux name="mux_79">
<from type="seg" name="l1" from_detail="S8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="mux_80">
<from type="seg" name="l1" from_detail="W9 W10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
</mux>
<mux name="mux_81">
<from type="seg" name="l1" from_detail="W11" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
</mux>
<mux name="mux_82">
<from type="seg" name="l1" from_detail="W12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
</mux>
<mux name="mux_83">
<from type="seg" name="l1" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
</mux>
<mux name="mux_84">
<from type="seg" name="l1" from_detail="N1 N2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
</mux>
<mux name="mux_85">
<from type="seg" name="l1" from_detail="N3" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
</mux>
<mux name="mux_86">
<from type="seg" name="l1" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
</mux>
<mux name="mux_87">
<from type="seg" name="l1" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="mux_88">
<from type="seg" name="l1" from_detail="E6 E7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
</mux>
<mux name="mux_89">
<from type="seg" name="l1" from_detail="E8" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
</mux>
<mux name="mux_90">
<from type="seg" name="l1" from_detail="E9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
</mux>
<mux name="mux_91">
<from type="seg" name="l1" from_detail="E10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
</mux>
<mux name="mux_92">
<from type="seg" name="l1" from_detail="S11 S12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
</mux>
<mux name="mux_93">
<from type="seg" name="l1" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
</mux>
<mux name="mux_94">
<from type="seg" name="l1" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
</mux>
<mux name="mux_95">
<from type="seg" name="l1" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
<mux name="mux_96">
<from type="seg" name="l1" from_detail="W3 W4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:0" switchpoint="0"/>
</mux>
<mux name="mux_97">
<from type="seg" name="l1" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:0" switchpoint="0"/>
</mux>
<mux name="mux_98">
<from type="seg" name="l1" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:0" switchpoint="0"/>
</mux>
<mux name="mux_99">
<from type="seg" name="l1" from_detail="W7" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS0" switchpoint="0"/>
</mux>
<mux name="mux_100">
<from type="seg" name="l1" from_detail="N8 N9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:1" switchpoint="0"/>
</mux>
<mux name="mux_101">
<from type="seg" name="l1" from_detail="N10" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:1" switchpoint="0"/>
</mux>
<mux name="mux_102">
<from type="seg" name="l1" from_detail="N11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:1" switchpoint="0"/>
</mux>
<mux name="mux_103">
<from type="seg" name="l1" from_detail="N12" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS1" switchpoint="0"/>
</mux>
<mux name="mux_104">
<from type="seg" name="l1" from_detail="E0 E1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E6" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:2" switchpoint="0"/>
</mux>
<mux name="mux_105">
<from type="seg" name="l1" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:2" switchpoint="0"/>
</mux>
<mux name="mux_106">
<from type="seg" name="l1" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:2" switchpoint="0"/>
</mux>
<mux name="mux_107">
<from type="seg" name="l1" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS2" switchpoint="0"/>
</mux>
<mux name="mux_108">
<from type="seg" name="l1" from_detail="S5 S6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:3" switchpoint="0"/>
</mux>
<mux name="mux_109">
<from type="seg" name="l1" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:3" switchpoint="0"/>
</mux>
<mux name="mux_110">
<from type="seg" name="l1" from_detail="S8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:3" switchpoint="0"/>
</mux>
<mux name="mux_111">
<from type="seg" name="l1" from_detail="S9" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS3" switchpoint="0"/>
</mux>
<mux name="mux_112">
<from type="seg" name="l1" from_detail="W10 W11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W4" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:4" switchpoint="0"/>
</mux>
<mux name="mux_113">
<from type="seg" name="l1" from_detail="W12" switchpoint="0"/>
<from type="seg" name="l2" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:4" switchpoint="0"/>
</mux>
<mux name="mux_114">
<from type="seg" name="l1" from_detail="W0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W5" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:4" switchpoint="0"/>
</mux>
<mux name="mux_115">
<from type="seg" name="l1" from_detail="W1" switchpoint="0"/>
<from type="seg" name="l3" from_detail="W6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="W1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS4" switchpoint="0"/>
</mux>
<mux name="mux_116">
<from type="seg" name="l1" from_detail="N2 N3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N7" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:5" switchpoint="0"/>
</mux>
<mux name="mux_117">
<from type="seg" name="l1" from_detail="N4" switchpoint="0"/>
<from type="seg" name="l2" from_detail="N2" switchpoint="0"/>
<from type="seg" name="l4" from_detail="N1" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:5" switchpoint="0"/>
</mux>
<mux name="mux_118">
<from type="seg" name="l1" from_detail="N5" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N0" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:5" switchpoint="0"/>
</mux>
<mux name="mux_119">
<from type="seg" name="l1" from_detail="N6" switchpoint="0"/>
<from type="seg" name="l3" from_detail="N1" switchpoint="0"/>
<from type="seg" name="l8" from_detail="N1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS5" switchpoint="0"/>
</mux>
<mux name="mux_120">
<from type="seg" name="l1" from_detail="E7 E8" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:6" switchpoint="0"/>
</mux>
<mux name="mux_121">
<from type="seg" name="l1" from_detail="E9" switchpoint="0"/>
<from type="seg" name="l2" from_detail="E0" switchpoint="0"/>
<from type="seg" name="l4" from_detail="E2" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:6" switchpoint="0"/>
</mux>
<mux name="mux_122">
<from type="seg" name="l1" from_detail="E10" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E3" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:6" switchpoint="0"/>
</mux>
<mux name="mux_123">
<from type="seg" name="l1" from_detail="E11" switchpoint="0"/>
<from type="seg" name="l3" from_detail="E4" switchpoint="0"/>
<from type="seg" name="l8" from_detail="E1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS6" switchpoint="0"/>
</mux>
<mux name="mux_124">
<from type="seg" name="l1" from_detail="S12 S0" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S5" switchpoint="0"/>
<from type="pb" name="clb" from_detail="q:7" switchpoint="0"/>
</mux>
<mux name="mux_125">
<from type="seg" name="l1" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l2" from_detail="S1" switchpoint="0"/>
<from type="seg" name="l4" from_detail="S3" switchpoint="0"/>
<from type="pb" name="clb" from_detail="o:7" switchpoint="0"/>
</mux>
<mux name="mux_126">
<from type="seg" name="l1" from_detail="S2" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S6" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S0" switchpoint="0"/>
<from type="pb" name="clb" from_detail="mux_o:7" switchpoint="0"/>
</mux>
<mux name="mux_127">
<from type="seg" name="l1" from_detail="S3" switchpoint="0"/>
<from type="seg" name="l3" from_detail="S7" switchpoint="0"/>
<from type="seg" name="l8" from_detail="S1" switchpoint="0"/>
<from type="cas" name="cas" from_detail="SW_CAS7" switchpoint="0"/>
</mux>
</first_stage>
<second_stage>
<mux name="W-b0" to_seg_name="l1" to_track="W0">
<from mux_name="mux_0 mux_5 mux_10 mux_15"/>
</mux>
<mux name="N-b0" to_seg_name="l1" to_track="N0">
<from mux_name="mux_16 mux_21 mux_11 mux_14"/>
</mux>
<mux name="E-b0" to_seg_name="l1" to_track="E0">
<from mux_name="mux_32 mux_6 mux_9 mux_31"/>
</mux>
<mux name="S-b0" to_seg_name="l1" to_track="S0">
<from mux_name="mux_48 mux_22 mux_27 mux_13"/>
</mux>
<mux name="W-b1" to_seg_name="l1" to_track="W1">
<from mux_name="mux_64 mux_7 mux_25 mux_30"/>
</mux>
<mux name="N-b1" to_seg_name="l1" to_track="N1">
<from mux_name="mux_80 mux_23 mux_26 mux_29"/>
</mux>
<mux name="E-b1" to_seg_name="l1" to_track="E1">
<from mux_name="mux_1 mux_4 mux_42 mux_47"/>
</mux>
<mux name="S-b1" to_seg_name="l1" to_track="S1">
<from mux_name="mux_17 mux_20 mux_43 mux_46"/>
</mux>
<mux name="W-b2" to_seg_name="l1" to_track="W2">
<from mux_name="mux_33 mux_38 mux_8 mux_63"/>
</mux>
<mux name="N-b2" to_seg_name="l1" to_track="N2">
<from mux_name="mux_49 mux_54 mux_59 mux_12"/>
</mux>
<mux name="E-b2" to_seg_name="l1" to_track="E2">
<from mux_name="mux_65 mux_39 mux_24 mux_62"/>
</mux>
<mux name="S-b2" to_seg_name="l1" to_track="S2">
<from mux_name="mux_81 mux_55 mux_58 mux_28"/>
</mux>
<mux name="W-b3" to_seg_name="l1" to_track="W3">
<from mux_name="mux_2 mux_36 mux_41 mux_79"/>
</mux>
<mux name="N-b3" to_seg_name="l1" to_track="N3">
<from mux_name="mux_18 mux_52 mux_75 mux_45"/>
</mux>
<mux name="E-b3" to_seg_name="l1" to_track="E3">
<from mux_name="mux_34 mux_37 mux_40 mux_95"/>
</mux>
<mux name="S-b3" to_seg_name="l1" to_track="S3">
<from mux_name="mux_50 mux_53 mux_91 mux_44"/>
</mux>
<mux name="W-b4" to_seg_name="l1" to_track="W4">
<from mux_name="mux_66 mux_71 mux_56 mux_61"/>
</mux>
<mux name="N-b4" to_seg_name="l1" to_track="N4">
<from mux_name="mux_82 mux_87 mux_57 mux_60"/>
</mux>
<mux name="E-b4" to_seg_name="l1" to_track="E4">
<from mux_name="mux_3 mux_68 mux_73 mux_78"/>
</mux>
<mux name="S-b4" to_seg_name="l1" to_track="S4">
<from mux_name="mux_19 mux_84 mux_74 mux_77"/>
</mux>
<mux name="W-b5" to_seg_name="l1" to_track="W5">
<from mux_name="mux_35 mux_69 mux_72 mux_94"/>
</mux>
<mux name="N-b5" to_seg_name="l1" to_track="N5">
<from mux_name="mux_51 mux_85 mux_90 mux_76"/>
</mux>
<mux name="E-b5" to_seg_name="l1" to_track="E5">
<from mux_name="mux_67 mux_70 mux_88 mux_93"/>
</mux>
<mux name="S-b5" to_seg_name="l1" to_track="S5">
<from mux_name="mux_83 mux_86 mux_89 mux_92"/>
</mux>
<mux name="W-b6" to_seg_name="l1" to_track="W6">
<from mux_name="mux_96 mux_101 mux_106 mux_111"/>
</mux>
<mux name="N-b6" to_seg_name="l1" to_track="N6">
<from mux_name="mux_112 mux_117 mux_107 mux_110"/>
</mux>
<mux name="E-b6" to_seg_name="l1" to_track="E6">
<from mux_name="mux_0 mux_102 mux_105 mux_127"/>
</mux>
<mux name="S-b6" to_seg_name="l1" to_track="S6">
<from mux_name="mux_16 mux_118 mux_123 mux_109"/>
</mux>
<mux name="W-b7" to_seg_name="l1" to_track="W7">
<from mux_name="mux_32 mux_103 mux_121 mux_126"/>
</mux>
<mux name="N-b7" to_seg_name="l1" to_track="N7">
<from mux_name="mux_48 mux_119 mux_122 mux_125"/>
</mux>
<mux name="E-b7" to_seg_name="l1" to_track="E7">
<from mux_name="mux_97 mux_100 mux_10 mux_15"/>
</mux>
<mux name="S-b7" to_seg_name="l1" to_track="S7">
<from mux_name="mux_113 mux_116 mux_11 mux_14"/>
</mux>
<mux name="W-b8" to_seg_name="l1" to_track="W8">
<from mux_name="mux_1 mux_6 mux_104 mux_31"/>
</mux>
<mux name="N-b8" to_seg_name="l1" to_track="N8">
<from mux_name="mux_17 mux_22 mux_27 mux_108"/>
</mux>
<mux name="E-b8" to_seg_name="l1" to_track="E8">
<from mux_name="mux_33 mux_7 mux_120 mux_30"/>
</mux>
<mux name="S-b8" to_seg_name="l1" to_track="S8">
<from mux_name="mux_49 mux_23 mux_26 mux_124"/>
</mux>
<mux name="W-b0" to_seg_name="l2" to_track="W0">
<from mux_name="mux_98 mux_4 mux_9 mux_47"/>
</mux>
<mux name="N-b0" to_seg_name="l2" to_track="N0">
<from mux_name="mux_114 mux_20 mux_43 mux_13"/>
</mux>
<mux name="E-b0" to_seg_name="l2" to_track="E0">
<from mux_name="mux_2 mux_5 mux_8 mux_63"/>
</mux>
<mux name="S-b0" to_seg_name="l2" to_track="S0">
<from mux_name="mux_18 mux_21 mux_59 mux_12"/>
</mux>
<mux name="W-b1" to_seg_name="l2" to_track="W1">
<from mux_name="mux_34 mux_39 mux_24 mux_29"/>
</mux>
<mux name="N-b1" to_seg_name="l2" to_track="N1">
<from mux_name="mux_50 mux_55 mux_25 mux_28"/>
</mux>
<mux name="E-b1" to_seg_name="l2" to_track="E1">
<from mux_name="mux_99 mux_36 mux_41 mux_46"/>
</mux>
<mux name="S-b1" to_seg_name="l2" to_track="S1">
<from mux_name="mux_115 mux_52 mux_42 mux_45"/>
</mux>
<mux name="W-b2" to_seg_name="l2" to_track="W2">
<from mux_name="mux_3 mux_37 mux_40 mux_62"/>
</mux>
<mux name="N-b2" to_seg_name="l2" to_track="N2">
<from mux_name="mux_19 mux_53 mux_58 mux_44"/>
</mux>
<mux name="E-b2" to_seg_name="l2" to_track="E2">
<from mux_name="mux_35 mux_38 mux_56 mux_61"/>
</mux>
<mux name="S-b2" to_seg_name="l2" to_track="S2">
<from mux_name="mux_51 mux_54 mux_57 mux_60"/>
</mux>
<mux name="W-b0" to_seg_name="l3" to_track="W0">
<from mux_name="mux_64 mux_69 mux_74 mux_79"/>
</mux>
<mux name="N-b0" to_seg_name="l3" to_track="N0">
<from mux_name="mux_80 mux_85 mux_75 mux_78"/>
</mux>
<mux name="E-b0" to_seg_name="l3" to_track="E0">
<from mux_name="mux_96 mux_70 mux_73 mux_95"/>
</mux>
<mux name="S-b0" to_seg_name="l3" to_track="S0">
<from mux_name="mux_112 mux_86 mux_91 mux_77"/>
</mux>
<mux name="W-b1" to_seg_name="l3" to_track="W1">
<from mux_name="mux_0 mux_71 mux_89 mux_94"/>
</mux>
<mux name="N-b1" to_seg_name="l3" to_track="N1">
<from mux_name="mux_16 mux_87 mux_90 mux_93"/>
</mux>
<mux name="E-b1" to_seg_name="l3" to_track="E1">
<from mux_name="mux_65 mux_68 mux_106 mux_111"/>
</mux>
<mux name="S-b1" to_seg_name="l3" to_track="S1">
<from mux_name="mux_81 mux_84 mux_107 mux_110"/>
</mux>
<mux name="W-b2" to_seg_name="l3" to_track="W2">
<from mux_name="mux_97 mux_102 mux_72 mux_127"/>
</mux>
<mux name="N-b2" to_seg_name="l3" to_track="N2">
<from mux_name="mux_113 mux_118 mux_123 mux_76"/>
</mux>
<mux name="E-b2" to_seg_name="l3" to_track="E2">
<from mux_name="mux_1 mux_103 mux_88 mux_126"/>
</mux>
<mux name="S-b2" to_seg_name="l3" to_track="S2">
<from mux_name="mux_17 mux_119 mux_122 mux_92"/>
</mux>
<mux name="W-b3" to_seg_name="l3" to_track="W3">
<from mux_name="mux_66 mux_100 mux_105 mux_15"/>
</mux>
<mux name="N-b3" to_seg_name="l3" to_track="N3">
<from mux_name="mux_82 mux_116 mux_11 mux_109"/>
</mux>
<mux name="E-b3" to_seg_name="l3" to_track="E3">
<from mux_name="mux_98 mux_101 mux_104 mux_31"/>
</mux>
<mux name="S-b3" to_seg_name="l3" to_track="S3">
<from mux_name="mux_114 mux_117 mux_27 mux_108"/>
</mux>
<mux name="W-b4" to_seg_name="l3" to_track="W4">
<from mux_name="mux_2 mux_7 mux_120 mux_125"/>
</mux>
<mux name="N-b4" to_seg_name="l3" to_track="N4">
<from mux_name="mux_18 mux_23 mux_121 mux_124"/>
</mux>
<mux name="E-b4" to_seg_name="l3" to_track="E4">
<from mux_name="mux_67 mux_4 mux_9 mux_14"/>
</mux>
<mux name="S-b4" to_seg_name="l3" to_track="S4">
<from mux_name="mux_83 mux_20 mux_10 mux_13"/>
</mux>
<mux name="W-b5" to_seg_name="l3" to_track="W5">
<from mux_name="mux_99 mux_5 mux_8 mux_30"/>
</mux>
<mux name="N-b5" to_seg_name="l3" to_track="N5">
<from mux_name="mux_115 mux_21 mux_26 mux_12"/>
</mux>
<mux name="E-b5" to_seg_name="l3" to_track="E5">
<from mux_name="mux_3 mux_6 mux_24 mux_29"/>
</mux>
<mux name="S-b5" to_seg_name="l3" to_track="S5">
<from mux_name="mux_19 mux_22 mux_25 mux_28"/>
</mux>
<mux name="W-b6" to_seg_name="l3" to_track="W6">
<from mux_name="mux_32 mux_37 mux_42 mux_47"/>
</mux>
<mux name="N-b6" to_seg_name="l3" to_track="N6">
<from mux_name="mux_48 mux_53 mux_43 mux_46"/>
</mux>
<mux name="E-b6" to_seg_name="l3" to_track="E6">
<from mux_name="mux_64 mux_38 mux_41 mux_63"/>
</mux>
<mux name="S-b6" to_seg_name="l3" to_track="S6">
<from mux_name="mux_80 mux_54 mux_59 mux_45"/>
</mux>
<mux name="W-b7" to_seg_name="l3" to_track="W7">
<from mux_name="mux_96 mux_39 mux_57 mux_62"/>
</mux>
<mux name="N-b7" to_seg_name="l3" to_track="N7">
<from mux_name="mux_112 mux_55 mux_58 mux_61"/>
</mux>
<mux name="E-b7" to_seg_name="l3" to_track="E7">
<from mux_name="mux_33 mux_36 mux_74 mux_79"/>
</mux>
<mux name="S-b7" to_seg_name="l3" to_track="S7">
<from mux_name="mux_49 mux_52 mux_75 mux_78"/>
</mux>
<mux name="W-b0" to_seg_name="l4" to_track="W0">
<from mux_name="mux_65 mux_70 mux_40 mux_95"/>
</mux>
<mux name="N-b0" to_seg_name="l4" to_track="N0">
<from mux_name="mux_81 mux_86 mux_91 mux_44"/>
</mux>
<mux name="E-b0" to_seg_name="l4" to_track="E0">
<from mux_name="mux_97 mux_71 mux_56 mux_94"/>
</mux>
<mux name="S-b0" to_seg_name="l4" to_track="S0">
<from mux_name="mux_113 mux_87 mux_90 mux_60"/>
</mux>
<mux name="W-b1" to_seg_name="l4" to_track="W1">
<from mux_name="mux_34 mux_68 mux_73 mux_111"/>
</mux>
<mux name="N-b1" to_seg_name="l4" to_track="N1">
<from mux_name="mux_50 mux_84 mux_107 mux_77"/>
</mux>
<mux name="E-b1" to_seg_name="l4" to_track="E1">
<from mux_name="mux_66 mux_69 mux_72 mux_127"/>
</mux>
<mux name="S-b1" to_seg_name="l4" to_track="S1">
<from mux_name="mux_82 mux_85 mux_123 mux_76"/>
</mux>
<mux name="W-b2" to_seg_name="l4" to_track="W2">
<from mux_name="mux_98 mux_103 mux_88 mux_93"/>
</mux>
<mux name="N-b2" to_seg_name="l4" to_track="N2">
<from mux_name="mux_114 mux_119 mux_89 mux_92"/>
</mux>
<mux name="E-b2" to_seg_name="l4" to_track="E2">
<from mux_name="mux_35 mux_100 mux_105 mux_110"/>
</mux>
<mux name="S-b2" to_seg_name="l4" to_track="S2">
<from mux_name="mux_51 mux_116 mux_106 mux_109"/>
</mux>
<mux name="W-b3" to_seg_name="l4" to_track="W3">
<from mux_name="mux_67 mux_101 mux_104 mux_126"/>
</mux>
<mux name="N-b3" to_seg_name="l4" to_track="N3">
<from mux_name="mux_83 mux_117 mux_122 mux_108"/>
</mux>
<mux name="E-b3" to_seg_name="l4" to_track="E3">
<from mux_name="mux_99 mux_102 mux_120 mux_125"/>
</mux>
<mux name="S-b3" to_seg_name="l4" to_track="S3">
<from mux_name="mux_115 mux_118 mux_121 mux_124"/>
</mux>
<mux name="W-b0" to_seg_name="l8" to_track="W0">
<from mux_name="mux_0 mux_5 mux_10 mux_15"/>
</mux>
<mux name="N-b0" to_seg_name="l8" to_track="N0">
<from mux_name="mux_16 mux_21 mux_11 mux_14"/>
</mux>
<mux name="E-b0" to_seg_name="l8" to_track="E0">
<from mux_name="mux_32 mux_6 mux_9 mux_31"/>
</mux>
<mux name="S-b0" to_seg_name="l8" to_track="S0">
<from mux_name="mux_48 mux_22 mux_27 mux_13"/>
</mux>
<mux name="W-b1" to_seg_name="l8" to_track="W1">
<from mux_name="mux_64 mux_7 mux_25 mux_30"/>
</mux>
<mux name="N-b1" to_seg_name="l8" to_track="N1">
<from mux_name="mux_80 mux_23 mux_26 mux_29"/>
</mux>
<mux name="E-b1" to_seg_name="l8" to_track="E1">
<from mux_name="mux_1 mux_4 mux_42 mux_47"/>
</mux>
<mux name="S-b1" to_seg_name="l8" to_track="S1">
<from mux_name="mux_17 mux_20 mux_43 mux_46"/>
</mux>
<mux name="W-b9" to_seg_name="l1" to_track="W9">
<from type="seg" name="l1" from_detail=" N9 E9 S9" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_1 OG_1ST_5 OG_1ST_9" switchpoint="0"/>
</mux>
<mux name="N-b9" to_seg_name="l1" to_track="N9">
<from type="seg" name="l1" from_detail=" W9 E9 S9" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_2 OG_1ST_6 OG_1ST_10" switchpoint="0"/>
</mux>
<mux name="E-b9" to_seg_name="l1" to_track="E9">
<from type="seg" name="l1" from_detail=" W9 N9 S9" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_3 OG_1ST_7 OG_1ST_11" switchpoint="0"/>
</mux>
<mux name="S-b9" to_seg_name="l1" to_track="S9">
<from type="seg" name="l1" from_detail=" W9 N9 E9" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_0 OG_1ST_4 OG_1ST_8" switchpoint="0"/>
</mux>
<mux name="W-b10" to_seg_name="l1" to_track="W10">
<from type="seg" name="l1" from_detail=" N10 E10 S10" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_2 OG_1ST_6 OG_1ST_10" switchpoint="0"/>
</mux>
<mux name="N-b10" to_seg_name="l1" to_track="N10">
<from type="seg" name="l1" from_detail=" W10 E10 S10" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_3 OG_1ST_7 OG_1ST_11" switchpoint="0"/>
</mux>
<mux name="E-b10" to_seg_name="l1" to_track="E10">
<from type="seg" name="l1" from_detail=" W10 N10 S10" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_0 OG_1ST_4 OG_1ST_8" switchpoint="0"/>
</mux>
<mux name="S-b10" to_seg_name="l1" to_track="S10">
<from type="seg" name="l1" from_detail=" W10 N10 E10" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_1 OG_1ST_5 OG_1ST_9" switchpoint="0"/>
</mux>
<mux name="W-b11" to_seg_name="l1" to_track="W11">
<from type="seg" name="l1" from_detail=" N11 E11 S11" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_3 OG_1ST_7 OG_1ST_11" switchpoint="0"/>
</mux>
<mux name="N-b11" to_seg_name="l1" to_track="N11">
<from type="seg" name="l1" from_detail=" W11 E11 S11" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_0 OG_1ST_4 OG_1ST_8" switchpoint="0"/>
</mux>
<mux name="E-b11" to_seg_name="l1" to_track="E11">
<from type="seg" name="l1" from_detail=" W11 N11 S11" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_1 OG_1ST_5 OG_1ST_9" switchpoint="0"/>
</mux>
<mux name="S-b11" to_seg_name="l1" to_track="S11">
<from type="seg" name="l1" from_detail=" W11 N11 E11" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_2 OG_1ST_6 OG_1ST_10" switchpoint="0"/>
</mux>
<mux name="W-b12" to_seg_name="l1" to_track="W12">
<from type="seg" name="l1" from_detail=" N12 E12 S12" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_0 OG_1ST_4 OG_1ST_8" switchpoint="0"/>
</mux>
<mux name="N-b12" to_seg_name="l1" to_track="N12">
<from type="seg" name="l1" from_detail=" W12 E12 S12" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_1 OG_1ST_5 OG_1ST_9" switchpoint="0"/>
</mux>
<mux name="E-b12" to_seg_name="l1" to_track="E12">
<from type="seg" name="l1" from_detail=" W12 N12 S12" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_2 OG_1ST_6 OG_1ST_10" switchpoint="0"/>
</mux>
<mux name="S-b12" to_seg_name="l1" to_track="S12">
<from type="seg" name="l1" from_detail=" W12 N12 E12" switchpoint="0"/>
<from type="omux" name="oxbar" from_detail="OG_1ST_3 OG_1ST_7 OG_1ST_11" switchpoint="0"/>
</mux>
</second_stage>
<cas_stage switch_name="only_mux">
<mux name="SW_CAS0">
<from mux_name="mux_0 mux_5 mux_10 mux_15"/>
</mux>
<mux name="SW_CAS1">
<from mux_name="mux_17 mux_22 mux_27 mux_28"/>
</mux>
<mux name="SW_CAS2">
<from mux_name="mux_34 mux_39 mux_40 mux_45"/>
</mux>
<mux name="SW_CAS3">
<from mux_name="mux_51 mux_52 mux_57 mux_62"/>
</mux>
<mux name="SW_CAS4">
<from mux_name="mux_64 mux_69 mux_74 mux_79"/>
</mux>
<mux name="SW_CAS5">
<from mux_name="mux_81 mux_86 mux_91 mux_92"/>
</mux>
<mux name="SW_CAS6">
<from mux_name="mux_98 mux_103 mux_104 mux_109"/>
</mux>
<mux name="SW_CAS7">
<from mux_name="mux_115 mux_116 mux_121 mux_126"/>
</mux>
</cas_stage>
</multistage_muxs>
</gsb>
</gsb_arch>

</architecture>
