{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK_0 -pg 1 -y 250 -defaultsOSRD
preplace port MemWrite -pg 1 -y 1090 -defaultsOSRD -left
preplace port RST_0 -pg 1 -y -260 -defaultsOSRD
preplace portBus MemoryDataIn -pg 1 -y 990 -defaultsOSRD
preplace portBus MemoryAddress -pg 1 -y 570 -defaultsOSRD -left
preplace portBus Bout -pg 1 -lvl 8:-90 -defaultsOSRD -bot
preplace inst Two2one_1bit_mux_0 -pg 1 -lvl 3 -y -50 -defaultsOSRD -orient R180
preplace inst HILO_reg_0 -pg 1 -lvl 8 -y -320 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 9 -y 720 -defaultsOSRD
preplace inst Control_Unit_8_0 -pg 1 -lvl 5 -y -570 -defaultsOSRD
preplace inst HILO_reg_1 -pg 1 -lvl 8 -y -110 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 9 -y 820 -defaultsOSRD
preplace inst register_file_8_0 -pg 1 -lvl 7 -y 390 -defaultsOSRD
preplace inst count_leading_ones_0 -pg 1 -lvl 11 -y 460 -defaultsOSRD
preplace inst PC_8_0 -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst Shift_Left_2_8_0 -pg 1 -lvl 7 -y 650 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 10 -y 270 -defaultsOSRD
preplace inst two2one_mux_8_0 -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst Memory_Data_Register_0 -pg 1 -lvl 4 -y 680 -defaultsOSRD
preplace inst fivebit_2to1_mux_8_0 -pg 1 -lvl 5 -y 360 -defaultsOSRD
preplace inst fivebit_2to1_mux_8_1 -pg 1 -lvl 6 -y 980 -defaultsOSRD
preplace inst ALUOut_8_0 -pg 1 -lvl 11 -y 310 -defaultsOSRD
preplace inst two2one_mux_8_2 -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace inst two2one_mux_8_3 -pg 1 -lvl 12 -y 390 -defaultsOSRD
preplace inst Reg_B_8_0 -pg 1 -lvl 8 -y 490 -defaultsOSRD
preplace inst Multiplier_32_bit_0 -pg 1 -lvl 8 -y 770 -defaultsOSRD
preplace inst Reg_A_8_0 -pg 1 -lvl 8 -y 310 -defaultsOSRD
preplace inst four2three_mux_8_0 -pg 1 -lvl 12 -y 70 -defaultsOSRD
preplace inst andGateorGate_0 -pg 1 -lvl 3 -y -230 -defaultsOSRD -orient R180
preplace inst Shift_Left_2_28_8_0 -pg 1 -lvl 7 -y 100 -defaultsOSRD
preplace inst loading_mux_0 -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst Instruction_Register_0 -pg 1 -lvl 4 -y 380 -defaultsOSRD
preplace inst four2two_mux_8_0 -pg 1 -lvl 9 -y 400 -defaultsOSRD
preplace inst Sign_Extend_8_0 -pg 1 -lvl 5 -y 660 -defaultsOSRD
preplace netloc CPU_memory_0_dataOut 1 0 4 -510 560 N 560 N 560 630
preplace netloc Two2one_1bit_mux_0_R 1 2 2 340 -150 650
preplace netloc Control_Unit_8_0_AWrite 1 5 3 NJ -600 N -600 2380
preplace netloc Control_Unit_8_0_RegDst 1 4 2 1100 -880 1520
preplace netloc ALU_0_zero 1 3 8 650J -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 3340
preplace netloc four2three_mux_8_0_R 1 1 12 -40J 780 NJ 780 NJ 780 NJ 780 1620J 580 NJ 580 2260J 620 NJ 620 NJ 620 NJ 620 NJ 620 3990
preplace netloc Shift_Left_2_8_0_Shift_2_Out 1 7 2 N 650 2750J
preplace netloc Reg_A_8_0_A_Q 1 7 5 2410 220 2770 490 N 490 3370 60 N
preplace netloc four2two_mux_8_0_R 1 9 1 3070
preplace netloc Instruction_Register_0_Instr15to11 1 4 1 1050
preplace netloc Instruction_Register_0_Instr25to21 1 4 3 1010J 270 N 270 1870
preplace netloc Instruction_Register_0_Inst10to6 1 4 2 1060J 280 1580
preplace netloc Instruction_Register_0_Instr31to26 1 4 1 970
preplace netloc Sign_Extend_8_0_DataInstructionOut 1 5 4 N 660 1890 720 2320 400 2750
preplace netloc HILO_reg_1_Q 1 4 5 1100 730 1600J 550 NJ 550 2300J 590 2720J
preplace netloc fivebit_2to1_mux_8_0_R 1 5 2 N 360 1860
preplace netloc CLK_0_1 1 0 11 NJ 250 -50J 230 NJ 230 640J 220 980J 220 N 220 1920 220 2310 660 N 660 3080 370 3380
preplace netloc Control_Unit_8_0_ZeroEN 1 3 3 NJ -70 NJ -70 1490
preplace netloc loading_mux_0_R 1 5 2 1570J 450 NJ
preplace netloc Control_Unit_8_0_ALUsrcA 1 5 4 NJ -720 NJ -720 NJ -720 2810
preplace netloc Control_Unit_8_0_LOIN 1 5 3 N -340 N -340 2340
preplace netloc Control_Unit_8_0_ALUsrcB 1 5 4 NJ -520 NJ -520 NJ -520 2800
preplace netloc Control_Unit_8_0_MDREN 1 3 3 650 770 NJ 770 1520
preplace netloc Control_Unit_8_0_CLOEN 1 5 7 NJ -380 NJ -380 2370J -230 NJ -230 NJ -230 NJ -230 3700
preplace netloc register_file_8_0_ReadData1 1 7 1 2320
preplace netloc register_file_8_0_ReadData2 1 7 1 2290
preplace netloc Control_Unit_8_0_PCWriteCond 1 3 3 N -230 N -230 1540
preplace netloc Control_Unit_8_0_IorD 1 2 4 380 240 NJ 240 NJ 240 1550
preplace netloc PC_8_0_PC_Q 1 2 7 360 200 N 200 N 200 N 200 N 200 N 200 N
preplace netloc Reg_A_8_0_A4to0 1 5 4 1630 570 NJ 570 2270J 600 2710
preplace netloc Control_Unit_8_0_ALUWrite 1 5 6 NJ -660 NJ -660 NJ -660 NJ -660 NJ -660 3390
preplace netloc xlslice_1_Dout 1 7 3 2400 640 2760 650 3060J
preplace netloc ALUOut_8_0_ALUOut 1 2 10 370 210 NJ 210 1040 210 NJ 210 NJ 210 NJ 210 2790J 310 3060J 360 3350J 220 3690
preplace netloc xlslice_0_Dout 1 7 3 2390 630 2770 640 3070J
preplace netloc ALU_0_R 1 10 3 3400 210 3710 210 3980
preplace netloc Control_Unit_8_0_RegWrite 1 5 2 N -700 1900
preplace netloc Control_Unit_8_0_SL28EN 1 5 2 N -620 1920
preplace netloc Control_Unit_8_0_MemtoReg 1 4 2 1080J -890 1530
preplace netloc andGateorGate_0_R 1 1 2 -40J -230 NJ
preplace netloc Instruction_Register_0_Funct 1 4 1 1020
preplace netloc Instruction_Register_0_Instr15to0 1 4 1 990
preplace netloc ALU_0_R1 1 10 2 3360J 400 3710
preplace netloc PC_8_0_PC31to28 1 2 10 340 170 NJ 170 NJ 170 NJ 170 NJ 170 2300J 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc Instruction_Register_0_Instr25to0 1 4 3 1030 110 NJ 110 NJ
preplace netloc Reg_B_8_0_B_Q 1 7 2 2420 670 2740
preplace netloc Control_Unit_8_0_SL32EN 1 5 2 N -640 1890
preplace netloc Control_Unit_8_0_SHAMTEN 1 5 1 1590
preplace netloc two2one_mux_8_2_R 1 9 1 3070
preplace netloc Control_Unit_8_0_PCSource 1 5 7 NJ -540 NJ -540 NJ -540 NJ -540 NJ -540 NJ -540 3720
preplace netloc RST_0_1 1 0 11 NJ -260 -60J 240 350J 250 620J 250 990J 260 N 260 1910 260 2330 610 N 610 3090 380 3390
preplace netloc Control_Unit_8_0_MultEN 1 5 3 NJ -320 NJ -320 2280
preplace netloc Control_Unit_8_0_BWrite 1 5 3 NJ -580 N -580 2350
preplace netloc Memory_Data_Register_0_MemRegOut 1 4 1 1050
preplace netloc HILO_reg_0_Q 1 4 5 1090 720 1610J 560 NJ 560 2290J 580 2730J
preplace netloc Control_Unit_8_0_MemWrite 1 0 6 N 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 1560
preplace netloc Control_Unit_8_0_PCWrite 1 3 3 N -250 N -250 1510
preplace netloc Control_Unit_8_0_ALUOp 1 5 5 NJ -500 NJ -500 NJ -500 NJ -500 3090
preplace netloc Multiplier_32_bit_0_DONE 1 4 5 1070 740 NJ 740 NJ 740 2390J 680 2710
preplace netloc Control_Unit_8_0_HIEN 1 5 3 NJ -360 NJ -360 2360
preplace netloc Multiplier_32_bit_0_R 1 8 1 2810
preplace netloc fivebit_2to1_mux_8_1_R 1 6 4 1890 860 NJ 860 2780J 300 3080J
preplace netloc Instruction_Register_0_Instr20to16 1 4 3 1000 250 N 250 1880
preplace netloc Control_Unit_8_0_IRWrite 1 3 3 650 230 NJ 230 1500
preplace netloc Shift_Left_2_28_8_0_Shift_2_Out 1 7 5 2290 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc two2one_mux_8_0_R 1 0 4 N 570 NJ 570 NJ 570 610
preplace netloc count_leading_ones_0_CLO_out 1 11 1 3720
levelinfo -pg 1 -530 -80 210 500 810 1300 1760 2100 2570 2940 3220 3550 3860 4020 -top -980 -bot 1390
"
}
0
