LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.numeric_std.all;
use IEEE.math_real.all;

ENTITY Adder_32bit IS
PORT(
	Input1 	: IN 	std_logic_vector(31 Downto 0);
	Input2 	: IN 	std_logic_vector(31 Downto 0);
	Output	: Out 	std_logic_vector(31 Downto 0)
);
END ENTITY Adder_32bit;

ARCHITECTURE Adder32bit OF Adder_32bit IS
BEGIN
	With Sel Select
		Output <=
			Input1 	When '0',
			Input2 	When '1',
			'0' 	When others; 
END Adder32bit;
