<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_cputimer.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cputimer.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cputimer_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_cputimer.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the CPUTIMER registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_CPUTIMER_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_CPUTIMER_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the CPUTIMER register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a3d83ec09ff7c37fcd1bc90b1a9fbc9ae">   21</a></span>&#160;<span class="preprocessor">#define CPUTIMER_O_TIM            0x0U         // CPU-Timer, Counter Register</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a1de4a61376ca583aa46b857d0da702e4">   22</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_O_PRD            0x2U         // CPU-Timer, Period Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a1457f064288fbd06490daa3216bd3ef8">   23</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_O_TCR            0x4U         // CPU-Timer, Control Register</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a2f2ec9ae2ec92386a4b591b229953949">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_O_TPR            0x6U         // CPU-Timer, Prescale Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a9e89fb8f9781fe3b98c450356b690982">   25</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_O_TPRH           0x7U         // CPU-Timer, Prescale Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// High</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIM register</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a2fa7885f7462f83b2c164e0695d53325">   33</a></span>&#160;<span class="preprocessor">#define CPUTIMER_TIM_LSW_S        0U</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ab16712657e031fcbcfc28c10bea0845e">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TIM_LSW_M        0xFFFFU      // CPU-Timer Counter Registers</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a05393a10367bf4343f51e5160fc183a8">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TIM_MSW_S        16U</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#aef60cd25ae69e75406820629eb3b6de9">   36</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TIM_MSW_M        0xFFFF0000U  // CPU-Timer Counter Registers</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// High</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// The following are defines for the bit fields in the PRD register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a470d86866dfb557c7e80954bc307f40c">   44</a></span>&#160;<span class="preprocessor">#define CPUTIMER_PRD_LSW_S        0U</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#af7ac26340d0cecadcfdb494f36180c65">   45</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_PRD_LSW_M        0xFFFFU      // CPU-Timer Period Registers</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a73573942449d34f9ac21b74997cf7d79">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_PRD_MSW_S        16U</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ad6e49c040082b9c0d73bdbdcef8aa4f5">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_PRD_MSW_M        0xFFFF0000U  // CPU-Timer Period Registers</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// High</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// The following are defines for the bit fields in the TCR register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a7904aca56961592d64c8e9dbce37e909">   55</a></span>&#160;<span class="preprocessor">#define CPUTIMER_TCR_TSS          0x10U        // CPU-Timer stop status bit.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a64390bbda7398a008e4819b030fe6211">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TCR_TRB          0x20U        // Timer reload</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a1fe1e3f883912b6a5e1318e2feb96c4b">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TCR_SOFT         0x400U       // Emulation modes</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a94254f75f9085df2b80d1efbef371423">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TCR_FREE         0x800U       // Emulation modes</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#aa582e61cc6c2321c9b370fa957cdd138">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TCR_TIE          0x4000U      // CPU-Timer Interrupt Enable.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ad83d20a1d5afb38a31c7a50082c4b2a7">   60</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TCR_TIF          0x8000U      // CPU-Timer Interrupt Flag.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// The following are defines for the bit fields in the TPR register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a9acb349a9dfba324b350f374d3f60cd7">   67</a></span>&#160;<span class="preprocessor">#define CPUTIMER_TPR_TDDR_S       0U</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ae311e7106fa519605c58f9bcb02d11a4">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPR_TDDR_M       0xFFU        // CPU-Timer Divide-Down.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a0ab90c2c8634f6a996be82cc08bc80d6">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPR_PSC_S        8U</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a29ecab1d658d4788bd394d28cfc052af">   70</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPR_PSC_M        0xFF00U      // CPU-Timer Prescale Counter.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// The following are defines for the bit fields in the TPRH register</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ad4b3afdd93f7fc1f6246699a4391928a">   77</a></span>&#160;<span class="preprocessor">#define CPUTIMER_TPRH_TDDRH_S     0U</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#a1a2e24aadb3f2cc51cbf8c1052d383d2">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPRH_TDDRH_M     0xFFU        // CPU-Timer Divide-Down.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#afbd04070ae392eb016ede70e9d94aa8f">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPRH_PSCH_S      8U</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__cputimer_8h.html#ad030f69f6693daf8db879c49d1c353a6">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUTIMER_TPRH_PSCH_M      0xFF00U      // CPU-Timer Prescale Counter.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
