
STM32F411CEU6_KSP_NAVBALL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bb4  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011820  08005d50  08005d50  00006d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017570  08017570  0001905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017570  08017570  00018570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017578  08017578  0001905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017578  08017578  00018578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801757c  0801757c  0001857c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08017580  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a278  2000005c  080175dc  0001905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a2d4  080175dc  000192d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3f3  00000000  00000000  0001908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5a  00000000  00000000  0002447f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  000262e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000789  00000000  00000000  00026cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fef  00000000  00000000  00027441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c031  00000000  00000000  0003d430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087cca  00000000  00000000  00049461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d112b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ed4  00000000  00000000  000d1170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d4044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005d34 	.word	0x08005d34

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08005d34 	.word	0x08005d34

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b988 	b.w	8000ec8 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	468e      	mov	lr, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	4688      	mov	r8, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14a      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d962      	bls.n	8000cac <__udivmoddi4+0xdc>
 8000be6:	fab2 f682 	clz	r6, r2
 8000bea:	b14e      	cbz	r6, 8000c00 <__udivmoddi4+0x30>
 8000bec:	f1c6 0320 	rsb	r3, r6, #32
 8000bf0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf8:	40b7      	lsls	r7, r6
 8000bfa:	ea43 0808 	orr.w	r8, r3, r8
 8000bfe:	40b4      	lsls	r4, r6
 8000c00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c0c:	0c23      	lsrs	r3, r4, #16
 8000c0e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c16:	fb01 f20c 	mul.w	r2, r1, ip
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d909      	bls.n	8000c32 <__udivmoddi4+0x62>
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c24:	f080 80ea 	bcs.w	8000dfc <__udivmoddi4+0x22c>
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	f240 80e7 	bls.w	8000dfc <__udivmoddi4+0x22c>
 8000c2e:	3902      	subs	r1, #2
 8000c30:	443b      	add	r3, r7
 8000c32:	1a9a      	subs	r2, r3, r2
 8000c34:	b2a3      	uxth	r3, r4
 8000c36:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c3a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c42:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c46:	459c      	cmp	ip, r3
 8000c48:	d909      	bls.n	8000c5e <__udivmoddi4+0x8e>
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c50:	f080 80d6 	bcs.w	8000e00 <__udivmoddi4+0x230>
 8000c54:	459c      	cmp	ip, r3
 8000c56:	f240 80d3 	bls.w	8000e00 <__udivmoddi4+0x230>
 8000c5a:	443b      	add	r3, r7
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c62:	eba3 030c 	sub.w	r3, r3, ip
 8000c66:	2100      	movs	r1, #0
 8000c68:	b11d      	cbz	r5, 8000c72 <__udivmoddi4+0xa2>
 8000c6a:	40f3      	lsrs	r3, r6
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d905      	bls.n	8000c86 <__udivmoddi4+0xb6>
 8000c7a:	b10d      	cbz	r5, 8000c80 <__udivmoddi4+0xb0>
 8000c7c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c80:	2100      	movs	r1, #0
 8000c82:	4608      	mov	r0, r1
 8000c84:	e7f5      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d146      	bne.n	8000d1c <__udivmoddi4+0x14c>
 8000c8e:	4573      	cmp	r3, lr
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xc8>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 8105 	bhi.w	8000ea2 <__udivmoddi4+0x2d2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4690      	mov	r8, r2
 8000ca2:	2d00      	cmp	r5, #0
 8000ca4:	d0e5      	beq.n	8000c72 <__udivmoddi4+0xa2>
 8000ca6:	e9c5 4800 	strd	r4, r8, [r5]
 8000caa:	e7e2      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f000 8090 	beq.w	8000dd2 <__udivmoddi4+0x202>
 8000cb2:	fab2 f682 	clz	r6, r2
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	f040 80a4 	bne.w	8000e04 <__udivmoddi4+0x234>
 8000cbc:	1a8a      	subs	r2, r1, r2
 8000cbe:	0c03      	lsrs	r3, r0, #16
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	b280      	uxth	r0, r0
 8000cc6:	b2bc      	uxth	r4, r7
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cce:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cd6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x11e>
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x11c>
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	f200 80e0 	bhi.w	8000eac <__udivmoddi4+0x2dc>
 8000cec:	46c4      	mov	ip, r8
 8000cee:	1a9b      	subs	r3, r3, r2
 8000cf0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cf4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cfc:	fb02 f404 	mul.w	r4, r2, r4
 8000d00:	429c      	cmp	r4, r3
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x144>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x142>
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	f200 80ca 	bhi.w	8000ea6 <__udivmoddi4+0x2d6>
 8000d12:	4602      	mov	r2, r0
 8000d14:	1b1b      	subs	r3, r3, r4
 8000d16:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d1a:	e7a5      	b.n	8000c68 <__udivmoddi4+0x98>
 8000d1c:	f1c1 0620 	rsb	r6, r1, #32
 8000d20:	408b      	lsls	r3, r1
 8000d22:	fa22 f706 	lsr.w	r7, r2, r6
 8000d26:	431f      	orrs	r7, r3
 8000d28:	fa0e f401 	lsl.w	r4, lr, r1
 8000d2c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d30:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d34:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d38:	4323      	orrs	r3, r4
 8000d3a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d3e:	fa1f fc87 	uxth.w	ip, r7
 8000d42:	fbbe f0f9 	udiv	r0, lr, r9
 8000d46:	0c1c      	lsrs	r4, r3, #16
 8000d48:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d4c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d50:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d54:	45a6      	cmp	lr, r4
 8000d56:	fa02 f201 	lsl.w	r2, r2, r1
 8000d5a:	d909      	bls.n	8000d70 <__udivmoddi4+0x1a0>
 8000d5c:	193c      	adds	r4, r7, r4
 8000d5e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d62:	f080 809c 	bcs.w	8000e9e <__udivmoddi4+0x2ce>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f240 8099 	bls.w	8000e9e <__udivmoddi4+0x2ce>
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	443c      	add	r4, r7
 8000d70:	eba4 040e 	sub.w	r4, r4, lr
 8000d74:	fa1f fe83 	uxth.w	lr, r3
 8000d78:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d7c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d80:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d84:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d88:	45a4      	cmp	ip, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x1ce>
 8000d8c:	193c      	adds	r4, r7, r4
 8000d8e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d92:	f080 8082 	bcs.w	8000e9a <__udivmoddi4+0x2ca>
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d97f      	bls.n	8000e9a <__udivmoddi4+0x2ca>
 8000d9a:	3b02      	subs	r3, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000da2:	eba4 040c 	sub.w	r4, r4, ip
 8000da6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000daa:	4564      	cmp	r4, ip
 8000dac:	4673      	mov	r3, lr
 8000dae:	46e1      	mov	r9, ip
 8000db0:	d362      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000db2:	d05f      	beq.n	8000e74 <__udivmoddi4+0x2a4>
 8000db4:	b15d      	cbz	r5, 8000dce <__udivmoddi4+0x1fe>
 8000db6:	ebb8 0203 	subs.w	r2, r8, r3
 8000dba:	eb64 0409 	sbc.w	r4, r4, r9
 8000dbe:	fa04 f606 	lsl.w	r6, r4, r6
 8000dc2:	fa22 f301 	lsr.w	r3, r2, r1
 8000dc6:	431e      	orrs	r6, r3
 8000dc8:	40cc      	lsrs	r4, r1
 8000dca:	e9c5 6400 	strd	r6, r4, [r5]
 8000dce:	2100      	movs	r1, #0
 8000dd0:	e74f      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000dd2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dd6:	0c01      	lsrs	r1, r0, #16
 8000dd8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000de2:	463b      	mov	r3, r7
 8000de4:	4638      	mov	r0, r7
 8000de6:	463c      	mov	r4, r7
 8000de8:	46b8      	mov	r8, r7
 8000dea:	46be      	mov	lr, r7
 8000dec:	2620      	movs	r6, #32
 8000dee:	fbb1 f1f7 	udiv	r1, r1, r7
 8000df2:	eba2 0208 	sub.w	r2, r2, r8
 8000df6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dfa:	e766      	b.n	8000cca <__udivmoddi4+0xfa>
 8000dfc:	4601      	mov	r1, r0
 8000dfe:	e718      	b.n	8000c32 <__udivmoddi4+0x62>
 8000e00:	4610      	mov	r0, r2
 8000e02:	e72c      	b.n	8000c5e <__udivmoddi4+0x8e>
 8000e04:	f1c6 0220 	rsb	r2, r6, #32
 8000e08:	fa2e f302 	lsr.w	r3, lr, r2
 8000e0c:	40b7      	lsls	r7, r6
 8000e0e:	40b1      	lsls	r1, r6
 8000e10:	fa20 f202 	lsr.w	r2, r0, r2
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e1e:	b2bc      	uxth	r4, r7
 8000e20:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e24:	0c11      	lsrs	r1, r2, #16
 8000e26:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2a:	fb08 f904 	mul.w	r9, r8, r4
 8000e2e:	40b0      	lsls	r0, r6
 8000e30:	4589      	cmp	r9, r1
 8000e32:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	d93e      	bls.n	8000eb8 <__udivmoddi4+0x2e8>
 8000e3a:	1879      	adds	r1, r7, r1
 8000e3c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e40:	d201      	bcs.n	8000e46 <__udivmoddi4+0x276>
 8000e42:	4589      	cmp	r9, r1
 8000e44:	d81f      	bhi.n	8000e86 <__udivmoddi4+0x2b6>
 8000e46:	eba1 0109 	sub.w	r1, r1, r9
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fb09 f804 	mul.w	r8, r9, r4
 8000e52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e56:	b292      	uxth	r2, r2
 8000e58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e5c:	4542      	cmp	r2, r8
 8000e5e:	d229      	bcs.n	8000eb4 <__udivmoddi4+0x2e4>
 8000e60:	18ba      	adds	r2, r7, r2
 8000e62:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e66:	d2c4      	bcs.n	8000df2 <__udivmoddi4+0x222>
 8000e68:	4542      	cmp	r2, r8
 8000e6a:	d2c2      	bcs.n	8000df2 <__udivmoddi4+0x222>
 8000e6c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e70:	443a      	add	r2, r7
 8000e72:	e7be      	b.n	8000df2 <__udivmoddi4+0x222>
 8000e74:	45f0      	cmp	r8, lr
 8000e76:	d29d      	bcs.n	8000db4 <__udivmoddi4+0x1e4>
 8000e78:	ebbe 0302 	subs.w	r3, lr, r2
 8000e7c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e80:	3801      	subs	r0, #1
 8000e82:	46e1      	mov	r9, ip
 8000e84:	e796      	b.n	8000db4 <__udivmoddi4+0x1e4>
 8000e86:	eba7 0909 	sub.w	r9, r7, r9
 8000e8a:	4449      	add	r1, r9
 8000e8c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	e7db      	b.n	8000e52 <__udivmoddi4+0x282>
 8000e9a:	4673      	mov	r3, lr
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1ce>
 8000e9e:	4650      	mov	r0, sl
 8000ea0:	e766      	b.n	8000d70 <__udivmoddi4+0x1a0>
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e6fd      	b.n	8000ca2 <__udivmoddi4+0xd2>
 8000ea6:	443b      	add	r3, r7
 8000ea8:	3a02      	subs	r2, #2
 8000eaa:	e733      	b.n	8000d14 <__udivmoddi4+0x144>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	443b      	add	r3, r7
 8000eb2:	e71c      	b.n	8000cee <__udivmoddi4+0x11e>
 8000eb4:	4649      	mov	r1, r9
 8000eb6:	e79c      	b.n	8000df2 <__udivmoddi4+0x222>
 8000eb8:	eba1 0109 	sub.w	r1, r1, r9
 8000ebc:	46c4      	mov	ip, r8
 8000ebe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec2:	fb09 f804 	mul.w	r8, r9, r4
 8000ec6:	e7c4      	b.n	8000e52 <__udivmoddi4+0x282>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b5b0      	push	{r4, r5, r7, lr}
 8000ece:	b096      	sub	sp, #88	@ 0x58
 8000ed0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed2:	f001 f97b 	bl	80021cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed6:	f000 f8b5 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eda:	f000 f99b 	bl	8001214 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ede:	f000 f979 	bl	80011d4 <MX_DMA_Init>
  MX_SPI1_Init();
 8000ee2:	f000 f917 	bl	8001114 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ee6:	f000 f94b 	bl	8001180 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_obj = st7735s_create(&hspi1,
     		  	  	  	(GPIO_st7735s){LCD_DC_GPIO_Port, LCD_DC_Pin},
 8000eea:	4a4f      	ldr	r2, [pc, #316]	@ (8001028 <main+0x15c>)
 8000eec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ef0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ef4:	e883 0003 	stmia.w	r3, {r0, r1}
    					(GPIO_st7735s){LCD_RST_GPIO_Port, LCD_RST_Pin},
 8000ef8:	4a4c      	ldr	r2, [pc, #304]	@ (800102c <main+0x160>)
 8000efa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000efe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f02:	e883 0003 	stmia.w	r3, {r0, r1}
    					(GPIO_st7735s){SPI1_CS_GPIO_Port, SPI1_CS_Pin});
 8000f06:	4a4a      	ldr	r2, [pc, #296]	@ (8001030 <main+0x164>)
 8000f08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f10:	e883 0003 	stmia.w	r3, {r0, r1}
  lcd_obj = st7735s_create(&hspi1,
 8000f14:	4d47      	ldr	r5, [pc, #284]	@ (8001034 <main+0x168>)
 8000f16:	463c      	mov	r4, r7
 8000f18:	aa02      	add	r2, sp, #8
 8000f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f22:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f26:	466a      	mov	r2, sp
 8000f28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f30:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f34:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000f38:	cb0c      	ldmia	r3, {r2, r3}
 8000f3a:	493f      	ldr	r1, [pc, #252]	@ (8001038 <main+0x16c>)
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	f000 fa52 	bl	80013e6 <st7735s_create>
 8000f42:	463c      	mov	r4, r7
 8000f44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f4c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

  st7735s_init(&lcd_obj);
 8000f50:	4838      	ldr	r0, [pc, #224]	@ (8001034 <main+0x168>)
 8000f52:	f000 fabb 	bl	80014cc <st7735s_init>
  st7735s_fill_screen(&lcd_obj, 0x0000);
 8000f56:	2100      	movs	r1, #0
 8000f58:	4836      	ldr	r0, [pc, #216]	@ (8001034 <main+0x168>)
 8000f5a:	f000 fbd7 	bl	800170c <st7735s_fill_screen>
	//	pitch = uartMsg.pitch;
	//	roll = uartMsg.roll;
	//	yaw = uartMsg.yaw;
	//	pthread_mutex_unlock(&uart_packet_mutex);

	float t = HAL_GetTick() / 1000.0f; // seconds
 8000f5e:	f001 f99b 	bl	8002298 <HAL_GetTick>
 8000f62:	ee07 0a90 	vmov	s15, r0
 8000f66:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f6a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800103c <main+0x170>
 8000f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f72:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	int16_t pitch = 30 * sinf(t);      // smaller angle
 8000f76:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8000f7a:	f003 fccf 	bl	800491c <sinf>
 8000f7e:	eef0 7a40 	vmov.f32	s15, s0
 8000f82:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f8e:	ee17 3a90 	vmov	r3, s15
 8000f92:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	int16_t yaw   = fmodf(t*10, 360);
 8000f96:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000f9a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000f9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fa2:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001040 <main+0x174>
 8000fa6:	eeb0 0a67 	vmov.f32	s0, s15
 8000faa:	f003 fc79 	bl	80048a0 <fmodf>
 8000fae:	eef0 7a40 	vmov.f32	s15, s0
 8000fb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fb6:	ee17 3a90 	vmov	r3, s15
 8000fba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	//int16_t pitch = 300 * sin(HAL_GetTick() / 10);
	int16_t roll = 0;//4 * fsin(HAL_GetTick() / 12.0);
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	//int16_t yaw = fmod(HAL_GetTick() / 20, 360);

	if(!lcd_obj.busy){
 8000fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001034 <main+0x168>)
 8000fc4:	7f1b      	ldrb	r3, [r3, #28]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d128      	bne.n	800101e <main+0x152>
		draw_navball(pitch, roll, yaw);
 8000fcc:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8000fdc:	ee07 3a10 	vmov	s14, r3
 8000fe0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000fe4:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8000fe8:	ee06 3a90 	vmov	s13, r3
 8000fec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8000ff0:	eeb0 1a66 	vmov.f32	s2, s13
 8000ff4:	eef0 0a47 	vmov.f32	s1, s14
 8000ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffc:	f000 feec 	bl	8001dd8 <draw_navball>
		framebuffer_draw_circle(radius+1, cx, cy, 0x07E0);
 8001000:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001004:	2250      	movs	r2, #80	@ 0x50
 8001006:	2140      	movs	r1, #64	@ 0x40
 8001008:	203d      	movs	r0, #61	@ 0x3d
 800100a:	f001 f82b 	bl	8002064 <framebuffer_draw_circle>
		st7735s_push_framebuffer_dma(&lcd_obj, horizon_get_framebuffer(), FB_WIDTH, FB_HEIGHT);
 800100e:	f000 fe0f 	bl	8001c30 <horizon_get_framebuffer>
 8001012:	4601      	mov	r1, r0
 8001014:	23a0      	movs	r3, #160	@ 0xa0
 8001016:	2280      	movs	r2, #128	@ 0x80
 8001018:	4806      	ldr	r0, [pc, #24]	@ (8001034 <main+0x168>)
 800101a:	f000 fb8b 	bl	8001734 <st7735s_push_framebuffer_dma>
	}

	HAL_Delay(10);
 800101e:	200a      	movs	r0, #10
 8001020:	f001 f946 	bl	80022b0 <HAL_Delay>
  {
 8001024:	e79b      	b.n	8000f5e <main+0x92>
 8001026:	bf00      	nop
 8001028:	08005d50 	.word	0x08005d50
 800102c:	08005d58 	.word	0x08005d58
 8001030:	08005d60 	.word	0x08005d60
 8001034:	20000178 	.word	0x20000178
 8001038:	20000078 	.word	0x20000078
 800103c:	447a0000 	.word	0x447a0000
 8001040:	43b40000 	.word	0x43b40000

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b094      	sub	sp, #80	@ 0x50
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	2230      	movs	r2, #48	@ 0x30
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f003 fbb4 	bl	80047c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	4b27      	ldr	r3, [pc, #156]	@ (800110c <SystemClock_Config+0xc8>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001070:	4a26      	ldr	r2, [pc, #152]	@ (800110c <SystemClock_Config+0xc8>)
 8001072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001076:	6413      	str	r3, [r2, #64]	@ 0x40
 8001078:	4b24      	ldr	r3, [pc, #144]	@ (800110c <SystemClock_Config+0xc8>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	4b21      	ldr	r3, [pc, #132]	@ (8001110 <SystemClock_Config+0xcc>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a20      	ldr	r2, [pc, #128]	@ (8001110 <SystemClock_Config+0xcc>)
 800108e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b1e      	ldr	r3, [pc, #120]	@ (8001110 <SystemClock_Config+0xcc>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010a0:	2301      	movs	r3, #1
 80010a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010aa:	2302      	movs	r3, #2
 80010ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 80010b4:	230f      	movs	r3, #15
 80010b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80010b8:	2360      	movs	r3, #96	@ 0x60
 80010ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010bc:	2302      	movs	r3, #2
 80010be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80010c0:	2305      	movs	r3, #5
 80010c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c4:	f107 0320 	add.w	r3, r7, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 ff57 	bl	8002f7c <HAL_RCC_OscConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010d4:	f000 f900 	bl	80012d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d8:	230f      	movs	r3, #15
 80010da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010dc:	2302      	movs	r3, #2
 80010de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2102      	movs	r1, #2
 80010f4:	4618      	mov	r0, r3
 80010f6:	f002 f9b9 	bl	800346c <HAL_RCC_ClockConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001100:	f000 f8ea 	bl	80012d8 <Error_Handler>
  }
}
 8001104:	bf00      	nop
 8001106:	3750      	adds	r7, #80	@ 0x50
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40023800 	.word	0x40023800
 8001110:	40007000 	.word	0x40007000

08001114 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001118:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <MX_SPI1_Init+0x64>)
 800111a:	4a18      	ldr	r2, [pc, #96]	@ (800117c <MX_SPI1_Init+0x68>)
 800111c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001120:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001124:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001126:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800112c:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <MX_SPI1_Init+0x64>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001138:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_SPI1_Init+0x64>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800113e:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001140:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001144:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001146:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001148:	2208      	movs	r2, #8
 800114a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <MX_SPI1_Init+0x64>)
 800114e:	2200      	movs	r2, #0
 8001150:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001154:	2200      	movs	r2, #0
 8001156:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001158:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <MX_SPI1_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800115e:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001160:	220a      	movs	r2, #10
 8001162:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001164:	4804      	ldr	r0, [pc, #16]	@ (8001178 <MX_SPI1_Init+0x64>)
 8001166:	f002 fb61 	bl	800382c <HAL_SPI_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001170:	f000 f8b2 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000078 	.word	0x20000078
 800117c:	40013000 	.word	0x40013000

08001180 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001184:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 8001186:	4a12      	ldr	r2, [pc, #72]	@ (80011d0 <MX_USART1_UART_Init+0x50>)
 8001188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800118a:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 800118c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001192:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001198:	4b0c      	ldr	r3, [pc, #48]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800119e:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011a4:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 80011a6:	220c      	movs	r2, #12
 80011a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011aa:	4b08      	ldr	r3, [pc, #32]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b0:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011b6:	4805      	ldr	r0, [pc, #20]	@ (80011cc <MX_USART1_UART_Init+0x4c>)
 80011b8:	f003 f83e 	bl	8004238 <HAL_UART_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011c2:	f000 f889 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000130 	.word	0x20000130
 80011d0:	40011000 	.word	0x40011000

080011d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <MX_DMA_Init+0x3c>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001210 <MX_DMA_Init+0x3c>)
 80011e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <MX_DMA_Init+0x3c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	203b      	movs	r0, #59	@ 0x3b
 80011fc:	f001 f957 	bl	80024ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001200:	203b      	movs	r0, #59	@ 0x3b
 8001202:	f001 f970 	bl	80024e6 <HAL_NVIC_EnableIRQ>

}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a1e      	ldr	r2, [pc, #120]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_GPIO_Init+0x98>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_GPIO_Init+0x98>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a17      	ldr	r2, [pc, #92]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	603b      	str	r3, [r7, #0]
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a10      	ldr	r2, [pc, #64]	@ (80012ac <MX_GPIO_Init+0x98>)
 800126c:	f043 0302 	orr.w	r3, r3, #2
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_GPIO_Init+0x98>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	603b      	str	r3, [r7, #0]
 800127c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_CS_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	21e0      	movs	r1, #224	@ 0xe0
 8001282:	480b      	ldr	r0, [pc, #44]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 8001284:	f001 fe60 	bl	8002f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin LCD_DC_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8001288:	23e0      	movs	r3, #224	@ 0xe0
 800128a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	2301      	movs	r3, #1
 800128e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	4619      	mov	r1, r3
 800129e:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <MX_GPIO_Init+0x9c>)
 80012a0:	f001 fcce 	bl	8002c40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012a4:	bf00      	nop
 80012a6:	3720      	adds	r7, #32
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40020400 	.word	0x40020400

080012b4 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (hspi == lcd_obj.st7735s_spi) {
 80012bc:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <HAL_SPI_TxCpltCallback+0x20>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d102      	bne.n	80012cc <HAL_SPI_TxCpltCallback+0x18>
    	st7735s_dma_tx_complete(&lcd_obj);
 80012c6:	4803      	ldr	r0, [pc, #12]	@ (80012d4 <HAL_SPI_TxCpltCallback+0x20>)
 80012c8:	f000 fa71 	bl	80017ae <st7735s_dma_tx_complete>
    }
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000178 	.word	0x20000178

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <Error_Handler+0x8>

080012e4 <cs_low>:

#include "st7735s.h"
#include "main.h"
#include "stdlib.h"

static void cs_low(st7735s_t *lcd) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(lcd->st7735s_cs.gpio_port, lcd->st7735s_cs.gpio_pin, 0);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6958      	ldr	r0, [r3, #20]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	8b1b      	ldrh	r3, [r3, #24]
 80012f4:	2200      	movs	r2, #0
 80012f6:	4619      	mov	r1, r3
 80012f8:	f001 fe26 	bl	8002f48 <HAL_GPIO_WritePin>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <cs_high>:

static void cs_high(st7735s_t *lcd) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(lcd->st7735s_cs.gpio_port, lcd->st7735s_cs.gpio_pin, 1);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6958      	ldr	r0, [r3, #20]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	8b1b      	ldrh	r3, [r3, #24]
 8001314:	2201      	movs	r2, #1
 8001316:	4619      	mov	r1, r3
 8001318:	f001 fe16 	bl	8002f48 <HAL_GPIO_WritePin>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <write_cmd>:

static void write_cmd(st7735s_t *lcd, uint8_t cmd)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	70fb      	strb	r3, [r7, #3]
	cs_low(lcd);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7ff ffd7 	bl	80012e4 <cs_low>
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 0);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6858      	ldr	r0, [r3, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	891b      	ldrh	r3, [r3, #8]
 800133e:	2200      	movs	r2, #0
 8001340:	4619      	mov	r1, r3
 8001342:	f001 fe01 	bl	8002f48 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, &cmd, 1, HAL_MAX_DELAY);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	1cf9      	adds	r1, r7, #3
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	2201      	movs	r2, #1
 8001352:	f002 faf4 	bl	800393e <HAL_SPI_Transmit>
	cs_high(lcd);
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffd4 	bl	8001304 <cs_high>
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <write_data>:

static void write_data(st7735s_t *lcd, uint8_t data)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	70fb      	strb	r3, [r7, #3]
	cs_low(lcd);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ffb7 	bl	80012e4 <cs_low>
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6858      	ldr	r0, [r3, #4]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	891b      	ldrh	r3, [r3, #8]
 800137e:	2201      	movs	r2, #1
 8001380:	4619      	mov	r1, r3
 8001382:	f001 fde1 	bl	8002f48 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, &data, 1, HAL_MAX_DELAY);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6818      	ldr	r0, [r3, #0]
 800138a:	1cf9      	adds	r1, r7, #3
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	2201      	movs	r2, #1
 8001392:	f002 fad4 	bl	800393e <HAL_SPI_Transmit>
	cs_high(lcd);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ffb4 	bl	8001304 <cs_high>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <write_data_buf>:

static void write_data_buf(st7735s_t *lcd, uint8_t *buf, size_t len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
	cs_low(lcd);
 80013b0:	68f8      	ldr	r0, [r7, #12]
 80013b2:	f7ff ff97 	bl	80012e4 <cs_low>
	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6858      	ldr	r0, [r3, #4]
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	891b      	ldrh	r3, [r3, #8]
 80013be:	2201      	movs	r2, #1
 80013c0:	4619      	mov	r1, r3
 80013c2:	f001 fdc1 	bl	8002f48 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->st7735s_spi, buf, len, HAL_MAX_DELAY);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	f002 fab3 	bl	800393e <HAL_SPI_Transmit>
	cs_high(lcd);
 80013d8:	68f8      	ldr	r0, [r7, #12]
 80013da:	f7ff ff93 	bl	8001304 <cs_high>
}
 80013de:	bf00      	nop
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <st7735s_create>:

st7735s_t st7735s_create(SPI_HandleTypeDef *lcd_spi,
						 GPIO_st7735s lcd_dc,
						 GPIO_st7735s lcd_rst,
						 GPIO_st7735s lcd_cs)
{
 80013e6:	b4b0      	push	{r4, r5, r7}
 80013e8:	b08d      	sub	sp, #52	@ 0x34
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	4639      	mov	r1, r7
 80013f2:	e881 000c 	stmia.w	r1, {r2, r3}
	st7735s_t lcd;

	lcd.st7735s_spi = lcd_spi;
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	613b      	str	r3, [r7, #16]
	lcd.st7735s_dc = lcd_dc;
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	463a      	mov	r2, r7
 8001400:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001404:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd.st7735s_rst = lcd_rst;
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001414:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd.st7735s_cs = lcd_cs;
 8001418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141c:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001420:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001424:	e883 0003 	stmia.w	r3, {r0, r1}
	lcd.busy = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	return lcd;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	461d      	mov	r5, r3
 8001432:	f107 0410 	add.w	r4, r7, #16
 8001436:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001438:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800143a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800143e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	3734      	adds	r7, #52	@ 0x34
 8001446:	46bd      	mov	sp, r7
 8001448:	bcb0      	pop	{r4, r5, r7}
 800144a:	4770      	bx	lr

0800144c <run_init_sequence>:

static void run_init_sequence(st7735s_t *lcd)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
    const uint8_t *p = init_seq;
 8001454:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <run_init_sequence+0x7c>)
 8001456:	617b      	str	r3, [r7, #20]

    while (1) {
        uint8_t count = *p++;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	617a      	str	r2, [r7, #20]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	73fb      	strb	r3, [r7, #15]

        if (count == 0xFF)
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	2bff      	cmp	r3, #255	@ 0xff
 8001466:	d029      	beq.n	80014bc <run_init_sequence+0x70>
            break;

        if (count > 0) {
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d01c      	beq.n	80014a8 <run_init_sequence+0x5c>
            uint8_t cmd = *p++;
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	617a      	str	r2, [r7, #20]
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	737b      	strb	r3, [r7, #13]
            write_cmd(lcd, cmd);
 8001478:	7b7b      	ldrb	r3, [r7, #13]
 800147a:	4619      	mov	r1, r3
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff51 	bl	8001324 <write_cmd>

            for (int i = 1; i < count; i++)
 8001482:	2301      	movs	r3, #1
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e00a      	b.n	800149e <run_init_sequence+0x52>
               write_data(lcd, *p++);
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	617a      	str	r2, [r7, #20]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ff66 	bl	8001364 <write_data>
            for (int i = 1; i < count; i++)
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	3301      	adds	r3, #1
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	dbf0      	blt.n	8001488 <run_init_sequence+0x3c>
 80014a6:	e7d7      	b.n	8001458 <run_init_sequence+0xc>
        } else {
            // delay
            uint8_t ms = *p++;
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	617a      	str	r2, [r7, #20]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	73bb      	strb	r3, [r7, #14]
            HAL_Delay(ms);
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fefb 	bl	80022b0 <HAL_Delay>
    while (1) {
 80014ba:	e7cd      	b.n	8001458 <run_init_sequence+0xc>
            break;
 80014bc:	bf00      	nop
        }
    }
}
 80014be:	bf00      	nop
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	08015d68 	.word	0x08015d68

080014cc <st7735s_init>:

void st7735s_init(st7735s_t *lcd)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd->st7735s_rst.gpio_port, lcd->st7735s_rst.gpio_pin, 0);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68d8      	ldr	r0, [r3, #12]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	8a1b      	ldrh	r3, [r3, #16]
 80014dc:	2200      	movs	r2, #0
 80014de:	4619      	mov	r1, r3
 80014e0:	f001 fd32 	bl	8002f48 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80014e4:	2014      	movs	r0, #20
 80014e6:	f000 fee3 	bl	80022b0 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->st7735s_rst.gpio_port, lcd->st7735s_rst.gpio_pin, 1);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	68d8      	ldr	r0, [r3, #12]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	8a1b      	ldrh	r3, [r3, #16]
 80014f2:	2201      	movs	r2, #1
 80014f4:	4619      	mov	r1, r3
 80014f6:	f001 fd27 	bl	8002f48 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80014fa:	2014      	movs	r0, #20
 80014fc:	f000 fed8 	bl	80022b0 <HAL_Delay>

	run_init_sequence(lcd);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ffa3 	bl	800144c <run_init_sequence>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <st7735s_set_addr_window>:

void st7735s_set_addr_window(st7735s_t *lcd,
							 uint8_t x0, uint8_t y0,
                             uint8_t x1, uint8_t y1)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b086      	sub	sp, #24
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	4608      	mov	r0, r1
 8001518:	4611      	mov	r1, r2
 800151a:	461a      	mov	r2, r3
 800151c:	4603      	mov	r3, r0
 800151e:	70fb      	strb	r3, [r7, #3]
 8001520:	460b      	mov	r3, r1
 8001522:	70bb      	strb	r3, [r7, #2]
 8001524:	4613      	mov	r3, r2
 8001526:	707b      	strb	r3, [r7, #1]
//    write_data(lcd, 0);
//    write_data(lcd, y1 + ST7735S_Y_OFFSET);
//
//    write_cmd(lcd, 0x2C); // RAMWR

	cs_low(lcd);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff fedb 	bl	80012e4 <cs_low>

	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 0);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6858      	ldr	r0, [r3, #4]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	891b      	ldrh	r3, [r3, #8]
 8001536:	2200      	movs	r2, #0
 8001538:	4619      	mov	r1, r3
 800153a:	f001 fd05 	bl	8002f48 <HAL_GPIO_WritePin>
	uint8_t cmd = 0x2A;
 800153e:	232a      	movs	r3, #42	@ 0x2a
 8001540:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(lcd->st7735s_spi, &cmd, 1, HAL_MAX_DELAY);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6818      	ldr	r0, [r3, #0]
 8001546:	f107 0117 	add.w	r1, r7, #23
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	2201      	movs	r2, #1
 8001550:	f002 f9f5 	bl	800393e <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6858      	ldr	r0, [r3, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	891b      	ldrh	r3, [r3, #8]
 800155c:	2201      	movs	r2, #1
 800155e:	4619      	mov	r1, r3
 8001560:	f001 fcf2 	bl	8002f48 <HAL_GPIO_WritePin>
	uint8_t data[] = {
 8001564:	2300      	movs	r3, #0
 8001566:	743b      	strb	r3, [r7, #16]
			0, x0 + ST7735S_X_OFFSET,
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	3302      	adds	r3, #2
 800156c:	b2db      	uxtb	r3, r3
	uint8_t data[] = {
 800156e:	747b      	strb	r3, [r7, #17]
 8001570:	2300      	movs	r3, #0
 8001572:	74bb      	strb	r3, [r7, #18]
			0, x1 + ST7735S_X_OFFSET
 8001574:	787b      	ldrb	r3, [r7, #1]
 8001576:	3302      	adds	r3, #2
 8001578:	b2db      	uxtb	r3, r3
	uint8_t data[] = {
 800157a:	74fb      	strb	r3, [r7, #19]
	};
	HAL_SPI_Transmit(lcd->st7735s_spi, data, sizeof(data), HAL_MAX_DELAY);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	f107 0110 	add.w	r1, r7, #16
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
 8001588:	2204      	movs	r2, #4
 800158a:	f002 f9d8 	bl	800393e <HAL_SPI_Transmit>

	cs_high(lcd);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff feb8 	bl	8001304 <cs_high>

	cs_low(lcd);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fea5 	bl	80012e4 <cs_low>

	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 0);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6858      	ldr	r0, [r3, #4]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	891b      	ldrh	r3, [r3, #8]
 80015a2:	2200      	movs	r2, #0
 80015a4:	4619      	mov	r1, r3
 80015a6:	f001 fccf 	bl	8002f48 <HAL_GPIO_WritePin>
	uint8_t cmd2 = 0x2B;
 80015aa:	232b      	movs	r3, #43	@ 0x2b
 80015ac:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(lcd->st7735s_spi, &cmd2, 1, HAL_MAX_DELAY);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6818      	ldr	r0, [r3, #0]
 80015b2:	f107 010f 	add.w	r1, r7, #15
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	2201      	movs	r2, #1
 80015bc:	f002 f9bf 	bl	800393e <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6858      	ldr	r0, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	891b      	ldrh	r3, [r3, #8]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4619      	mov	r1, r3
 80015cc:	f001 fcbc 	bl	8002f48 <HAL_GPIO_WritePin>
	uint8_t data2[] = {
 80015d0:	2300      	movs	r3, #0
 80015d2:	723b      	strb	r3, [r7, #8]
			0, y0 + ST7735S_Y_OFFSET,
 80015d4:	78bb      	ldrb	r3, [r7, #2]
 80015d6:	3301      	adds	r3, #1
 80015d8:	b2db      	uxtb	r3, r3
	uint8_t data2[] = {
 80015da:	727b      	strb	r3, [r7, #9]
 80015dc:	2300      	movs	r3, #0
 80015de:	72bb      	strb	r3, [r7, #10]
			0, y1 + ST7735S_Y_OFFSET
 80015e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015e4:	3301      	adds	r3, #1
 80015e6:	b2db      	uxtb	r3, r3
	uint8_t data2[] = {
 80015e8:	72fb      	strb	r3, [r7, #11]
	};
	HAL_SPI_Transmit(lcd->st7735s_spi, data2, sizeof(data2), HAL_MAX_DELAY);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6818      	ldr	r0, [r3, #0]
 80015ee:	f107 0108 	add.w	r1, r7, #8
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	2204      	movs	r2, #4
 80015f8:	f002 f9a1 	bl	800393e <HAL_SPI_Transmit>

	cs_high(lcd);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff fe81 	bl	8001304 <cs_high>

	write_cmd(lcd, 0x2C); // RAMWR
 8001602:	212c      	movs	r1, #44	@ 0x2c
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fe8d 	bl	8001324 <write_cmd>
}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <st7735s_fill_rect>:

void st7735s_fill_rect(st7735s_t *lcd,
					   uint8_t x, uint8_t y,
                       uint8_t w, uint8_t h,
                       uint16_t color)
{
 8001612:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af02      	add	r7, sp, #8
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	4608      	mov	r0, r1
 800161e:	4611      	mov	r1, r2
 8001620:	461a      	mov	r2, r3
 8001622:	4603      	mov	r3, r0
 8001624:	70fb      	strb	r3, [r7, #3]
 8001626:	460b      	mov	r3, r1
 8001628:	70bb      	strb	r3, [r7, #2]
 800162a:	4613      	mov	r3, r2
 800162c:	707b      	strb	r3, [r7, #1]
 800162e:	466b      	mov	r3, sp
 8001630:	469a      	mov	sl, r3
    uint8_t line[2 * w];
 8001632:	787b      	ldrb	r3, [r7, #1]
 8001634:	005e      	lsls	r6, r3, #1
 8001636:	1e73      	subs	r3, r6, #1
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	4632      	mov	r2, r6
 800163c:	2300      	movs	r3, #0
 800163e:	4690      	mov	r8, r2
 8001640:	4699      	mov	r9, r3
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800164e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001652:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001656:	4632      	mov	r2, r6
 8001658:	2300      	movs	r3, #0
 800165a:	4614      	mov	r4, r2
 800165c:	461d      	mov	r5, r3
 800165e:	f04f 0200 	mov.w	r2, #0
 8001662:	f04f 0300 	mov.w	r3, #0
 8001666:	00eb      	lsls	r3, r5, #3
 8001668:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800166c:	00e2      	lsls	r2, r4, #3
 800166e:	4633      	mov	r3, r6
 8001670:	3307      	adds	r3, #7
 8001672:	08db      	lsrs	r3, r3, #3
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	ebad 0d03 	sub.w	sp, sp, r3
 800167a:	ab02      	add	r3, sp, #8
 800167c:	3300      	adds	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]

    uint8_t hi = color >> 8;
 8001680:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001682:	0a1b      	lsrs	r3, r3, #8
 8001684:	b29b      	uxth	r3, r3
 8001686:	72fb      	strb	r3, [r7, #11]
    uint8_t lo = color & 0xFF;
 8001688:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800168a:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < w; i++) {
 800168c:	2300      	movs	r3, #0
 800168e:	75fb      	strb	r3, [r7, #23]
 8001690:	e00d      	b.n	80016ae <st7735s_fill_rect+0x9c>
        line[2*i]     = hi;
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	7af9      	ldrb	r1, [r7, #11]
 800169a:	54d1      	strb	r1, [r2, r3]
        line[2*i + 1] = lo;
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	3301      	adds	r3, #1
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	7ab9      	ldrb	r1, [r7, #10]
 80016a6:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < w; i++) {
 80016a8:	7dfb      	ldrb	r3, [r7, #23]
 80016aa:	3301      	adds	r3, #1
 80016ac:	75fb      	strb	r3, [r7, #23]
 80016ae:	7dfa      	ldrb	r2, [r7, #23]
 80016b0:	787b      	ldrb	r3, [r7, #1]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d3ed      	bcc.n	8001692 <st7735s_fill_rect+0x80>
    }

    st7735s_set_addr_window(lcd, x, y, x + w - 1, y + h - 1);
 80016b6:	78fa      	ldrb	r2, [r7, #3]
 80016b8:	787b      	ldrb	r3, [r7, #1]
 80016ba:	4413      	add	r3, r2
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	3b01      	subs	r3, #1
 80016c0:	b2d8      	uxtb	r0, r3
 80016c2:	78ba      	ldrb	r2, [r7, #2]
 80016c4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80016c8:	4413      	add	r3, r2
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	3b01      	subs	r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	78ba      	ldrb	r2, [r7, #2]
 80016d2:	78f9      	ldrb	r1, [r7, #3]
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	4603      	mov	r3, r0
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff18 	bl	800150e <st7735s_set_addr_window>

    for (uint8_t row = 0; row < h; row++) {
 80016de:	2300      	movs	r3, #0
 80016e0:	75bb      	strb	r3, [r7, #22]
 80016e2:	e008      	b.n	80016f6 <st7735s_fill_rect+0xe4>
        write_data_buf(lcd, line, sizeof(line));
 80016e4:	4633      	mov	r3, r6
 80016e6:	461a      	mov	r2, r3
 80016e8:	68f9      	ldr	r1, [r7, #12]
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff fe5a 	bl	80013a4 <write_data_buf>
    for (uint8_t row = 0; row < h; row++) {
 80016f0:	7dbb      	ldrb	r3, [r7, #22]
 80016f2:	3301      	adds	r3, #1
 80016f4:	75bb      	strb	r3, [r7, #22]
 80016f6:	7dba      	ldrb	r2, [r7, #22]
 80016f8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d3f1      	bcc.n	80016e4 <st7735s_fill_rect+0xd2>
 8001700:	46d5      	mov	sp, sl
    }
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800170c <st7735s_fill_screen>:

void st7735s_fill_screen(st7735s_t *lcd, uint16_t color)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af02      	add	r7, sp, #8
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
    st7735s_fill_rect(lcd, 0, 0,
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	9301      	str	r3, [sp, #4]
 800171c:	23a0      	movs	r3, #160	@ 0xa0
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	2200      	movs	r2, #0
 8001724:	2100      	movs	r1, #0
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ff73 	bl	8001612 <st7735s_fill_rect>
                      ST7735S_WIDTH,
                      ST7735S_HEIGHT,
                      color);
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <st7735s_push_framebuffer_dma>:
}

void st7735s_push_framebuffer_dma(st7735s_t *lcd,
                                  uint16_t *fb,
                                  int w, int h)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af02      	add	r7, sp, #8
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	603b      	str	r3, [r7, #0]
	if (lcd->busy) return;   // or block, or return error
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	7f1b      	ldrb	r3, [r3, #28]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d12c      	bne.n	80017a6 <st7735s_push_framebuffer_dma+0x72>

	lcd->busy = 1;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2201      	movs	r2, #1
 8001750:	771a      	strb	r2, [r3, #28]

	st7735s_set_addr_window(lcd, 0, 0, w - 1, h - 1);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	3b01      	subs	r3, #1
 8001758:	b2da      	uxtb	r2, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	3b01      	subs	r3, #1
 8001760:	b2db      	uxtb	r3, r3
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4613      	mov	r3, r2
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f7ff fecf 	bl	800150e <st7735s_set_addr_window>

	HAL_GPIO_WritePin(lcd->st7735s_dc.gpio_port, lcd->st7735s_dc.gpio_pin, 1);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6858      	ldr	r0, [r3, #4]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	891b      	ldrh	r3, [r3, #8]
 8001778:	2201      	movs	r2, #1
 800177a:	4619      	mov	r1, r3
 800177c:	f001 fbe4 	bl	8002f48 <HAL_GPIO_WritePin>

	cs_low(lcd);
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f7ff fdaf 	bl	80012e4 <cs_low>

	HAL_SPI_Transmit_DMA(lcd->st7735s_spi, (uint8_t *)fb, w * h * 2);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6818      	ldr	r0, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	b29a      	uxth	r2, r3
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	b29b      	uxth	r3, r3
 8001792:	fb12 f303 	smulbb	r3, r2, r3
 8001796:	b29b      	uxth	r3, r3
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	b29b      	uxth	r3, r3
 800179c:	461a      	mov	r2, r3
 800179e:	68b9      	ldr	r1, [r7, #8]
 80017a0:	f002 fa12 	bl	8003bc8 <HAL_SPI_Transmit_DMA>
 80017a4:	e000      	b.n	80017a8 <st7735s_push_framebuffer_dma+0x74>
	if (lcd->busy) return;   // or block, or return error
 80017a6:	bf00      	nop
}
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <st7735s_dma_tx_complete>:

void st7735s_dma_tx_complete(st7735s_t *lcd)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
    cs_high(lcd);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff fda4 	bl	8001304 <cs_high>
    lcd->busy = 0;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	771a      	strb	r2, [r3, #28]
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017da:	4a0f      	ldr	r2, [pc, #60]	@ (8001818 <HAL_MspInit+0x4c>)
 80017dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_MspInit+0x4c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_MspInit+0x4c>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_MspInit+0x4c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800

0800181c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a34      	ldr	r2, [pc, #208]	@ (800190c <HAL_SPI_MspInit+0xf0>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d161      	bne.n	8001902 <HAL_SPI_MspInit+0xe6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	4a32      	ldr	r2, [pc, #200]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 8001848:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800184c:	6453      	str	r3, [r2, #68]	@ 0x44
 800184e:	4b30      	ldr	r3, [pc, #192]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b2c      	ldr	r3, [pc, #176]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	4a2b      	ldr	r2, [pc, #172]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6313      	str	r3, [r2, #48]	@ 0x30
 800186a:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <HAL_SPI_MspInit+0xf4>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001876:	23a0      	movs	r3, #160	@ 0xa0
 8001878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001882:	2303      	movs	r3, #3
 8001884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001886:	2305      	movs	r3, #5
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	4820      	ldr	r0, [pc, #128]	@ (8001914 <HAL_SPI_MspInit+0xf8>)
 8001892:	f001 f9d5 	bl	8002c40 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001896:	4b20      	ldr	r3, [pc, #128]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 8001898:	4a20      	ldr	r2, [pc, #128]	@ (800191c <HAL_SPI_MspInit+0x100>)
 800189a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800189c:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 800189e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80018a2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018a6:	2240      	movs	r2, #64	@ 0x40
 80018a8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018b6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018b8:	4b17      	ldr	r3, [pc, #92]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018be:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80018c4:	4b14      	ldr	r3, [pc, #80]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018ca:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80018d6:	4810      	ldr	r0, [pc, #64]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018d8:	f000 fe20 	bl	800251c <HAL_DMA_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80018e2:	f7ff fcf9 	bl	80012d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80018ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <HAL_SPI_MspInit+0xfc>)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	2023      	movs	r0, #35	@ 0x23
 80018f8:	f000 fdd9 	bl	80024ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80018fc:	2023      	movs	r0, #35	@ 0x23
 80018fe:	f000 fdf2 	bl	80024e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001902:	bf00      	nop
 8001904:	3728      	adds	r7, #40	@ 0x28
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40013000 	.word	0x40013000
 8001910:	40023800 	.word	0x40023800
 8001914:	40020000 	.word	0x40020000
 8001918:	200000d0 	.word	0x200000d0
 800191c:	40026458 	.word	0x40026458

08001920 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	@ 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a19      	ldr	r2, [pc, #100]	@ (80019a4 <HAL_UART_MspInit+0x84>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d12c      	bne.n	800199c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b18      	ldr	r3, [pc, #96]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	4a17      	ldr	r2, [pc, #92]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 800194c:	f043 0310 	orr.w	r3, r3, #16
 8001950:	6453      	str	r3, [r2, #68]	@ 0x44
 8001952:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_UART_MspInit+0x88>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800197a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800197e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001988:	2303      	movs	r3, #3
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800198c:	2307      	movs	r3, #7
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <HAL_UART_MspInit+0x8c>)
 8001998:	f001 f952 	bl	8002c40 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800199c:	bf00      	nop
 800199e:	3728      	adds	r7, #40	@ 0x28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40011000 	.word	0x40011000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020000 	.word	0x40020000

080019b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <NMI_Handler+0x4>

080019b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <HardFault_Handler+0x4>

080019c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <MemManage_Handler+0x4>

080019c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <BusFault_Handler+0x4>

080019d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <UsageFault_Handler+0x4>

080019d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a06:	f000 fc33 	bl	8002270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001a14:	4802      	ldr	r0, [pc, #8]	@ (8001a20 <SPI1_IRQHandler+0x10>)
 8001a16:	f002 f989 	bl	8003d2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000078 	.word	0x20000078

08001a24 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001a28:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <DMA2_Stream3_IRQHandler+0x10>)
 8001a2a:	f000 fe9f 	bl	800276c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200000d0 	.word	0x200000d0

08001a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <SystemInit+0x20>)
 8001a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a42:	4a05      	ldr	r2, [pc, #20]	@ (8001a58 <SystemInit+0x20>)
 8001a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00
 8001a5c:	00000000 	.word	0x00000000

08001a60 <wrap_angle>:
     0.992422f,  0.993601f,  0.994681f,  0.995661f,  0.996542f,  0.997323f,  0.998004f,  0.998586f,
     0.999068f,  0.999449f,  0.999731f,  0.999913f,  0.999995f,  0.999977f
};

//Wrap angle to [0, 2)
static float wrap_angle(float rad) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	ed87 0a01 	vstr	s0, [r7, #4]
    while (rad < 0) rad += 2 * PI;
 8001a6a:	e00f      	b.n	8001a8c <wrap_angle+0x2c>
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7fe fd17 	bl	80004a0 <__aeabi_f2d>
 8001a72:	a31d      	add	r3, pc, #116	@ (adr r3, 8001ae8 <wrap_angle+0x88>)
 8001a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a78:	f7fe fbb4 	bl	80001e4 <__adddf3>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	f7ff f83c 	bl	8000b00 <__aeabi_d2f>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a98:	d4e8      	bmi.n	8001a6c <wrap_angle+0xc>
    while (rad >= 2 * PI) rad -= 2 * PI;
 8001a9a:	e00f      	b.n	8001abc <wrap_angle+0x5c>
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7fe fcff 	bl	80004a0 <__aeabi_f2d>
 8001aa2:	a311      	add	r3, pc, #68	@ (adr r3, 8001ae8 <wrap_angle+0x88>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fb9a 	bl	80001e0 <__aeabi_dsub>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f7ff f824 	bl	8000b00 <__aeabi_d2f>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7fe fcef 	bl	80004a0 <__aeabi_f2d>
 8001ac2:	a309      	add	r3, pc, #36	@ (adr r3, 8001ae8 <wrap_angle+0x88>)
 8001ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac8:	f7fe ffc8 	bl	8000a5c <__aeabi_dcmpge>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1e4      	bne.n	8001a9c <wrap_angle+0x3c>
    return rad;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	ee07 3a90 	vmov	s15, r3
}
 8001ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	f3af 8000 	nop.w
 8001ae8:	54442d18 	.word	0x54442d18
 8001aec:	401921fb 	.word	0x401921fb

08001af0 <fsin>:

// Sine lookup using table
float fsin(float rad) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	ed87 0a01 	vstr	s0, [r7, #4]
    rad = wrap_angle(rad);
 8001afa:	ed97 0a01 	vldr	s0, [r7, #4]
 8001afe:	f7ff ffaf 	bl	8001a60 <wrap_angle>
 8001b02:	ed87 0a01 	vstr	s0, [r7, #4]
    int index = (int)(rad / STEP_RAD);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7fe fcca 	bl	80004a0 <__aeabi_f2d>
 8001b0c:	a311      	add	r3, pc, #68	@ (adr r3, 8001b54 <fsin+0x64>)
 8001b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b12:	f7fe fe47 	bl	80007a4 <__aeabi_ddiv>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f7fe ffc7 	bl	8000ab0 <__aeabi_d2iz>
 8001b22:	4603      	mov	r3, r0
 8001b24:	60fb      	str	r3, [r7, #12]
    if (index >= TABLE_SIZE) index = TABLE_SIZE - 1;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f240 2275 	movw	r2, #629	@ 0x275
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	dd02      	ble.n	8001b36 <fsin+0x46>
 8001b30:	f240 2375 	movw	r3, #629	@ 0x275
 8001b34:	60fb      	str	r3, [r7, #12]
    return sin_table[index];
 8001b36:	4a06      	ldr	r2, [pc, #24]	@ (8001b50 <fsin+0x60>)
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	ee07 3a90 	vmov	s15, r3
}
 8001b44:	eeb0 0a67 	vmov.f32	s0, s15
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	08015d94 	.word	0x08015d94
 8001b54:	02a78f1c 	.word	0x02a78f1c
 8001b58:	3f846ce3 	.word	0x3f846ce3
 8001b5c:	00000000 	.word	0x00000000

08001b60 <fcos>:

// Cosine lookup using table
float fcos(float rad) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	ed87 0a01 	vstr	s0, [r7, #4]
    rad = wrap_angle(rad);
 8001b6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b6e:	f7ff ff77 	bl	8001a60 <wrap_angle>
 8001b72:	ed87 0a01 	vstr	s0, [r7, #4]
    int index = (int)(rad / STEP_RAD);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7fe fc92 	bl	80004a0 <__aeabi_f2d>
 8001b7c:	a311      	add	r3, pc, #68	@ (adr r3, 8001bc4 <fcos+0x64>)
 8001b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b82:	f7fe fe0f 	bl	80007a4 <__aeabi_ddiv>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f7fe ff8f 	bl	8000ab0 <__aeabi_d2iz>
 8001b92:	4603      	mov	r3, r0
 8001b94:	60fb      	str	r3, [r7, #12]
    if (index >= TABLE_SIZE) index = TABLE_SIZE - 1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f240 2275 	movw	r2, #629	@ 0x275
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	dd02      	ble.n	8001ba6 <fcos+0x46>
 8001ba0:	f240 2375 	movw	r3, #629	@ 0x275
 8001ba4:	60fb      	str	r3, [r7, #12]
    return cos_table[index];
 8001ba6:	4a06      	ldr	r2, [pc, #24]	@ (8001bc0 <fcos+0x60>)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	ee07 3a90 	vmov	s15, r3
}
 8001bb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	0801676c 	.word	0x0801676c
 8001bc4:	02a78f1c 	.word	0x02a78f1c
 8001bc8:	3f846ce3 	.word	0x3f846ce3

08001bcc <fb_set_pixel>:

static inline void fb_set_pixel(int x, int y, uint16_t color)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	80fb      	strh	r3, [r7, #6]
    if (x < 0 || x >= FB_WIDTH) return;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	db1c      	blt.n	8001c1a <fb_set_pixel+0x4e>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001be4:	dc19      	bgt.n	8001c1a <fb_set_pixel+0x4e>
    if (y < 0 || y >= FB_HEIGHT) return;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	db18      	blt.n	8001c1e <fb_set_pixel+0x52>
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	2b9f      	cmp	r3, #159	@ 0x9f
 8001bf0:	dc15      	bgt.n	8001c1e <fb_set_pixel+0x52>

    color = (color >> 8) | (color << 8);
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	0a1b      	lsrs	r3, r3, #8
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	b21a      	sxth	r2, r3
 8001bfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bfe:	021b      	lsls	r3, r3, #8
 8001c00:	b21b      	sxth	r3, r3
 8001c02:	4313      	orrs	r3, r2
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	80fb      	strh	r3, [r7, #6]

    framebuffer[y * FB_WIDTH + x] = color;
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	01da      	lsls	r2, r3, #7
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4906      	ldr	r1, [pc, #24]	@ (8001c2c <fb_set_pixel+0x60>)
 8001c12:	88fa      	ldrh	r2, [r7, #6]
 8001c14:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8001c18:	e002      	b.n	8001c20 <fb_set_pixel+0x54>
    if (x < 0 || x >= FB_WIDTH) return;
 8001c1a:	bf00      	nop
 8001c1c:	e000      	b.n	8001c20 <fb_set_pixel+0x54>
    if (y < 0 || y >= FB_HEIGHT) return;
 8001c1e:	bf00      	nop
}
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000198 	.word	0x20000198

08001c30 <horizon_get_framebuffer>:
    for (int i = 0; i < FB_WIDTH * FB_HEIGHT; i++)
        framebuffer[i] = color;
}

uint16_t* horizon_get_framebuffer(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
    return framebuffer;
 8001c34:	4b02      	ldr	r3, [pc, #8]	@ (8001c40 <horizon_get_framebuffer+0x10>)
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	20000198 	.word	0x20000198

08001c44 <rotate_vec>:

static void rotate_vec(float *x, float *y, float *z,
                       float pitch, float roll, float yaw)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	ed2d 8b02 	vpush	{d8}
 8001c4a:	b08c      	sub	sp, #48	@ 0x30
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6178      	str	r0, [r7, #20]
 8001c50:	6139      	str	r1, [r7, #16]
 8001c52:	60fa      	str	r2, [r7, #12]
 8001c54:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c58:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c5c:	ed87 1a00 	vstr	s2, [r7]
    float x0 = *x, y0 = *y, z0 = *z;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
    float x1, y1, z1;

    // --- Yaw around Z ---
    x1 =  fcos(yaw)*x0 - fsin(yaw)*y0;
 8001c72:	ed97 0a00 	vldr	s0, [r7]
 8001c76:	f7ff ff73 	bl	8001b60 <fcos>
 8001c7a:	eeb0 7a40 	vmov.f32	s14, s0
 8001c7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c82:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001c86:	ed97 0a00 	vldr	s0, [r7]
 8001c8a:	f7ff ff31 	bl	8001af0 <fsin>
 8001c8e:	eeb0 7a40 	vmov.f32	s14, s0
 8001c92:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001c9e:	edc7 7a08 	vstr	s15, [r7, #32]
    y1 =  fsin(yaw)*x0 + fcos(yaw)*y0;
 8001ca2:	ed97 0a00 	vldr	s0, [r7]
 8001ca6:	f7ff ff23 	bl	8001af0 <fsin>
 8001caa:	eeb0 7a40 	vmov.f32	s14, s0
 8001cae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001cb2:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001cb6:	ed97 0a00 	vldr	s0, [r7]
 8001cba:	f7ff ff51 	bl	8001b60 <fcos>
 8001cbe:	eeb0 7a40 	vmov.f32	s14, s0
 8001cc2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cca:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001cce:	edc7 7a07 	vstr	s15, [r7, #28]
    z1 =  z0;
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	61bb      	str	r3, [r7, #24]

    // prepare for next step
    x0 = x1; y0 = y1; z0 = z1;
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24

    // --- Pitch around X ---
    x1 =  x0;
 8001ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce4:	623b      	str	r3, [r7, #32]
    y1 =  fcos(pitch)*y0 - fsin(pitch)*z0;
 8001ce6:	ed97 0a02 	vldr	s0, [r7, #8]
 8001cea:	f7ff ff39 	bl	8001b60 <fcos>
 8001cee:	eeb0 7a40 	vmov.f32	s14, s0
 8001cf2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001cf6:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001cfa:	ed97 0a02 	vldr	s0, [r7, #8]
 8001cfe:	f7ff fef7 	bl	8001af0 <fsin>
 8001d02:	eeb0 7a40 	vmov.f32	s14, s0
 8001d06:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d0e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001d12:	edc7 7a07 	vstr	s15, [r7, #28]
    z1 =  fsin(pitch)*y0 + fcos(pitch)*z0;
 8001d16:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d1a:	f7ff fee9 	bl	8001af0 <fsin>
 8001d1e:	eeb0 7a40 	vmov.f32	s14, s0
 8001d22:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001d26:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001d2a:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d2e:	f7ff ff17 	bl	8001b60 <fcos>
 8001d32:	eeb0 7a40 	vmov.f32	s14, s0
 8001d36:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001d42:	edc7 7a06 	vstr	s15, [r7, #24]

    x0 = x1; y0 = y1; z0 = z1;
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24

    // --- Roll around Y ---
    x1 =  fcos(roll)*x0 + fsin(roll)*z0;
 8001d52:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d56:	f7ff ff03 	bl	8001b60 <fcos>
 8001d5a:	eeb0 7a40 	vmov.f32	s14, s0
 8001d5e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d62:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001d66:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d6a:	f7ff fec1 	bl	8001af0 <fsin>
 8001d6e:	eeb0 7a40 	vmov.f32	s14, s0
 8001d72:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d7a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001d7e:	edc7 7a08 	vstr	s15, [r7, #32]
    y1 =  y0;
 8001d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d84:	61fb      	str	r3, [r7, #28]
    z1 = -fsin(roll)*x0 + fcos(roll)*z0;
 8001d86:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d8a:	f7ff feb1 	bl	8001af0 <fsin>
 8001d8e:	eef0 7a40 	vmov.f32	s15, s0
 8001d92:	eeb1 7a67 	vneg.f32	s14, s15
 8001d96:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d9a:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001d9e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001da2:	f7ff fedd 	bl	8001b60 <fcos>
 8001da6:	eeb0 7a40 	vmov.f32	s14, s0
 8001daa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001db2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001db6:	edc7 7a06 	vstr	s15, [r7, #24]

    *x = x1;
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	6a3a      	ldr	r2, [r7, #32]
 8001dbe:	601a      	str	r2, [r3, #0]
    *y = y1;
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	601a      	str	r2, [r3, #0]
    *z = z1;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	601a      	str	r2, [r3, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	3730      	adds	r7, #48	@ 0x30
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	ecbd 8b02 	vpop	{d8}
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <draw_navball>:

void draw_navball(float pitch_deg, float roll_deg, float yaw_deg)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b094      	sub	sp, #80	@ 0x50
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	ed87 0a03 	vstr	s0, [r7, #12]
 8001de2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001de6:	ed87 1a01 	vstr	s2, [r7, #4]
    float pitch = pitch_deg * (PI / 180.0f);
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f7fe fb58 	bl	80004a0 <__aeabi_f2d>
 8001df0:	a39a      	add	r3, pc, #616	@ (adr r3, 800205c <draw_navball+0x284>)
 8001df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df6:	f7fe fbab 	bl	8000550 <__aeabi_dmul>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f7fe fe7d 	bl	8000b00 <__aeabi_d2f>
 8001e06:	4603      	mov	r3, r0
 8001e08:	63bb      	str	r3, [r7, #56]	@ 0x38
    float roll  = roll_deg  * (PI / 180.0f);
 8001e0a:	68b8      	ldr	r0, [r7, #8]
 8001e0c:	f7fe fb48 	bl	80004a0 <__aeabi_f2d>
 8001e10:	a392      	add	r3, pc, #584	@ (adr r3, 800205c <draw_navball+0x284>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fb9b 	bl	8000550 <__aeabi_dmul>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fe6d 	bl	8000b00 <__aeabi_d2f>
 8001e26:	4603      	mov	r3, r0
 8001e28:	637b      	str	r3, [r7, #52]	@ 0x34
    float yaw   = yaw_deg   * (PI / 180.0f);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7fe fb38 	bl	80004a0 <__aeabi_f2d>
 8001e30:	a38a      	add	r3, pc, #552	@ (adr r3, 800205c <draw_navball+0x284>)
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f7fe fb8b 	bl	8000550 <__aeabi_dmul>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7fe fe5d 	bl	8000b00 <__aeabi_d2f>
 8001e46:	4603      	mov	r3, r0
 8001e48:	633b      	str	r3, [r7, #48]	@ 0x30

    for (int sy = cy - radius; sy <= cy + radius; sy++) {
 8001e4a:	2314      	movs	r3, #20
 8001e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e4e:	e0ea      	b.n	8002026 <draw_navball+0x24e>
        for (int sx = cx - radius; sx <= cx + radius; sx++) {
 8001e50:	2304      	movs	r3, #4
 8001e52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e54:	e0e0      	b.n	8002018 <draw_navball+0x240>

            int dx = sx - cx;
 8001e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e58:	3b40      	subs	r3, #64	@ 0x40
 8001e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int dy = sy - cy;
 8001e5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e5e:	3b50      	subs	r3, #80	@ 0x50
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28

            // Check if inside circle
            if (dx*dx + dy*dy > radius*radius)
 8001e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e64:	fb03 f203 	mul.w	r2, r3, r3
 8001e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e6a:	fb03 f303 	mul.w	r3, r3, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001e74:	f300 80cc 	bgt.w	8002010 <draw_navball+0x238>
                continue;

            // Convert to normalized sphere coords
            // x^2 + y^2 + z^2 = 1
            float x = dx / (float)radius;
 8001e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e82:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8002048 <draw_navball+0x270>
 8001e86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e8a:	edc7 7a06 	vstr	s15, [r7, #24]
            float y = -dy / (float)radius;  // flip Y (screen coords)
 8001e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e90:	425b      	negs	r3, r3
 8001e92:	ee07 3a90 	vmov	s15, r3
 8001e96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e9a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8002048 <draw_navball+0x270>
 8001e9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea2:	edc7 7a05 	vstr	s15, [r7, #20]
            float t = 1.0f - x*x - y*y;
 8001ea6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001eaa:	edd7 7a06 	vldr	s15, [r7, #24]
 8001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001eb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001eba:	edd7 6a05 	vldr	s13, [r7, #20]
 8001ebe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ec2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eca:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
            if (t < 0) t = 0;
 8001ece:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001ed2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	d502      	bpl.n	8001ee2 <draw_navball+0x10a>
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	647b      	str	r3, [r7, #68]	@ 0x44
            float z = sqrtf(t);
 8001ee2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001ee6:	f002 fcfb 	bl	80048e0 <sqrtf>
 8001eea:	eef0 7a40 	vmov.f32	s15, s0
 8001eee:	edc7 7a04 	vstr	s15, [r7, #16]

            // rotate sphere point
            rotate_vec(&x, &y, &z, pitch, roll, yaw);
 8001ef2:	f107 0210 	add.w	r2, r7, #16
 8001ef6:	f107 0114 	add.w	r1, r7, #20
 8001efa:	f107 0318 	add.w	r3, r7, #24
 8001efe:	ed97 1a0c 	vldr	s2, [r7, #48]	@ 0x30
 8001f02:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8001f06:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fe9a 	bl	8001c44 <rotate_vec>

            // Convert sphere -> texture coordinates (UV)
            float u = (atan2f(z, x) + PI) / (2.0f * PI);
 8001f10:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f14:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f18:	eef0 0a47 	vmov.f32	s1, s14
 8001f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f20:	f002 fcbc 	bl	800489c <atan2f>
 8001f24:	ee10 3a10 	vmov	r3, s0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fab9 	bl	80004a0 <__aeabi_f2d>
 8001f2e:	a342      	add	r3, pc, #264	@ (adr r3, 8002038 <draw_navball+0x260>)
 8001f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f34:	f7fe f956 	bl	80001e4 <__adddf3>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	a33f      	add	r3, pc, #252	@ (adr r3, 8002040 <draw_navball+0x268>)
 8001f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f46:	f7fe fc2d 	bl	80007a4 <__aeabi_ddiv>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	f7fe fdd5 	bl	8000b00 <__aeabi_d2f>
 8001f56:	4603      	mov	r3, r0
 8001f58:	627b      	str	r3, [r7, #36]	@ 0x24
            float v = (asin(y) / PI) + 0.5f;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fa9f 	bl	80004a0 <__aeabi_f2d>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	ec43 2b10 	vmov	d0, r2, r3
 8001f6a:	f002 fc5b 	bl	8004824 <asin>
 8001f6e:	ec51 0b10 	vmov	r0, r1, d0
 8001f72:	a331      	add	r3, pc, #196	@ (adr r3, 8002038 <draw_navball+0x260>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	f7fe fc14 	bl	80007a4 <__aeabi_ddiv>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4610      	mov	r0, r2
 8001f82:	4619      	mov	r1, r3
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	4b30      	ldr	r3, [pc, #192]	@ (800204c <draw_navball+0x274>)
 8001f8a:	f7fe f92b 	bl	80001e4 <__adddf3>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	f7fe fdb3 	bl	8000b00 <__aeabi_d2f>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	623b      	str	r3, [r7, #32]

            // Convert to texture indices
            int tx = (int)(u * NAVBALL_TEXTURE_256_128_WIDTH);
 8001f9e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001fa2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002050 <draw_navball+0x278>
 8001fa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001faa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fae:	ee17 3a90 	vmov	r3, s15
 8001fb2:	643b      	str	r3, [r7, #64]	@ 0x40
            int ty = (int)(v * NAVBALL_TEXTURE_256_128_HEIGHT);
 8001fb4:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fb8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002054 <draw_navball+0x27c>
 8001fbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc4:	ee17 3a90 	vmov	r3, s15
 8001fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if (tx < 0) tx = 0;
 8001fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	da01      	bge.n	8001fd4 <draw_navball+0x1fc>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	643b      	str	r3, [r7, #64]	@ 0x40
            if (tx >= NAVBALL_TEXTURE_256_128_WIDTH) tx = NAVBALL_TEXTURE_256_128_WIDTH - 1;
 8001fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fd6:	2bff      	cmp	r3, #255	@ 0xff
 8001fd8:	dd01      	ble.n	8001fde <draw_navball+0x206>
 8001fda:	23ff      	movs	r3, #255	@ 0xff
 8001fdc:	643b      	str	r3, [r7, #64]	@ 0x40
            if (ty < 0) ty = 0;
 8001fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	da01      	bge.n	8001fe8 <draw_navball+0x210>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if (ty >= NAVBALL_TEXTURE_256_128_WIDTH) ty = NAVBALL_TEXTURE_256_128_WIDTH - 1;
 8001fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fea:	2bff      	cmp	r3, #255	@ 0xff
 8001fec:	dd01      	ble.n	8001ff2 <draw_navball+0x21a>
 8001fee:	23ff      	movs	r3, #255	@ 0xff
 8001ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c

            uint16_t color =
                navball_texture_256_128[ty * NAVBALL_TEXTURE_256_128_WIDTH + tx];
 8001ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ff4:	021a      	lsls	r2, r3, #8
 8001ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ff8:	4413      	add	r3, r2
            uint16_t color =
 8001ffa:	4a17      	ldr	r2, [pc, #92]	@ (8002058 <draw_navball+0x280>)
 8001ffc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002000:	83fb      	strh	r3, [r7, #30]

            fb_set_pixel(sx, sy, color);
 8002002:	8bfb      	ldrh	r3, [r7, #30]
 8002004:	461a      	mov	r2, r3
 8002006:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002008:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800200a:	f7ff fddf 	bl	8001bcc <fb_set_pixel>
 800200e:	e000      	b.n	8002012 <draw_navball+0x23a>
                continue;
 8002010:	bf00      	nop
        for (int sx = cx - radius; sx <= cx + radius; sx++) {
 8002012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002014:	3301      	adds	r3, #1
 8002016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800201a:	2b7c      	cmp	r3, #124	@ 0x7c
 800201c:	f77f af1b 	ble.w	8001e56 <draw_navball+0x7e>
    for (int sy = cy - radius; sy <= cy + radius; sy++) {
 8002020:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002022:	3301      	adds	r3, #1
 8002024:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002028:	2b8c      	cmp	r3, #140	@ 0x8c
 800202a:	f77f af11 	ble.w	8001e50 <draw_navball+0x78>
        }
    }
}
 800202e:	bf00      	nop
 8002030:	bf00      	nop
 8002032:	3750      	adds	r7, #80	@ 0x50
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	54442d18 	.word	0x54442d18
 800203c:	400921fb 	.word	0x400921fb
 8002040:	54442d18 	.word	0x54442d18
 8002044:	401921fb 	.word	0x401921fb
 8002048:	42700000 	.word	0x42700000
 800204c:	3fe00000 	.word	0x3fe00000
 8002050:	43800000 	.word	0x43800000
 8002054:	43000000 	.word	0x43000000
 8002058:	08005d68 	.word	0x08005d68
 800205c:	a2529d39 	.word	0xa2529d39
 8002060:	3f91df46 	.word	0x3f91df46

08002064 <framebuffer_draw_circle>:

void framebuffer_draw_circle(uint8_t rad,
                             uint16_t X0, uint16_t Y0,
                             uint16_t color){
 8002064:	b590      	push	{r4, r7, lr}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	4604      	mov	r4, r0
 800206c:	4608      	mov	r0, r1
 800206e:	4611      	mov	r1, r2
 8002070:	461a      	mov	r2, r3
 8002072:	4623      	mov	r3, r4
 8002074:	71fb      	strb	r3, [r7, #7]
 8002076:	4603      	mov	r3, r0
 8002078:	80bb      	strh	r3, [r7, #4]
 800207a:	460b      	mov	r3, r1
 800207c:	807b      	strh	r3, [r7, #2]
 800207e:	4613      	mov	r3, r2
 8002080:	803b      	strh	r3, [r7, #0]
	int x = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
	int y = rad;
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	613b      	str	r3, [r7, #16]
	int d = 3-2*rad;
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	f1c3 0303 	rsb	r3, r3, #3
 8002092:	60fb      	str	r3, [r7, #12]

	while(x<=y){
 8002094:	e067      	b.n	8002166 <framebuffer_draw_circle+0x102>
		fb_set_pixel(X0 + x, Y0 + y, color);
 8002096:	88ba      	ldrh	r2, [r7, #4]
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	18d0      	adds	r0, r2, r3
 800209c:	887a      	ldrh	r2, [r7, #2]
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4413      	add	r3, r2
 80020a2:	883a      	ldrh	r2, [r7, #0]
 80020a4:	4619      	mov	r1, r3
 80020a6:	f7ff fd91 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 - x, Y0 + y, color);
 80020aa:	88ba      	ldrh	r2, [r7, #4]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	1ad0      	subs	r0, r2, r3
 80020b0:	887a      	ldrh	r2, [r7, #2]
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4413      	add	r3, r2
 80020b6:	883a      	ldrh	r2, [r7, #0]
 80020b8:	4619      	mov	r1, r3
 80020ba:	f7ff fd87 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 + x, Y0 - y, color);
 80020be:	88ba      	ldrh	r2, [r7, #4]
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	18d0      	adds	r0, r2, r3
 80020c4:	887a      	ldrh	r2, [r7, #2]
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	883a      	ldrh	r2, [r7, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	f7ff fd7d 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 - x, Y0 - y, color);
 80020d2:	88ba      	ldrh	r2, [r7, #4]
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	1ad0      	subs	r0, r2, r3
 80020d8:	887a      	ldrh	r2, [r7, #2]
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	883a      	ldrh	r2, [r7, #0]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f7ff fd73 	bl	8001bcc <fb_set_pixel>

		fb_set_pixel(X0 + y, Y0 + x, color);
 80020e6:	88ba      	ldrh	r2, [r7, #4]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	18d0      	adds	r0, r2, r3
 80020ec:	887a      	ldrh	r2, [r7, #2]
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	4413      	add	r3, r2
 80020f2:	883a      	ldrh	r2, [r7, #0]
 80020f4:	4619      	mov	r1, r3
 80020f6:	f7ff fd69 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 - y, Y0 + x, color);
 80020fa:	88ba      	ldrh	r2, [r7, #4]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad0      	subs	r0, r2, r3
 8002100:	887a      	ldrh	r2, [r7, #2]
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	4413      	add	r3, r2
 8002106:	883a      	ldrh	r2, [r7, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	f7ff fd5f 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 + y, Y0 - x, color);
 800210e:	88ba      	ldrh	r2, [r7, #4]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	18d0      	adds	r0, r2, r3
 8002114:	887a      	ldrh	r2, [r7, #2]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	883a      	ldrh	r2, [r7, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f7ff fd55 	bl	8001bcc <fb_set_pixel>
		fb_set_pixel(X0 - y, Y0 - x, color);
 8002122:	88ba      	ldrh	r2, [r7, #4]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad0      	subs	r0, r2, r3
 8002128:	887a      	ldrh	r2, [r7, #2]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	883a      	ldrh	r2, [r7, #0]
 8002130:	4619      	mov	r1, r3
 8002132:	f7ff fd4b 	bl	8001bcc <fb_set_pixel>

		if(d < 0){
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	da06      	bge.n	800214a <framebuffer_draw_circle+0xe6>
			d+=4*x+6;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	3306      	adds	r3, #6
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	4413      	add	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	e00a      	b.n	8002160 <framebuffer_draw_circle+0xfc>
		}else{
			d+=4*(x-y)+10;
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	330a      	adds	r3, #10
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
			y--;
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	3b01      	subs	r3, #1
 800215e:	613b      	str	r3, [r7, #16]
		}

		x++;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	3301      	adds	r3, #1
 8002164:	617b      	str	r3, [r7, #20]
	while(x<=y){
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	429a      	cmp	r2, r3
 800216c:	dd93      	ble.n	8002096 <framebuffer_draw_circle+0x32>
	}
}
 800216e:	bf00      	nop
 8002170:	bf00      	nop
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd90      	pop	{r4, r7, pc}

08002178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002178:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800217c:	f7ff fc5c 	bl	8001a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002180:	480c      	ldr	r0, [pc, #48]	@ (80021b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002182:	490d      	ldr	r1, [pc, #52]	@ (80021b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002184:	4a0d      	ldr	r2, [pc, #52]	@ (80021bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002188:	e002      	b.n	8002190 <LoopCopyDataInit>

0800218a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800218a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800218c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800218e:	3304      	adds	r3, #4

08002190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002194:	d3f9      	bcc.n	800218a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002196:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002198:	4c0a      	ldr	r4, [pc, #40]	@ (80021c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800219a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800219c:	e001      	b.n	80021a2 <LoopFillZerobss>

0800219e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800219e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a0:	3204      	adds	r2, #4

080021a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a4:	d3fb      	bcc.n	800219e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021a6:	f002 fb19 	bl	80047dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021aa:	f7fe fe8f 	bl	8000ecc <main>
  bx  lr    
 80021ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80021bc:	08017580 	.word	0x08017580
  ldr r2, =_sbss
 80021c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80021c4:	2000a2d4 	.word	0x2000a2d4

080021c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021c8:	e7fe      	b.n	80021c8 <ADC_IRQHandler>
	...

080021cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021d0:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <HAL_Init+0x40>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0d      	ldr	r2, [pc, #52]	@ (800220c <HAL_Init+0x40>)
 80021d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021dc:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <HAL_Init+0x40>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <HAL_Init+0x40>)
 80021e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_Init+0x40>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a07      	ldr	r2, [pc, #28]	@ (800220c <HAL_Init+0x40>)
 80021ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f4:	2003      	movs	r0, #3
 80021f6:	f000 f94f 	bl	8002498 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fa:	200f      	movs	r0, #15
 80021fc:	f000 f808 	bl	8002210 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002200:	f7ff fae4 	bl	80017cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023c00 	.word	0x40023c00

08002210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002218:	4b12      	ldr	r3, [pc, #72]	@ (8002264 <HAL_InitTick+0x54>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <HAL_InitTick+0x58>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002226:	fbb3 f3f1 	udiv	r3, r3, r1
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f967 	bl	8002502 <HAL_SYSTICK_Config>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e00e      	b.n	800225c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b0f      	cmp	r3, #15
 8002242:	d80a      	bhi.n	800225a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002244:	2200      	movs	r2, #0
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	f000 f92f 	bl	80024ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002250:	4a06      	ldr	r2, [pc, #24]	@ (800226c <HAL_InitTick+0x5c>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	e000      	b.n	800225c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
}
 800225c:	4618      	mov	r0, r3
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000000 	.word	0x20000000
 8002268:	20000008 	.word	0x20000008
 800226c:	20000004 	.word	0x20000004

08002270 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002274:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <HAL_IncTick+0x20>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	461a      	mov	r2, r3
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <HAL_IncTick+0x24>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4413      	add	r3, r2
 8002280:	4a04      	ldr	r2, [pc, #16]	@ (8002294 <HAL_IncTick+0x24>)
 8002282:	6013      	str	r3, [r2, #0]
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	20000008 	.word	0x20000008
 8002294:	2000a198 	.word	0x2000a198

08002298 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return uwTick;
 800229c:	4b03      	ldr	r3, [pc, #12]	@ (80022ac <HAL_GetTick+0x14>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	2000a198 	.word	0x2000a198

080022b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b8:	f7ff ffee 	bl	8002298 <HAL_GetTick>
 80022bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c8:	d005      	beq.n	80022d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ca:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <HAL_Delay+0x44>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	461a      	mov	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4413      	add	r3, r2
 80022d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022d6:	bf00      	nop
 80022d8:	f7ff ffde 	bl	8002298 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d8f7      	bhi.n	80022d8 <HAL_Delay+0x28>
  {
  }
}
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000008 	.word	0x20000008

080022f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002308:	4b0c      	ldr	r3, [pc, #48]	@ (800233c <__NVIC_SetPriorityGrouping+0x44>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002314:	4013      	ands	r3, r2
 8002316:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002320:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002324:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002328:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800232a:	4a04      	ldr	r2, [pc, #16]	@ (800233c <__NVIC_SetPriorityGrouping+0x44>)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	60d3      	str	r3, [r2, #12]
}
 8002330:	bf00      	nop
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002344:	4b04      	ldr	r3, [pc, #16]	@ (8002358 <__NVIC_GetPriorityGrouping+0x18>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	0a1b      	lsrs	r3, r3, #8
 800234a:	f003 0307 	and.w	r3, r3, #7
}
 800234e:	4618      	mov	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	2b00      	cmp	r3, #0
 800236c:	db0b      	blt.n	8002386 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	f003 021f 	and.w	r2, r3, #31
 8002374:	4907      	ldr	r1, [pc, #28]	@ (8002394 <__NVIC_EnableIRQ+0x38>)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	2001      	movs	r0, #1
 800237e:	fa00 f202 	lsl.w	r2, r0, r2
 8002382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000e100 	.word	0xe000e100

08002398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	6039      	str	r1, [r7, #0]
 80023a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	db0a      	blt.n	80023c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	490c      	ldr	r1, [pc, #48]	@ (80023e4 <__NVIC_SetPriority+0x4c>)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	0112      	lsls	r2, r2, #4
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	440b      	add	r3, r1
 80023bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023c0:	e00a      	b.n	80023d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4908      	ldr	r1, [pc, #32]	@ (80023e8 <__NVIC_SetPriority+0x50>)
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	3b04      	subs	r3, #4
 80023d0:	0112      	lsls	r2, r2, #4
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	440b      	add	r3, r1
 80023d6:	761a      	strb	r2, [r3, #24]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	e000e100 	.word	0xe000e100
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	@ 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f1c3 0307 	rsb	r3, r3, #7
 8002406:	2b04      	cmp	r3, #4
 8002408:	bf28      	it	cs
 800240a:	2304      	movcs	r3, #4
 800240c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3304      	adds	r3, #4
 8002412:	2b06      	cmp	r3, #6
 8002414:	d902      	bls.n	800241c <NVIC_EncodePriority+0x30>
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3b03      	subs	r3, #3
 800241a:	e000      	b.n	800241e <NVIC_EncodePriority+0x32>
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43da      	mvns	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	401a      	ands	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002434:	f04f 31ff 	mov.w	r1, #4294967295
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	43d9      	mvns	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	4313      	orrs	r3, r2
         );
}
 8002446:	4618      	mov	r0, r3
 8002448:	3724      	adds	r7, #36	@ 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	3b01      	subs	r3, #1
 8002460:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002464:	d301      	bcc.n	800246a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002466:	2301      	movs	r3, #1
 8002468:	e00f      	b.n	800248a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800246a:	4a0a      	ldr	r2, [pc, #40]	@ (8002494 <SysTick_Config+0x40>)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3b01      	subs	r3, #1
 8002470:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002472:	210f      	movs	r1, #15
 8002474:	f04f 30ff 	mov.w	r0, #4294967295
 8002478:	f7ff ff8e 	bl	8002398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800247c:	4b05      	ldr	r3, [pc, #20]	@ (8002494 <SysTick_Config+0x40>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002482:	4b04      	ldr	r3, [pc, #16]	@ (8002494 <SysTick_Config+0x40>)
 8002484:	2207      	movs	r2, #7
 8002486:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	e000e010 	.word	0xe000e010

08002498 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff ff29 	bl	80022f8 <__NVIC_SetPriorityGrouping>
}
 80024a6:	bf00      	nop
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b086      	sub	sp, #24
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	4603      	mov	r3, r0
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	607a      	str	r2, [r7, #4]
 80024ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024c0:	f7ff ff3e 	bl	8002340 <__NVIC_GetPriorityGrouping>
 80024c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	68b9      	ldr	r1, [r7, #8]
 80024ca:	6978      	ldr	r0, [r7, #20]
 80024cc:	f7ff ff8e 	bl	80023ec <NVIC_EncodePriority>
 80024d0:	4602      	mov	r2, r0
 80024d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d6:	4611      	mov	r1, r2
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff ff5d 	bl	8002398 <__NVIC_SetPriority>
}
 80024de:	bf00      	nop
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b082      	sub	sp, #8
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	4603      	mov	r3, r0
 80024ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff ff31 	bl	800235c <__NVIC_EnableIRQ>
}
 80024fa:	bf00      	nop
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff ffa2 	bl	8002454 <SysTick_Config>
 8002510:	4603      	mov	r3, r0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002528:	f7ff feb6 	bl	8002298 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e099      	b.n	800266c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2202      	movs	r2, #2
 800253c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0201 	bic.w	r2, r2, #1
 8002556:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002558:	e00f      	b.n	800257a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800255a:	f7ff fe9d 	bl	8002298 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b05      	cmp	r3, #5
 8002566:	d908      	bls.n	800257a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2220      	movs	r2, #32
 800256c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2203      	movs	r2, #3
 8002572:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e078      	b.n	800266c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1e8      	bne.n	800255a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	4b38      	ldr	r3, [pc, #224]	@ (8002674 <HAL_DMA_Init+0x158>)
 8002594:	4013      	ands	r3, r2
 8002596:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c6:	697a      	ldr	r2, [r7, #20]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	2b04      	cmp	r3, #4
 80025d2:	d107      	bne.n	80025e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	4313      	orrs	r3, r2
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f023 0307 	bic.w	r3, r3, #7
 80025fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	4313      	orrs	r3, r2
 8002604:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260a:	2b04      	cmp	r3, #4
 800260c:	d117      	bne.n	800263e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00e      	beq.n	800263e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 fa91 	bl	8002b48 <DMA_CheckFifoParam>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2240      	movs	r2, #64	@ 0x40
 8002630:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800263a:	2301      	movs	r3, #1
 800263c:	e016      	b.n	800266c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fa48 	bl	8002adc <DMA_CalcBaseAndBitshift>
 800264c:	4603      	mov	r3, r0
 800264e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002654:	223f      	movs	r2, #63	@ 0x3f
 8002656:	409a      	lsls	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	f010803f 	.word	0xf010803f

08002678 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_DMA_Start_IT+0x26>
 800269a:	2302      	movs	r3, #2
 800269c:	e040      	b.n	8002720 <HAL_DMA_Start_IT+0xa8>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d12f      	bne.n	8002712 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2202      	movs	r2, #2
 80026b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	68b9      	ldr	r1, [r7, #8]
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f9da 	bl	8002a80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d0:	223f      	movs	r2, #63	@ 0x3f
 80026d2:	409a      	lsls	r2, r3
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0216 	orr.w	r2, r2, #22
 80026e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d007      	beq.n	8002700 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0208 	orr.w	r2, r2, #8
 80026fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	e005      	b.n	800271e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800271a:	2302      	movs	r3, #2
 800271c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800271e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d004      	beq.n	8002746 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2280      	movs	r2, #128	@ 0x80
 8002740:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e00c      	b.n	8002760 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2205      	movs	r2, #5
 800274a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0201 	bic.w	r2, r2, #1
 800275c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002774:	2300      	movs	r3, #0
 8002776:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002778:	4b8e      	ldr	r3, [pc, #568]	@ (80029b4 <HAL_DMA_IRQHandler+0x248>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a8e      	ldr	r2, [pc, #568]	@ (80029b8 <HAL_DMA_IRQHandler+0x24c>)
 800277e:	fba2 2303 	umull	r2, r3, r2, r3
 8002782:	0a9b      	lsrs	r3, r3, #10
 8002784:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002796:	2208      	movs	r2, #8
 8002798:	409a      	lsls	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4013      	ands	r3, r2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d01a      	beq.n	80027d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d013      	beq.n	80027d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0204 	bic.w	r2, r2, #4
 80027be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c4:	2208      	movs	r2, #8
 80027c6:	409a      	lsls	r2, r3
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027dc:	2201      	movs	r2, #1
 80027de:	409a      	lsls	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d012      	beq.n	800280e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00b      	beq.n	800280e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fa:	2201      	movs	r2, #1
 80027fc:	409a      	lsls	r2, r3
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002806:	f043 0202 	orr.w	r2, r3, #2
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	2204      	movs	r2, #4
 8002814:	409a      	lsls	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	4013      	ands	r3, r2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d012      	beq.n	8002844 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00b      	beq.n	8002844 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002830:	2204      	movs	r2, #4
 8002832:	409a      	lsls	r2, r3
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283c:	f043 0204 	orr.w	r2, r3, #4
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002848:	2210      	movs	r2, #16
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4013      	ands	r3, r2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d043      	beq.n	80028dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d03c      	beq.n	80028dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002866:	2210      	movs	r2, #16
 8002868:	409a      	lsls	r2, r3
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d018      	beq.n	80028ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d108      	bne.n	800289c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	2b00      	cmp	r3, #0
 8002890:	d024      	beq.n	80028dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	4798      	blx	r3
 800289a:	e01f      	b.n	80028dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d01b      	beq.n	80028dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
 80028ac:	e016      	b.n	80028dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d107      	bne.n	80028cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0208 	bic.w	r2, r2, #8
 80028ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e0:	2220      	movs	r2, #32
 80028e2:	409a      	lsls	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 808f 	beq.w	8002a0c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 8087 	beq.w	8002a0c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002902:	2220      	movs	r2, #32
 8002904:	409a      	lsls	r2, r3
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b05      	cmp	r3, #5
 8002914:	d136      	bne.n	8002984 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0216 	bic.w	r2, r2, #22
 8002924:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695a      	ldr	r2, [r3, #20]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002934:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	2b00      	cmp	r3, #0
 800293c:	d103      	bne.n	8002946 <HAL_DMA_IRQHandler+0x1da>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002942:	2b00      	cmp	r3, #0
 8002944:	d007      	beq.n	8002956 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0208 	bic.w	r2, r2, #8
 8002954:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295a:	223f      	movs	r2, #63	@ 0x3f
 800295c:	409a      	lsls	r2, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002976:	2b00      	cmp	r3, #0
 8002978:	d07e      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4798      	blx	r3
        }
        return;
 8002982:	e079      	b.n	8002a78 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d01d      	beq.n	80029ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10d      	bne.n	80029bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d031      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	4798      	blx	r3
 80029b0:	e02c      	b.n	8002a0c <HAL_DMA_IRQHandler+0x2a0>
 80029b2:	bf00      	nop
 80029b4:	20000000 	.word	0x20000000
 80029b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d023      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	4798      	blx	r3
 80029cc:	e01e      	b.n	8002a0c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10f      	bne.n	80029fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0210 	bic.w	r2, r2, #16
 80029ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d032      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d022      	beq.n	8002a66 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2205      	movs	r2, #5
 8002a24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0201 	bic.w	r2, r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d307      	bcc.n	8002a54 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f2      	bne.n	8002a38 <HAL_DMA_IRQHandler+0x2cc>
 8002a52:	e000      	b.n	8002a56 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a54:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d005      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	4798      	blx	r3
 8002a76:	e000      	b.n	8002a7a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a78:	bf00      	nop
    }
  }
}
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	2b40      	cmp	r3, #64	@ 0x40
 8002aac:	d108      	bne.n	8002ac0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002abe:	e007      	b.n	8002ad0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68ba      	ldr	r2, [r7, #8]
 8002ac6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	60da      	str	r2, [r3, #12]
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	3b10      	subs	r3, #16
 8002aec:	4a14      	ldr	r2, [pc, #80]	@ (8002b40 <DMA_CalcBaseAndBitshift+0x64>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002af6:	4a13      	ldr	r2, [pc, #76]	@ (8002b44 <DMA_CalcBaseAndBitshift+0x68>)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4413      	add	r3, r2
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d909      	bls.n	8002b1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b12:	f023 0303 	bic.w	r3, r3, #3
 8002b16:	1d1a      	adds	r2, r3, #4
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b1c:	e007      	b.n	8002b2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b26:	f023 0303 	bic.w	r3, r3, #3
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	aaaaaaab 	.word	0xaaaaaaab
 8002b44:	08017144 	.word	0x08017144

08002b48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b50:	2300      	movs	r3, #0
 8002b52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d11f      	bne.n	8002ba2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	2b03      	cmp	r3, #3
 8002b66:	d856      	bhi.n	8002c16 <DMA_CheckFifoParam+0xce>
 8002b68:	a201      	add	r2, pc, #4	@ (adr r2, 8002b70 <DMA_CheckFifoParam+0x28>)
 8002b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6e:	bf00      	nop
 8002b70:	08002b81 	.word	0x08002b81
 8002b74:	08002b93 	.word	0x08002b93
 8002b78:	08002b81 	.word	0x08002b81
 8002b7c:	08002c17 	.word	0x08002c17
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d046      	beq.n	8002c1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b90:	e043      	b.n	8002c1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b96:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b9a:	d140      	bne.n	8002c1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ba0:	e03d      	b.n	8002c1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002baa:	d121      	bne.n	8002bf0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b03      	cmp	r3, #3
 8002bb0:	d837      	bhi.n	8002c22 <DMA_CheckFifoParam+0xda>
 8002bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb8 <DMA_CheckFifoParam+0x70>)
 8002bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb8:	08002bc9 	.word	0x08002bc9
 8002bbc:	08002bcf 	.word	0x08002bcf
 8002bc0:	08002bc9 	.word	0x08002bc9
 8002bc4:	08002be1 	.word	0x08002be1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	73fb      	strb	r3, [r7, #15]
      break;
 8002bcc:	e030      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d025      	beq.n	8002c26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bde:	e022      	b.n	8002c26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002be8:	d11f      	bne.n	8002c2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bee:	e01c      	b.n	8002c2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d903      	bls.n	8002bfe <DMA_CheckFifoParam+0xb6>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	d003      	beq.n	8002c04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bfc:	e018      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	73fb      	strb	r3, [r7, #15]
      break;
 8002c02:	e015      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00e      	beq.n	8002c2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
      break;
 8002c14:	e00b      	b.n	8002c2e <DMA_CheckFifoParam+0xe6>
      break;
 8002c16:	bf00      	nop
 8002c18:	e00a      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;
 8002c1a:	bf00      	nop
 8002c1c:	e008      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;
 8002c1e:	bf00      	nop
 8002c20:	e006      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;
 8002c22:	bf00      	nop
 8002c24:	e004      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;
 8002c26:	bf00      	nop
 8002c28:	e002      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c2a:	bf00      	nop
 8002c2c:	e000      	b.n	8002c30 <DMA_CheckFifoParam+0xe8>
      break;
 8002c2e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop

08002c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b089      	sub	sp, #36	@ 0x24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
 8002c5a:	e159      	b.n	8002f10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	f040 8148 	bne.w	8002f0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d005      	beq.n	8002c92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d130      	bne.n	8002cf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cc8:	2201      	movs	r2, #1
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	091b      	lsrs	r3, r3, #4
 8002cde:	f003 0201 	and.w	r2, r3, #1
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f003 0303 	and.w	r3, r3, #3
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d017      	beq.n	8002d30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0303 	and.w	r3, r3, #3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d123      	bne.n	8002d84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	08da      	lsrs	r2, r3, #3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3208      	adds	r2, #8
 8002d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	220f      	movs	r2, #15
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	08da      	lsrs	r2, r3, #3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	3208      	adds	r2, #8
 8002d7e:	69b9      	ldr	r1, [r7, #24]
 8002d80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	2203      	movs	r2, #3
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	43db      	mvns	r3, r3
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 0203 	and.w	r2, r3, #3
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 80a2 	beq.w	8002f0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	4b57      	ldr	r3, [pc, #348]	@ (8002f28 <HAL_GPIO_Init+0x2e8>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	4a56      	ldr	r2, [pc, #344]	@ (8002f28 <HAL_GPIO_Init+0x2e8>)
 8002dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dd6:	4b54      	ldr	r3, [pc, #336]	@ (8002f28 <HAL_GPIO_Init+0x2e8>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002de2:	4a52      	ldr	r2, [pc, #328]	@ (8002f2c <HAL_GPIO_Init+0x2ec>)
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	089b      	lsrs	r3, r3, #2
 8002de8:	3302      	adds	r3, #2
 8002dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	220f      	movs	r2, #15
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4013      	ands	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a49      	ldr	r2, [pc, #292]	@ (8002f30 <HAL_GPIO_Init+0x2f0>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d019      	beq.n	8002e42 <HAL_GPIO_Init+0x202>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a48      	ldr	r2, [pc, #288]	@ (8002f34 <HAL_GPIO_Init+0x2f4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d013      	beq.n	8002e3e <HAL_GPIO_Init+0x1fe>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a47      	ldr	r2, [pc, #284]	@ (8002f38 <HAL_GPIO_Init+0x2f8>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00d      	beq.n	8002e3a <HAL_GPIO_Init+0x1fa>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a46      	ldr	r2, [pc, #280]	@ (8002f3c <HAL_GPIO_Init+0x2fc>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d007      	beq.n	8002e36 <HAL_GPIO_Init+0x1f6>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a45      	ldr	r2, [pc, #276]	@ (8002f40 <HAL_GPIO_Init+0x300>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d101      	bne.n	8002e32 <HAL_GPIO_Init+0x1f2>
 8002e2e:	2304      	movs	r3, #4
 8002e30:	e008      	b.n	8002e44 <HAL_GPIO_Init+0x204>
 8002e32:	2307      	movs	r3, #7
 8002e34:	e006      	b.n	8002e44 <HAL_GPIO_Init+0x204>
 8002e36:	2303      	movs	r3, #3
 8002e38:	e004      	b.n	8002e44 <HAL_GPIO_Init+0x204>
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e002      	b.n	8002e44 <HAL_GPIO_Init+0x204>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <HAL_GPIO_Init+0x204>
 8002e42:	2300      	movs	r3, #0
 8002e44:	69fa      	ldr	r2, [r7, #28]
 8002e46:	f002 0203 	and.w	r2, r2, #3
 8002e4a:	0092      	lsls	r2, r2, #2
 8002e4c:	4093      	lsls	r3, r2
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e54:	4935      	ldr	r1, [pc, #212]	@ (8002f2c <HAL_GPIO_Init+0x2ec>)
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	089b      	lsrs	r3, r3, #2
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e62:	4b38      	ldr	r3, [pc, #224]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e86:	4a2f      	ldr	r2, [pc, #188]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	43db      	mvns	r3, r3
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eb0:	4a24      	ldr	r2, [pc, #144]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002eb6:	4b23      	ldr	r3, [pc, #140]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002eda:	4a1a      	ldr	r2, [pc, #104]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ee0:	4b18      	ldr	r3, [pc, #96]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f04:	4a0f      	ldr	r2, [pc, #60]	@ (8002f44 <HAL_GPIO_Init+0x304>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	61fb      	str	r3, [r7, #28]
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	2b0f      	cmp	r3, #15
 8002f14:	f67f aea2 	bls.w	8002c5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f18:	bf00      	nop
 8002f1a:	bf00      	nop
 8002f1c:	3724      	adds	r7, #36	@ 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	40013800 	.word	0x40013800
 8002f30:	40020000 	.word	0x40020000
 8002f34:	40020400 	.word	0x40020400
 8002f38:	40020800 	.word	0x40020800
 8002f3c:	40020c00 	.word	0x40020c00
 8002f40:	40021000 	.word	0x40021000
 8002f44:	40013c00 	.word	0x40013c00

08002f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	807b      	strh	r3, [r7, #2]
 8002f54:	4613      	mov	r3, r2
 8002f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f58:	787b      	ldrb	r3, [r7, #1]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f5e:	887a      	ldrh	r2, [r7, #2]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f64:	e003      	b.n	8002f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f66:	887b      	ldrh	r3, [r7, #2]
 8002f68:	041a      	lsls	r2, r3, #16
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	619a      	str	r2, [r3, #24]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e267      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d075      	beq.n	8003086 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f9a:	4b88      	ldr	r3, [pc, #544]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 030c 	and.w	r3, r3, #12
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d00c      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fa6:	4b85      	ldr	r3, [pc, #532]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fae:	2b08      	cmp	r3, #8
 8002fb0:	d112      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb2:	4b82      	ldr	r3, [pc, #520]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fbe:	d10b      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc0:	4b7e      	ldr	r3, [pc, #504]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d05b      	beq.n	8003084 <HAL_RCC_OscConfig+0x108>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d157      	bne.n	8003084 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e242      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fe0:	d106      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x74>
 8002fe2:	4b76      	ldr	r3, [pc, #472]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a75      	ldr	r2, [pc, #468]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e01d      	b.n	800302c <HAL_RCC_OscConfig+0xb0>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ff8:	d10c      	bne.n	8003014 <HAL_RCC_OscConfig+0x98>
 8002ffa:	4b70      	ldr	r3, [pc, #448]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a6f      	ldr	r2, [pc, #444]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	4b6d      	ldr	r3, [pc, #436]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a6c      	ldr	r2, [pc, #432]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 800300c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	e00b      	b.n	800302c <HAL_RCC_OscConfig+0xb0>
 8003014:	4b69      	ldr	r3, [pc, #420]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a68      	ldr	r2, [pc, #416]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 800301a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b66      	ldr	r3, [pc, #408]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a65      	ldr	r2, [pc, #404]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800302a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003034:	f7ff f930 	bl	8002298 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7ff f92c 	bl	8002298 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e207      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	4b5b      	ldr	r3, [pc, #364]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0xc0>
 800305a:	e014      	b.n	8003086 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7ff f91c 	bl	8002298 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7ff f918 	bl	8002298 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e1f3      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	4b51      	ldr	r3, [pc, #324]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0xe8>
 8003082:	e000      	b.n	8003086 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d063      	beq.n	800315a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003092:	4b4a      	ldr	r3, [pc, #296]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800309e:	4b47      	ldr	r3, [pc, #284]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d11c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030aa:	4b44      	ldr	r3, [pc, #272]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d116      	bne.n	80030e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b6:	4b41      	ldr	r3, [pc, #260]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_RCC_OscConfig+0x152>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1c7      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ce:	4b3b      	ldr	r3, [pc, #236]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4937      	ldr	r1, [pc, #220]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	e03a      	b.n	800315a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d020      	beq.n	800312e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ec:	4b34      	ldr	r3, [pc, #208]	@ (80031c0 <HAL_RCC_OscConfig+0x244>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f2:	f7ff f8d1 	bl	8002298 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fa:	f7ff f8cd 	bl	8002298 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e1a8      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310c:	4b2b      	ldr	r3, [pc, #172]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0f0      	beq.n	80030fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003118:	4b28      	ldr	r3, [pc, #160]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	4925      	ldr	r1, [pc, #148]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003128:	4313      	orrs	r3, r2
 800312a:	600b      	str	r3, [r1, #0]
 800312c:	e015      	b.n	800315a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800312e:	4b24      	ldr	r3, [pc, #144]	@ (80031c0 <HAL_RCC_OscConfig+0x244>)
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7ff f8b0 	bl	8002298 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313c:	f7ff f8ac 	bl	8002298 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e187      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314e:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d036      	beq.n	80031d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d016      	beq.n	800319c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800316e:	4b15      	ldr	r3, [pc, #84]	@ (80031c4 <HAL_RCC_OscConfig+0x248>)
 8003170:	2201      	movs	r2, #1
 8003172:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003174:	f7ff f890 	bl	8002298 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800317c:	f7ff f88c 	bl	8002298 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e167      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318e:	4b0b      	ldr	r3, [pc, #44]	@ (80031bc <HAL_RCC_OscConfig+0x240>)
 8003190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0x200>
 800319a:	e01b      	b.n	80031d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_RCC_OscConfig+0x248>)
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a2:	f7ff f879 	bl	8002298 <HAL_GetTick>
 80031a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a8:	e00e      	b.n	80031c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031aa:	f7ff f875 	bl	8002298 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d907      	bls.n	80031c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e150      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
 80031bc:	40023800 	.word	0x40023800
 80031c0:	42470000 	.word	0x42470000
 80031c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	4b88      	ldr	r3, [pc, #544]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80031ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1ea      	bne.n	80031aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8097 	beq.w	8003310 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e6:	4b81      	ldr	r3, [pc, #516]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10f      	bne.n	8003212 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b7d      	ldr	r3, [pc, #500]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	4a7c      	ldr	r2, [pc, #496]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80031fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003200:	6413      	str	r3, [r2, #64]	@ 0x40
 8003202:	4b7a      	ldr	r3, [pc, #488]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003212:	4b77      	ldr	r3, [pc, #476]	@ (80033f0 <HAL_RCC_OscConfig+0x474>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d118      	bne.n	8003250 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321e:	4b74      	ldr	r3, [pc, #464]	@ (80033f0 <HAL_RCC_OscConfig+0x474>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a73      	ldr	r2, [pc, #460]	@ (80033f0 <HAL_RCC_OscConfig+0x474>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322a:	f7ff f835 	bl	8002298 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003232:	f7ff f831 	bl	8002298 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e10c      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003244:	4b6a      	ldr	r3, [pc, #424]	@ (80033f0 <HAL_RCC_OscConfig+0x474>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d106      	bne.n	8003266 <HAL_RCC_OscConfig+0x2ea>
 8003258:	4b64      	ldr	r3, [pc, #400]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800325a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325c:	4a63      	ldr	r2, [pc, #396]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800325e:	f043 0301 	orr.w	r3, r3, #1
 8003262:	6713      	str	r3, [r2, #112]	@ 0x70
 8003264:	e01c      	b.n	80032a0 <HAL_RCC_OscConfig+0x324>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	2b05      	cmp	r3, #5
 800326c:	d10c      	bne.n	8003288 <HAL_RCC_OscConfig+0x30c>
 800326e:	4b5f      	ldr	r3, [pc, #380]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003272:	4a5e      	ldr	r2, [pc, #376]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003274:	f043 0304 	orr.w	r3, r3, #4
 8003278:	6713      	str	r3, [r2, #112]	@ 0x70
 800327a:	4b5c      	ldr	r3, [pc, #368]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	4a5b      	ldr	r2, [pc, #364]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6713      	str	r3, [r2, #112]	@ 0x70
 8003286:	e00b      	b.n	80032a0 <HAL_RCC_OscConfig+0x324>
 8003288:	4b58      	ldr	r3, [pc, #352]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800328a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328c:	4a57      	ldr	r2, [pc, #348]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800328e:	f023 0301 	bic.w	r3, r3, #1
 8003292:	6713      	str	r3, [r2, #112]	@ 0x70
 8003294:	4b55      	ldr	r3, [pc, #340]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003298:	4a54      	ldr	r2, [pc, #336]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800329a:	f023 0304 	bic.w	r3, r3, #4
 800329e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d015      	beq.n	80032d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7fe fff6 	bl	8002298 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b0:	f7fe fff2 	bl	8002298 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032be:	4293      	cmp	r3, r2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e0cb      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c6:	4b49      	ldr	r3, [pc, #292]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80032c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0ee      	beq.n	80032b0 <HAL_RCC_OscConfig+0x334>
 80032d2:	e014      	b.n	80032fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d4:	f7fe ffe0 	bl	8002298 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032dc:	f7fe ffdc 	bl	8002298 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e0b5      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f2:	4b3e      	ldr	r3, [pc, #248]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1ee      	bne.n	80032dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032fe:	7dfb      	ldrb	r3, [r7, #23]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d105      	bne.n	8003310 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003304:	4b39      	ldr	r3, [pc, #228]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	4a38      	ldr	r2, [pc, #224]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800330a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800330e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 80a1 	beq.w	800345c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800331a:	4b34      	ldr	r3, [pc, #208]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 030c 	and.w	r3, r3, #12
 8003322:	2b08      	cmp	r3, #8
 8003324:	d05c      	beq.n	80033e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d141      	bne.n	80033b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332e:	4b31      	ldr	r3, [pc, #196]	@ (80033f4 <HAL_RCC_OscConfig+0x478>)
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe ffb0 	bl	8002298 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333c:	f7fe ffac 	bl	8002298 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e087      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334e:	4b27      	ldr	r3, [pc, #156]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69da      	ldr	r2, [r3, #28]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	019b      	lsls	r3, r3, #6
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	085b      	lsrs	r3, r3, #1
 8003372:	3b01      	subs	r3, #1
 8003374:	041b      	lsls	r3, r3, #16
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337c:	061b      	lsls	r3, r3, #24
 800337e:	491b      	ldr	r1, [pc, #108]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 8003380:	4313      	orrs	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003384:	4b1b      	ldr	r3, [pc, #108]	@ (80033f4 <HAL_RCC_OscConfig+0x478>)
 8003386:	2201      	movs	r2, #1
 8003388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338a:	f7fe ff85 	bl	8002298 <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003390:	e008      	b.n	80033a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003392:	f7fe ff81 	bl	8002298 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d901      	bls.n	80033a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e05c      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a4:	4b11      	ldr	r3, [pc, #68]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0f0      	beq.n	8003392 <HAL_RCC_OscConfig+0x416>
 80033b0:	e054      	b.n	800345c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b2:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <HAL_RCC_OscConfig+0x478>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b8:	f7fe ff6e 	bl	8002298 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c0:	f7fe ff6a 	bl	8002298 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e045      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_RCC_OscConfig+0x470>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1f0      	bne.n	80033c0 <HAL_RCC_OscConfig+0x444>
 80033de:	e03d      	b.n	800345c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d107      	bne.n	80033f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e038      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40007000 	.word	0x40007000
 80033f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003468 <HAL_RCC_OscConfig+0x4ec>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d028      	beq.n	8003458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d121      	bne.n	8003458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341e:	429a      	cmp	r2, r3
 8003420:	d11a      	bne.n	8003458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003428:	4013      	ands	r3, r2
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800342e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003430:	4293      	cmp	r3, r2
 8003432:	d111      	bne.n	8003458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343e:	085b      	lsrs	r3, r3, #1
 8003440:	3b01      	subs	r3, #1
 8003442:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003444:	429a      	cmp	r2, r3
 8003446:	d107      	bne.n	8003458 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003452:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003454:	429a      	cmp	r2, r3
 8003456:	d001      	beq.n	800345c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3718      	adds	r7, #24
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	40023800 	.word	0x40023800

0800346c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e0cc      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003480:	4b68      	ldr	r3, [pc, #416]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0307 	and.w	r3, r3, #7
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	429a      	cmp	r2, r3
 800348c:	d90c      	bls.n	80034a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348e:	4b65      	ldr	r3, [pc, #404]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003496:	4b63      	ldr	r3, [pc, #396]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d001      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0b8      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d020      	beq.n	80034f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034c0:	4b59      	ldr	r3, [pc, #356]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4a58      	ldr	r2, [pc, #352]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d005      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034d8:	4b53      	ldr	r3, [pc, #332]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	4a52      	ldr	r2, [pc, #328]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034e4:	4b50      	ldr	r3, [pc, #320]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	494d      	ldr	r1, [pc, #308]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d044      	beq.n	800358c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d107      	bne.n	800351a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350a:	4b47      	ldr	r3, [pc, #284]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d119      	bne.n	800354a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e07f      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b02      	cmp	r3, #2
 8003520:	d003      	beq.n	800352a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003526:	2b03      	cmp	r3, #3
 8003528:	d107      	bne.n	800353a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352a:	4b3f      	ldr	r3, [pc, #252]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d109      	bne.n	800354a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e06f      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353a:	4b3b      	ldr	r3, [pc, #236]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e067      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800354a:	4b37      	ldr	r3, [pc, #220]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f023 0203 	bic.w	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	4934      	ldr	r1, [pc, #208]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 8003558:	4313      	orrs	r3, r2
 800355a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800355c:	f7fe fe9c 	bl	8002298 <HAL_GetTick>
 8003560:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003562:	e00a      	b.n	800357a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003564:	f7fe fe98 	bl	8002298 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003572:	4293      	cmp	r3, r2
 8003574:	d901      	bls.n	800357a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e04f      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357a:	4b2b      	ldr	r3, [pc, #172]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f003 020c 	and.w	r2, r3, #12
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	429a      	cmp	r2, r3
 800358a:	d1eb      	bne.n	8003564 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800358c:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d20c      	bcs.n	80035b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359a:	4b22      	ldr	r3, [pc, #136]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a2:	4b20      	ldr	r3, [pc, #128]	@ (8003624 <HAL_RCC_ClockConfig+0x1b8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d001      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e032      	b.n	800361a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c0:	4b19      	ldr	r3, [pc, #100]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	4916      	ldr	r1, [pc, #88]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035de:	4b12      	ldr	r3, [pc, #72]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	490e      	ldr	r1, [pc, #56]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035f2:	f000 f821 	bl	8003638 <HAL_RCC_GetSysClockFreq>
 80035f6:	4602      	mov	r2, r0
 80035f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003628 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	091b      	lsrs	r3, r3, #4
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	490a      	ldr	r1, [pc, #40]	@ (800362c <HAL_RCC_ClockConfig+0x1c0>)
 8003604:	5ccb      	ldrb	r3, [r1, r3]
 8003606:	fa22 f303 	lsr.w	r3, r2, r3
 800360a:	4a09      	ldr	r2, [pc, #36]	@ (8003630 <HAL_RCC_ClockConfig+0x1c4>)
 800360c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800360e:	4b09      	ldr	r3, [pc, #36]	@ (8003634 <HAL_RCC_ClockConfig+0x1c8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe fdfc 	bl	8002210 <HAL_InitTick>

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40023c00 	.word	0x40023c00
 8003628:	40023800 	.word	0x40023800
 800362c:	08015d7c 	.word	0x08015d7c
 8003630:	20000000 	.word	0x20000000
 8003634:	20000004 	.word	0x20000004

08003638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800363c:	b090      	sub	sp, #64	@ 0x40
 800363e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003648:	2300      	movs	r3, #0
 800364a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b08      	cmp	r3, #8
 800365a:	d00d      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x40>
 800365c:	2b08      	cmp	r3, #8
 800365e:	f200 80a1 	bhi.w	80037a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003662:	2b00      	cmp	r3, #0
 8003664:	d002      	beq.n	800366c <HAL_RCC_GetSysClockFreq+0x34>
 8003666:	2b04      	cmp	r3, #4
 8003668:	d003      	beq.n	8003672 <HAL_RCC_GetSysClockFreq+0x3a>
 800366a:	e09b      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800366c:	4b53      	ldr	r3, [pc, #332]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x184>)
 800366e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003670:	e09b      	b.n	80037aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003672:	4b53      	ldr	r3, [pc, #332]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003674:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003676:	e098      	b.n	80037aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003678:	4b4f      	ldr	r3, [pc, #316]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003680:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003682:	4b4d      	ldr	r3, [pc, #308]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d028      	beq.n	80036e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800368e:	4b4a      	ldr	r3, [pc, #296]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	099b      	lsrs	r3, r3, #6
 8003694:	2200      	movs	r2, #0
 8003696:	623b      	str	r3, [r7, #32]
 8003698:	627a      	str	r2, [r7, #36]	@ 0x24
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036a0:	2100      	movs	r1, #0
 80036a2:	4b47      	ldr	r3, [pc, #284]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80036a4:	fb03 f201 	mul.w	r2, r3, r1
 80036a8:	2300      	movs	r3, #0
 80036aa:	fb00 f303 	mul.w	r3, r0, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	4a43      	ldr	r2, [pc, #268]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80036b2:	fba0 1202 	umull	r1, r2, r0, r2
 80036b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036b8:	460a      	mov	r2, r1
 80036ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80036bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036be:	4413      	add	r3, r2
 80036c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c4:	2200      	movs	r2, #0
 80036c6:	61bb      	str	r3, [r7, #24]
 80036c8:	61fa      	str	r2, [r7, #28]
 80036ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80036d2:	f7fd fa65 	bl	8000ba0 <__aeabi_uldivmod>
 80036d6:	4602      	mov	r2, r0
 80036d8:	460b      	mov	r3, r1
 80036da:	4613      	mov	r3, r2
 80036dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036de:	e053      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036e0:	4b35      	ldr	r3, [pc, #212]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	099b      	lsrs	r3, r3, #6
 80036e6:	2200      	movs	r2, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	617a      	str	r2, [r7, #20]
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80036f2:	f04f 0b00 	mov.w	fp, #0
 80036f6:	4652      	mov	r2, sl
 80036f8:	465b      	mov	r3, fp
 80036fa:	f04f 0000 	mov.w	r0, #0
 80036fe:	f04f 0100 	mov.w	r1, #0
 8003702:	0159      	lsls	r1, r3, #5
 8003704:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003708:	0150      	lsls	r0, r2, #5
 800370a:	4602      	mov	r2, r0
 800370c:	460b      	mov	r3, r1
 800370e:	ebb2 080a 	subs.w	r8, r2, sl
 8003712:	eb63 090b 	sbc.w	r9, r3, fp
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	f04f 0300 	mov.w	r3, #0
 800371e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003722:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003726:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800372a:	ebb2 0408 	subs.w	r4, r2, r8
 800372e:	eb63 0509 	sbc.w	r5, r3, r9
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	f04f 0300 	mov.w	r3, #0
 800373a:	00eb      	lsls	r3, r5, #3
 800373c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003740:	00e2      	lsls	r2, r4, #3
 8003742:	4614      	mov	r4, r2
 8003744:	461d      	mov	r5, r3
 8003746:	eb14 030a 	adds.w	r3, r4, sl
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	eb45 030b 	adc.w	r3, r5, fp
 8003750:	607b      	str	r3, [r7, #4]
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800375e:	4629      	mov	r1, r5
 8003760:	028b      	lsls	r3, r1, #10
 8003762:	4621      	mov	r1, r4
 8003764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003768:	4621      	mov	r1, r4
 800376a:	028a      	lsls	r2, r1, #10
 800376c:	4610      	mov	r0, r2
 800376e:	4619      	mov	r1, r3
 8003770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003772:	2200      	movs	r2, #0
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	60fa      	str	r2, [r7, #12]
 8003778:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800377c:	f7fd fa10 	bl	8000ba0 <__aeabi_uldivmod>
 8003780:	4602      	mov	r2, r0
 8003782:	460b      	mov	r3, r1
 8003784:	4613      	mov	r3, r2
 8003786:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	3301      	adds	r3, #1
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003798:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800379a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379c:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037a2:	e002      	b.n	80037aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037a4:	4b05      	ldr	r3, [pc, #20]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x184>)
 80037a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3740      	adds	r7, #64	@ 0x40
 80037b0:	46bd      	mov	sp, r7
 80037b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800
 80037bc:	00f42400 	.word	0x00f42400
 80037c0:	017d7840 	.word	0x017d7840

080037c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037c8:	4b03      	ldr	r3, [pc, #12]	@ (80037d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80037ca:	681b      	ldr	r3, [r3, #0]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	20000000 	.word	0x20000000

080037dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037e0:	f7ff fff0 	bl	80037c4 <HAL_RCC_GetHCLKFreq>
 80037e4:	4602      	mov	r2, r0
 80037e6:	4b05      	ldr	r3, [pc, #20]	@ (80037fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	0a9b      	lsrs	r3, r3, #10
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	4903      	ldr	r1, [pc, #12]	@ (8003800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037f2:	5ccb      	ldrb	r3, [r1, r3]
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40023800 	.word	0x40023800
 8003800:	08015d8c 	.word	0x08015d8c

08003804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003808:	f7ff ffdc 	bl	80037c4 <HAL_RCC_GetHCLKFreq>
 800380c:	4602      	mov	r2, r0
 800380e:	4b05      	ldr	r3, [pc, #20]	@ (8003824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	0b5b      	lsrs	r3, r3, #13
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	4903      	ldr	r1, [pc, #12]	@ (8003828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800381a:	5ccb      	ldrb	r3, [r1, r3]
 800381c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003820:	4618      	mov	r0, r3
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40023800 	.word	0x40023800
 8003828:	08015d8c 	.word	0x08015d8c

0800382c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e07b      	b.n	8003936 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003842:	2b00      	cmp	r3, #0
 8003844:	d108      	bne.n	8003858 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800384e:	d009      	beq.n	8003864 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]
 8003856:	e005      	b.n	8003864 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d106      	bne.n	8003884 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7fd ffcc 	bl	800181c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800389a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e8:	ea42 0103 	orr.w	r1, r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	0c1b      	lsrs	r3, r3, #16
 8003902:	f003 0104 	and.w	r1, r3, #4
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390a:	f003 0210 	and.w	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	69da      	ldr	r2, [r3, #28]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003924:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b088      	sub	sp, #32
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	603b      	str	r3, [r7, #0]
 800394a:	4613      	mov	r3, r2
 800394c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800394e:	f7fe fca3 	bl	8002298 <HAL_GetTick>
 8003952:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003954:	88fb      	ldrh	r3, [r7, #6]
 8003956:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	d001      	beq.n	8003968 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003964:	2302      	movs	r3, #2
 8003966:	e12a      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <HAL_SPI_Transmit+0x36>
 800396e:	88fb      	ldrh	r3, [r7, #6]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e122      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_SPI_Transmit+0x48>
 8003982:	2302      	movs	r3, #2
 8003984:	e11b      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2203      	movs	r2, #3
 8003992:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	88fa      	ldrh	r2, [r7, #6]
 80039a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	88fa      	ldrh	r2, [r7, #6]
 80039ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039d4:	d10f      	bne.n	80039f6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a00:	2b40      	cmp	r3, #64	@ 0x40
 8003a02:	d007      	beq.n	8003a14 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a1c:	d152      	bne.n	8003ac4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_SPI_Transmit+0xee>
 8003a26:	8b7b      	ldrh	r3, [r7, #26]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d145      	bne.n	8003ab8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a30:	881a      	ldrh	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3c:	1c9a      	adds	r2, r3, #2
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a50:	e032      	b.n	8003ab8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d112      	bne.n	8003a86 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a64:	881a      	ldrh	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a70:	1c9a      	adds	r2, r3, #2
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003a84:	e018      	b.n	8003ab8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a86:	f7fe fc07 	bl	8002298 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d803      	bhi.n	8003a9e <HAL_SPI_Transmit+0x160>
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9c:	d102      	bne.n	8003aa4 <HAL_SPI_Transmit+0x166>
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e082      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1c7      	bne.n	8003a52 <HAL_SPI_Transmit+0x114>
 8003ac2:	e053      	b.n	8003b6c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <HAL_SPI_Transmit+0x194>
 8003acc:	8b7b      	ldrh	r3, [r7, #26]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d147      	bne.n	8003b62 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	330c      	adds	r3, #12
 8003adc:	7812      	ldrb	r2, [r2, #0]
 8003ade:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae4:	1c5a      	adds	r2, r3, #1
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003af8:	e033      	b.n	8003b62 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d113      	bne.n	8003b30 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	330c      	adds	r3, #12
 8003b12:	7812      	ldrb	r2, [r2, #0]
 8003b14:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1a:	1c5a      	adds	r2, r3, #1
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b2e:	e018      	b.n	8003b62 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b30:	f7fe fbb2 	bl	8002298 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d803      	bhi.n	8003b48 <HAL_SPI_Transmit+0x20a>
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b46:	d102      	bne.n	8003b4e <HAL_SPI_Transmit+0x210>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e02d      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1c6      	bne.n	8003afa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b6c:	69fa      	ldr	r2, [r7, #28]
 8003b6e:	6839      	ldr	r1, [r7, #0]
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f000 fb0d 	bl	8004190 <SPI_EndRxTxTransaction>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d002      	beq.n	8003b82 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10a      	bne.n	8003ba0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e000      	b.n	8003bbe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
  }
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3720      	adds	r7, #32
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
	...

08003bc8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d001      	beq.n	8003be6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8003be2:	2302      	movs	r3, #2
 8003be4:	e097      	b.n	8003d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <HAL_SPI_Transmit_DMA+0x2a>
 8003bec:	88fb      	ldrh	r3, [r7, #6]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e08f      	b.n	8003d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_SPI_Transmit_DMA+0x3c>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e088      	b.n	8003d16 <HAL_SPI_Transmit_DMA+0x14e>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2203      	movs	r2, #3
 8003c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	88fa      	ldrh	r2, [r7, #6]
 8003c24:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	88fa      	ldrh	r2, [r7, #6]
 8003c2a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c52:	d10f      	bne.n	8003c74 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c78:	4a29      	ldr	r2, [pc, #164]	@ (8003d20 <HAL_SPI_Transmit_DMA+0x158>)
 8003c7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c80:	4a28      	ldr	r2, [pc, #160]	@ (8003d24 <HAL_SPI_Transmit_DMA+0x15c>)
 8003c82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c88:	4a27      	ldr	r2, [pc, #156]	@ (8003d28 <HAL_SPI_Transmit_DMA+0x160>)
 8003c8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c90:	2200      	movs	r2, #0
 8003c92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	330c      	adds	r3, #12
 8003ca4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003caa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003cac:	f7fe fce4 	bl	8002678 <HAL_DMA_Start_IT>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cba:	f043 0210 	orr.w	r2, r3, #16
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e023      	b.n	8003d16 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd8:	2b40      	cmp	r3, #64	@ 0x40
 8003cda:	d007      	beq.n	8003cec <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cea:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0220 	orr.w	r2, r2, #32
 8003d02:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0202 	orr.w	r2, r2, #2
 8003d12:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	08003ffd 	.word	0x08003ffd
 8003d24:	08003f55 	.word	0x08003f55
 8003d28:	08004019 	.word	0x08004019

08003d2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	099b      	lsrs	r3, r3, #6
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10f      	bne.n	8003d70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	099b      	lsrs	r3, r3, #6
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d004      	beq.n	8003d70 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	4798      	blx	r3
    return;
 8003d6e:	e0d7      	b.n	8003f20 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	085b      	lsrs	r3, r3, #1
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x66>
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	09db      	lsrs	r3, r3, #7
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d004      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	4798      	blx	r3
    return;
 8003d90:	e0c6      	b.n	8003f20 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	095b      	lsrs	r3, r3, #5
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10c      	bne.n	8003db8 <HAL_SPI_IRQHandler+0x8c>
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	099b      	lsrs	r3, r3, #6
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	0a1b      	lsrs	r3, r3, #8
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 80b4 	beq.w	8003f20 <HAL_SPI_IRQHandler+0x1f4>
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	095b      	lsrs	r3, r3, #5
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 80ad 	beq.w	8003f20 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	099b      	lsrs	r3, r3, #6
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d023      	beq.n	8003e1a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	d011      	beq.n	8003e02 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de2:	f043 0204 	orr.w	r2, r3, #4
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	e00b      	b.n	8003e1a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	613b      	str	r3, [r7, #16]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	693b      	ldr	r3, [r7, #16]
        return;
 8003e18:	e082      	b.n	8003f20 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	095b      	lsrs	r3, r3, #5
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d014      	beq.n	8003e50 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2a:	f043 0201 	orr.w	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003e32:	2300      	movs	r3, #0
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00c      	beq.n	8003e76 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e60:	f043 0208 	orr.w	r2, r3, #8
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003e68:	2300      	movs	r3, #0
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	60bb      	str	r3, [r7, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d04f      	beq.n	8003f1e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e8c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_SPI_IRQHandler+0x17e>
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d034      	beq.n	8003f14 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 0203 	bic.w	r2, r2, #3
 8003eb8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d011      	beq.n	8003ee6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec6:	4a18      	ldr	r2, [pc, #96]	@ (8003f28 <HAL_SPI_IRQHandler+0x1fc>)
 8003ec8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fe fc2a 	bl	8002728 <HAL_DMA_Abort_IT>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d005      	beq.n	8003ee6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ede:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d016      	beq.n	8003f1c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8003f28 <HAL_SPI_IRQHandler+0x1fc>)
 8003ef4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe fc14 	bl	8002728 <HAL_DMA_Abort_IT>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00a      	beq.n	8003f1c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003f12:	e003      	b.n	8003f1c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f813 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003f1a:	e000      	b.n	8003f1e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003f1c:	bf00      	nop
    return;
 8003f1e:	bf00      	nop
  }
}
 8003f20:	3720      	adds	r7, #32
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	08004059 	.word	0x08004059

08003f2c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f60:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f62:	f7fe f999 	bl	8002298 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f76:	d03b      	beq.n	8003ff0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0220 	bic.w	r2, r2, #32
 8003f86:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0202 	bic.w	r2, r2, #2
 8003f96:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	2164      	movs	r1, #100	@ 0x64
 8003f9c:	6978      	ldr	r0, [r7, #20]
 8003f9e:	f000 f8f7 	bl	8004190 <SPI_EndRxTxTransaction>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fac:	f043 0220 	orr.w	r2, r3, #32
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10a      	bne.n	8003fd2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003fe8:	6978      	ldr	r0, [r7, #20]
 8003fea:	f7ff ffa9 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003fee:	e002      	b.n	8003ff6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003ff0:	6978      	ldr	r0, [r7, #20]
 8003ff2:	f7fd f95f 	bl	80012b4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004008:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f7ff ff8e 	bl	8003f2c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004010:	bf00      	nop
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004024:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0203 	bic.w	r2, r2, #3
 8004034:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403a:	f043 0210 	orr.w	r2, r3, #16
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f7ff ff78 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004050:	bf00      	nop
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004064:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff ff64 	bl	8003f40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004078:	bf00      	nop
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	603b      	str	r3, [r7, #0]
 800408c:	4613      	mov	r3, r2
 800408e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004090:	f7fe f902 	bl	8002298 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004098:	1a9b      	subs	r3, r3, r2
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	4413      	add	r3, r2
 800409e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040a0:	f7fe f8fa 	bl	8002298 <HAL_GetTick>
 80040a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040a6:	4b39      	ldr	r3, [pc, #228]	@ (800418c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	015b      	lsls	r3, r3, #5
 80040ac:	0d1b      	lsrs	r3, r3, #20
 80040ae:	69fa      	ldr	r2, [r7, #28]
 80040b0:	fb02 f303 	mul.w	r3, r2, r3
 80040b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040b6:	e055      	b.n	8004164 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040be:	d051      	beq.n	8004164 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040c0:	f7fe f8ea 	bl	8002298 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d902      	bls.n	80040d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d13d      	bne.n	8004152 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ee:	d111      	bne.n	8004114 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f8:	d004      	beq.n	8004104 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004102:	d107      	bne.n	8004114 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800411c:	d10f      	bne.n	800413e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800413c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e018      	b.n	8004184 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d102      	bne.n	800415e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	61fb      	str	r3, [r7, #28]
 800415c:	e002      	b.n	8004164 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	3b01      	subs	r3, #1
 8004162:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	4013      	ands	r3, r2
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	429a      	cmp	r2, r3
 8004172:	bf0c      	ite	eq
 8004174:	2301      	moveq	r3, #1
 8004176:	2300      	movne	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	79fb      	ldrb	r3, [r7, #7]
 800417e:	429a      	cmp	r2, r3
 8004180:	d19a      	bne.n	80040b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3720      	adds	r7, #32
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	20000000 	.word	0x20000000

08004190 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af02      	add	r7, sp, #8
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	2201      	movs	r2, #1
 80041a4:	2102      	movs	r1, #2
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f7ff ff6a 	bl	8004080 <SPI_WaitFlagStateUntilTimeout>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d007      	beq.n	80041c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b6:	f043 0220 	orr.w	r2, r3, #32
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e032      	b.n	8004228 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004230 <SPI_EndRxTxTransaction+0xa0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004234 <SPI_EndRxTxTransaction+0xa4>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	0d5b      	lsrs	r3, r3, #21
 80041ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041e0:	d112      	bne.n	8004208 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2200      	movs	r2, #0
 80041ea:	2180      	movs	r1, #128	@ 0x80
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f7ff ff47 	bl	8004080 <SPI_WaitFlagStateUntilTimeout>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d016      	beq.n	8004226 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fc:	f043 0220 	orr.w	r2, r3, #32
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e00f      	b.n	8004228 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	3b01      	subs	r3, #1
 8004212:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421e:	2b80      	cmp	r3, #128	@ 0x80
 8004220:	d0f2      	beq.n	8004208 <SPI_EndRxTxTransaction+0x78>
 8004222:	e000      	b.n	8004226 <SPI_EndRxTxTransaction+0x96>
        break;
 8004224:	bf00      	nop
  }

  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3718      	adds	r7, #24
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000000 	.word	0x20000000
 8004234:	165e9f81 	.word	0x165e9f81

08004238 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e042      	b.n	80042d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d106      	bne.n	8004264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7fd fb5e 	bl	8001920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2224      	movs	r2, #36	@ 0x24
 8004268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800427a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f82b 	bl	80042d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695a      	ldr	r2, [r3, #20]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042dc:	b0c0      	sub	sp, #256	@ 0x100
 80042de:	af00      	add	r7, sp, #0
 80042e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80042f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f4:	68d9      	ldr	r1, [r3, #12]
 80042f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	ea40 0301 	orr.w	r3, r0, r1
 8004300:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	431a      	orrs	r2, r3
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	431a      	orrs	r2, r3
 8004318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004330:	f021 010c 	bic.w	r1, r1, #12
 8004334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800433e:	430b      	orrs	r3, r1
 8004340:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800434e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004352:	6999      	ldr	r1, [r3, #24]
 8004354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	ea40 0301 	orr.w	r3, r0, r1
 800435e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	4b8f      	ldr	r3, [pc, #572]	@ (80045a4 <UART_SetConfig+0x2cc>)
 8004368:	429a      	cmp	r2, r3
 800436a:	d005      	beq.n	8004378 <UART_SetConfig+0xa0>
 800436c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	4b8d      	ldr	r3, [pc, #564]	@ (80045a8 <UART_SetConfig+0x2d0>)
 8004374:	429a      	cmp	r2, r3
 8004376:	d104      	bne.n	8004382 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004378:	f7ff fa44 	bl	8003804 <HAL_RCC_GetPCLK2Freq>
 800437c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004380:	e003      	b.n	800438a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004382:	f7ff fa2b 	bl	80037dc <HAL_RCC_GetPCLK1Freq>
 8004386:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800438a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800438e:	69db      	ldr	r3, [r3, #28]
 8004390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004394:	f040 810c 	bne.w	80045b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004398:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800439c:	2200      	movs	r2, #0
 800439e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043aa:	4622      	mov	r2, r4
 80043ac:	462b      	mov	r3, r5
 80043ae:	1891      	adds	r1, r2, r2
 80043b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043b2:	415b      	adcs	r3, r3
 80043b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80043ba:	4621      	mov	r1, r4
 80043bc:	eb12 0801 	adds.w	r8, r2, r1
 80043c0:	4629      	mov	r1, r5
 80043c2:	eb43 0901 	adc.w	r9, r3, r1
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	f04f 0300 	mov.w	r3, #0
 80043ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043da:	4690      	mov	r8, r2
 80043dc:	4699      	mov	r9, r3
 80043de:	4623      	mov	r3, r4
 80043e0:	eb18 0303 	adds.w	r3, r8, r3
 80043e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043e8:	462b      	mov	r3, r5
 80043ea:	eb49 0303 	adc.w	r3, r9, r3
 80043ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004402:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004406:	460b      	mov	r3, r1
 8004408:	18db      	adds	r3, r3, r3
 800440a:	653b      	str	r3, [r7, #80]	@ 0x50
 800440c:	4613      	mov	r3, r2
 800440e:	eb42 0303 	adc.w	r3, r2, r3
 8004412:	657b      	str	r3, [r7, #84]	@ 0x54
 8004414:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004418:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800441c:	f7fc fbc0 	bl	8000ba0 <__aeabi_uldivmod>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4b61      	ldr	r3, [pc, #388]	@ (80045ac <UART_SetConfig+0x2d4>)
 8004426:	fba3 2302 	umull	r2, r3, r3, r2
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	011c      	lsls	r4, r3, #4
 800442e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004432:	2200      	movs	r2, #0
 8004434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004438:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800443c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004440:	4642      	mov	r2, r8
 8004442:	464b      	mov	r3, r9
 8004444:	1891      	adds	r1, r2, r2
 8004446:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004448:	415b      	adcs	r3, r3
 800444a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800444c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004450:	4641      	mov	r1, r8
 8004452:	eb12 0a01 	adds.w	sl, r2, r1
 8004456:	4649      	mov	r1, r9
 8004458:	eb43 0b01 	adc.w	fp, r3, r1
 800445c:	f04f 0200 	mov.w	r2, #0
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004468:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800446c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004470:	4692      	mov	sl, r2
 8004472:	469b      	mov	fp, r3
 8004474:	4643      	mov	r3, r8
 8004476:	eb1a 0303 	adds.w	r3, sl, r3
 800447a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800447e:	464b      	mov	r3, r9
 8004480:	eb4b 0303 	adc.w	r3, fp, r3
 8004484:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004494:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004498:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800449c:	460b      	mov	r3, r1
 800449e:	18db      	adds	r3, r3, r3
 80044a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a2:	4613      	mov	r3, r2
 80044a4:	eb42 0303 	adc.w	r3, r2, r3
 80044a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044b2:	f7fc fb75 	bl	8000ba0 <__aeabi_uldivmod>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	4611      	mov	r1, r2
 80044bc:	4b3b      	ldr	r3, [pc, #236]	@ (80045ac <UART_SetConfig+0x2d4>)
 80044be:	fba3 2301 	umull	r2, r3, r3, r1
 80044c2:	095b      	lsrs	r3, r3, #5
 80044c4:	2264      	movs	r2, #100	@ 0x64
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	1acb      	subs	r3, r1, r3
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80044d2:	4b36      	ldr	r3, [pc, #216]	@ (80045ac <UART_SetConfig+0x2d4>)
 80044d4:	fba3 2302 	umull	r2, r3, r3, r2
 80044d8:	095b      	lsrs	r3, r3, #5
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80044e0:	441c      	add	r4, r3
 80044e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044e6:	2200      	movs	r2, #0
 80044e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80044f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80044f4:	4642      	mov	r2, r8
 80044f6:	464b      	mov	r3, r9
 80044f8:	1891      	adds	r1, r2, r2
 80044fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044fc:	415b      	adcs	r3, r3
 80044fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004500:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004504:	4641      	mov	r1, r8
 8004506:	1851      	adds	r1, r2, r1
 8004508:	6339      	str	r1, [r7, #48]	@ 0x30
 800450a:	4649      	mov	r1, r9
 800450c:	414b      	adcs	r3, r1
 800450e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800451c:	4659      	mov	r1, fp
 800451e:	00cb      	lsls	r3, r1, #3
 8004520:	4651      	mov	r1, sl
 8004522:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004526:	4651      	mov	r1, sl
 8004528:	00ca      	lsls	r2, r1, #3
 800452a:	4610      	mov	r0, r2
 800452c:	4619      	mov	r1, r3
 800452e:	4603      	mov	r3, r0
 8004530:	4642      	mov	r2, r8
 8004532:	189b      	adds	r3, r3, r2
 8004534:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004538:	464b      	mov	r3, r9
 800453a:	460a      	mov	r2, r1
 800453c:	eb42 0303 	adc.w	r3, r2, r3
 8004540:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004550:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004554:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004558:	460b      	mov	r3, r1
 800455a:	18db      	adds	r3, r3, r3
 800455c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800455e:	4613      	mov	r3, r2
 8004560:	eb42 0303 	adc.w	r3, r2, r3
 8004564:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004566:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800456a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800456e:	f7fc fb17 	bl	8000ba0 <__aeabi_uldivmod>
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	4b0d      	ldr	r3, [pc, #52]	@ (80045ac <UART_SetConfig+0x2d4>)
 8004578:	fba3 1302 	umull	r1, r3, r3, r2
 800457c:	095b      	lsrs	r3, r3, #5
 800457e:	2164      	movs	r1, #100	@ 0x64
 8004580:	fb01 f303 	mul.w	r3, r1, r3
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	3332      	adds	r3, #50	@ 0x32
 800458a:	4a08      	ldr	r2, [pc, #32]	@ (80045ac <UART_SetConfig+0x2d4>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	095b      	lsrs	r3, r3, #5
 8004592:	f003 0207 	and.w	r2, r3, #7
 8004596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4422      	add	r2, r4
 800459e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045a0:	e106      	b.n	80047b0 <UART_SetConfig+0x4d8>
 80045a2:	bf00      	nop
 80045a4:	40011000 	.word	0x40011000
 80045a8:	40011400 	.word	0x40011400
 80045ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045b4:	2200      	movs	r2, #0
 80045b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80045be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80045c2:	4642      	mov	r2, r8
 80045c4:	464b      	mov	r3, r9
 80045c6:	1891      	adds	r1, r2, r2
 80045c8:	6239      	str	r1, [r7, #32]
 80045ca:	415b      	adcs	r3, r3
 80045cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045d2:	4641      	mov	r1, r8
 80045d4:	1854      	adds	r4, r2, r1
 80045d6:	4649      	mov	r1, r9
 80045d8:	eb43 0501 	adc.w	r5, r3, r1
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	f04f 0300 	mov.w	r3, #0
 80045e4:	00eb      	lsls	r3, r5, #3
 80045e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ea:	00e2      	lsls	r2, r4, #3
 80045ec:	4614      	mov	r4, r2
 80045ee:	461d      	mov	r5, r3
 80045f0:	4643      	mov	r3, r8
 80045f2:	18e3      	adds	r3, r4, r3
 80045f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045f8:	464b      	mov	r3, r9
 80045fa:	eb45 0303 	adc.w	r3, r5, r3
 80045fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800460e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004612:	f04f 0200 	mov.w	r2, #0
 8004616:	f04f 0300 	mov.w	r3, #0
 800461a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800461e:	4629      	mov	r1, r5
 8004620:	008b      	lsls	r3, r1, #2
 8004622:	4621      	mov	r1, r4
 8004624:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004628:	4621      	mov	r1, r4
 800462a:	008a      	lsls	r2, r1, #2
 800462c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004630:	f7fc fab6 	bl	8000ba0 <__aeabi_uldivmod>
 8004634:	4602      	mov	r2, r0
 8004636:	460b      	mov	r3, r1
 8004638:	4b60      	ldr	r3, [pc, #384]	@ (80047bc <UART_SetConfig+0x4e4>)
 800463a:	fba3 2302 	umull	r2, r3, r3, r2
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	011c      	lsls	r4, r3, #4
 8004642:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004646:	2200      	movs	r2, #0
 8004648:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800464c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004650:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004654:	4642      	mov	r2, r8
 8004656:	464b      	mov	r3, r9
 8004658:	1891      	adds	r1, r2, r2
 800465a:	61b9      	str	r1, [r7, #24]
 800465c:	415b      	adcs	r3, r3
 800465e:	61fb      	str	r3, [r7, #28]
 8004660:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004664:	4641      	mov	r1, r8
 8004666:	1851      	adds	r1, r2, r1
 8004668:	6139      	str	r1, [r7, #16]
 800466a:	4649      	mov	r1, r9
 800466c:	414b      	adcs	r3, r1
 800466e:	617b      	str	r3, [r7, #20]
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800467c:	4659      	mov	r1, fp
 800467e:	00cb      	lsls	r3, r1, #3
 8004680:	4651      	mov	r1, sl
 8004682:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004686:	4651      	mov	r1, sl
 8004688:	00ca      	lsls	r2, r1, #3
 800468a:	4610      	mov	r0, r2
 800468c:	4619      	mov	r1, r3
 800468e:	4603      	mov	r3, r0
 8004690:	4642      	mov	r2, r8
 8004692:	189b      	adds	r3, r3, r2
 8004694:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004698:	464b      	mov	r3, r9
 800469a:	460a      	mov	r2, r1
 800469c:	eb42 0303 	adc.w	r3, r2, r3
 80046a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	f04f 0300 	mov.w	r3, #0
 80046b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80046bc:	4649      	mov	r1, r9
 80046be:	008b      	lsls	r3, r1, #2
 80046c0:	4641      	mov	r1, r8
 80046c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046c6:	4641      	mov	r1, r8
 80046c8:	008a      	lsls	r2, r1, #2
 80046ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80046ce:	f7fc fa67 	bl	8000ba0 <__aeabi_uldivmod>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4611      	mov	r1, r2
 80046d8:	4b38      	ldr	r3, [pc, #224]	@ (80047bc <UART_SetConfig+0x4e4>)
 80046da:	fba3 2301 	umull	r2, r3, r3, r1
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	2264      	movs	r2, #100	@ 0x64
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	1acb      	subs	r3, r1, r3
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	3332      	adds	r3, #50	@ 0x32
 80046ec:	4a33      	ldr	r2, [pc, #204]	@ (80047bc <UART_SetConfig+0x4e4>)
 80046ee:	fba2 2303 	umull	r2, r3, r2, r3
 80046f2:	095b      	lsrs	r3, r3, #5
 80046f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046f8:	441c      	add	r4, r3
 80046fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046fe:	2200      	movs	r2, #0
 8004700:	673b      	str	r3, [r7, #112]	@ 0x70
 8004702:	677a      	str	r2, [r7, #116]	@ 0x74
 8004704:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004708:	4642      	mov	r2, r8
 800470a:	464b      	mov	r3, r9
 800470c:	1891      	adds	r1, r2, r2
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	415b      	adcs	r3, r3
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004718:	4641      	mov	r1, r8
 800471a:	1851      	adds	r1, r2, r1
 800471c:	6039      	str	r1, [r7, #0]
 800471e:	4649      	mov	r1, r9
 8004720:	414b      	adcs	r3, r1
 8004722:	607b      	str	r3, [r7, #4]
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004730:	4659      	mov	r1, fp
 8004732:	00cb      	lsls	r3, r1, #3
 8004734:	4651      	mov	r1, sl
 8004736:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800473a:	4651      	mov	r1, sl
 800473c:	00ca      	lsls	r2, r1, #3
 800473e:	4610      	mov	r0, r2
 8004740:	4619      	mov	r1, r3
 8004742:	4603      	mov	r3, r0
 8004744:	4642      	mov	r2, r8
 8004746:	189b      	adds	r3, r3, r2
 8004748:	66bb      	str	r3, [r7, #104]	@ 0x68
 800474a:	464b      	mov	r3, r9
 800474c:	460a      	mov	r2, r1
 800474e:	eb42 0303 	adc.w	r3, r2, r3
 8004752:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	663b      	str	r3, [r7, #96]	@ 0x60
 800475e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	f04f 0300 	mov.w	r3, #0
 8004768:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800476c:	4649      	mov	r1, r9
 800476e:	008b      	lsls	r3, r1, #2
 8004770:	4641      	mov	r1, r8
 8004772:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004776:	4641      	mov	r1, r8
 8004778:	008a      	lsls	r2, r1, #2
 800477a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800477e:	f7fc fa0f 	bl	8000ba0 <__aeabi_uldivmod>
 8004782:	4602      	mov	r2, r0
 8004784:	460b      	mov	r3, r1
 8004786:	4b0d      	ldr	r3, [pc, #52]	@ (80047bc <UART_SetConfig+0x4e4>)
 8004788:	fba3 1302 	umull	r1, r3, r3, r2
 800478c:	095b      	lsrs	r3, r3, #5
 800478e:	2164      	movs	r1, #100	@ 0x64
 8004790:	fb01 f303 	mul.w	r3, r1, r3
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	011b      	lsls	r3, r3, #4
 8004798:	3332      	adds	r3, #50	@ 0x32
 800479a:	4a08      	ldr	r2, [pc, #32]	@ (80047bc <UART_SetConfig+0x4e4>)
 800479c:	fba2 2303 	umull	r2, r3, r2, r3
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	f003 020f 	and.w	r2, r3, #15
 80047a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4422      	add	r2, r4
 80047ae:	609a      	str	r2, [r3, #8]
}
 80047b0:	bf00      	nop
 80047b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80047b6:	46bd      	mov	sp, r7
 80047b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047bc:	51eb851f 	.word	0x51eb851f

080047c0 <memset>:
 80047c0:	4402      	add	r2, r0
 80047c2:	4603      	mov	r3, r0
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d100      	bne.n	80047ca <memset+0xa>
 80047c8:	4770      	bx	lr
 80047ca:	f803 1b01 	strb.w	r1, [r3], #1
 80047ce:	e7f9      	b.n	80047c4 <memset+0x4>

080047d0 <__errno>:
 80047d0:	4b01      	ldr	r3, [pc, #4]	@ (80047d8 <__errno+0x8>)
 80047d2:	6818      	ldr	r0, [r3, #0]
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	2000000c 	.word	0x2000000c

080047dc <__libc_init_array>:
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	4d0d      	ldr	r5, [pc, #52]	@ (8004814 <__libc_init_array+0x38>)
 80047e0:	4c0d      	ldr	r4, [pc, #52]	@ (8004818 <__libc_init_array+0x3c>)
 80047e2:	1b64      	subs	r4, r4, r5
 80047e4:	10a4      	asrs	r4, r4, #2
 80047e6:	2600      	movs	r6, #0
 80047e8:	42a6      	cmp	r6, r4
 80047ea:	d109      	bne.n	8004800 <__libc_init_array+0x24>
 80047ec:	4d0b      	ldr	r5, [pc, #44]	@ (800481c <__libc_init_array+0x40>)
 80047ee:	4c0c      	ldr	r4, [pc, #48]	@ (8004820 <__libc_init_array+0x44>)
 80047f0:	f001 faa0 	bl	8005d34 <_init>
 80047f4:	1b64      	subs	r4, r4, r5
 80047f6:	10a4      	asrs	r4, r4, #2
 80047f8:	2600      	movs	r6, #0
 80047fa:	42a6      	cmp	r6, r4
 80047fc:	d105      	bne.n	800480a <__libc_init_array+0x2e>
 80047fe:	bd70      	pop	{r4, r5, r6, pc}
 8004800:	f855 3b04 	ldr.w	r3, [r5], #4
 8004804:	4798      	blx	r3
 8004806:	3601      	adds	r6, #1
 8004808:	e7ee      	b.n	80047e8 <__libc_init_array+0xc>
 800480a:	f855 3b04 	ldr.w	r3, [r5], #4
 800480e:	4798      	blx	r3
 8004810:	3601      	adds	r6, #1
 8004812:	e7f2      	b.n	80047fa <__libc_init_array+0x1e>
 8004814:	08017578 	.word	0x08017578
 8004818:	08017578 	.word	0x08017578
 800481c:	08017578 	.word	0x08017578
 8004820:	0801757c 	.word	0x0801757c

08004824 <asin>:
 8004824:	b538      	push	{r3, r4, r5, lr}
 8004826:	ed2d 8b02 	vpush	{d8}
 800482a:	ec55 4b10 	vmov	r4, r5, d0
 800482e:	f000 f8c7 	bl	80049c0 <__ieee754_asin>
 8004832:	4622      	mov	r2, r4
 8004834:	462b      	mov	r3, r5
 8004836:	4620      	mov	r0, r4
 8004838:	4629      	mov	r1, r5
 800483a:	eeb0 8a40 	vmov.f32	s16, s0
 800483e:	eef0 8a60 	vmov.f32	s17, s1
 8004842:	f7fc f91f 	bl	8000a84 <__aeabi_dcmpun>
 8004846:	b9a8      	cbnz	r0, 8004874 <asin+0x50>
 8004848:	ec45 4b10 	vmov	d0, r4, r5
 800484c:	f000 f81e 	bl	800488c <fabs>
 8004850:	4b0c      	ldr	r3, [pc, #48]	@ (8004884 <asin+0x60>)
 8004852:	ec51 0b10 	vmov	r0, r1, d0
 8004856:	2200      	movs	r2, #0
 8004858:	f7fc f90a 	bl	8000a70 <__aeabi_dcmpgt>
 800485c:	b150      	cbz	r0, 8004874 <asin+0x50>
 800485e:	f7ff ffb7 	bl	80047d0 <__errno>
 8004862:	ecbd 8b02 	vpop	{d8}
 8004866:	2321      	movs	r3, #33	@ 0x21
 8004868:	6003      	str	r3, [r0, #0]
 800486a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800486e:	4806      	ldr	r0, [pc, #24]	@ (8004888 <asin+0x64>)
 8004870:	f000 b89a 	b.w	80049a8 <nan>
 8004874:	eeb0 0a48 	vmov.f32	s0, s16
 8004878:	eef0 0a68 	vmov.f32	s1, s17
 800487c:	ecbd 8b02 	vpop	{d8}
 8004880:	bd38      	pop	{r3, r4, r5, pc}
 8004882:	bf00      	nop
 8004884:	3ff00000 	.word	0x3ff00000
 8004888:	0801714c 	.word	0x0801714c

0800488c <fabs>:
 800488c:	ec51 0b10 	vmov	r0, r1, d0
 8004890:	4602      	mov	r2, r0
 8004892:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004896:	ec43 2b10 	vmov	d0, r2, r3
 800489a:	4770      	bx	lr

0800489c <atan2f>:
 800489c:	f000 bb34 	b.w	8004f08 <__ieee754_atan2f>

080048a0 <fmodf>:
 80048a0:	b508      	push	{r3, lr}
 80048a2:	ed2d 8b02 	vpush	{d8}
 80048a6:	eef0 8a40 	vmov.f32	s17, s0
 80048aa:	eeb0 8a60 	vmov.f32	s16, s1
 80048ae:	f000 fbcb 	bl	8005048 <__ieee754_fmodf>
 80048b2:	eef4 8a48 	vcmp.f32	s17, s16
 80048b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ba:	d60c      	bvs.n	80048d6 <fmodf+0x36>
 80048bc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80048dc <fmodf+0x3c>
 80048c0:	eeb4 8a68 	vcmp.f32	s16, s17
 80048c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c8:	d105      	bne.n	80048d6 <fmodf+0x36>
 80048ca:	f7ff ff81 	bl	80047d0 <__errno>
 80048ce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80048d2:	2321      	movs	r3, #33	@ 0x21
 80048d4:	6003      	str	r3, [r0, #0]
 80048d6:	ecbd 8b02 	vpop	{d8}
 80048da:	bd08      	pop	{r3, pc}
 80048dc:	00000000 	.word	0x00000000

080048e0 <sqrtf>:
 80048e0:	b508      	push	{r3, lr}
 80048e2:	ed2d 8b02 	vpush	{d8}
 80048e6:	eeb0 8a40 	vmov.f32	s16, s0
 80048ea:	f000 f865 	bl	80049b8 <__ieee754_sqrtf>
 80048ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80048f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f6:	d60c      	bvs.n	8004912 <sqrtf+0x32>
 80048f8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8004918 <sqrtf+0x38>
 80048fc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004904:	d505      	bpl.n	8004912 <sqrtf+0x32>
 8004906:	f7ff ff63 	bl	80047d0 <__errno>
 800490a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800490e:	2321      	movs	r3, #33	@ 0x21
 8004910:	6003      	str	r3, [r0, #0]
 8004912:	ecbd 8b02 	vpop	{d8}
 8004916:	bd08      	pop	{r3, pc}
 8004918:	00000000 	.word	0x00000000

0800491c <sinf>:
 800491c:	ee10 3a10 	vmov	r3, s0
 8004920:	b507      	push	{r0, r1, r2, lr}
 8004922:	4a1f      	ldr	r2, [pc, #124]	@ (80049a0 <sinf+0x84>)
 8004924:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004928:	4293      	cmp	r3, r2
 800492a:	d807      	bhi.n	800493c <sinf+0x20>
 800492c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80049a4 <sinf+0x88>
 8004930:	2000      	movs	r0, #0
 8004932:	b003      	add	sp, #12
 8004934:	f85d eb04 	ldr.w	lr, [sp], #4
 8004938:	f000 ba9e 	b.w	8004e78 <__kernel_sinf>
 800493c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004940:	d304      	bcc.n	800494c <sinf+0x30>
 8004942:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004946:	b003      	add	sp, #12
 8004948:	f85d fb04 	ldr.w	pc, [sp], #4
 800494c:	4668      	mov	r0, sp
 800494e:	f000 fbfd 	bl	800514c <__ieee754_rem_pio2f>
 8004952:	f000 0003 	and.w	r0, r0, #3
 8004956:	2801      	cmp	r0, #1
 8004958:	d00a      	beq.n	8004970 <sinf+0x54>
 800495a:	2802      	cmp	r0, #2
 800495c:	d00f      	beq.n	800497e <sinf+0x62>
 800495e:	b9c0      	cbnz	r0, 8004992 <sinf+0x76>
 8004960:	eddd 0a01 	vldr	s1, [sp, #4]
 8004964:	ed9d 0a00 	vldr	s0, [sp]
 8004968:	2001      	movs	r0, #1
 800496a:	f000 fa85 	bl	8004e78 <__kernel_sinf>
 800496e:	e7ea      	b.n	8004946 <sinf+0x2a>
 8004970:	eddd 0a01 	vldr	s1, [sp, #4]
 8004974:	ed9d 0a00 	vldr	s0, [sp]
 8004978:	f000 fa26 	bl	8004dc8 <__kernel_cosf>
 800497c:	e7e3      	b.n	8004946 <sinf+0x2a>
 800497e:	eddd 0a01 	vldr	s1, [sp, #4]
 8004982:	ed9d 0a00 	vldr	s0, [sp]
 8004986:	2001      	movs	r0, #1
 8004988:	f000 fa76 	bl	8004e78 <__kernel_sinf>
 800498c:	eeb1 0a40 	vneg.f32	s0, s0
 8004990:	e7d9      	b.n	8004946 <sinf+0x2a>
 8004992:	eddd 0a01 	vldr	s1, [sp, #4]
 8004996:	ed9d 0a00 	vldr	s0, [sp]
 800499a:	f000 fa15 	bl	8004dc8 <__kernel_cosf>
 800499e:	e7f5      	b.n	800498c <sinf+0x70>
 80049a0:	3f490fd8 	.word	0x3f490fd8
 80049a4:	00000000 	.word	0x00000000

080049a8 <nan>:
 80049a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80049b0 <nan+0x8>
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	00000000 	.word	0x00000000
 80049b4:	7ff80000 	.word	0x7ff80000

080049b8 <__ieee754_sqrtf>:
 80049b8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80049bc:	4770      	bx	lr
	...

080049c0 <__ieee754_asin>:
 80049c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049c4:	ec55 4b10 	vmov	r4, r5, d0
 80049c8:	4bc7      	ldr	r3, [pc, #796]	@ (8004ce8 <__ieee754_asin+0x328>)
 80049ca:	b087      	sub	sp, #28
 80049cc:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80049d0:	429e      	cmp	r6, r3
 80049d2:	9501      	str	r5, [sp, #4]
 80049d4:	d92d      	bls.n	8004a32 <__ieee754_asin+0x72>
 80049d6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80049da:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80049de:	4326      	orrs	r6, r4
 80049e0:	d116      	bne.n	8004a10 <__ieee754_asin+0x50>
 80049e2:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004c80 <__ieee754_asin+0x2c0>)
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	4620      	mov	r0, r4
 80049ea:	4629      	mov	r1, r5
 80049ec:	f7fb fdb0 	bl	8000550 <__aeabi_dmul>
 80049f0:	a3a5      	add	r3, pc, #660	@ (adr r3, 8004c88 <__ieee754_asin+0x2c8>)
 80049f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f6:	4606      	mov	r6, r0
 80049f8:	460f      	mov	r7, r1
 80049fa:	4620      	mov	r0, r4
 80049fc:	4629      	mov	r1, r5
 80049fe:	f7fb fda7 	bl	8000550 <__aeabi_dmul>
 8004a02:	4602      	mov	r2, r0
 8004a04:	460b      	mov	r3, r1
 8004a06:	4630      	mov	r0, r6
 8004a08:	4639      	mov	r1, r7
 8004a0a:	f7fb fbeb 	bl	80001e4 <__adddf3>
 8004a0e:	e009      	b.n	8004a24 <__ieee754_asin+0x64>
 8004a10:	4622      	mov	r2, r4
 8004a12:	462b      	mov	r3, r5
 8004a14:	4620      	mov	r0, r4
 8004a16:	4629      	mov	r1, r5
 8004a18:	f7fb fbe2 	bl	80001e0 <__aeabi_dsub>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	460b      	mov	r3, r1
 8004a20:	f7fb fec0 	bl	80007a4 <__aeabi_ddiv>
 8004a24:	4604      	mov	r4, r0
 8004a26:	460d      	mov	r5, r1
 8004a28:	ec45 4b10 	vmov	d0, r4, r5
 8004a2c:	b007      	add	sp, #28
 8004a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a32:	4bae      	ldr	r3, [pc, #696]	@ (8004cec <__ieee754_asin+0x32c>)
 8004a34:	429e      	cmp	r6, r3
 8004a36:	d810      	bhi.n	8004a5a <__ieee754_asin+0x9a>
 8004a38:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8004a3c:	f080 80ad 	bcs.w	8004b9a <__ieee754_asin+0x1da>
 8004a40:	a393      	add	r3, pc, #588	@ (adr r3, 8004c90 <__ieee754_asin+0x2d0>)
 8004a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a46:	4620      	mov	r0, r4
 8004a48:	4629      	mov	r1, r5
 8004a4a:	f7fb fbcb 	bl	80001e4 <__adddf3>
 8004a4e:	4ba8      	ldr	r3, [pc, #672]	@ (8004cf0 <__ieee754_asin+0x330>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	f7fc f80d 	bl	8000a70 <__aeabi_dcmpgt>
 8004a56:	2800      	cmp	r0, #0
 8004a58:	d1e6      	bne.n	8004a28 <__ieee754_asin+0x68>
 8004a5a:	ec45 4b10 	vmov	d0, r4, r5
 8004a5e:	f7ff ff15 	bl	800488c <fabs>
 8004a62:	49a3      	ldr	r1, [pc, #652]	@ (8004cf0 <__ieee754_asin+0x330>)
 8004a64:	ec53 2b10 	vmov	r2, r3, d0
 8004a68:	2000      	movs	r0, #0
 8004a6a:	f7fb fbb9 	bl	80001e0 <__aeabi_dsub>
 8004a6e:	4ba1      	ldr	r3, [pc, #644]	@ (8004cf4 <__ieee754_asin+0x334>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	f7fb fd6d 	bl	8000550 <__aeabi_dmul>
 8004a76:	a388      	add	r3, pc, #544	@ (adr r3, 8004c98 <__ieee754_asin+0x2d8>)
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	460d      	mov	r5, r1
 8004a80:	f7fb fd66 	bl	8000550 <__aeabi_dmul>
 8004a84:	a386      	add	r3, pc, #536	@ (adr r3, 8004ca0 <__ieee754_asin+0x2e0>)
 8004a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8a:	f7fb fbab 	bl	80001e4 <__adddf3>
 8004a8e:	4622      	mov	r2, r4
 8004a90:	462b      	mov	r3, r5
 8004a92:	f7fb fd5d 	bl	8000550 <__aeabi_dmul>
 8004a96:	a384      	add	r3, pc, #528	@ (adr r3, 8004ca8 <__ieee754_asin+0x2e8>)
 8004a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9c:	f7fb fba0 	bl	80001e0 <__aeabi_dsub>
 8004aa0:	4622      	mov	r2, r4
 8004aa2:	462b      	mov	r3, r5
 8004aa4:	f7fb fd54 	bl	8000550 <__aeabi_dmul>
 8004aa8:	a381      	add	r3, pc, #516	@ (adr r3, 8004cb0 <__ieee754_asin+0x2f0>)
 8004aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aae:	f7fb fb99 	bl	80001e4 <__adddf3>
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	f7fb fd4b 	bl	8000550 <__aeabi_dmul>
 8004aba:	a37f      	add	r3, pc, #508	@ (adr r3, 8004cb8 <__ieee754_asin+0x2f8>)
 8004abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac0:	f7fb fb8e 	bl	80001e0 <__aeabi_dsub>
 8004ac4:	4622      	mov	r2, r4
 8004ac6:	462b      	mov	r3, r5
 8004ac8:	f7fb fd42 	bl	8000550 <__aeabi_dmul>
 8004acc:	a37c      	add	r3, pc, #496	@ (adr r3, 8004cc0 <__ieee754_asin+0x300>)
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f7fb fb87 	bl	80001e4 <__adddf3>
 8004ad6:	4622      	mov	r2, r4
 8004ad8:	462b      	mov	r3, r5
 8004ada:	f7fb fd39 	bl	8000550 <__aeabi_dmul>
 8004ade:	a37a      	add	r3, pc, #488	@ (adr r3, 8004cc8 <__ieee754_asin+0x308>)
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ae8:	4620      	mov	r0, r4
 8004aea:	4629      	mov	r1, r5
 8004aec:	f7fb fd30 	bl	8000550 <__aeabi_dmul>
 8004af0:	a377      	add	r3, pc, #476	@ (adr r3, 8004cd0 <__ieee754_asin+0x310>)
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	f7fb fb73 	bl	80001e0 <__aeabi_dsub>
 8004afa:	4622      	mov	r2, r4
 8004afc:	462b      	mov	r3, r5
 8004afe:	f7fb fd27 	bl	8000550 <__aeabi_dmul>
 8004b02:	a375      	add	r3, pc, #468	@ (adr r3, 8004cd8 <__ieee754_asin+0x318>)
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	f7fb fb6c 	bl	80001e4 <__adddf3>
 8004b0c:	4622      	mov	r2, r4
 8004b0e:	462b      	mov	r3, r5
 8004b10:	f7fb fd1e 	bl	8000550 <__aeabi_dmul>
 8004b14:	a372      	add	r3, pc, #456	@ (adr r3, 8004ce0 <__ieee754_asin+0x320>)
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	f7fb fb61 	bl	80001e0 <__aeabi_dsub>
 8004b1e:	4622      	mov	r2, r4
 8004b20:	462b      	mov	r3, r5
 8004b22:	f7fb fd15 	bl	8000550 <__aeabi_dmul>
 8004b26:	4b72      	ldr	r3, [pc, #456]	@ (8004cf0 <__ieee754_asin+0x330>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f7fb fb5b 	bl	80001e4 <__adddf3>
 8004b2e:	ec45 4b10 	vmov	d0, r4, r5
 8004b32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b36:	f000 fd15 	bl	8005564 <__ieee754_sqrt>
 8004b3a:	4b6f      	ldr	r3, [pc, #444]	@ (8004cf8 <__ieee754_asin+0x338>)
 8004b3c:	429e      	cmp	r6, r3
 8004b3e:	ec5b ab10 	vmov	sl, fp, d0
 8004b42:	f240 80db 	bls.w	8004cfc <__ieee754_asin+0x33c>
 8004b46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b4e:	f7fb fe29 	bl	80007a4 <__aeabi_ddiv>
 8004b52:	4652      	mov	r2, sl
 8004b54:	465b      	mov	r3, fp
 8004b56:	f7fb fcfb 	bl	8000550 <__aeabi_dmul>
 8004b5a:	4652      	mov	r2, sl
 8004b5c:	465b      	mov	r3, fp
 8004b5e:	f7fb fb41 	bl	80001e4 <__adddf3>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	f7fb fb3d 	bl	80001e4 <__adddf3>
 8004b6a:	a347      	add	r3, pc, #284	@ (adr r3, 8004c88 <__ieee754_asin+0x2c8>)
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f7fb fb36 	bl	80001e0 <__aeabi_dsub>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	a141      	add	r1, pc, #260	@ (adr r1, 8004c80 <__ieee754_asin+0x2c0>)
 8004b7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b7e:	f7fb fb2f 	bl	80001e0 <__aeabi_dsub>
 8004b82:	9b01      	ldr	r3, [sp, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	bfdc      	itt	le
 8004b88:	4602      	movle	r2, r0
 8004b8a:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8004b8e:	4604      	mov	r4, r0
 8004b90:	460d      	mov	r5, r1
 8004b92:	bfdc      	itt	le
 8004b94:	4614      	movle	r4, r2
 8004b96:	461d      	movle	r5, r3
 8004b98:	e746      	b.n	8004a28 <__ieee754_asin+0x68>
 8004b9a:	4622      	mov	r2, r4
 8004b9c:	462b      	mov	r3, r5
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	f7fb fcd5 	bl	8000550 <__aeabi_dmul>
 8004ba6:	a33c      	add	r3, pc, #240	@ (adr r3, 8004c98 <__ieee754_asin+0x2d8>)
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	4606      	mov	r6, r0
 8004bae:	460f      	mov	r7, r1
 8004bb0:	f7fb fcce 	bl	8000550 <__aeabi_dmul>
 8004bb4:	a33a      	add	r3, pc, #232	@ (adr r3, 8004ca0 <__ieee754_asin+0x2e0>)
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	f7fb fb13 	bl	80001e4 <__adddf3>
 8004bbe:	4632      	mov	r2, r6
 8004bc0:	463b      	mov	r3, r7
 8004bc2:	f7fb fcc5 	bl	8000550 <__aeabi_dmul>
 8004bc6:	a338      	add	r3, pc, #224	@ (adr r3, 8004ca8 <__ieee754_asin+0x2e8>)
 8004bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bcc:	f7fb fb08 	bl	80001e0 <__aeabi_dsub>
 8004bd0:	4632      	mov	r2, r6
 8004bd2:	463b      	mov	r3, r7
 8004bd4:	f7fb fcbc 	bl	8000550 <__aeabi_dmul>
 8004bd8:	a335      	add	r3, pc, #212	@ (adr r3, 8004cb0 <__ieee754_asin+0x2f0>)
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	f7fb fb01 	bl	80001e4 <__adddf3>
 8004be2:	4632      	mov	r2, r6
 8004be4:	463b      	mov	r3, r7
 8004be6:	f7fb fcb3 	bl	8000550 <__aeabi_dmul>
 8004bea:	a333      	add	r3, pc, #204	@ (adr r3, 8004cb8 <__ieee754_asin+0x2f8>)
 8004bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf0:	f7fb faf6 	bl	80001e0 <__aeabi_dsub>
 8004bf4:	4632      	mov	r2, r6
 8004bf6:	463b      	mov	r3, r7
 8004bf8:	f7fb fcaa 	bl	8000550 <__aeabi_dmul>
 8004bfc:	a330      	add	r3, pc, #192	@ (adr r3, 8004cc0 <__ieee754_asin+0x300>)
 8004bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c02:	f7fb faef 	bl	80001e4 <__adddf3>
 8004c06:	4632      	mov	r2, r6
 8004c08:	463b      	mov	r3, r7
 8004c0a:	f7fb fca1 	bl	8000550 <__aeabi_dmul>
 8004c0e:	a32e      	add	r3, pc, #184	@ (adr r3, 8004cc8 <__ieee754_asin+0x308>)
 8004c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c14:	4680      	mov	r8, r0
 8004c16:	4689      	mov	r9, r1
 8004c18:	4630      	mov	r0, r6
 8004c1a:	4639      	mov	r1, r7
 8004c1c:	f7fb fc98 	bl	8000550 <__aeabi_dmul>
 8004c20:	a32b      	add	r3, pc, #172	@ (adr r3, 8004cd0 <__ieee754_asin+0x310>)
 8004c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c26:	f7fb fadb 	bl	80001e0 <__aeabi_dsub>
 8004c2a:	4632      	mov	r2, r6
 8004c2c:	463b      	mov	r3, r7
 8004c2e:	f7fb fc8f 	bl	8000550 <__aeabi_dmul>
 8004c32:	a329      	add	r3, pc, #164	@ (adr r3, 8004cd8 <__ieee754_asin+0x318>)
 8004c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c38:	f7fb fad4 	bl	80001e4 <__adddf3>
 8004c3c:	4632      	mov	r2, r6
 8004c3e:	463b      	mov	r3, r7
 8004c40:	f7fb fc86 	bl	8000550 <__aeabi_dmul>
 8004c44:	a326      	add	r3, pc, #152	@ (adr r3, 8004ce0 <__ieee754_asin+0x320>)
 8004c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4a:	f7fb fac9 	bl	80001e0 <__aeabi_dsub>
 8004c4e:	4632      	mov	r2, r6
 8004c50:	463b      	mov	r3, r7
 8004c52:	f7fb fc7d 	bl	8000550 <__aeabi_dmul>
 8004c56:	4b26      	ldr	r3, [pc, #152]	@ (8004cf0 <__ieee754_asin+0x330>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f7fb fac3 	bl	80001e4 <__adddf3>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	460b      	mov	r3, r1
 8004c62:	4640      	mov	r0, r8
 8004c64:	4649      	mov	r1, r9
 8004c66:	f7fb fd9d 	bl	80007a4 <__aeabi_ddiv>
 8004c6a:	4622      	mov	r2, r4
 8004c6c:	462b      	mov	r3, r5
 8004c6e:	f7fb fc6f 	bl	8000550 <__aeabi_dmul>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	4620      	mov	r0, r4
 8004c78:	4629      	mov	r1, r5
 8004c7a:	e6c6      	b.n	8004a0a <__ieee754_asin+0x4a>
 8004c7c:	f3af 8000 	nop.w
 8004c80:	54442d18 	.word	0x54442d18
 8004c84:	3ff921fb 	.word	0x3ff921fb
 8004c88:	33145c07 	.word	0x33145c07
 8004c8c:	3c91a626 	.word	0x3c91a626
 8004c90:	8800759c 	.word	0x8800759c
 8004c94:	7e37e43c 	.word	0x7e37e43c
 8004c98:	0dfdf709 	.word	0x0dfdf709
 8004c9c:	3f023de1 	.word	0x3f023de1
 8004ca0:	7501b288 	.word	0x7501b288
 8004ca4:	3f49efe0 	.word	0x3f49efe0
 8004ca8:	b5688f3b 	.word	0xb5688f3b
 8004cac:	3fa48228 	.word	0x3fa48228
 8004cb0:	0e884455 	.word	0x0e884455
 8004cb4:	3fc9c155 	.word	0x3fc9c155
 8004cb8:	03eb6f7d 	.word	0x03eb6f7d
 8004cbc:	3fd4d612 	.word	0x3fd4d612
 8004cc0:	55555555 	.word	0x55555555
 8004cc4:	3fc55555 	.word	0x3fc55555
 8004cc8:	b12e9282 	.word	0xb12e9282
 8004ccc:	3fb3b8c5 	.word	0x3fb3b8c5
 8004cd0:	1b8d0159 	.word	0x1b8d0159
 8004cd4:	3fe6066c 	.word	0x3fe6066c
 8004cd8:	9c598ac8 	.word	0x9c598ac8
 8004cdc:	40002ae5 	.word	0x40002ae5
 8004ce0:	1c8a2d4b 	.word	0x1c8a2d4b
 8004ce4:	40033a27 	.word	0x40033a27
 8004ce8:	3fefffff 	.word	0x3fefffff
 8004cec:	3fdfffff 	.word	0x3fdfffff
 8004cf0:	3ff00000 	.word	0x3ff00000
 8004cf4:	3fe00000 	.word	0x3fe00000
 8004cf8:	3fef3332 	.word	0x3fef3332
 8004cfc:	4652      	mov	r2, sl
 8004cfe:	465b      	mov	r3, fp
 8004d00:	4650      	mov	r0, sl
 8004d02:	4659      	mov	r1, fp
 8004d04:	f7fb fa6e 	bl	80001e4 <__adddf3>
 8004d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d0c:	4606      	mov	r6, r0
 8004d0e:	460f      	mov	r7, r1
 8004d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d14:	f7fb fd46 	bl	80007a4 <__aeabi_ddiv>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4630      	mov	r0, r6
 8004d1e:	4639      	mov	r1, r7
 8004d20:	f7fb fc16 	bl	8000550 <__aeabi_dmul>
 8004d24:	f04f 0800 	mov.w	r8, #0
 8004d28:	4606      	mov	r6, r0
 8004d2a:	460f      	mov	r7, r1
 8004d2c:	4642      	mov	r2, r8
 8004d2e:	465b      	mov	r3, fp
 8004d30:	4640      	mov	r0, r8
 8004d32:	4659      	mov	r1, fp
 8004d34:	f7fb fc0c 	bl	8000550 <__aeabi_dmul>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	4629      	mov	r1, r5
 8004d40:	f7fb fa4e 	bl	80001e0 <__aeabi_dsub>
 8004d44:	4642      	mov	r2, r8
 8004d46:	4604      	mov	r4, r0
 8004d48:	460d      	mov	r5, r1
 8004d4a:	465b      	mov	r3, fp
 8004d4c:	4650      	mov	r0, sl
 8004d4e:	4659      	mov	r1, fp
 8004d50:	f7fb fa48 	bl	80001e4 <__adddf3>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4620      	mov	r0, r4
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	f7fb fd22 	bl	80007a4 <__aeabi_ddiv>
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	f7fb fa3e 	bl	80001e4 <__adddf3>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	a112      	add	r1, pc, #72	@ (adr r1, 8004db8 <__ieee754_asin+0x3f8>)
 8004d6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d72:	f7fb fa35 	bl	80001e0 <__aeabi_dsub>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	4639      	mov	r1, r7
 8004d7e:	f7fb fa2f 	bl	80001e0 <__aeabi_dsub>
 8004d82:	4642      	mov	r2, r8
 8004d84:	4604      	mov	r4, r0
 8004d86:	460d      	mov	r5, r1
 8004d88:	465b      	mov	r3, fp
 8004d8a:	4640      	mov	r0, r8
 8004d8c:	4659      	mov	r1, fp
 8004d8e:	f7fb fa29 	bl	80001e4 <__adddf3>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	a10a      	add	r1, pc, #40	@ (adr r1, 8004dc0 <__ieee754_asin+0x400>)
 8004d98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d9c:	f7fb fa20 	bl	80001e0 <__aeabi_dsub>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4620      	mov	r0, r4
 8004da6:	4629      	mov	r1, r5
 8004da8:	f7fb fa1a 	bl	80001e0 <__aeabi_dsub>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	a103      	add	r1, pc, #12	@ (adr r1, 8004dc0 <__ieee754_asin+0x400>)
 8004db2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004db6:	e6e2      	b.n	8004b7e <__ieee754_asin+0x1be>
 8004db8:	33145c07 	.word	0x33145c07
 8004dbc:	3c91a626 	.word	0x3c91a626
 8004dc0:	54442d18 	.word	0x54442d18
 8004dc4:	3fe921fb 	.word	0x3fe921fb

08004dc8 <__kernel_cosf>:
 8004dc8:	ee10 3a10 	vmov	r3, s0
 8004dcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dd0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004dd4:	eef0 6a40 	vmov.f32	s13, s0
 8004dd8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004ddc:	d204      	bcs.n	8004de8 <__kernel_cosf+0x20>
 8004dde:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004de2:	ee17 2a90 	vmov	r2, s15
 8004de6:	b342      	cbz	r2, 8004e3a <__kernel_cosf+0x72>
 8004de8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004dec:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004e58 <__kernel_cosf+0x90>
 8004df0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004e5c <__kernel_cosf+0x94>
 8004df4:	4a1a      	ldr	r2, [pc, #104]	@ (8004e60 <__kernel_cosf+0x98>)
 8004df6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004e64 <__kernel_cosf+0x9c>
 8004e00:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004e04:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004e68 <__kernel_cosf+0xa0>
 8004e08:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004e0c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004e6c <__kernel_cosf+0xa4>
 8004e10:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004e14:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8004e70 <__kernel_cosf+0xa8>
 8004e18:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004e1c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8004e20:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004e24:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004e28:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e30:	d804      	bhi.n	8004e3c <__kernel_cosf+0x74>
 8004e32:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004e36:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004e3a:	4770      	bx	lr
 8004e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e74 <__kernel_cosf+0xac>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	bf9a      	itte	ls
 8004e42:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004e46:	ee07 3a10 	vmovls	s14, r3
 8004e4a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8004e4e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004e52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e56:	e7ec      	b.n	8004e32 <__kernel_cosf+0x6a>
 8004e58:	ad47d74e 	.word	0xad47d74e
 8004e5c:	310f74f6 	.word	0x310f74f6
 8004e60:	3e999999 	.word	0x3e999999
 8004e64:	b493f27c 	.word	0xb493f27c
 8004e68:	37d00d01 	.word	0x37d00d01
 8004e6c:	bab60b61 	.word	0xbab60b61
 8004e70:	3d2aaaab 	.word	0x3d2aaaab
 8004e74:	3f480000 	.word	0x3f480000

08004e78 <__kernel_sinf>:
 8004e78:	ee10 3a10 	vmov	r3, s0
 8004e7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e80:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004e84:	d204      	bcs.n	8004e90 <__kernel_sinf+0x18>
 8004e86:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004e8a:	ee17 3a90 	vmov	r3, s15
 8004e8e:	b35b      	cbz	r3, 8004ee8 <__kernel_sinf+0x70>
 8004e90:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004e94:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004eec <__kernel_sinf+0x74>
 8004e98:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8004ef0 <__kernel_sinf+0x78>
 8004e9c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004ea0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8004ef4 <__kernel_sinf+0x7c>
 8004ea4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004ea8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004ef8 <__kernel_sinf+0x80>
 8004eac:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004eb0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004efc <__kernel_sinf+0x84>
 8004eb4:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004eb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004ebc:	b930      	cbnz	r0, 8004ecc <__kernel_sinf+0x54>
 8004ebe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8004f00 <__kernel_sinf+0x88>
 8004ec2:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004ec6:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004eca:	4770      	bx	lr
 8004ecc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004ed0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004ed4:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004ed8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004edc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004f04 <__kernel_sinf+0x8c>
 8004ee0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8004ee4:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	2f2ec9d3 	.word	0x2f2ec9d3
 8004ef0:	b2d72f34 	.word	0xb2d72f34
 8004ef4:	3638ef1b 	.word	0x3638ef1b
 8004ef8:	b9500d01 	.word	0xb9500d01
 8004efc:	3c088889 	.word	0x3c088889
 8004f00:	be2aaaab 	.word	0xbe2aaaab
 8004f04:	3e2aaaab 	.word	0x3e2aaaab

08004f08 <__ieee754_atan2f>:
 8004f08:	ee10 2a90 	vmov	r2, s1
 8004f0c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8004f10:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8004f14:	b510      	push	{r4, lr}
 8004f16:	eef0 7a40 	vmov.f32	s15, s0
 8004f1a:	d806      	bhi.n	8004f2a <__ieee754_atan2f+0x22>
 8004f1c:	ee10 0a10 	vmov	r0, s0
 8004f20:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8004f24:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004f28:	d904      	bls.n	8004f34 <__ieee754_atan2f+0x2c>
 8004f2a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8004f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004f32:	bd10      	pop	{r4, pc}
 8004f34:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8004f38:	d103      	bne.n	8004f42 <__ieee754_atan2f+0x3a>
 8004f3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f3e:	f000 ba35 	b.w	80053ac <atanf>
 8004f42:	1794      	asrs	r4, r2, #30
 8004f44:	f004 0402 	and.w	r4, r4, #2
 8004f48:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8004f4c:	b943      	cbnz	r3, 8004f60 <__ieee754_atan2f+0x58>
 8004f4e:	2c02      	cmp	r4, #2
 8004f50:	d05e      	beq.n	8005010 <__ieee754_atan2f+0x108>
 8004f52:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8005024 <__ieee754_atan2f+0x11c>
 8004f56:	2c03      	cmp	r4, #3
 8004f58:	bf08      	it	eq
 8004f5a:	eef0 7a47 	vmoveq.f32	s15, s14
 8004f5e:	e7e6      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8004f60:	b941      	cbnz	r1, 8004f74 <__ieee754_atan2f+0x6c>
 8004f62:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8005028 <__ieee754_atan2f+0x120>
 8004f66:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800502c <__ieee754_atan2f+0x124>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	bfa8      	it	ge
 8004f6e:	eef0 7a47 	vmovge.f32	s15, s14
 8004f72:	e7dc      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8004f74:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8004f78:	d110      	bne.n	8004f9c <__ieee754_atan2f+0x94>
 8004f7a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004f7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004f82:	d107      	bne.n	8004f94 <__ieee754_atan2f+0x8c>
 8004f84:	2c02      	cmp	r4, #2
 8004f86:	d846      	bhi.n	8005016 <__ieee754_atan2f+0x10e>
 8004f88:	4b29      	ldr	r3, [pc, #164]	@ (8005030 <__ieee754_atan2f+0x128>)
 8004f8a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004f8e:	edd3 7a00 	vldr	s15, [r3]
 8004f92:	e7cc      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8004f94:	2c02      	cmp	r4, #2
 8004f96:	d841      	bhi.n	800501c <__ieee754_atan2f+0x114>
 8004f98:	4b26      	ldr	r3, [pc, #152]	@ (8005034 <__ieee754_atan2f+0x12c>)
 8004f9a:	e7f6      	b.n	8004f8a <__ieee754_atan2f+0x82>
 8004f9c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004fa0:	d0df      	beq.n	8004f62 <__ieee754_atan2f+0x5a>
 8004fa2:	1a5b      	subs	r3, r3, r1
 8004fa4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8004fa8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8004fac:	da1a      	bge.n	8004fe4 <__ieee754_atan2f+0xdc>
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	da01      	bge.n	8004fb6 <__ieee754_atan2f+0xae>
 8004fb2:	313c      	adds	r1, #60	@ 0x3c
 8004fb4:	db19      	blt.n	8004fea <__ieee754_atan2f+0xe2>
 8004fb6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8004fba:	f000 facb 	bl	8005554 <fabsf>
 8004fbe:	f000 f9f5 	bl	80053ac <atanf>
 8004fc2:	eef0 7a40 	vmov.f32	s15, s0
 8004fc6:	2c01      	cmp	r4, #1
 8004fc8:	d012      	beq.n	8004ff0 <__ieee754_atan2f+0xe8>
 8004fca:	2c02      	cmp	r4, #2
 8004fcc:	d017      	beq.n	8004ffe <__ieee754_atan2f+0xf6>
 8004fce:	2c00      	cmp	r4, #0
 8004fd0:	d0ad      	beq.n	8004f2e <__ieee754_atan2f+0x26>
 8004fd2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005038 <__ieee754_atan2f+0x130>
 8004fd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fda:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800503c <__ieee754_atan2f+0x134>
 8004fde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004fe2:	e7a4      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8004fe4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800502c <__ieee754_atan2f+0x124>
 8004fe8:	e7ed      	b.n	8004fc6 <__ieee754_atan2f+0xbe>
 8004fea:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005040 <__ieee754_atan2f+0x138>
 8004fee:	e7ea      	b.n	8004fc6 <__ieee754_atan2f+0xbe>
 8004ff0:	ee17 3a90 	vmov	r3, s15
 8004ff4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004ff8:	ee07 3a90 	vmov	s15, r3
 8004ffc:	e797      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8004ffe:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005038 <__ieee754_atan2f+0x130>
 8005002:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005006:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800503c <__ieee754_atan2f+0x134>
 800500a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800500e:	e78e      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8005010:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800503c <__ieee754_atan2f+0x134>
 8005014:	e78b      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8005016:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8005044 <__ieee754_atan2f+0x13c>
 800501a:	e788      	b.n	8004f2e <__ieee754_atan2f+0x26>
 800501c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005040 <__ieee754_atan2f+0x138>
 8005020:	e785      	b.n	8004f2e <__ieee754_atan2f+0x26>
 8005022:	bf00      	nop
 8005024:	c0490fdb 	.word	0xc0490fdb
 8005028:	bfc90fdb 	.word	0xbfc90fdb
 800502c:	3fc90fdb 	.word	0x3fc90fdb
 8005030:	0801715c 	.word	0x0801715c
 8005034:	08017150 	.word	0x08017150
 8005038:	33bbbd2e 	.word	0x33bbbd2e
 800503c:	40490fdb 	.word	0x40490fdb
 8005040:	00000000 	.word	0x00000000
 8005044:	3f490fdb 	.word	0x3f490fdb

08005048 <__ieee754_fmodf>:
 8005048:	b570      	push	{r4, r5, r6, lr}
 800504a:	ee10 6a90 	vmov	r6, s1
 800504e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005052:	1e5a      	subs	r2, r3, #1
 8005054:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005058:	d206      	bcs.n	8005068 <__ieee754_fmodf+0x20>
 800505a:	ee10 4a10 	vmov	r4, s0
 800505e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8005062:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005066:	d304      	bcc.n	8005072 <__ieee754_fmodf+0x2a>
 8005068:	ee60 0a20 	vmul.f32	s1, s0, s1
 800506c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8005070:	bd70      	pop	{r4, r5, r6, pc}
 8005072:	4299      	cmp	r1, r3
 8005074:	dbfc      	blt.n	8005070 <__ieee754_fmodf+0x28>
 8005076:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800507a:	d105      	bne.n	8005088 <__ieee754_fmodf+0x40>
 800507c:	4b32      	ldr	r3, [pc, #200]	@ (8005148 <__ieee754_fmodf+0x100>)
 800507e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8005082:	ed93 0a00 	vldr	s0, [r3]
 8005086:	e7f3      	b.n	8005070 <__ieee754_fmodf+0x28>
 8005088:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800508c:	d146      	bne.n	800511c <__ieee754_fmodf+0xd4>
 800508e:	020a      	lsls	r2, r1, #8
 8005090:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8005094:	2a00      	cmp	r2, #0
 8005096:	dc3e      	bgt.n	8005116 <__ieee754_fmodf+0xce>
 8005098:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800509c:	bf01      	itttt	eq
 800509e:	021a      	lsleq	r2, r3, #8
 80050a0:	fab2 f282 	clzeq	r2, r2
 80050a4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 80050a8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 80050ac:	bf16      	itet	ne
 80050ae:	15da      	asrne	r2, r3, #23
 80050b0:	3282      	addeq	r2, #130	@ 0x82
 80050b2:	3a7f      	subne	r2, #127	@ 0x7f
 80050b4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 80050b8:	bfbb      	ittet	lt
 80050ba:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80050be:	1a24      	sublt	r4, r4, r0
 80050c0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 80050c4:	40a1      	lsllt	r1, r4
 80050c6:	bfa8      	it	ge
 80050c8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 80050cc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80050d0:	bfb5      	itete	lt
 80050d2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80050d6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 80050da:	1aa4      	sublt	r4, r4, r2
 80050dc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 80050e0:	bfb8      	it	lt
 80050e2:	fa03 f404 	lsllt.w	r4, r3, r4
 80050e6:	1a80      	subs	r0, r0, r2
 80050e8:	1b0b      	subs	r3, r1, r4
 80050ea:	b9d0      	cbnz	r0, 8005122 <__ieee754_fmodf+0xda>
 80050ec:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80050f0:	bf28      	it	cs
 80050f2:	460b      	movcs	r3, r1
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0c1      	beq.n	800507c <__ieee754_fmodf+0x34>
 80050f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050fc:	db19      	blt.n	8005132 <__ieee754_fmodf+0xea>
 80050fe:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8005102:	db19      	blt.n	8005138 <__ieee754_fmodf+0xf0>
 8005104:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8005108:	327f      	adds	r2, #127	@ 0x7f
 800510a:	432b      	orrs	r3, r5
 800510c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8005110:	ee00 3a10 	vmov	s0, r3
 8005114:	e7ac      	b.n	8005070 <__ieee754_fmodf+0x28>
 8005116:	3801      	subs	r0, #1
 8005118:	0052      	lsls	r2, r2, #1
 800511a:	e7bb      	b.n	8005094 <__ieee754_fmodf+0x4c>
 800511c:	15c8      	asrs	r0, r1, #23
 800511e:	387f      	subs	r0, #127	@ 0x7f
 8005120:	e7ba      	b.n	8005098 <__ieee754_fmodf+0x50>
 8005122:	2b00      	cmp	r3, #0
 8005124:	da02      	bge.n	800512c <__ieee754_fmodf+0xe4>
 8005126:	0049      	lsls	r1, r1, #1
 8005128:	3801      	subs	r0, #1
 800512a:	e7dd      	b.n	80050e8 <__ieee754_fmodf+0xa0>
 800512c:	d0a6      	beq.n	800507c <__ieee754_fmodf+0x34>
 800512e:	0059      	lsls	r1, r3, #1
 8005130:	e7fa      	b.n	8005128 <__ieee754_fmodf+0xe0>
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	3a01      	subs	r2, #1
 8005136:	e7df      	b.n	80050f8 <__ieee754_fmodf+0xb0>
 8005138:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800513c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8005140:	3282      	adds	r2, #130	@ 0x82
 8005142:	4113      	asrs	r3, r2
 8005144:	432b      	orrs	r3, r5
 8005146:	e7e3      	b.n	8005110 <__ieee754_fmodf+0xc8>
 8005148:	08017168 	.word	0x08017168

0800514c <__ieee754_rem_pio2f>:
 800514c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800514e:	ee10 6a10 	vmov	r6, s0
 8005152:	4b88      	ldr	r3, [pc, #544]	@ (8005374 <__ieee754_rem_pio2f+0x228>)
 8005154:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005158:	429d      	cmp	r5, r3
 800515a:	b087      	sub	sp, #28
 800515c:	4604      	mov	r4, r0
 800515e:	d805      	bhi.n	800516c <__ieee754_rem_pio2f+0x20>
 8005160:	2300      	movs	r3, #0
 8005162:	ed80 0a00 	vstr	s0, [r0]
 8005166:	6043      	str	r3, [r0, #4]
 8005168:	2000      	movs	r0, #0
 800516a:	e022      	b.n	80051b2 <__ieee754_rem_pio2f+0x66>
 800516c:	4b82      	ldr	r3, [pc, #520]	@ (8005378 <__ieee754_rem_pio2f+0x22c>)
 800516e:	429d      	cmp	r5, r3
 8005170:	d83a      	bhi.n	80051e8 <__ieee754_rem_pio2f+0x9c>
 8005172:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005176:	2e00      	cmp	r6, #0
 8005178:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800537c <__ieee754_rem_pio2f+0x230>
 800517c:	4a80      	ldr	r2, [pc, #512]	@ (8005380 <__ieee754_rem_pio2f+0x234>)
 800517e:	f023 030f 	bic.w	r3, r3, #15
 8005182:	dd18      	ble.n	80051b6 <__ieee754_rem_pio2f+0x6a>
 8005184:	4293      	cmp	r3, r2
 8005186:	ee70 7a47 	vsub.f32	s15, s0, s14
 800518a:	bf09      	itett	eq
 800518c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005384 <__ieee754_rem_pio2f+0x238>
 8005190:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005388 <__ieee754_rem_pio2f+0x23c>
 8005194:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800538c <__ieee754_rem_pio2f+0x240>
 8005198:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800519c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80051a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051a4:	ed80 7a00 	vstr	s14, [r0]
 80051a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80051ac:	edc0 7a01 	vstr	s15, [r0, #4]
 80051b0:	2001      	movs	r0, #1
 80051b2:	b007      	add	sp, #28
 80051b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051b6:	4293      	cmp	r3, r2
 80051b8:	ee70 7a07 	vadd.f32	s15, s0, s14
 80051bc:	bf09      	itett	eq
 80051be:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005384 <__ieee754_rem_pio2f+0x238>
 80051c2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005388 <__ieee754_rem_pio2f+0x23c>
 80051c6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800538c <__ieee754_rem_pio2f+0x240>
 80051ca:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80051ce:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80051d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051d6:	ed80 7a00 	vstr	s14, [r0]
 80051da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051de:	edc0 7a01 	vstr	s15, [r0, #4]
 80051e2:	f04f 30ff 	mov.w	r0, #4294967295
 80051e6:	e7e4      	b.n	80051b2 <__ieee754_rem_pio2f+0x66>
 80051e8:	4b69      	ldr	r3, [pc, #420]	@ (8005390 <__ieee754_rem_pio2f+0x244>)
 80051ea:	429d      	cmp	r5, r3
 80051ec:	d873      	bhi.n	80052d6 <__ieee754_rem_pio2f+0x18a>
 80051ee:	f000 f9b1 	bl	8005554 <fabsf>
 80051f2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005394 <__ieee754_rem_pio2f+0x248>
 80051f6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80051fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80051fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005202:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005206:	ee17 0a90 	vmov	r0, s15
 800520a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800537c <__ieee754_rem_pio2f+0x230>
 800520e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005212:	281f      	cmp	r0, #31
 8005214:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005388 <__ieee754_rem_pio2f+0x23c>
 8005218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800521c:	eeb1 6a47 	vneg.f32	s12, s14
 8005220:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005224:	ee16 1a90 	vmov	r1, s13
 8005228:	dc09      	bgt.n	800523e <__ieee754_rem_pio2f+0xf2>
 800522a:	4a5b      	ldr	r2, [pc, #364]	@ (8005398 <__ieee754_rem_pio2f+0x24c>)
 800522c:	1e47      	subs	r7, r0, #1
 800522e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005232:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005236:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800523a:	4293      	cmp	r3, r2
 800523c:	d107      	bne.n	800524e <__ieee754_rem_pio2f+0x102>
 800523e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005242:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005246:	2a08      	cmp	r2, #8
 8005248:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800524c:	dc14      	bgt.n	8005278 <__ieee754_rem_pio2f+0x12c>
 800524e:	6021      	str	r1, [r4, #0]
 8005250:	ed94 7a00 	vldr	s14, [r4]
 8005254:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005258:	2e00      	cmp	r6, #0
 800525a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800525e:	ed84 0a01 	vstr	s0, [r4, #4]
 8005262:	daa6      	bge.n	80051b2 <__ieee754_rem_pio2f+0x66>
 8005264:	eeb1 7a47 	vneg.f32	s14, s14
 8005268:	eeb1 0a40 	vneg.f32	s0, s0
 800526c:	ed84 7a00 	vstr	s14, [r4]
 8005270:	ed84 0a01 	vstr	s0, [r4, #4]
 8005274:	4240      	negs	r0, r0
 8005276:	e79c      	b.n	80051b2 <__ieee754_rem_pio2f+0x66>
 8005278:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005384 <__ieee754_rem_pio2f+0x238>
 800527c:	eef0 6a40 	vmov.f32	s13, s0
 8005280:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005284:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005288:	eee6 7a25 	vfma.f32	s15, s12, s11
 800528c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800538c <__ieee754_rem_pio2f+0x240>
 8005290:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005294:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005298:	ee15 2a90 	vmov	r2, s11
 800529c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80052a0:	1a5b      	subs	r3, r3, r1
 80052a2:	2b19      	cmp	r3, #25
 80052a4:	dc04      	bgt.n	80052b0 <__ieee754_rem_pio2f+0x164>
 80052a6:	edc4 5a00 	vstr	s11, [r4]
 80052aa:	eeb0 0a66 	vmov.f32	s0, s13
 80052ae:	e7cf      	b.n	8005250 <__ieee754_rem_pio2f+0x104>
 80052b0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800539c <__ieee754_rem_pio2f+0x250>
 80052b4:	eeb0 0a66 	vmov.f32	s0, s13
 80052b8:	eea6 0a25 	vfma.f32	s0, s12, s11
 80052bc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80052c0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80053a0 <__ieee754_rem_pio2f+0x254>
 80052c4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80052c8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80052cc:	ee30 7a67 	vsub.f32	s14, s0, s15
 80052d0:	ed84 7a00 	vstr	s14, [r4]
 80052d4:	e7bc      	b.n	8005250 <__ieee754_rem_pio2f+0x104>
 80052d6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80052da:	d306      	bcc.n	80052ea <__ieee754_rem_pio2f+0x19e>
 80052dc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80052e0:	edc0 7a01 	vstr	s15, [r0, #4]
 80052e4:	edc0 7a00 	vstr	s15, [r0]
 80052e8:	e73e      	b.n	8005168 <__ieee754_rem_pio2f+0x1c>
 80052ea:	15ea      	asrs	r2, r5, #23
 80052ec:	3a86      	subs	r2, #134	@ 0x86
 80052ee:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80052fa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80053a4 <__ieee754_rem_pio2f+0x258>
 80052fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005306:	ed8d 7a03 	vstr	s14, [sp, #12]
 800530a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800530e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005312:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005316:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800531a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800531e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005322:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800532a:	edcd 7a05 	vstr	s15, [sp, #20]
 800532e:	d11e      	bne.n	800536e <__ieee754_rem_pio2f+0x222>
 8005330:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005338:	bf0c      	ite	eq
 800533a:	2301      	moveq	r3, #1
 800533c:	2302      	movne	r3, #2
 800533e:	491a      	ldr	r1, [pc, #104]	@ (80053a8 <__ieee754_rem_pio2f+0x25c>)
 8005340:	9101      	str	r1, [sp, #4]
 8005342:	2102      	movs	r1, #2
 8005344:	9100      	str	r1, [sp, #0]
 8005346:	a803      	add	r0, sp, #12
 8005348:	4621      	mov	r1, r4
 800534a:	f000 f9e1 	bl	8005710 <__kernel_rem_pio2f>
 800534e:	2e00      	cmp	r6, #0
 8005350:	f6bf af2f 	bge.w	80051b2 <__ieee754_rem_pio2f+0x66>
 8005354:	edd4 7a00 	vldr	s15, [r4]
 8005358:	eef1 7a67 	vneg.f32	s15, s15
 800535c:	edc4 7a00 	vstr	s15, [r4]
 8005360:	edd4 7a01 	vldr	s15, [r4, #4]
 8005364:	eef1 7a67 	vneg.f32	s15, s15
 8005368:	edc4 7a01 	vstr	s15, [r4, #4]
 800536c:	e782      	b.n	8005274 <__ieee754_rem_pio2f+0x128>
 800536e:	2303      	movs	r3, #3
 8005370:	e7e5      	b.n	800533e <__ieee754_rem_pio2f+0x1f2>
 8005372:	bf00      	nop
 8005374:	3f490fd8 	.word	0x3f490fd8
 8005378:	4016cbe3 	.word	0x4016cbe3
 800537c:	3fc90f80 	.word	0x3fc90f80
 8005380:	3fc90fd0 	.word	0x3fc90fd0
 8005384:	37354400 	.word	0x37354400
 8005388:	37354443 	.word	0x37354443
 800538c:	2e85a308 	.word	0x2e85a308
 8005390:	43490f80 	.word	0x43490f80
 8005394:	3f22f984 	.word	0x3f22f984
 8005398:	08017170 	.word	0x08017170
 800539c:	2e85a300 	.word	0x2e85a300
 80053a0:	248d3132 	.word	0x248d3132
 80053a4:	43800000 	.word	0x43800000
 80053a8:	080171f0 	.word	0x080171f0

080053ac <atanf>:
 80053ac:	b538      	push	{r3, r4, r5, lr}
 80053ae:	ee10 5a10 	vmov	r5, s0
 80053b2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80053b6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80053ba:	eef0 7a40 	vmov.f32	s15, s0
 80053be:	d310      	bcc.n	80053e2 <atanf+0x36>
 80053c0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80053c4:	d904      	bls.n	80053d0 <atanf+0x24>
 80053c6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80053ca:	eeb0 0a67 	vmov.f32	s0, s15
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8005508 <atanf+0x15c>
 80053d4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800550c <atanf+0x160>
 80053d8:	2d00      	cmp	r5, #0
 80053da:	bfc8      	it	gt
 80053dc:	eef0 7a47 	vmovgt.f32	s15, s14
 80053e0:	e7f3      	b.n	80053ca <atanf+0x1e>
 80053e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005510 <atanf+0x164>)
 80053e4:	429c      	cmp	r4, r3
 80053e6:	d810      	bhi.n	800540a <atanf+0x5e>
 80053e8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80053ec:	d20a      	bcs.n	8005404 <atanf+0x58>
 80053ee:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8005514 <atanf+0x168>
 80053f2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80053f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053fa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80053fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005402:	dce2      	bgt.n	80053ca <atanf+0x1e>
 8005404:	f04f 33ff 	mov.w	r3, #4294967295
 8005408:	e013      	b.n	8005432 <atanf+0x86>
 800540a:	f000 f8a3 	bl	8005554 <fabsf>
 800540e:	4b42      	ldr	r3, [pc, #264]	@ (8005518 <atanf+0x16c>)
 8005410:	429c      	cmp	r4, r3
 8005412:	d84f      	bhi.n	80054b4 <atanf+0x108>
 8005414:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8005418:	429c      	cmp	r4, r3
 800541a:	d841      	bhi.n	80054a0 <atanf+0xf4>
 800541c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8005420:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005424:	eea0 7a27 	vfma.f32	s14, s0, s15
 8005428:	2300      	movs	r3, #0
 800542a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800542e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005432:	1c5a      	adds	r2, r3, #1
 8005434:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8005438:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800551c <atanf+0x170>
 800543c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8005520 <atanf+0x174>
 8005440:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8005524 <atanf+0x178>
 8005444:	ee66 6a06 	vmul.f32	s13, s12, s12
 8005448:	eee6 5a87 	vfma.f32	s11, s13, s14
 800544c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005528 <atanf+0x17c>
 8005450:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005454:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800552c <atanf+0x180>
 8005458:	eee7 5a26 	vfma.f32	s11, s14, s13
 800545c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8005530 <atanf+0x184>
 8005460:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005464:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8005534 <atanf+0x188>
 8005468:	eee7 5a26 	vfma.f32	s11, s14, s13
 800546c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8005538 <atanf+0x18c>
 8005470:	eea6 5a87 	vfma.f32	s10, s13, s14
 8005474:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800553c <atanf+0x190>
 8005478:	eea5 7a26 	vfma.f32	s14, s10, s13
 800547c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8005540 <atanf+0x194>
 8005480:	eea7 5a26 	vfma.f32	s10, s14, s13
 8005484:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8005544 <atanf+0x198>
 8005488:	eea5 7a26 	vfma.f32	s14, s10, s13
 800548c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005490:	eea5 7a86 	vfma.f32	s14, s11, s12
 8005494:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005498:	d121      	bne.n	80054de <atanf+0x132>
 800549a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800549e:	e794      	b.n	80053ca <atanf+0x1e>
 80054a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80054a4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80054a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80054ac:	2301      	movs	r3, #1
 80054ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80054b2:	e7be      	b.n	8005432 <atanf+0x86>
 80054b4:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <atanf+0x19c>)
 80054b6:	429c      	cmp	r4, r3
 80054b8:	d80b      	bhi.n	80054d2 <atanf+0x126>
 80054ba:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80054be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054c2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80054c6:	2302      	movs	r3, #2
 80054c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80054cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054d0:	e7af      	b.n	8005432 <atanf+0x86>
 80054d2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80054d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80054da:	2303      	movs	r3, #3
 80054dc:	e7a9      	b.n	8005432 <atanf+0x86>
 80054de:	4a1b      	ldr	r2, [pc, #108]	@ (800554c <atanf+0x1a0>)
 80054e0:	491b      	ldr	r1, [pc, #108]	@ (8005550 <atanf+0x1a4>)
 80054e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80054e6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80054ea:	edd3 6a00 	vldr	s13, [r3]
 80054ee:	ee37 7a66 	vsub.f32	s14, s14, s13
 80054f2:	2d00      	cmp	r5, #0
 80054f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054f8:	edd2 7a00 	vldr	s15, [r2]
 80054fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005500:	bfb8      	it	lt
 8005502:	eef1 7a67 	vneglt.f32	s15, s15
 8005506:	e760      	b.n	80053ca <atanf+0x1e>
 8005508:	bfc90fdb 	.word	0xbfc90fdb
 800550c:	3fc90fdb 	.word	0x3fc90fdb
 8005510:	3edfffff 	.word	0x3edfffff
 8005514:	7149f2ca 	.word	0x7149f2ca
 8005518:	3f97ffff 	.word	0x3f97ffff
 800551c:	3c8569d7 	.word	0x3c8569d7
 8005520:	3d4bda59 	.word	0x3d4bda59
 8005524:	bd6ef16b 	.word	0xbd6ef16b
 8005528:	3d886b35 	.word	0x3d886b35
 800552c:	3dba2e6e 	.word	0x3dba2e6e
 8005530:	3e124925 	.word	0x3e124925
 8005534:	3eaaaaab 	.word	0x3eaaaaab
 8005538:	bd15a221 	.word	0xbd15a221
 800553c:	bd9d8795 	.word	0xbd9d8795
 8005540:	bde38e38 	.word	0xbde38e38
 8005544:	be4ccccd 	.word	0xbe4ccccd
 8005548:	401bffff 	.word	0x401bffff
 800554c:	08017518 	.word	0x08017518
 8005550:	08017508 	.word	0x08017508

08005554 <fabsf>:
 8005554:	ee10 3a10 	vmov	r3, s0
 8005558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800555c:	ee00 3a10 	vmov	s0, r3
 8005560:	4770      	bx	lr
	...

08005564 <__ieee754_sqrt>:
 8005564:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005568:	4a66      	ldr	r2, [pc, #408]	@ (8005704 <__ieee754_sqrt+0x1a0>)
 800556a:	ec55 4b10 	vmov	r4, r5, d0
 800556e:	43aa      	bics	r2, r5
 8005570:	462b      	mov	r3, r5
 8005572:	4621      	mov	r1, r4
 8005574:	d110      	bne.n	8005598 <__ieee754_sqrt+0x34>
 8005576:	4622      	mov	r2, r4
 8005578:	4620      	mov	r0, r4
 800557a:	4629      	mov	r1, r5
 800557c:	f7fa ffe8 	bl	8000550 <__aeabi_dmul>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	4620      	mov	r0, r4
 8005586:	4629      	mov	r1, r5
 8005588:	f7fa fe2c 	bl	80001e4 <__adddf3>
 800558c:	4604      	mov	r4, r0
 800558e:	460d      	mov	r5, r1
 8005590:	ec45 4b10 	vmov	d0, r4, r5
 8005594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005598:	2d00      	cmp	r5, #0
 800559a:	dc0e      	bgt.n	80055ba <__ieee754_sqrt+0x56>
 800559c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80055a0:	4322      	orrs	r2, r4
 80055a2:	d0f5      	beq.n	8005590 <__ieee754_sqrt+0x2c>
 80055a4:	b19d      	cbz	r5, 80055ce <__ieee754_sqrt+0x6a>
 80055a6:	4622      	mov	r2, r4
 80055a8:	4620      	mov	r0, r4
 80055aa:	4629      	mov	r1, r5
 80055ac:	f7fa fe18 	bl	80001e0 <__aeabi_dsub>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	f7fb f8f6 	bl	80007a4 <__aeabi_ddiv>
 80055b8:	e7e8      	b.n	800558c <__ieee754_sqrt+0x28>
 80055ba:	152a      	asrs	r2, r5, #20
 80055bc:	d115      	bne.n	80055ea <__ieee754_sqrt+0x86>
 80055be:	2000      	movs	r0, #0
 80055c0:	e009      	b.n	80055d6 <__ieee754_sqrt+0x72>
 80055c2:	0acb      	lsrs	r3, r1, #11
 80055c4:	3a15      	subs	r2, #21
 80055c6:	0549      	lsls	r1, r1, #21
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0fa      	beq.n	80055c2 <__ieee754_sqrt+0x5e>
 80055cc:	e7f7      	b.n	80055be <__ieee754_sqrt+0x5a>
 80055ce:	462a      	mov	r2, r5
 80055d0:	e7fa      	b.n	80055c8 <__ieee754_sqrt+0x64>
 80055d2:	005b      	lsls	r3, r3, #1
 80055d4:	3001      	adds	r0, #1
 80055d6:	02dc      	lsls	r4, r3, #11
 80055d8:	d5fb      	bpl.n	80055d2 <__ieee754_sqrt+0x6e>
 80055da:	1e44      	subs	r4, r0, #1
 80055dc:	1b12      	subs	r2, r2, r4
 80055de:	f1c0 0420 	rsb	r4, r0, #32
 80055e2:	fa21 f404 	lsr.w	r4, r1, r4
 80055e6:	4323      	orrs	r3, r4
 80055e8:	4081      	lsls	r1, r0
 80055ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055ee:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80055f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055f6:	07d2      	lsls	r2, r2, #31
 80055f8:	bf5c      	itt	pl
 80055fa:	005b      	lslpl	r3, r3, #1
 80055fc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8005600:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005604:	bf58      	it	pl
 8005606:	0049      	lslpl	r1, r1, #1
 8005608:	2600      	movs	r6, #0
 800560a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800560e:	107f      	asrs	r7, r7, #1
 8005610:	0049      	lsls	r1, r1, #1
 8005612:	2016      	movs	r0, #22
 8005614:	4632      	mov	r2, r6
 8005616:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800561a:	1915      	adds	r5, r2, r4
 800561c:	429d      	cmp	r5, r3
 800561e:	bfde      	ittt	le
 8005620:	192a      	addle	r2, r5, r4
 8005622:	1b5b      	suble	r3, r3, r5
 8005624:	1936      	addle	r6, r6, r4
 8005626:	0fcd      	lsrs	r5, r1, #31
 8005628:	3801      	subs	r0, #1
 800562a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800562e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005632:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005636:	d1f0      	bne.n	800561a <__ieee754_sqrt+0xb6>
 8005638:	4605      	mov	r5, r0
 800563a:	2420      	movs	r4, #32
 800563c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8005640:	4293      	cmp	r3, r2
 8005642:	eb0c 0e00 	add.w	lr, ip, r0
 8005646:	dc02      	bgt.n	800564e <__ieee754_sqrt+0xea>
 8005648:	d113      	bne.n	8005672 <__ieee754_sqrt+0x10e>
 800564a:	458e      	cmp	lr, r1
 800564c:	d811      	bhi.n	8005672 <__ieee754_sqrt+0x10e>
 800564e:	f1be 0f00 	cmp.w	lr, #0
 8005652:	eb0e 000c 	add.w	r0, lr, ip
 8005656:	da3f      	bge.n	80056d8 <__ieee754_sqrt+0x174>
 8005658:	2800      	cmp	r0, #0
 800565a:	db3d      	blt.n	80056d8 <__ieee754_sqrt+0x174>
 800565c:	f102 0801 	add.w	r8, r2, #1
 8005660:	1a9b      	subs	r3, r3, r2
 8005662:	458e      	cmp	lr, r1
 8005664:	bf88      	it	hi
 8005666:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800566a:	eba1 010e 	sub.w	r1, r1, lr
 800566e:	4465      	add	r5, ip
 8005670:	4642      	mov	r2, r8
 8005672:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8005676:	3c01      	subs	r4, #1
 8005678:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800567c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005680:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005684:	d1dc      	bne.n	8005640 <__ieee754_sqrt+0xdc>
 8005686:	4319      	orrs	r1, r3
 8005688:	d01b      	beq.n	80056c2 <__ieee754_sqrt+0x15e>
 800568a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8005708 <__ieee754_sqrt+0x1a4>
 800568e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800570c <__ieee754_sqrt+0x1a8>
 8005692:	e9da 0100 	ldrd	r0, r1, [sl]
 8005696:	e9db 2300 	ldrd	r2, r3, [fp]
 800569a:	f7fa fda1 	bl	80001e0 <__aeabi_dsub>
 800569e:	e9da 8900 	ldrd	r8, r9, [sl]
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4640      	mov	r0, r8
 80056a8:	4649      	mov	r1, r9
 80056aa:	f7fb f9cd 	bl	8000a48 <__aeabi_dcmple>
 80056ae:	b140      	cbz	r0, 80056c2 <__ieee754_sqrt+0x15e>
 80056b0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80056b4:	e9da 0100 	ldrd	r0, r1, [sl]
 80056b8:	e9db 2300 	ldrd	r2, r3, [fp]
 80056bc:	d10e      	bne.n	80056dc <__ieee754_sqrt+0x178>
 80056be:	3601      	adds	r6, #1
 80056c0:	4625      	mov	r5, r4
 80056c2:	1073      	asrs	r3, r6, #1
 80056c4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80056c8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80056cc:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80056d0:	086b      	lsrs	r3, r5, #1
 80056d2:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80056d6:	e759      	b.n	800558c <__ieee754_sqrt+0x28>
 80056d8:	4690      	mov	r8, r2
 80056da:	e7c1      	b.n	8005660 <__ieee754_sqrt+0xfc>
 80056dc:	f7fa fd82 	bl	80001e4 <__adddf3>
 80056e0:	e9da 8900 	ldrd	r8, r9, [sl]
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	4640      	mov	r0, r8
 80056ea:	4649      	mov	r1, r9
 80056ec:	f7fb f9a2 	bl	8000a34 <__aeabi_dcmplt>
 80056f0:	b120      	cbz	r0, 80056fc <__ieee754_sqrt+0x198>
 80056f2:	1cab      	adds	r3, r5, #2
 80056f4:	bf08      	it	eq
 80056f6:	3601      	addeq	r6, #1
 80056f8:	3502      	adds	r5, #2
 80056fa:	e7e2      	b.n	80056c2 <__ieee754_sqrt+0x15e>
 80056fc:	1c6b      	adds	r3, r5, #1
 80056fe:	f023 0501 	bic.w	r5, r3, #1
 8005702:	e7de      	b.n	80056c2 <__ieee754_sqrt+0x15e>
 8005704:	7ff00000 	.word	0x7ff00000
 8005708:	08017530 	.word	0x08017530
 800570c:	08017528 	.word	0x08017528

08005710 <__kernel_rem_pio2f>:
 8005710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005714:	ed2d 8b04 	vpush	{d8-d9}
 8005718:	b0d9      	sub	sp, #356	@ 0x164
 800571a:	4690      	mov	r8, r2
 800571c:	9001      	str	r0, [sp, #4]
 800571e:	4ab6      	ldr	r2, [pc, #728]	@ (80059f8 <__kernel_rem_pio2f+0x2e8>)
 8005720:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005722:	f118 0f04 	cmn.w	r8, #4
 8005726:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800572a:	460f      	mov	r7, r1
 800572c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005730:	db26      	blt.n	8005780 <__kernel_rem_pio2f+0x70>
 8005732:	f1b8 0203 	subs.w	r2, r8, #3
 8005736:	bf48      	it	mi
 8005738:	f108 0204 	addmi.w	r2, r8, #4
 800573c:	10d2      	asrs	r2, r2, #3
 800573e:	1c55      	adds	r5, r2, #1
 8005740:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005742:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 8005746:	00e8      	lsls	r0, r5, #3
 8005748:	eba2 060b 	sub.w	r6, r2, fp
 800574c:	9002      	str	r0, [sp, #8]
 800574e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005752:	eb0a 0c0b 	add.w	ip, sl, fp
 8005756:	ac1c      	add	r4, sp, #112	@ 0x70
 8005758:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800575c:	2000      	movs	r0, #0
 800575e:	4560      	cmp	r0, ip
 8005760:	dd10      	ble.n	8005784 <__kernel_rem_pio2f+0x74>
 8005762:	a91c      	add	r1, sp, #112	@ 0x70
 8005764:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8005768:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800576c:	2600      	movs	r6, #0
 800576e:	4556      	cmp	r6, sl
 8005770:	dc24      	bgt.n	80057bc <__kernel_rem_pio2f+0xac>
 8005772:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005776:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 800577a:	4684      	mov	ip, r0
 800577c:	2400      	movs	r4, #0
 800577e:	e016      	b.n	80057ae <__kernel_rem_pio2f+0x9e>
 8005780:	2200      	movs	r2, #0
 8005782:	e7dc      	b.n	800573e <__kernel_rem_pio2f+0x2e>
 8005784:	42c6      	cmn	r6, r0
 8005786:	bf5d      	ittte	pl
 8005788:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800578c:	ee07 1a90 	vmovpl	s15, r1
 8005790:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005794:	eef0 7a47 	vmovmi.f32	s15, s14
 8005798:	ece4 7a01 	vstmia	r4!, {s15}
 800579c:	3001      	adds	r0, #1
 800579e:	e7de      	b.n	800575e <__kernel_rem_pio2f+0x4e>
 80057a0:	ecfe 6a01 	vldmia	lr!, {s13}
 80057a4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80057a8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80057ac:	3401      	adds	r4, #1
 80057ae:	455c      	cmp	r4, fp
 80057b0:	ddf6      	ble.n	80057a0 <__kernel_rem_pio2f+0x90>
 80057b2:	ece9 7a01 	vstmia	r9!, {s15}
 80057b6:	3601      	adds	r6, #1
 80057b8:	3004      	adds	r0, #4
 80057ba:	e7d8      	b.n	800576e <__kernel_rem_pio2f+0x5e>
 80057bc:	a908      	add	r1, sp, #32
 80057be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057c2:	9104      	str	r1, [sp, #16]
 80057c4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80057c6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8005a04 <__kernel_rem_pio2f+0x2f4>
 80057ca:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8005a00 <__kernel_rem_pio2f+0x2f0>
 80057ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80057d2:	9203      	str	r2, [sp, #12]
 80057d4:	4654      	mov	r4, sl
 80057d6:	00a2      	lsls	r2, r4, #2
 80057d8:	9205      	str	r2, [sp, #20]
 80057da:	aa58      	add	r2, sp, #352	@ 0x160
 80057dc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80057e0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80057e4:	a944      	add	r1, sp, #272	@ 0x110
 80057e6:	aa08      	add	r2, sp, #32
 80057e8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80057ec:	4694      	mov	ip, r2
 80057ee:	4626      	mov	r6, r4
 80057f0:	2e00      	cmp	r6, #0
 80057f2:	dc4c      	bgt.n	800588e <__kernel_rem_pio2f+0x17e>
 80057f4:	4628      	mov	r0, r5
 80057f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057fa:	f000 f9f1 	bl	8005be0 <scalbnf>
 80057fe:	eeb0 8a40 	vmov.f32	s16, s0
 8005802:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005806:	ee28 0a00 	vmul.f32	s0, s16, s0
 800580a:	f000 fa4f 	bl	8005cac <floorf>
 800580e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005812:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005816:	2d00      	cmp	r5, #0
 8005818:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800581c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005820:	ee17 9a90 	vmov	r9, s15
 8005824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005828:	ee38 8a67 	vsub.f32	s16, s16, s15
 800582c:	dd41      	ble.n	80058b2 <__kernel_rem_pio2f+0x1a2>
 800582e:	f104 3cff 	add.w	ip, r4, #4294967295
 8005832:	a908      	add	r1, sp, #32
 8005834:	f1c5 0e08 	rsb	lr, r5, #8
 8005838:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800583c:	fa46 f00e 	asr.w	r0, r6, lr
 8005840:	4481      	add	r9, r0
 8005842:	fa00 f00e 	lsl.w	r0, r0, lr
 8005846:	1a36      	subs	r6, r6, r0
 8005848:	f1c5 0007 	rsb	r0, r5, #7
 800584c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005850:	4106      	asrs	r6, r0
 8005852:	2e00      	cmp	r6, #0
 8005854:	dd3c      	ble.n	80058d0 <__kernel_rem_pio2f+0x1c0>
 8005856:	f04f 0e00 	mov.w	lr, #0
 800585a:	f109 0901 	add.w	r9, r9, #1
 800585e:	4670      	mov	r0, lr
 8005860:	4574      	cmp	r4, lr
 8005862:	dc68      	bgt.n	8005936 <__kernel_rem_pio2f+0x226>
 8005864:	2d00      	cmp	r5, #0
 8005866:	dd03      	ble.n	8005870 <__kernel_rem_pio2f+0x160>
 8005868:	2d01      	cmp	r5, #1
 800586a:	d074      	beq.n	8005956 <__kernel_rem_pio2f+0x246>
 800586c:	2d02      	cmp	r5, #2
 800586e:	d07d      	beq.n	800596c <__kernel_rem_pio2f+0x25c>
 8005870:	2e02      	cmp	r6, #2
 8005872:	d12d      	bne.n	80058d0 <__kernel_rem_pio2f+0x1c0>
 8005874:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005878:	ee30 8a48 	vsub.f32	s16, s0, s16
 800587c:	b340      	cbz	r0, 80058d0 <__kernel_rem_pio2f+0x1c0>
 800587e:	4628      	mov	r0, r5
 8005880:	9306      	str	r3, [sp, #24]
 8005882:	f000 f9ad 	bl	8005be0 <scalbnf>
 8005886:	9b06      	ldr	r3, [sp, #24]
 8005888:	ee38 8a40 	vsub.f32	s16, s16, s0
 800588c:	e020      	b.n	80058d0 <__kernel_rem_pio2f+0x1c0>
 800588e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005892:	3e01      	subs	r6, #1
 8005894:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800589c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80058a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80058a4:	ecac 0a01 	vstmia	ip!, {s0}
 80058a8:	ed30 0a01 	vldmdb	r0!, {s0}
 80058ac:	ee37 0a80 	vadd.f32	s0, s15, s0
 80058b0:	e79e      	b.n	80057f0 <__kernel_rem_pio2f+0xe0>
 80058b2:	d105      	bne.n	80058c0 <__kernel_rem_pio2f+0x1b0>
 80058b4:	1e60      	subs	r0, r4, #1
 80058b6:	a908      	add	r1, sp, #32
 80058b8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80058bc:	11f6      	asrs	r6, r6, #7
 80058be:	e7c8      	b.n	8005852 <__kernel_rem_pio2f+0x142>
 80058c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80058c4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80058c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058cc:	da31      	bge.n	8005932 <__kernel_rem_pio2f+0x222>
 80058ce:	2600      	movs	r6, #0
 80058d0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80058d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058d8:	f040 8098 	bne.w	8005a0c <__kernel_rem_pio2f+0x2fc>
 80058dc:	1e60      	subs	r0, r4, #1
 80058de:	2200      	movs	r2, #0
 80058e0:	4550      	cmp	r0, sl
 80058e2:	da4b      	bge.n	800597c <__kernel_rem_pio2f+0x26c>
 80058e4:	2a00      	cmp	r2, #0
 80058e6:	d065      	beq.n	80059b4 <__kernel_rem_pio2f+0x2a4>
 80058e8:	3c01      	subs	r4, #1
 80058ea:	ab08      	add	r3, sp, #32
 80058ec:	3d08      	subs	r5, #8
 80058ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f8      	beq.n	80058e8 <__kernel_rem_pio2f+0x1d8>
 80058f6:	4628      	mov	r0, r5
 80058f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80058fc:	f000 f970 	bl	8005be0 <scalbnf>
 8005900:	1c63      	adds	r3, r4, #1
 8005902:	aa44      	add	r2, sp, #272	@ 0x110
 8005904:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005a04 <__kernel_rem_pio2f+0x2f4>
 8005908:	0099      	lsls	r1, r3, #2
 800590a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800590e:	4623      	mov	r3, r4
 8005910:	2b00      	cmp	r3, #0
 8005912:	f280 80a9 	bge.w	8005a68 <__kernel_rem_pio2f+0x358>
 8005916:	4623      	mov	r3, r4
 8005918:	2b00      	cmp	r3, #0
 800591a:	f2c0 80c7 	blt.w	8005aac <__kernel_rem_pio2f+0x39c>
 800591e:	aa44      	add	r2, sp, #272	@ 0x110
 8005920:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005924:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80059fc <__kernel_rem_pio2f+0x2ec>
 8005928:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 800592c:	2000      	movs	r0, #0
 800592e:	1ae2      	subs	r2, r4, r3
 8005930:	e0b1      	b.n	8005a96 <__kernel_rem_pio2f+0x386>
 8005932:	2602      	movs	r6, #2
 8005934:	e78f      	b.n	8005856 <__kernel_rem_pio2f+0x146>
 8005936:	f852 1b04 	ldr.w	r1, [r2], #4
 800593a:	b948      	cbnz	r0, 8005950 <__kernel_rem_pio2f+0x240>
 800593c:	b121      	cbz	r1, 8005948 <__kernel_rem_pio2f+0x238>
 800593e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005942:	f842 1c04 	str.w	r1, [r2, #-4]
 8005946:	2101      	movs	r1, #1
 8005948:	f10e 0e01 	add.w	lr, lr, #1
 800594c:	4608      	mov	r0, r1
 800594e:	e787      	b.n	8005860 <__kernel_rem_pio2f+0x150>
 8005950:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005954:	e7f5      	b.n	8005942 <__kernel_rem_pio2f+0x232>
 8005956:	f104 3cff 	add.w	ip, r4, #4294967295
 800595a:	aa08      	add	r2, sp, #32
 800595c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005960:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005964:	a908      	add	r1, sp, #32
 8005966:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800596a:	e781      	b.n	8005870 <__kernel_rem_pio2f+0x160>
 800596c:	f104 3cff 	add.w	ip, r4, #4294967295
 8005970:	aa08      	add	r2, sp, #32
 8005972:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005976:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800597a:	e7f3      	b.n	8005964 <__kernel_rem_pio2f+0x254>
 800597c:	a908      	add	r1, sp, #32
 800597e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005982:	3801      	subs	r0, #1
 8005984:	430a      	orrs	r2, r1
 8005986:	e7ab      	b.n	80058e0 <__kernel_rem_pio2f+0x1d0>
 8005988:	3201      	adds	r2, #1
 800598a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800598e:	2e00      	cmp	r6, #0
 8005990:	d0fa      	beq.n	8005988 <__kernel_rem_pio2f+0x278>
 8005992:	9905      	ldr	r1, [sp, #20]
 8005994:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005998:	eb0d 0001 	add.w	r0, sp, r1
 800599c:	18e6      	adds	r6, r4, r3
 800599e:	a91c      	add	r1, sp, #112	@ 0x70
 80059a0:	f104 0c01 	add.w	ip, r4, #1
 80059a4:	384c      	subs	r0, #76	@ 0x4c
 80059a6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80059aa:	4422      	add	r2, r4
 80059ac:	4562      	cmp	r2, ip
 80059ae:	da04      	bge.n	80059ba <__kernel_rem_pio2f+0x2aa>
 80059b0:	4614      	mov	r4, r2
 80059b2:	e710      	b.n	80057d6 <__kernel_rem_pio2f+0xc6>
 80059b4:	9804      	ldr	r0, [sp, #16]
 80059b6:	2201      	movs	r2, #1
 80059b8:	e7e7      	b.n	800598a <__kernel_rem_pio2f+0x27a>
 80059ba:	9903      	ldr	r1, [sp, #12]
 80059bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80059c0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80059c4:	9105      	str	r1, [sp, #20]
 80059c6:	ee07 1a90 	vmov	s15, r1
 80059ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059ce:	2400      	movs	r4, #0
 80059d0:	ece6 7a01 	vstmia	r6!, {s15}
 80059d4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 80059d8:	46b1      	mov	r9, r6
 80059da:	455c      	cmp	r4, fp
 80059dc:	dd04      	ble.n	80059e8 <__kernel_rem_pio2f+0x2d8>
 80059de:	ece0 7a01 	vstmia	r0!, {s15}
 80059e2:	f10c 0c01 	add.w	ip, ip, #1
 80059e6:	e7e1      	b.n	80059ac <__kernel_rem_pio2f+0x29c>
 80059e8:	ecfe 6a01 	vldmia	lr!, {s13}
 80059ec:	ed39 7a01 	vldmdb	r9!, {s14}
 80059f0:	3401      	adds	r4, #1
 80059f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80059f6:	e7f0      	b.n	80059da <__kernel_rem_pio2f+0x2ca>
 80059f8:	08017564 	.word	0x08017564
 80059fc:	08017538 	.word	0x08017538
 8005a00:	43800000 	.word	0x43800000
 8005a04:	3b800000 	.word	0x3b800000
 8005a08:	00000000 	.word	0x00000000
 8005a0c:	9b02      	ldr	r3, [sp, #8]
 8005a0e:	eeb0 0a48 	vmov.f32	s0, s16
 8005a12:	eba3 0008 	sub.w	r0, r3, r8
 8005a16:	f000 f8e3 	bl	8005be0 <scalbnf>
 8005a1a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8005a00 <__kernel_rem_pio2f+0x2f0>
 8005a1e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8005a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a26:	db19      	blt.n	8005a5c <__kernel_rem_pio2f+0x34c>
 8005a28:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8005a04 <__kernel_rem_pio2f+0x2f4>
 8005a2c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005a30:	aa08      	add	r2, sp, #32
 8005a32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a36:	3508      	adds	r5, #8
 8005a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a3c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005a40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a44:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005a48:	ee10 3a10 	vmov	r3, s0
 8005a4c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005a50:	ee17 3a90 	vmov	r3, s15
 8005a54:	3401      	adds	r4, #1
 8005a56:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005a5a:	e74c      	b.n	80058f6 <__kernel_rem_pio2f+0x1e6>
 8005a5c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005a60:	aa08      	add	r2, sp, #32
 8005a62:	ee10 3a10 	vmov	r3, s0
 8005a66:	e7f6      	b.n	8005a56 <__kernel_rem_pio2f+0x346>
 8005a68:	a808      	add	r0, sp, #32
 8005a6a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8005a6e:	9001      	str	r0, [sp, #4]
 8005a70:	ee07 0a90 	vmov	s15, r0
 8005a74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005a7e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005a82:	ed62 7a01 	vstmdb	r2!, {s15}
 8005a86:	e743      	b.n	8005910 <__kernel_rem_pio2f+0x200>
 8005a88:	ecfc 6a01 	vldmia	ip!, {s13}
 8005a8c:	ecb5 7a01 	vldmia	r5!, {s14}
 8005a90:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005a94:	3001      	adds	r0, #1
 8005a96:	4550      	cmp	r0, sl
 8005a98:	dc01      	bgt.n	8005a9e <__kernel_rem_pio2f+0x38e>
 8005a9a:	4290      	cmp	r0, r2
 8005a9c:	ddf4      	ble.n	8005a88 <__kernel_rem_pio2f+0x378>
 8005a9e:	a858      	add	r0, sp, #352	@ 0x160
 8005aa0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005aa4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	e735      	b.n	8005918 <__kernel_rem_pio2f+0x208>
 8005aac:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	dc09      	bgt.n	8005ac6 <__kernel_rem_pio2f+0x3b6>
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	dc27      	bgt.n	8005b06 <__kernel_rem_pio2f+0x3f6>
 8005ab6:	d040      	beq.n	8005b3a <__kernel_rem_pio2f+0x42a>
 8005ab8:	f009 0007 	and.w	r0, r9, #7
 8005abc:	b059      	add	sp, #356	@ 0x164
 8005abe:	ecbd 8b04 	vpop	{d8-d9}
 8005ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005ac8:	2b03      	cmp	r3, #3
 8005aca:	d1f5      	bne.n	8005ab8 <__kernel_rem_pio2f+0x3a8>
 8005acc:	aa30      	add	r2, sp, #192	@ 0xc0
 8005ace:	1f0b      	subs	r3, r1, #4
 8005ad0:	4413      	add	r3, r2
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	dc50      	bgt.n	8005b7c <__kernel_rem_pio2f+0x46c>
 8005ada:	4622      	mov	r2, r4
 8005adc:	2a01      	cmp	r2, #1
 8005ade:	dc5d      	bgt.n	8005b9c <__kernel_rem_pio2f+0x48c>
 8005ae0:	ab30      	add	r3, sp, #192	@ 0xc0
 8005ae2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 8005ae6:	440b      	add	r3, r1
 8005ae8:	2c01      	cmp	r4, #1
 8005aea:	dc67      	bgt.n	8005bbc <__kernel_rem_pio2f+0x4ac>
 8005aec:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8005af0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	d167      	bne.n	8005bc8 <__kernel_rem_pio2f+0x4b8>
 8005af8:	edc7 6a00 	vstr	s13, [r7]
 8005afc:	ed87 7a01 	vstr	s14, [r7, #4]
 8005b00:	edc7 7a02 	vstr	s15, [r7, #8]
 8005b04:	e7d8      	b.n	8005ab8 <__kernel_rem_pio2f+0x3a8>
 8005b06:	ab30      	add	r3, sp, #192	@ 0xc0
 8005b08:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 8005b0c:	440b      	add	r3, r1
 8005b0e:	4622      	mov	r2, r4
 8005b10:	2a00      	cmp	r2, #0
 8005b12:	da24      	bge.n	8005b5e <__kernel_rem_pio2f+0x44e>
 8005b14:	b34e      	cbz	r6, 8005b6a <__kernel_rem_pio2f+0x45a>
 8005b16:	eef1 7a47 	vneg.f32	s15, s14
 8005b1a:	edc7 7a00 	vstr	s15, [r7]
 8005b1e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8005b22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b26:	aa31      	add	r2, sp, #196	@ 0xc4
 8005b28:	2301      	movs	r3, #1
 8005b2a:	429c      	cmp	r4, r3
 8005b2c:	da20      	bge.n	8005b70 <__kernel_rem_pio2f+0x460>
 8005b2e:	b10e      	cbz	r6, 8005b34 <__kernel_rem_pio2f+0x424>
 8005b30:	eef1 7a67 	vneg.f32	s15, s15
 8005b34:	edc7 7a01 	vstr	s15, [r7, #4]
 8005b38:	e7be      	b.n	8005ab8 <__kernel_rem_pio2f+0x3a8>
 8005b3a:	ab30      	add	r3, sp, #192	@ 0xc0
 8005b3c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8005a08 <__kernel_rem_pio2f+0x2f8>
 8005b40:	440b      	add	r3, r1
 8005b42:	2c00      	cmp	r4, #0
 8005b44:	da05      	bge.n	8005b52 <__kernel_rem_pio2f+0x442>
 8005b46:	b10e      	cbz	r6, 8005b4c <__kernel_rem_pio2f+0x43c>
 8005b48:	eef1 7a67 	vneg.f32	s15, s15
 8005b4c:	edc7 7a00 	vstr	s15, [r7]
 8005b50:	e7b2      	b.n	8005ab8 <__kernel_rem_pio2f+0x3a8>
 8005b52:	ed33 7a01 	vldmdb	r3!, {s14}
 8005b56:	3c01      	subs	r4, #1
 8005b58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b5c:	e7f1      	b.n	8005b42 <__kernel_rem_pio2f+0x432>
 8005b5e:	ed73 7a01 	vldmdb	r3!, {s15}
 8005b62:	3a01      	subs	r2, #1
 8005b64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b68:	e7d2      	b.n	8005b10 <__kernel_rem_pio2f+0x400>
 8005b6a:	eef0 7a47 	vmov.f32	s15, s14
 8005b6e:	e7d4      	b.n	8005b1a <__kernel_rem_pio2f+0x40a>
 8005b70:	ecb2 7a01 	vldmia	r2!, {s14}
 8005b74:	3301      	adds	r3, #1
 8005b76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b7a:	e7d6      	b.n	8005b2a <__kernel_rem_pio2f+0x41a>
 8005b7c:	ed72 7a01 	vldmdb	r2!, {s15}
 8005b80:	edd2 6a01 	vldr	s13, [r2, #4]
 8005b84:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005b88:	3801      	subs	r0, #1
 8005b8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b8e:	ed82 7a00 	vstr	s14, [r2]
 8005b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b96:	edc2 7a01 	vstr	s15, [r2, #4]
 8005b9a:	e79c      	b.n	8005ad6 <__kernel_rem_pio2f+0x3c6>
 8005b9c:	ed73 7a01 	vldmdb	r3!, {s15}
 8005ba0:	edd3 6a01 	vldr	s13, [r3, #4]
 8005ba4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005ba8:	3a01      	subs	r2, #1
 8005baa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005bae:	ed83 7a00 	vstr	s14, [r3]
 8005bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bb6:	edc3 7a01 	vstr	s15, [r3, #4]
 8005bba:	e78f      	b.n	8005adc <__kernel_rem_pio2f+0x3cc>
 8005bbc:	ed33 7a01 	vldmdb	r3!, {s14}
 8005bc0:	3c01      	subs	r4, #1
 8005bc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005bc6:	e78f      	b.n	8005ae8 <__kernel_rem_pio2f+0x3d8>
 8005bc8:	eef1 6a66 	vneg.f32	s13, s13
 8005bcc:	eeb1 7a47 	vneg.f32	s14, s14
 8005bd0:	edc7 6a00 	vstr	s13, [r7]
 8005bd4:	ed87 7a01 	vstr	s14, [r7, #4]
 8005bd8:	eef1 7a67 	vneg.f32	s15, s15
 8005bdc:	e790      	b.n	8005b00 <__kernel_rem_pio2f+0x3f0>
 8005bde:	bf00      	nop

08005be0 <scalbnf>:
 8005be0:	ee10 3a10 	vmov	r3, s0
 8005be4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005be8:	d02b      	beq.n	8005c42 <scalbnf+0x62>
 8005bea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005bee:	d302      	bcc.n	8005bf6 <scalbnf+0x16>
 8005bf0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005bf4:	4770      	bx	lr
 8005bf6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005bfa:	d123      	bne.n	8005c44 <scalbnf+0x64>
 8005bfc:	4b24      	ldr	r3, [pc, #144]	@ (8005c90 <scalbnf+0xb0>)
 8005bfe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005c94 <scalbnf+0xb4>
 8005c02:	4298      	cmp	r0, r3
 8005c04:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005c08:	db17      	blt.n	8005c3a <scalbnf+0x5a>
 8005c0a:	ee10 3a10 	vmov	r3, s0
 8005c0e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005c12:	3a19      	subs	r2, #25
 8005c14:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005c18:	4288      	cmp	r0, r1
 8005c1a:	dd15      	ble.n	8005c48 <scalbnf+0x68>
 8005c1c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005c98 <scalbnf+0xb8>
 8005c20:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005c9c <scalbnf+0xbc>
 8005c24:	ee10 3a10 	vmov	r3, s0
 8005c28:	eeb0 7a67 	vmov.f32	s14, s15
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	eef0 7a66 	vmovlt.f32	s15, s13
 8005c34:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005c38:	4770      	bx	lr
 8005c3a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005ca0 <scalbnf+0xc0>
 8005c3e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005c42:	4770      	bx	lr
 8005c44:	0dd2      	lsrs	r2, r2, #23
 8005c46:	e7e5      	b.n	8005c14 <scalbnf+0x34>
 8005c48:	4410      	add	r0, r2
 8005c4a:	28fe      	cmp	r0, #254	@ 0xfe
 8005c4c:	dce6      	bgt.n	8005c1c <scalbnf+0x3c>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	dd06      	ble.n	8005c60 <scalbnf+0x80>
 8005c52:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005c56:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005c5a:	ee00 3a10 	vmov	s0, r3
 8005c5e:	4770      	bx	lr
 8005c60:	f110 0f16 	cmn.w	r0, #22
 8005c64:	da09      	bge.n	8005c7a <scalbnf+0x9a>
 8005c66:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005ca0 <scalbnf+0xc0>
 8005c6a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005ca4 <scalbnf+0xc4>
 8005c6e:	ee10 3a10 	vmov	r3, s0
 8005c72:	eeb0 7a67 	vmov.f32	s14, s15
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	e7d9      	b.n	8005c2e <scalbnf+0x4e>
 8005c7a:	3019      	adds	r0, #25
 8005c7c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005c80:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005c84:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005ca8 <scalbnf+0xc8>
 8005c88:	ee07 3a90 	vmov	s15, r3
 8005c8c:	e7d7      	b.n	8005c3e <scalbnf+0x5e>
 8005c8e:	bf00      	nop
 8005c90:	ffff3cb0 	.word	0xffff3cb0
 8005c94:	4c000000 	.word	0x4c000000
 8005c98:	7149f2ca 	.word	0x7149f2ca
 8005c9c:	f149f2ca 	.word	0xf149f2ca
 8005ca0:	0da24260 	.word	0x0da24260
 8005ca4:	8da24260 	.word	0x8da24260
 8005ca8:	33000000 	.word	0x33000000

08005cac <floorf>:
 8005cac:	ee10 3a10 	vmov	r3, s0
 8005cb0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005cb4:	3a7f      	subs	r2, #127	@ 0x7f
 8005cb6:	2a16      	cmp	r2, #22
 8005cb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005cbc:	dc2b      	bgt.n	8005d16 <floorf+0x6a>
 8005cbe:	2a00      	cmp	r2, #0
 8005cc0:	da12      	bge.n	8005ce8 <floorf+0x3c>
 8005cc2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005d28 <floorf+0x7c>
 8005cc6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005cca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cd2:	dd06      	ble.n	8005ce2 <floorf+0x36>
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	da24      	bge.n	8005d22 <floorf+0x76>
 8005cd8:	2900      	cmp	r1, #0
 8005cda:	4b14      	ldr	r3, [pc, #80]	@ (8005d2c <floorf+0x80>)
 8005cdc:	bf08      	it	eq
 8005cde:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8005ce2:	ee00 3a10 	vmov	s0, r3
 8005ce6:	4770      	bx	lr
 8005ce8:	4911      	ldr	r1, [pc, #68]	@ (8005d30 <floorf+0x84>)
 8005cea:	4111      	asrs	r1, r2
 8005cec:	420b      	tst	r3, r1
 8005cee:	d0fa      	beq.n	8005ce6 <floorf+0x3a>
 8005cf0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005d28 <floorf+0x7c>
 8005cf4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005cf8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d00:	ddef      	ble.n	8005ce2 <floorf+0x36>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	bfbe      	ittt	lt
 8005d06:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8005d0a:	fa40 f202 	asrlt.w	r2, r0, r2
 8005d0e:	189b      	addlt	r3, r3, r2
 8005d10:	ea23 0301 	bic.w	r3, r3, r1
 8005d14:	e7e5      	b.n	8005ce2 <floorf+0x36>
 8005d16:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005d1a:	d3e4      	bcc.n	8005ce6 <floorf+0x3a>
 8005d1c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005d20:	4770      	bx	lr
 8005d22:	2300      	movs	r3, #0
 8005d24:	e7dd      	b.n	8005ce2 <floorf+0x36>
 8005d26:	bf00      	nop
 8005d28:	7149f2ca 	.word	0x7149f2ca
 8005d2c:	bf800000 	.word	0xbf800000
 8005d30:	007fffff 	.word	0x007fffff

08005d34 <_init>:
 8005d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d36:	bf00      	nop
 8005d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d3a:	bc08      	pop	{r3}
 8005d3c:	469e      	mov	lr, r3
 8005d3e:	4770      	bx	lr

08005d40 <_fini>:
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d42:	bf00      	nop
 8005d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d46:	bc08      	pop	{r3}
 8005d48:	469e      	mov	lr, r3
 8005d4a:	4770      	bx	lr
