<?xml version="1.0" encoding="UTF-8"?><system name="vga_800x600_dvi_1280x1024">
  <parameter name="bonusData">bonusData 
{
   element vga_800x600_dvi_1280x1024
   {
   }
   element alt_vip_itc_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element altmemddr_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element pipeline_bridge_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element clk_125M
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element clk_121M
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element alt_vip_scl_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element alt_vip_cti_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element alt_vip_vfb_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
}
</parameter>
  <parameter name="deviceFamily" value="CYCLONEIII" />
  <parameter name="generateLegacySim" value="false" />
  <parameter name="hardcopyCompatible" value="false" />
  <parameter name="hdlLanguage" value="VHDL" />
  <parameter name="projectName" value="invaders.qpf" />
  <parameter name="systemHash" value="-6914432027" />
  <parameter name="timeStamp" value="1229047415811" />
  <module name="clk_121M" kind="clock_source" version="8.1" enabled="1">
    <parameter name="clockFrequency" value="121000000" />
    <parameter name="clockFrequencyKnown" value="true" />
  </module>
  <module name="alt_vip_cti_0" kind="alt_vip_cti" version="8.1" enabled="1">
    <parameter name="H_ACTIVE_PIXELS_F0" value="800" />
    <parameter name="USE_EMBEDDED_SYNCS" value="0" />
    <parameter name="H_ACTIVE_PIXELS_F1" value="32" />
    <parameter name="CLOCKS_ARE_SAME" value="0" />
    <parameter name="BPS" value="8" />
    <parameter name="SYNC_TO" value="0" />
    <parameter name="INTERLACED" value="0" />
    <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
    <parameter name="V_ACTIVE_LINES_F1" value="32" />
    <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
    <parameter name="V_ACTIVE_LINES_F0" value="600" />
    <parameter name="USE_CONTROL" value="0" />
    <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
    <parameter name="FIFO_DEPTH" value="4096" />
  </module>
  <module name="alt_vip_scl_0" kind="alt_vip_scl" version="8.1" enabled="1">
    <parameter name="CONTROL_DEPTH" value="0" />
    <parameter name="PARAMETERISATION">&lt;scalerParams&gt;&lt;SCL_NAME&gt;scaler&lt;/SCL_NAME&gt;&lt;SCL_RUNTIME_CONTROL&gt;0&lt;/SCL_RUNTIME_CONTROL&gt;&lt;SCL_IN_WIDTH&gt;800&lt;/SCL_IN_WIDTH&gt;&lt;SCL_IN_HEIGHT&gt;600&lt;/SCL_IN_HEIGHT&gt;&lt;SCL_OUT_WIDTH&gt;1280&lt;/SCL_OUT_WIDTH&gt;&lt;SCL_OUT_HEIGHT&gt;1024&lt;/SCL_OUT_HEIGHT&gt;&lt;SCL_BPS&gt;8&lt;/SCL_BPS&gt;&lt;SCL_CHANNELS_IN_SEQ&gt;1&lt;/SCL_CHANNELS_IN_SEQ&gt;&lt;SCL_CHANNELS_IN_PAR&gt;3&lt;/SCL_CHANNELS_IN_PAR&gt;&lt;SCL_ALGORITHM&gt;&lt;NAME&gt;NEAREST_NEIGHBOUR&lt;/NAME&gt;&lt;V&gt;&lt;TAPS&gt;4&lt;/TAPS&gt;&lt;PHASES&gt;16&lt;/PHASES&gt;&lt;/V&gt;&lt;H&gt;&lt;TAPS&gt;4&lt;/TAPS&gt;&lt;PHASES&gt;16&lt;/PHASES&gt;&lt;/H&gt;&lt;/SCL_ALGORITHM&gt;&lt;SCL_PRECISION&gt;&lt;V&gt;&lt;SIGNED&gt;true&lt;/SIGNED&gt;&lt;INTEGER_BITS&gt;1&lt;/INTEGER_BITS&gt;&lt;FRACTION_BITS&gt;7&lt;/FRACTION_BITS&gt;&lt;/V&gt;&lt;H&gt;&lt;SIGNED&gt;true&lt;/SIGNED&gt;&lt;INTEGER_BITS&gt;1&lt;/INTEGER_BITS&gt;&lt;FRACTION_BITS&gt;7&lt;/FRACTION_BITS&gt;&lt;KERNEL_BITS&gt;9&lt;/KERNEL_BITS&gt;&lt;/H&gt;&lt;/SCL_PRECISION&gt;&lt;SCL_COEFFICIENTS&gt;&lt;LOAD_AT_RUNTIME&gt;false&lt;/LOAD_AT_RUNTIME&gt;&lt;ARE_IDENTICAL&gt;0&lt;/ARE_IDENTICAL&gt;&lt;V&gt;&lt;BANKS&gt;2&lt;/BANKS&gt;&lt;FUNCTION&gt;LANCZOS_2&lt;/FUNCTION&gt;&lt;SYMMETRIC&gt;0&lt;/SYMMETRIC&gt;&lt;FILENAME /&gt;&lt;/V&gt;&lt;H&gt;&lt;BANKS&gt;2&lt;/BANKS&gt;&lt;FUNCTION&gt;LANCZOS_2&lt;/FUNCTION&gt;&lt;SYMMETRIC&gt;0&lt;/SYMMETRIC&gt;&lt;FILENAME /&gt;&lt;/H&gt;&lt;/SCL_COEFFICIENTS&gt;&lt;/scalerParams&gt;</parameter>
  </module>
  <module name="alt_vip_itc_0" kind="alt_vip_itc" version="8.1" enabled="1">
    <parameter name="USE_EMBEDDED_SYNCS" value="0" />
    <parameter name="H_BACK_PORCH" value="200" />
    <parameter name="F_FALLING_EDGE" value="0" />
    <parameter name="H_SYNC_LENGTH" value="184" />
    <parameter name="V_ACTIVE_LINES" value="1024" />
    <parameter name="CLOCKS_ARE_SAME" value="0" />
    <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
    <parameter name="BPS" value="8" />
    <parameter name="AP_LINE" value="0" />
    <parameter name="FIELD0_V_BLANK" value="0" />
    <parameter name="V_SYNC_LENGTH" value="3" />
    <parameter name="INTERLACED" value="0" />
    <parameter name="V_BLANK" value="0" />
    <parameter name="USE_CONTROL" value="0" />
    <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
    <parameter name="V_FRONT_PORCH" value="1" />
    <parameter name="THRESHOLD" value="0" />
    <parameter name="H_FRONT_PORCH" value="48" />
    <parameter name="FIELD0_V_RISING_EDGE" value="0" />
    <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
    <parameter name="NO_OF_MODES" value="1" />
    <parameter name="FIELD0_V_BACK_PORCH" value="0" />
    <parameter name="H_ACTIVE_PIXELS" value="1280" />
    <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
    <parameter name="H_BLANK" value="0" />
    <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
    <parameter name="F_RISING_EDGE" value="0" />
    <parameter name="V_BACK_PORCH" value="26" />
    <parameter name="FIFO_DEPTH" value="4096" />
  </module>
  <module name="alt_vip_vfb_0" kind="alt_vip_vfb" version="8.1" enabled="1">
    <parameter name="PARAMETERISATION">&lt;frameBufferParams&gt;&lt;VFB_NAME&gt;MyFrameBuffer&lt;/VFB_NAME&gt;&lt;VFB_MAX_WIDTH&gt;1280&lt;/VFB_MAX_WIDTH&gt;&lt;VFB_MAX_HEIGHT&gt;1024&lt;/VFB_MAX_HEIGHT&gt;&lt;VFB_BPS&gt;8&lt;/VFB_BPS&gt;&lt;VFB_CHANNELS_IN_SEQ&gt;1&lt;/VFB_CHANNELS_IN_SEQ&gt;&lt;VFB_CHANNELS_IN_PAR&gt;3&lt;/VFB_CHANNELS_IN_PAR&gt;&lt;VFB_WRITER_RUNTIME_CONTROL&gt;0&lt;/VFB_WRITER_RUNTIME_CONTROL&gt;&lt;VFB_DROP_FRAMES&gt;1&lt;/VFB_DROP_FRAMES&gt;&lt;VFB_READER_RUNTIME_CONTROL&gt;0&lt;/VFB_READER_RUNTIME_CONTROL&gt;&lt;VFB_REPEAT_FRAMES&gt;1&lt;/VFB_REPEAT_FRAMES&gt;&lt;VFB_FRAMEBUFFERS_ADDR&gt;00000000&lt;/VFB_FRAMEBUFFERS_ADDR&gt;&lt;VFB_MEM_PORT_WIDTH&gt;64&lt;/VFB_MEM_PORT_WIDTH&gt;&lt;VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;true&lt;/VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;&lt;VFB_RDATA_FIFO_DEPTH&gt;1024&lt;/VFB_RDATA_FIFO_DEPTH&gt;&lt;VFB_RDATA_BURST_TARGET&gt;256&lt;/VFB_RDATA_BURST_TARGET&gt;&lt;VFB_WDATA_FIFO_DEPTH&gt;1024&lt;/VFB_WDATA_FIFO_DEPTH&gt;&lt;VFB_WDATA_BURST_TARGET&gt;256&lt;/VFB_WDATA_BURST_TARGET&gt;&lt;VFB_MAX_NUMBER_PACKETS&gt;5&lt;/VFB_MAX_NUMBER_PACKETS&gt;&lt;VFB_MAX_SYMBOLS_IN_PACKET&gt;10&lt;/VFB_MAX_SYMBOLS_IN_PACKET&gt;&lt;/frameBufferParams&gt;</parameter>
  </module>
  <module name="altmemddr_0" kind="altmemddr2" version="8.1" enabled="1">
    <parameter name="pipeline_commands" value="false" />
    <parameter name="debug_en" value="false" />
    <parameter name="export_debug_port" value="false" />
    <parameter name="use_generated_memory_model" value="true" />
    <parameter name="dedicated_memory_clk_phase_label">Dedicated memory clock phase:</parameter>
    <parameter name="mem_if_clk_mhz" value="166.0" />
    <parameter name="quartus_project_exists" value="false" />
    <parameter name="local_if_drate" value="Full" />
    <parameter name="enable_v72_rsu" value="false" />
    <parameter name="local_if_clk_mhz_label" value="(166.0 MHz)" />
    <parameter name="new_variant" value="true" />
    <parameter name="mem_if_memtype" value="DDR2 SDRAM" />
    <parameter name="pll_ref_clk_mhz" value="125.0" />
    <parameter name="mem_if_clk_ps_label" value="(6024 ps)" />
    <parameter name="family" value="Cyclone III" />
    <parameter name="project_family" value="Cyclone III" />
    <parameter name="speed_grade" value="7" />
    <parameter name="dedicated_memory_clk_phase" value="0" />
    <parameter name="pll_ref_clk_ps_label" value="(8000 ps)" />
    <parameter name="avalon_burst_length" value="1" />
    <parameter name="WIDTH_RATIO" value="4" />
    <parameter name="mem_if_pchaddr_bit" value="10" />
    <parameter name="mem_if_clk_pair_count" value="1" />
    <parameter name="vendor" value="Micron" />
    <parameter name="chip_or_dimm" value="Discrete Device" />
    <parameter name="mem_fmax" value="333.333" />
    <parameter name="mem_if_cs_per_dimm" value="1" />
    <parameter name="pre_latency_label">Fix read latency at:</parameter>
    <parameter name="dedicated_memory_clk_en" value="false" />
    <parameter name="mem_if_bankaddr_width" value="2" />
    <parameter name="mem_if_preset_rlat" value="0" />
    <parameter name="post_latency_label">cycles (0 cycles=minimum latency, non-deterministic)</parameter>
    <parameter name="mem_dyn_deskew_en" value="false" />
    <parameter name="mem_if_cs_width" value="1" />
    <parameter name="mem_if_rowaddr_width" value="13" />
    <parameter name="local_if_dwidth_label" value="64" />
    <parameter name="mem_if_dm_pins_en" value="Yes" />
    <parameter name="mem_if_preset">Micron MT47H32M16CC-3</parameter>
    <parameter name="fast_simulation_en" value="DISABLED" />
    <parameter name="mem_if_coladdr_width" value="10" />
    <parameter name="mem_if_dq_per_dqs" value="8" />
    <parameter name="mem_if_dwidth" value="32" />
    <parameter name="mem_tiha_ps" value="400" />
    <parameter name="mem_tdsh_ck" value="0.2" />
    <parameter name="mem_if_trfc_ns" value="105.0" />
    <parameter name="mem_tqh_ck" value="0.36" />
    <parameter name="mem_tisa_ps" value="400" />
    <parameter name="mem_tdss_ck" value="0.2" />
    <parameter name="mem_if_tinit_us" value="200.0" />
    <parameter name="mem_if_trcd_ns" value="15.0" />
    <parameter name="mem_if_twtr_ck" value="3" />
    <parameter name="mem_tdqss_ck" value="0.25" />
    <parameter name="mem_tqhs_ps" value="340" />
    <parameter name="mem_tdsa_ps" value="300" />
    <parameter name="mem_tac_ps" value="450" />
    <parameter name="mem_tdha_ps" value="300" />
    <parameter name="mem_if_tras_ns" value="40.0" />
    <parameter name="mem_if_twr_ns" value="15.0" />
    <parameter name="mem_tdqsck_ps" value="400" />
    <parameter name="mem_if_trp_ns" value="15.0" />
    <parameter name="mem_tdqsq_ps" value="240" />
    <parameter name="mem_if_tmrd_ns" value="6.0" />
    <parameter name="mem_if_trefi_us" value="7.8" />
    <parameter name="mem_tcl" value="3.0" />
    <parameter name="mem_tcl_40_fmax" value="266.667" />
    <parameter name="mem_odt" value="50" />
    <parameter name="mem_dll_en" value="Yes" />
    <parameter name="ac_phase" value="90" />
    <parameter name="mem_drv_str" value="Normal" />
    <parameter name="mem_if_oct_en" value="false" />
    <parameter name="input_period" value="0" />
    <parameter name="mem_tcl_60_fmax" value="333.333" />
    <parameter name="board_skew_ps" value="20" />
    <parameter name="mem_if_dqsn_en" value="false" />
    <parameter name="dll_external" value="false" />
    <parameter name="mem_tcl_15_fmax" value="533.0" />
    <parameter name="mem_tcl_30_fmax" value="200.0" />
    <parameter name="mem_bl" value="4" />
    <parameter name="ac_clk_select" value="90" />
    <parameter name="mem_tcl_50_fmax" value="333.333" />
    <parameter name="mem_tcl_25_fmax" value="533.0" />
    <parameter name="mem_tcl_20_fmax" value="533.0" />
    <parameter name="pll_reconfig_ports_en" value="false" />
    <parameter name="mem_btype" value="Sequential" />
    <parameter name="ctl_ecc_en" value="false" />
    <parameter name="user_refresh_en" value="false" />
    <parameter name="local_if_type_avalon" value="true" />
    <parameter name="ctl_self_refresh_en" value="false" />
    <parameter name="clk_source_sharing_en" value="false" />
    <parameter name="phy_if_type_afi" value="false" />
    <parameter name="ctl_autopch_en" value="false" />
    <parameter name="shared_sys_clk_source" value="" />
    <parameter name="ref_clk_source" value="clk_125M" />
    <parameter name="ctl_powerdn_en" value="false" />
    <parameter name="tool_context" value="SOPC_BUILDER" />
    <parameter name="mem_srtr" value="Normal" />
    <parameter name="mem_mpr_loc" value="Predefined Pattern" />
    <parameter name="dss_tinit_rst_us" value="200.0" />
    <parameter name="mem_tcl_90_fmax" value="400.0" />
    <parameter name="mem_rtt_wr" value="Dynamic ODT off" />
    <parameter name="mem_tcl_100_fmax" value="400.0" />
    <parameter name="mem_pasr" value="Full Array" />
    <parameter name="mem_asrm">Manual SR Reference (SRT)</parameter>
    <parameter name="mem_mpr_oper" value="Predefined Pattern" />
    <parameter name="mem_tcl_80_fmax" value="400.0" />
    <parameter name="mem_drv_impedance" value="RZQ/7" />
    <parameter name="mem_rtt_nom" value="ODT Disabled" />
    <parameter name="mem_tcl_70_fmax" value="400.0" />
    <parameter name="mem_wtcl" value="5.0" />
    <parameter name="mem_dll_pch" value="Fast Exit" />
    <parameter name="mem_atcl" value="Disabled" />
  </module>
  <module name="clk_125M" kind="clock_source" version="8.1" enabled="1">
    <parameter name="clockFrequency" value="125000000" />
    <parameter name="clockFrequencyKnown" value="true" />
  </module>
  <module
      name="pipeline_bridge_0"
      kind="altera_avalon_pipeline_bridge"
      version="8.1"
      enabled="1">
    <parameter name="burstEnable" value="true" />
    <parameter name="dataWidth" value="64" />
    <parameter name="downstreamPipeline" value="true" />
    <parameter name="enableArbiterlock" value="false" />
    <parameter name="maxBurstSize" value="256" />
    <parameter name="upstreamPipeline" value="true" />
    <parameter name="waitrequestPipeline" value="false" />
  </module>
  <connection
      kind="clock"
      version="8.1"
      start="clk_121M.clk"
      end="alt_vip_cti_0.is_clk_rst" />
  <connection
      kind="clock"
      version="8.1"
      start="clk_121M.clk"
      end="alt_vip_scl_0.clock" />
  <connection
      kind="avalon_streaming"
      version="8.1"
      start="alt_vip_cti_0.dout"
      end="alt_vip_scl_0.din" />
  <connection
      kind="clock"
      version="8.1"
      start="clk_121M.clk"
      end="alt_vip_itc_0.is_clk_rst" />
  <connection
      kind="clock"
      version="8.1"
      start="clk_121M.clk"
      end="alt_vip_vfb_0.clock" />
  <connection
      kind="avalon_streaming"
      version="8.1"
      start="alt_vip_scl_0.dout"
      end="alt_vip_vfb_0.din" />
  <connection
      kind="avalon_streaming"
      version="8.1"
      start="alt_vip_vfb_0.dout"
      end="alt_vip_itc_0.din" />
  <connection
      kind="clock"
      version="8.1"
      start="clk_125M.clk"
      end="altmemddr_0.refclk" />
  <connection
      kind="avalon"
      version="6.1"
      start="pipeline_bridge_0.m1"
      end="altmemddr_0.s1">
    <parameter name="arbitrationPriority" value="1" />
    <parameter name="baseAddress" value="0x0000" />
  </connection>
  <connection
      kind="avalon"
      version="6.1"
      start="alt_vip_vfb_0.write_master"
      end="pipeline_bridge_0.s1">
    <parameter name="arbitrationPriority" value="1" />
    <parameter name="baseAddress" value="0x0000" />
  </connection>
  <connection
      kind="avalon"
      version="6.1"
      start="alt_vip_vfb_0.read_master"
      end="pipeline_bridge_0.s1">
    <parameter name="arbitrationPriority" value="1" />
    <parameter name="baseAddress" value="0x0000" />
  </connection>
  <connection
      kind="clock"
      version="8.1"
      start="altmemddr_0.sysclk"
      end="pipeline_bridge_0.clk" />
  <connection
      kind="clock"
      version="8.1"
      start="altmemddr_0.sysclk"
      end="alt_vip_vfb_0.read_master_av_clock" />
  <connection
      kind="clock"
      version="8.1"
      start="altmemddr_0.sysclk"
      end="alt_vip_vfb_0.write_master_av_clock" />
</system>
