library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RegN is
	generic (N : positive := 4);
	port (dataIn        : in  std_logic_vector(N-1 downto 0);
		  dataOut       : out std_logic_vector(N-1 downto 0);
		  reset, enable : in  std_logic
	);
end RegN;

architecture Behavioral of RegN is
begin

end Behavioral;
