
*** Running vivado
    with args -log system_axi_ip_demo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ip_demo_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_ip_demo_0_0.tcl -notrace
Command: synth_design -top system_axi_ip_demo_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16341 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1155.629 ; gain = 56.996 ; free physical = 729 ; free virtual = 12052
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_ip_demo_0_0' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:82]
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:5' bound to instance 'U0' of component 'axi_ip_demo_v1_0' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-3491] module 'axi_ip_demo_v1_0_S00_AXI' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:5' bound to instance 'axi_ip_demo_v1_0_S00_AXI_inst' of component 'axi_ip_demo_v1_0_S00_AXI' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'axi_ip_demo_v1_0_S00_AXI' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-226] default block is never used [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:267]
INFO: [Synth 8-226] default block is never used [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:505]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0_S00_AXI' (1#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-3491] module 'bram' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/bram.vhd:5' bound to instance 'bram_inst' of component 'bram' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:276]
INFO: [Synth 8-638] synthesizing module 'bram' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/bram.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/bram.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bram' (2#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/bram.vhd:15]
INFO: [Synth 8-3491] module 'controller' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:5' bound to instance 'controller_inst' of component 'Controller' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:285]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:20]
INFO: [Synth 8-3491] module 'quantize' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:5' bound to instance 'quant' of component 'quantize' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'quantize' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:17]
INFO: [Synth 8-3491] module 'floating_point_1' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_1_1/synth/floating_point_1.vhd:59' bound to instance 'divider' of component 'floating_point_1' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:102]
INFO: [Synth 8-638] synthesizing module 'floating_point_1' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_1_1/synth/floating_point_1.vhd:75]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_1_1/synth/floating_point_1.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'floating_point_1' (17#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_1_1/synth/floating_point_1.vhd:75]
INFO: [Synth 8-3491] module 'floating_point_add' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_add_1/synth/floating_point_add.vhd:59' bound to instance 'adder' of component 'floating_point_add' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:117]
INFO: [Synth 8-638] synthesizing module 'floating_point_add' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_add_1/synth/floating_point_add.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'floating_point_add' (29#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_add_1/synth/floating_point_add.vhd:75]
INFO: [Synth 8-3491] module 'floating_point_0' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/synth/floating_point_0.vhd:59' bound to instance 'floattofixed' of component 'floating_point_0' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/synth/floating_point_0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (34#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/src/floating_point_0_1/synth/floating_point_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'quantize' (35#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'controller' (36#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'axi_ip_demo_v1_0' (37#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/hdl/axi_ip_demo_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ip_demo_0_0' (38#1) [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/synth/system_axi_ip_demo_0_0.vhd:82]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized11 has unconnected port B[33]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SINIT
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[13]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[12]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[11]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[10]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[9]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[8]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[7]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[6]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[5]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[4]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[3]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[2]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[1]
WARNING: [Synth 8-3331] design zero_det_sel has unconnected port ZEROS_DET_IP[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tdata[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.629 ; gain = 168.996 ; free physical = 697 ; free virtual = 12019
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.629 ; gain = 168.996 ; free physical = 706 ; free virtual = 12028
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  FDE => FDRE: 20 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1503.277 ; gain = 2.000 ; free physical = 441 ; free virtual = 11763
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1503.277 ; gain = 404.645 ; free physical = 527 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1503.277 ; gain = 404.645 ; free physical = 527 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/controller_inst/quant/adder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/controller_inst/quant/divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/controller_inst/quant/floattofixed. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1503.277 ; gain = 404.645 ; free physical = 528 ; free virtual = 11851
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'b_div_valid_reg' into 'a_div_valid_reg' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:109]
INFO: [Synth 8-4471] merging register 'div_resetn_reg' into 'a_div_valid_reg' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:105]
INFO: [Synth 8-4471] merging register 'adder_resetn_reg' into 'a_adder_valid_reg' [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element b_div_valid_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element div_resetn_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element adder_resetn_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:119]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'quantize'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:143]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:57]
INFO: [Synth 8-5545] ROM "address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:143]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                              000 |                              000
             scale_state |                              001 |                              001
            add128_state |                              010 |                              011
           divide4_state |                              011 |                              010
             round_state |                              100 |                              100
         multiply4_state |                              101 |                              101
             bound_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'quantize'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/quantize.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                          0000001 |                              000
       quant_start_state |                          0000010 |                              001
        quant_wait_state |                          0000100 |                              010
             write_state |                          0001000 |                              011
               inc_state |                          0010000 |                              100
              done_state |                          0100000 |                              110
          inc_wait_state |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ipshared/ff14/src/Controller.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.277 ; gain = 404.645 ; free physical = 516 ; free virtual = 11839
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/divider/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'U0/controller_inst/quant/divider/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/adder/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized22) to 'U0/controller_inst/quant/adder/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/adder/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized22) to 'U0/controller_inst/quant/adder/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized22) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized22) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/controller_inst/address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/m_axis_result_tready_adder_reg' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[0]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[1]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[2]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[3]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[4]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[5]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[6]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[7]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[8]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[9]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[10]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[11]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[12]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[13]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[14]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[15]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[16]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[17]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[18]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[19]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[20]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[21]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[22]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[23]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[24]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[25]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[26]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[27]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[28]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder_data_a_reg[29]' (FDE) to 'U0/controller_inst/quant/adder_data_a_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/adder_data_a_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[31]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[30]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[29]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[28]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[27]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[26]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[25]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[24]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[23]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[22]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[21]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[20]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[19]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[18]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[17]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[16]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[15]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[14]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[13]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[12]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[11]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[10]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[9]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[8]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[7]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[6]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[5]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[4]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[3]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[2]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg5_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[31]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[30]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[29]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[28]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[27]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[26]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[25]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[24]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[23]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[22]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[21]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[20]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[19]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[18]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[17]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[16]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[15]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[14]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[13]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[12]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[11]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[10]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[9]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[8]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[7]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[6]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[5]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[4]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[3]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[2]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[1]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg6_reg[0]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[31]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[30]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[29]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[28]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[27]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[26]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[25]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[24]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[23]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[22]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[21]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[20]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[19]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[18]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[17]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[16]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[15]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[14]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[13]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[12]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[11]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[10]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[9]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[8]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[7]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[6]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[5]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[4]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_ip_demo_v1_0_S00_AXI_inst/slv_reg14_reg[3]) is unused and will be removed from module system_axi_ip_demo_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/controller_inst/quant/divider/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/divider /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/divider /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/divider /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/divider /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller_inst/quant/adder /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/controller_inst/quant/floattofixed/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1511.285 ; gain = 412.652 ; free physical = 480 ; free virtual = 11811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.285 ; gain = 483.652 ; free physical = 321 ; free virtual = 11644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1584.285 ; gain = 485.652 ; free physical = 319 ; free virtual = 11643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 315 ; free virtual = 11638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 331 ; free virtual = 11653
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 331 ; free virtual = 11654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 333 ; free virtual = 11655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 333 ; free virtual = 11655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 332 ; free virtual = 11654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 332 ; free virtual = 11654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    18|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |    47|
|5     |LUT2       |   227|
|6     |LUT3       |   903|
|7     |LUT4       |   106|
|8     |LUT5       |   234|
|9     |LUT6       |   297|
|10    |MUXCY      |   754|
|11    |MUXF7      |    66|
|12    |MUXF8      |    33|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     1|
|15    |RAMB36E1_2 |     1|
|16    |RAMB36E1_3 |     1|
|17    |RAMB36E1_4 |     1|
|18    |RAMB36E1_5 |     1|
|19    |RAMB36E1_6 |     1|
|20    |RAMB36E1_7 |     1|
|21    |SRL16E     |    32|
|22    |SRLC32E    |    21|
|23    |XORCY      |   732|
|24    |FDE        |    19|
|25    |FDRE       |  3002|
|26    |FDSE       |    12|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1609.113 ; gain = 510.480 ; free physical = 332 ; free virtual = 11654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 216 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1609.113 ; gain = 274.832 ; free physical = 412 ; free virtual = 11735
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1609.121 ; gain = 510.480 ; free physical = 412 ; free virtual = 11735
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 237 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 218 instances
  FDE => FDRE: 19 instances

267 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1609.121 ; gain = 523.074 ; free physical = 391 ; free virtual = 11714
INFO: [Common 17-1381] The checkpoint '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/system_axi_ip_demo_0_0.dcp' has been generated.
