gfpga_pad_GPIO_PAD,8,inout
right_width_0_height_0_subtile_0__pin_outpad_0_,1,input
right_width_0_height_0_subtile_1__pin_outpad_0_,1,input
right_width_0_height_0_subtile_2__pin_outpad_0_,1,input
right_width_0_height_0_subtile_3__pin_outpad_0_,1,input
right_width_0_height_0_subtile_4__pin_outpad_0_,1,input
right_width_0_height_0_subtile_5__pin_outpad_0_,1,input
right_width_0_height_0_subtile_6__pin_outpad_0_,1,input
right_width_0_height_0_subtile_7__pin_outpad_0_,1,input
right_width_0_height_0_subtile_0__pin_inpad_0_,1,output
right_width_0_height_0_subtile_1__pin_inpad_0_,1,output
right_width_0_height_0_subtile_2__pin_inpad_0_,1,output
right_width_0_height_0_subtile_3__pin_inpad_0_,1,output
right_width_0_height_0_subtile_4__pin_inpad_0_,1,output
right_width_0_height_0_subtile_5__pin_inpad_0_,1,output
right_width_0_height_0_subtile_6__pin_inpad_0_,1,output
right_width_0_height_0_subtile_7__pin_inpad_0_,1,output
