
22. Printing statistics.

=== rr_3x3_9 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_5x5_5 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     customAdder5_0                  1
     customAdder7_1                  1
     rr_3x3_9                        1

   Area for cell type \NR_2_3 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_2 is unknown!
   Area for cell type \customAdder7_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \rr_3x3_9 is unknown!

=== rr_15x15_1 ===

   Number of wires:                 16
   Number of wire bits:            227
   Number of public wires:          16
   Number of public wire bits:     227
   Number of ports:                  3
   Number of port bits:             60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_10                        1
     NR_10_5                         1
     NR_5_10                         1
     customAdder15_0                 1
     customAdder25_9                 1
     rr_5x5_5                        1

   Area for cell type \NR_10_5 is unknown!
   Area for cell type \NR_10_10 is unknown!
   Area for cell type \NR_5_10 is unknown!
   Area for cell type \customAdder25_9 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \rr_5x5_5 is unknown!

=== multiplier16bit_37 ===

   Number of wires:                 16
   Number of wire bits:            238
   Number of public wires:          16
   Number of public wire bits:     238
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
     customAdder31_15                1
     rr_15x15_1                      1

   Area for cell type \NR_1_15 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_15_1 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \customAdder31_15 is unknown!
   Area for cell type \rr_15x15_1 is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder31_15 ===

   Number of wires:                  3
   Number of wire bits:             79
   Number of public wires:           3
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder31bit      1

   Area for cell type \unsignedBrentKungAdder31bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder15_0 ===

   Number of wires:                  3
   Number of wire bits:             46
   Number of public wires:           3
   Number of public wire bits:      46
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder31bit ===

   Number of wires:                169
   Number of wire bits:            260
   Number of public wires:         169
   Number of public wire bits:     260
   Number of ports:                  3
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     BitwisePG                      31
     BlackCell                      22
     GrayCell                       30
     XorGate                        30

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder25_9 ===

   Number of wires:                  3
   Number of wire bits:             67
   Number of public wires:           3
   Number of public wire bits:      67
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder25bit      1

   Area for cell type \unsignedBrentKungAdder25bit is unknown!

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== customAdder7_1 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder25bit ===

   Number of wires:                137
   Number of wire bits:            210
   Number of public wires:         137
   Number of public wire bits:     210
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     BitwisePG                      25
     BlackCell                      18
     GrayCell                       24
     XorGate                        24

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_3_2 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           6
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\U_SP_3_2': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_2 ===

   Number of wires:                 14
   Number of wire bits:             21
   Number of public wires:          14
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_3_2                          1
     DT_3_2                          1
     U_SP_3_2                        1

   Area for cell type \BK_3_2 is unknown!
   Area for cell type \DT_3_2 is unknown!
   Area for cell type \U_SP_3_2 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_3_2 ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:          12
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       2
     INVx1_ASAP7_75t_R               4
     OR2x2_ASAP7_75t_R               1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_3_2': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== DT_3_2 ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           6
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_5_10 ===

   Number of wires:                 16
   Number of wire bits:             65
   Number of public wires:          16
   Number of public wire bits:      65
   Number of ports:                 16
   Number of port bits:             65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     AND2x2_ASAP7_75t_R             50

   Chip area for module '\U_SP_5_10': 4.374000
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_10 ===

   Number of wires:                 79
   Number of wire bits:            106
   Number of public wires:          79
   Number of public wire bits:     106
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_13_13                        1
     DT_5_10                         1
     U_SP_5_10                       1

   Area for cell type \BK_13_13 is unknown!
   Area for cell type \DT_5_10 is unknown!
   Area for cell type \U_SP_5_10 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_13_13 ===

   Number of wires:                 70
   Number of wire bits:            107
   Number of public wires:          70
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      13
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_13_13': 14.857020
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_10 ===

   Number of wires:                139
   Number of wire bits:            176
   Number of public wires:         139
   Number of public wire bits:     176
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_18_18                        1
     DT_10_10                        1
     U_SP_10_10                      1

   Area for cell type \BK_18_18 is unknown!
   Area for cell type \DT_10_10 is unknown!
   Area for cell type \U_SP_10_10 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_18_18 ===

   Number of wires:                 96
   Number of wire bits:            148
   Number of public wires:          96
   Number of public wire bits:     148
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              2
     AO21x1_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               9
     HalfAdder                      18
     INVx1_ASAP7_75t_R              21
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            8
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            8

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_18_18': 19.201860
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_3 ===

   Number of wires:                  6
   Number of wire bits:             11
   Number of public wires:           6
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\U_SP_2_3': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_3 ===

   Number of wires:                 14
   Number of wire bits:             21
   Number of public wires:          14
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_3_2                          1
     DT_2_3                          1
     U_SP_2_3                        1

   Area for cell type \BK_3_2 is unknown!
   Area for cell type \DT_2_3 is unknown!
   Area for cell type \U_SP_2_3 is unknown!

=== DT_5_10 ===

   Number of wires:                 48
   Number of wire bits:            109
   Number of public wires:          48
   Number of public wire bits:     109
   Number of ports:                 16
   Number of port bits:             77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     FullAdder                      23
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_15_1 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_15_1': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_15 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_1_15': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_10_5 ===

   Number of wires:                 16
   Number of wire bits:             65
   Number of public wires:          16
   Number of public wire bits:      65
   Number of ports:                 16
   Number of port bits:             65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     AND2x2_ASAP7_75t_R             50

   Chip area for module '\U_SP_10_5': 4.374000
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_5 ===

   Number of wires:                 79
   Number of wire bits:            106
   Number of public wires:          79
   Number of public wire bits:     106
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_13_13                        1
     DT_10_5                         1
     U_SP_10_5                       1

   Area for cell type \BK_13_13 is unknown!
   Area for cell type \DT_10_5 is unknown!
   Area for cell type \U_SP_10_5 is unknown!

=== DT_2_3 ===

   Number of wires:                  6
   Number of wire bits:             12
   Number of public wires:           6
   Number of public wire bits:      12
   Number of ports:                  6
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== DT_10_10 ===

   Number of wires:                133
   Number of wire bits:            249
   Number of public wires:         133
   Number of public wire bits:     249
   Number of ports:                 21
   Number of port bits:            137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     FullAdder                      63
     HalfAdder                       9

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_10_5 ===

   Number of wires:                 48
   Number of wire bits:            109
   Number of public wires:          48
   Number of public wire bits:     109
   Number of ports:                 16
   Number of port bits:             77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     FullAdder                      23
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_10_10 ===

   Number of wires:                 21
   Number of wire bits:            120
   Number of public wires:          21
   Number of public wire bits:     120
   Number of ports:                 21
   Number of port bits:            120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     AND2x2_ASAP7_75t_R            100

   Chip area for module '\U_SP_10_10': 8.748000
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_37                1
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
       unsignedBrentKungAdder15bit      1
         BitwisePG                  15
         BlackCell                   8
         GrayCell                   14
         XorGate                    14
     customAdder31_15                1
       unsignedBrentKungAdder31bit      1
         BitwisePG                  31
         BlackCell                  22
         GrayCell                   30
         XorGate                    30
     rr_15x15_1                      1
       NR_10_10                      1
         BK_18_18                    1
           HalfAdder                18
         DT_10_10                    1
           FullAdder                63
           HalfAdder                 9
         U_SP_10_10                  1
       NR_10_5                       1
         BK_13_13                    1
           HalfAdder                13
         DT_10_5                     1
           FullAdder                23
           HalfAdder                 4
         U_SP_10_5                   1
       NR_5_10                       1
         BK_13_13                    1
           HalfAdder                13
         DT_5_10                     1
           FullAdder                23
           HalfAdder                 4
         U_SP_5_10                   1
       customAdder15_0               1
         unsignedBrentKungAdder15bit      1
           BitwisePG                15
           BlackCell                 8
           GrayCell                 14
           XorGate                  14
       customAdder25_9               1
         unsignedBrentKungAdder25bit      1
           BitwisePG                25
           BlackCell                18
           GrayCell                 24
           XorGate                  24
       rr_5x5_5                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         NR_2_3                      1
           BK_3_2                    1
             HalfAdder               2
           DT_2_3                    1
           U_SP_2_3                  1
         NR_3_2                      1
           BK_3_2                    1
             HalfAdder               2
           DT_3_2                    1
           U_SP_3_2                  1
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder7_1              1
           unsignedBrentKungAdder7bit      1
             BitwisePG               7
             BlackCell               2
             GrayCell                6
             XorGate                 6
         rr_3x3_9                    1
           NR_1_1                    1
           NR_1_2                    1
           NR_2_1                    1
           NR_2_2                    1
             BK_2_1                  1
               HalfAdder             1
             DT_2_2                  1
             U_SP_2_2                1
           customAdder2_0            1
             unsignedBrentKungAdder2bit      1
               BitwisePG             2
               GrayCell              1
               XorGate               1
           customAdder5_2            1
             unsignedBrentKungAdder5bit      1
               BitwisePG             5
               BlackCell             1
               GrayCell              4
               XorGate               4

   Number of wires:               4528
   Number of wire bits:           6408
   Number of public wires:        4528
   Number of public wire bits:    6408
   Number of ports:               2639
   Number of port bits:           4142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1596
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       3
     AND2x2_ASAP7_75t_R            318
     AO21x1_ASAP7_75t_R            158
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R           9
     FAx1_ASAP7_75t_R              109
     HAxp5_ASAP7_75t_R             201
     INVx1_ASAP7_75t_R             629
     NAND2xp33_ASAP7_75t_R          10
     NAND3xp33_ASAP7_75t_R           2
     NOR2xp33_ASAP7_75t_R           18
     O2A1O1Ixp33_ASAP7_75t_R         4
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           6
     OR2x2_ASAP7_75t_R               8
     XNOR2xp5_ASAP7_75t_R           18
     XOR2xp5_ASAP7_75t_R            97

   Chip area for top module '\multiplier16bit_37': 550.511640
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.71e-04   2.13e-04   9.54e-08   3.84e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.71e-04   2.13e-04   9.54e-08   3.84e-04 100.0%
                          44.5%      55.4%       0.0%
Startpoint: B[8] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.36   33.36 ^ B[8] (in)
  36.09   69.46 ^ M1/M3/S0/_22_/Y (AND2x2_ASAP7_75t_R)
  38.93  108.38 v M1/M3/S1/U8/_2_/SN (FAx1_ASAP7_75t_R)
  16.66  125.04 ^ M1/M3/S1/U8/_4_/Y (INVx1_ASAP7_75t_R)
  36.75  161.79 ^ M1/M3/S1/U18/_2_/SN (FAx1_ASAP7_75t_R)
  13.42  175.21 v M1/M3/S1/U18/_4_/Y (INVx1_ASAP7_75t_R)
  28.93  204.14 v M1/M3/S2/U3/_2_/SN (HAxp5_ASAP7_75t_R)
  14.80  218.94 ^ M1/M3/S2/U3/_4_/Y (INVx1_ASAP7_75t_R)
   8.31  227.26 v M1/M3/S2/_42_/Y (INVx1_ASAP7_75t_R)
  25.59  252.85 ^ M1/M3/S2/_46_/Y (OAI21xp33_ASAP7_75t_R)
  27.62  280.47 v M1/M3/S2/_47_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  32.43  312.90 ^ M1/M3/S2/_51_/Y (OAI21xp33_ASAP7_75t_R)
  21.28  334.18 v M1/M3/S2/_52_/Y (NAND3xp33_ASAP7_75t_R)
  26.72  360.90 ^ M1/M3/S2/_54_/Y (NAND2xp33_ASAP7_75t_R)
  17.36  378.26 v M1/M3/S2/_69_/CON (HAxp5_ASAP7_75t_R)
  13.06  391.33 ^ M1/M3/S2/_69_/SN (HAxp5_ASAP7_75t_R)
  11.45  402.78 v M1/M3/S2/_71_/Y (INVx1_ASAP7_75t_R)
  28.10  430.88 v M1/adder1/adder_module/uut11/_2_/SN (HAxp5_ASAP7_75t_R)
  16.59  447.47 ^ M1/adder1/adder_module/uut11/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.56  470.04 ^ M1/adder1/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  488.79 ^ M1/adder1/adder_module/uut24/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78  512.58 ^ M1/adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  536.73 ^ M1/adder1/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.49  563.22 ^ M1/adder1/adder_module/uut50/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.97  580.19 v M1/adder2/adder_module/uut14/_2_/CON (HAxp5_ASAP7_75t_R)
  12.95  593.14 ^ M1/adder2/adder_module/uut14/_2_/SN (HAxp5_ASAP7_75t_R)
  15.82  608.96 v M1/adder2/adder_module/uut14/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  631.80 v M1/adder2/adder_module/uut32/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.35  651.15 v M1/adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  672.31 v M1/adder2/adder_module/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  703.41 v M1/adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.10  730.51 v M1/adder2/adder_module/uut62/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.11  752.62 v M1/adder2/adder_module/uut83/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.28  769.90 ^ adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  785.41 v adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  809.13 v adder2/adder_module/uut42/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.41  829.54 v adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.35  848.89 v adder2/adder_module/uut55/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.81  875.70 v adder2/adder_module/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.41  906.11 v adder2/adder_module/uut60/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35  933.46 v adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.69  964.16 ^ adder2/adder_module/uut112/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  964.16 ^ P[31] (out)
         964.16   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -964.16   data arrival time
---------------------------------------------------------
        9035.84   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.42e-04   1.76e-04   1.00e-07   3.18e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.42e-04   1.76e-04   1.00e-07   3.18e-04 100.0%
                          44.5%      55.4%       0.0%
Startpoint: A[10] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  31.46   31.46 ^ A[10] (in)
  33.22   64.68 ^ M1/M4/M4/M4/M1/M2/_1_/Y (AND2x2_ASAP7_75t_R)
  12.89   77.57 v M1/M4/M4/M4/M1/adder1/adder_module/uut1/_2_/CON (HAxp5_ASAP7_75t_R)
  12.32   89.89 ^ M1/M4/M4/M4/M1/adder1/adder_module/uut1/_2_/SN (HAxp5_ASAP7_75t_R)
  13.49  103.38 v M1/M4/M4/M4/M1/adder1/adder_module/uut1/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.29  125.67 v M1/M4/M4/M4/M1/adder1/adder_module/uut3/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.84  156.51 v M1/M4/M4/M4/M1/adder2/adder_module/uut1/_2_/SN (HAxp5_ASAP7_75t_R)
  14.68  171.19 ^ M1/M4/M4/M4/M1/adder2/adder_module/uut1/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  27.18  198.37 ^ M1/M4/M4/M4/M1/adder2/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  214.29 v M1/M4/M4/M4/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.74  227.03 ^ M1/M4/M4/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.21  242.24 v M1/M4/M4/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.95  264.18 v M1/M4/M4/M4/adder2/adder_module/uut8/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  291.36 v M1/M4/M4/M4/adder2/adder_module/uut10/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.33  318.69 v M1/M4/M4/M4/adder2/adder_module/uut11/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.94  341.63 v M1/M4/M4/M4/adder2/adder_module/uut20/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.21  372.84 v M1/M4/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  389.49 ^ M1/M4/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  21.36  410.85 ^ M1/M4/M4/adder2/adder_module/uut6/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.52  432.37 ^ M1/M4/M4/adder2/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.56  459.93 ^ M1/M4/M4/adder2/adder_module/uut13/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.96  475.89 v M1/M4/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  488.82 ^ M1/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  504.49 v M1/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  526.58 v M1/M4/adder2/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  553.76 v M1/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  578.83 v M1/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.06  600.88 v M1/M4/adder2/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.51  632.39 v M1/adder2/adder_module/uut4/_2_/SN (HAxp5_ASAP7_75t_R)
  16.82  649.21 ^ M1/adder2/adder_module/uut4/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.80  673.01 ^ M1/adder2/adder_module/uut14/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.04  692.05 ^ M1/adder2/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  718.16 ^ M1/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.91  743.06 ^ M1/adder2/adder_module/uut24/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.60  770.66 ^ M1/adder2/adder_module/uut39/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  14.71  785.37 v adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  802.02 ^ adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  824.59 ^ adder2/adder_module/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.97  844.56 ^ adder2/adder_module/uut42/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  863.27 ^ adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.47  884.74 ^ adder2/adder_module/uut47/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  39.61  924.34 ^ adder2/adder_module/uut90/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  924.34 ^ P[31] (out)
         924.34   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -924.34   data arrival time
---------------------------------------------------------
        9075.66   slack (MET)


