;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17-Nov-15 10:26:07 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0E110000  	3601
0x0008	0x0CD10000  	3281
0x000C	0x0CD10000  	3281
0x0010	0x0CD10000  	3281
0x0014	0x0CD10000  	3281
0x0018	0x0CD10000  	3281
0x001C	0x0CD10000  	3281
0x0020	0x0CD10000  	3281
0x0024	0x0CD10000  	3281
0x0028	0x0CD10000  	3281
0x002C	0x0CD10000  	3281
0x0030	0x0CD10000  	3281
0x0034	0x0CD10000  	3281
0x0038	0x0CD10000  	3281
0x003C	0x0CD10000  	3281
0x0040	0x0CD10000  	3281
0x0044	0x0CD10000  	3281
0x0048	0x0CD10000  	3281
0x004C	0x0CD10000  	3281
0x0050	0x0CD10000  	3281
0x0054	0x0CD10000  	3281
0x0058	0x0CD10000  	3281
0x005C	0x0CD10000  	3281
0x0060	0x0CD10000  	3281
0x0064	0x0CD10000  	3281
0x0068	0x0CD10000  	3281
0x006C	0x0CD10000  	3281
0x0070	0x0CD10000  	3281
0x0074	0x0CD10000  	3281
0x0078	0x0CD10000  	3281
0x007C	0x0CD10000  	3281
0x0080	0x0CD10000  	3281
0x0084	0x0CD10000  	3281
0x0088	0x0CD90000  	3289
0x008C	0x0CD10000  	3281
0x0090	0x0CD10000  	3281
0x0094	0x0CD10000  	3281
0x0098	0x0CD10000  	3281
0x009C	0x0CD10000  	3281
0x00A0	0x0CD10000  	3281
0x00A4	0x0CD10000  	3281
0x00A8	0x0CD10000  	3281
0x00AC	0x0CD10000  	3281
0x00B0	0x0CD10000  	3281
0x00B4	0x0CD10000  	3281
0x00B8	0x0CD10000  	3281
0x00BC	0x0CD10000  	3281
0x00C0	0x0CD10000  	3281
0x00C4	0x0CD10000  	3281
0x00C8	0x0CD10000  	3281
0x00CC	0x0CD10000  	3281
0x00D0	0x0CD10000  	3281
0x00D4	0x0CD10000  	3281
0x00D8	0x0CD10000  	3281
0x00DC	0x0CD10000  	3281
0x00E0	0x0CD10000  	3281
0x00E4	0x0CD10000  	3281
0x00E8	0x0CD10000  	3281
0x00EC	0x0CD10000  	3281
0x00F0	0x0CD10000  	3281
0x00F4	0x0CD10000  	3281
0x00F8	0x0CD10000  	3281
0x00FC	0x0CD10000  	3281
0x0100	0x0CD10000  	3281
0x0104	0x0CD10000  	3281
0x0108	0x0CD10000  	3281
0x010C	0x0CD10000  	3281
0x0110	0x0CD10000  	3281
0x0114	0x0CD10000  	3281
0x0118	0x0CD10000  	3281
0x011C	0x0CD10000  	3281
0x0120	0x0CD10000  	3281
0x0124	0x0CD10000  	3281
0x0128	0x0CD10000  	3281
0x012C	0x0CD10000  	3281
; end of ____SysVT
_main:
;Ex_12.c, 36 :: 		void main()
0x0E10	0xF7FFFF86  BL	3360
0x0E14	0xF000F88A  BL	3884
0x0E18	0xF7FFFF78  BL	3340
0x0E1C	0xF000F846  BL	3756
;Ex_12.c, 38 :: 		unsigned int adc1_data = 0;
;Ex_12.c, 39 :: 		unsigned int adc2_data = 0;
;Ex_12.c, 41 :: 		setup();
0x0E20	0xF7FFFF3A  BL	_setup+0
;Ex_12.c, 43 :: 		while(1)
L_main0:
;Ex_12.c, 45 :: 		set_ADC1_regular_conversions(enable);
0x0E24	0x2101    MOVS	R1, #1
0x0E26	0x4817    LDR	R0, [PC, #92]
0x0E28	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 47 :: 		adc1_data = (adc_data & 0x00000FFF);
0x0E2A	0x4B17    LDR	R3, [PC, #92]
0x0E2C	0x6819    LDR	R1, [R3, #0]
0x0E2E	0xF64070FF  MOVW	R0, #4095
0x0E32	0xEA010200  AND	R2, R1, R0, LSL #0
;Ex_12.c, 48 :: 		adc2_data = ((adc_data & 0x0FFF0000) >> 16);
0x0E36	0x4618    MOV	R0, R3
0x0E38	0x6801    LDR	R1, [R0, #0]
0x0E3A	0x4814    LDR	R0, [PC, #80]
0x0E3C	0xEA010000  AND	R0, R1, R0, LSL #0
0x0E40	0x0C00    LSRS	R0, R0, #16
; adc2_data start address is: 36 (R9)
0x0E42	0xFA1FF980  UXTH	R9, R0
;Ex_12.c, 50 :: 		lcd_print(1, 2, adc1_data);
0x0E46	0xB292    UXTH	R2, R2
0x0E48	0x2102    MOVS	R1, #2
0x0E4A	0x2001    MOVS	R0, #1
0x0E4C	0xF7FFFE96  BL	_lcd_print+0
;Ex_12.c, 51 :: 		lcd_print(13, 2, adc2_data);
0x0E50	0xFA1FF289  UXTH	R2, R9
0x0E54	0x2102    MOVS	R1, #2
0x0E56	0x200D    MOVS	R0, #13
0x0E58	0xF7FFFE90  BL	_lcd_print+0
;Ex_12.c, 53 :: 		GPIOC_pin_low(13);
0x0E5C	0x480C    LDR	R0, [PC, #48]
0x0E5E	0x6800    LDR	R0, [R0, #0]
0x0E60	0xF4405100  ORR	R1, R0, #8192
0x0E64	0x480A    LDR	R0, [PC, #40]
0x0E66	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 54 :: 		delay_ms(90);
0x0E68	0xF645470F  MOVW	R7, #23567
0x0E6C	0xF2C0070C  MOVT	R7, #12
L_main2:
0x0E70	0x1E7F    SUBS	R7, R7, #1
0x0E72	0xD1FD    BNE	L_main2
0x0E74	0xBF00    NOP
0x0E76	0xBF00    NOP
0x0E78	0xBF00    NOP
0x0E7A	0xBF00    NOP
0x0E7C	0xBF00    NOP
;Ex_12.c, 55 :: 		};
0x0E7E	0xE7D1    B	L_main0
; adc2_data end address is: 36 (R9)
;Ex_12.c, 56 :: 		}
L_end_main:
L__main_end_loop:
0x0E80	0xE7FE    B	L__main_end_loop
0x0E82	0xBF00    NOP
0x0E84	0x81584224  	ADC1_CR2bits+0
0x0E88	0x00002000  	adc_data+0
0x0E8C	0x00000FFF  	#268369920
0x0E90	0x10144001  	GPIOC_BRR+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0C84	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0C86	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0C8A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0C8E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0C92	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0C94	0xB001    ADD	SP, SP, #4
0x0C96	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0BF8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0BFA	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0BFE	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0C02	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0C06	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0C08	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0C0C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0C0E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0C10	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0C12	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0C16	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0C1A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0C1C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0C20	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0C22	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0C24	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0C28	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0C2C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0C2E	0xB001    ADD	SP, SP, #4
0x0C30	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_12.c, 59 :: 		void setup()
0x0C98	0xB081    SUB	SP, SP, #4
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
;Ex_12.c, 61 :: 		GPIO_init();
0x0C9E	0xF7FFFE05  BL	_GPIO_init+0
;Ex_12.c, 62 :: 		ADC_init();
0x0CA2	0xF7FFFE37  BL	_ADC_init+0
;Ex_12.c, 63 :: 		LCD_Init();
0x0CA6	0xF7FFFE43  BL	_Lcd_Init+0
;Ex_12.c, 65 :: 		LCD_Cmd(_LCD_CLEAR);
0x0CAA	0x2001    MOVS	R0, #1
0x0CAC	0xF7FFFD2A  BL	_Lcd_Cmd+0
;Ex_12.c, 66 :: 		LCD_Cmd(_LCD_CURSOR_OFF);
0x0CB0	0x200C    MOVS	R0, #12
0x0CB2	0xF7FFFD27  BL	_Lcd_Cmd+0
;Ex_12.c, 68 :: 		lcd_out(1, 1, "CH00        CH01");
0x0CB6	0x4805    LDR	R0, [PC, #20]
0x0CB8	0x4602    MOV	R2, R0
0x0CBA	0x2101    MOVS	R1, #1
0x0CBC	0x2001    MOVS	R0, #1
0x0CBE	0xF7FFFDBB  BL	_Lcd_Out+0
;Ex_12.c, 69 :: 		}
L_end_setup:
0x0CC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC6	0xB001    ADD	SP, SP, #4
0x0CC8	0x4770    BX	LR
0x0CCA	0xBF00    NOP
0x0CCC	0x00042000  	?lstr1_Ex_12+0
; end of _setup
_GPIO_init:
;Ex_12.c, 72 :: 		void GPIO_init()
;Ex_12.c, 74 :: 		enable_GPIOA(enable);
0x08AC	0x2101    MOVS	R1, #1
0x08AE	0x4814    LDR	R0, [PC, #80]
0x08B0	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 75 :: 		enable_GPIOB(enable);
0x08B2	0x4814    LDR	R0, [PC, #80]
0x08B4	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 76 :: 		enable_GPIOC(enable);
0x08B6	0x4814    LDR	R0, [PC, #80]
0x08B8	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 77 :: 		setup_GPIOA(0, analog_input);
0x08BA	0x4814    LDR	R0, [PC, #80]
0x08BC	0x6801    LDR	R1, [R0, #0]
0x08BE	0xF06F000F  MVN	R0, #15
0x08C2	0x4001    ANDS	R1, R0
0x08C4	0x4811    LDR	R0, [PC, #68]
0x08C6	0x6001    STR	R1, [R0, #0]
0x08C8	0x4810    LDR	R0, [PC, #64]
0x08CA	0x6801    LDR	R1, [R0, #0]
0x08CC	0x480F    LDR	R0, [PC, #60]
0x08CE	0x6001    STR	R1, [R0, #0]
L_GPIO_init13:
;Ex_12.c, 78 :: 		setup_GPIOA(1, analog_input);
0x08D0	0x480E    LDR	R0, [PC, #56]
0x08D2	0x6800    LDR	R0, [R0, #0]
0x08D4	0xF000010F  AND	R1, R0, #15
0x08D8	0x480C    LDR	R0, [PC, #48]
0x08DA	0x6001    STR	R1, [R0, #0]
0x08DC	0x480B    LDR	R0, [PC, #44]
0x08DE	0x6801    LDR	R1, [R0, #0]
0x08E0	0x480A    LDR	R0, [PC, #40]
0x08E2	0x6001    STR	R1, [R0, #0]
L_GPIO_init26:
;Ex_12.c, 79 :: 		setup_GPIOC(13, (GPIO_PP_output | output_mode_low_speed));
L_GPIO_init33:
0x08E4	0x480A    LDR	R0, [PC, #40]
0x08E6	0x6801    LDR	R1, [R0, #0]
0x08E8	0xF46F0070  MVN	R0, #15728640
0x08EC	0x4001    ANDS	R1, R0
0x08EE	0x4808    LDR	R0, [PC, #32]
0x08F0	0x6001    STR	R1, [R0, #0]
0x08F2	0x4807    LDR	R0, [PC, #28]
0x08F4	0x6800    LDR	R0, [R0, #0]
0x08F6	0xF4401100  ORR	R1, R0, #2097152
0x08FA	0x4805    LDR	R0, [PC, #20]
0x08FC	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 80 :: 		}
L_end_GPIO_init:
0x08FE	0x4770    BX	LR
0x0900	0x03084242  	RCC_APB2ENRbits+0
0x0904	0x030C4242  	RCC_APB2ENRbits+0
0x0908	0x03104242  	RCC_APB2ENRbits+0
0x090C	0x08004001  	GPIOA_CRL+0
0x0910	0x10044001  	GPIOC_CRH+0
; end of _GPIO_init
_ADC_init:
;Ex_12.c, 83 :: 		void ADC_init()
0x0914	0xB081    SUB	SP, SP, #4
0x0916	0xF8CDE000  STR	LR, [SP, #0]
;Ex_12.c, 85 :: 		setup_ADC1();
0x091A	0xF7FFFE71  BL	_setup_ADC1+0
;Ex_12.c, 86 :: 		setup_ADC2();
0x091E	0xF7FFFDEB  BL	_setup_ADC2+0
;Ex_12.c, 87 :: 		setup_common_ADC_settings();
0x0922	0xF7FFFDC5  BL	_setup_common_ADC_settings+0
;Ex_12.c, 88 :: 		}
L_end_ADC_init:
0x0926	0xF8DDE000  LDR	LR, [SP, #0]
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
; end of _ADC_init
_setup_ADC1:
;Ex_12.c, 91 :: 		void setup_ADC1()
;Ex_12.c, 93 :: 		ADC1_Enable();
0x0600	0x2101    MOVS	R1, #1
0x0602	0x4831    LDR	R0, [PC, #196]
0x0604	0x6001    STR	R1, [R0, #0]
0x0606	0x4831    LDR	R0, [PC, #196]
0x0608	0x6001    STR	R1, [R0, #0]
0x060A	0x2200    MOVS	R2, #0
0x060C	0x482F    LDR	R0, [PC, #188]
0x060E	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 94 :: 		clr_ADC1_settings();
0x0610	0x2100    MOVS	R1, #0
0x0612	0x482F    LDR	R0, [PC, #188]
0x0614	0x6001    STR	R1, [R0, #0]
0x0616	0x2100    MOVS	R1, #0
0x0618	0x482E    LDR	R0, [PC, #184]
0x061A	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 95 :: 		set_ADC1_data_alignment(right_alignment);
0x061C	0x482E    LDR	R0, [PC, #184]
0x061E	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 96 :: 		set_ADC1_scan_conversion_mode(disable);
0x0620	0x482E    LDR	R0, [PC, #184]
0x0622	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 97 :: 		set_ADC1_continuous_conversion_mode(disable);
0x0624	0x482E    LDR	R0, [PC, #184]
0x0626	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 98 :: 		set_ADC1_sample_time(sample_time_41_5_cycles, 0);
0x0628	0x482E    LDR	R0, [PC, #184]
0x062A	0x6801    LDR	R1, [R0, #0]
0x062C	0xF06F0007  MVN	R0, #7
0x0630	0x4001    ANDS	R1, R0
0x0632	0x482C    LDR	R0, [PC, #176]
0x0634	0x6001    STR	R1, [R0, #0]
0x0636	0x482B    LDR	R0, [PC, #172]
0x0638	0x6800    LDR	R0, [R0, #0]
0x063A	0xF0400104  ORR	R1, R0, #4
0x063E	0x4829    LDR	R0, [PC, #164]
0x0640	0x6001    STR	R1, [R0, #0]
L_setup_ADC153:
;Ex_12.c, 99 :: 		set_ADC1_external_trigger_regular_conversion_edge(SWSTART_trigger);
0x0642	0x2101    MOVS	R1, #1
0x0644	0x4828    LDR	R0, [PC, #160]
0x0646	0x6001    STR	R1, [R0, #0]
0x0648	0x4822    LDR	R0, [PC, #136]
0x064A	0x6801    LDR	R1, [R0, #0]
0x064C	0xF46F2060  MVN	R0, #917504
0x0650	0x4001    ANDS	R1, R0
0x0652	0x4820    LDR	R0, [PC, #128]
0x0654	0x6001    STR	R1, [R0, #0]
0x0656	0x481F    LDR	R0, [PC, #124]
0x0658	0x6800    LDR	R0, [R0, #0]
0x065A	0xF4402160  ORR	R1, R0, #917504
0x065E	0x481D    LDR	R0, [PC, #116]
0x0660	0x6001    STR	R1, [R0, #0]
L_setup_ADC160:
;Ex_12.c, 100 :: 		set_ADC1_regular_number_of_conversions(1);
0x0662	0x4822    LDR	R0, [PC, #136]
0x0664	0x6801    LDR	R1, [R0, #0]
0x0666	0xF46F0070  MVN	R0, #15728640
0x066A	0x4001    ANDS	R1, R0
0x066C	0x481F    LDR	R0, [PC, #124]
0x066E	0x6001    STR	R1, [R0, #0]
0x0670	0x481E    LDR	R0, [PC, #120]
0x0672	0x6801    LDR	R1, [R0, #0]
0x0674	0x481D    LDR	R0, [PC, #116]
0x0676	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 101 :: 		set_ADC1_regular_sequence(1, 0);
0x0678	0x481D    LDR	R0, [PC, #116]
0x067A	0x6801    LDR	R1, [R0, #0]
0x067C	0xF06F001F  MVN	R0, #31
0x0680	0x4001    ANDS	R1, R0
0x0682	0x481B    LDR	R0, [PC, #108]
0x0684	0x6001    STR	R1, [R0, #0]
0x0686	0x481A    LDR	R0, [PC, #104]
0x0688	0x6801    LDR	R1, [R0, #0]
0x068A	0x4819    LDR	R0, [PC, #100]
0x068C	0x6001    STR	R1, [R0, #0]
L_setup_ADC170:
;Ex_12.c, 102 :: 		set_ADC1_regular_end_of_conversion_interrupt(enable);
0x068E	0x2101    MOVS	R1, #1
0x0690	0x4818    LDR	R0, [PC, #96]
0x0692	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 103 :: 		ADC1_calibrate();
0x0694	0x4818    LDR	R0, [PC, #96]
0x0696	0x6001    STR	R1, [R0, #0]
0x0698	0x4818    LDR	R0, [PC, #96]
0x069A	0x6001    STR	R1, [R0, #0]
L_setup_ADC176:
0x069C	0x4917    LDR	R1, [PC, #92]
0x069E	0x6808    LDR	R0, [R1, #0]
0x06A0	0xB100    CBZ	R0, L_setup_ADC177
0x06A2	0xE7FB    B	L_setup_ADC176
L_setup_ADC177:
;Ex_12.c, 104 :: 		start_ADC1();
0x06A4	0x2101    MOVS	R1, #1
0x06A6	0x4816    LDR	R0, [PC, #88]
0x06A8	0x6001    STR	R1, [R0, #0]
0x06AA	0xF2423727  MOVW	R7, #8999
0x06AE	0xF2C00700  MOVT	R7, #0
L_setup_ADC181:
0x06B2	0x1E7F    SUBS	R7, R7, #1
0x06B4	0xD1FD    BNE	L_setup_ADC181
0x06B6	0xBF00    NOP
0x06B8	0xBF00    NOP
0x06BA	0xBF00    NOP
0x06BC	0xBF00    NOP
0x06BE	0xBF00    NOP
0x06C0	0x2101    MOVS	R1, #1
0x06C2	0x480F    LDR	R0, [PC, #60]
0x06C4	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 105 :: 		}
L_end_setup_ADC1:
0x06C6	0x4770    BX	LR
0x06C8	0x03244242  	RCC_APB2ENRbits+0
0x06CC	0x01A44242  	RCC_APB2RSTRbits+0
0x06D0	0x24044001  	ADC1_CR1+0
0x06D4	0x24084001  	ADC1_CR2+0
0x06D8	0x812C4224  	ADC1_CR2bits+0
0x06DC	0x80A04224  	ADC1_CR1bits+0
0x06E0	0x81044224  	ADC1_CR2bits+0
0x06E4	0x24104001  	ADC1_SMPR2+0
0x06E8	0x81504224  	ADC1_CR2bits+0
0x06EC	0x242C4001  	ADC1_SQR1+0
0x06F0	0x24344001  	ADC1_SQR3+0
0x06F4	0x80944224  	ADC1_CR1bits+0
0x06F8	0x810C4224  	ADC1_CR2bits+0
0x06FC	0x81084224  	ADC1_CR2bits+0
0x0700	0x81004224  	ADC1_CR2bits+0
; end of _setup_ADC1
_setup_ADC2:
;Ex_12.c, 108 :: 		void setup_ADC2()
;Ex_12.c, 110 :: 		ADC2_Enable();
0x04F8	0x2101    MOVS	R1, #1
0x04FA	0x4832    LDR	R0, [PC, #200]
0x04FC	0x6001    STR	R1, [R0, #0]
0x04FE	0x4832    LDR	R0, [PC, #200]
0x0500	0x6001    STR	R1, [R0, #0]
0x0502	0x2200    MOVS	R2, #0
0x0504	0x4830    LDR	R0, [PC, #192]
0x0506	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 111 :: 		clr_ADC2_settings();
0x0508	0x2100    MOVS	R1, #0
0x050A	0x4830    LDR	R0, [PC, #192]
0x050C	0x6001    STR	R1, [R0, #0]
0x050E	0x2100    MOVS	R1, #0
0x0510	0x482F    LDR	R0, [PC, #188]
0x0512	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 112 :: 		set_ADC2_data_alignment(right_alignment);
0x0514	0x482F    LDR	R0, [PC, #188]
0x0516	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 113 :: 		set_ADC2_scan_conversion_mode(disable);
0x0518	0x482F    LDR	R0, [PC, #188]
0x051A	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 114 :: 		set_ADC2_continuous_conversion_mode(disable);
0x051C	0x482F    LDR	R0, [PC, #188]
0x051E	0x6002    STR	R2, [R0, #0]
;Ex_12.c, 115 :: 		set_ADC2_sample_time(sample_time_41_5_cycles, 1);
0x0520	0x482F    LDR	R0, [PC, #188]
0x0522	0x6801    LDR	R1, [R0, #0]
0x0524	0xF46F0000  MVN	R0, #8388608
0x0528	0x4001    ANDS	R1, R0
0x052A	0x482D    LDR	R0, [PC, #180]
0x052C	0x6001    STR	R1, [R0, #0]
0x052E	0x482C    LDR	R0, [PC, #176]
0x0530	0x6800    LDR	R0, [R0, #0]
0x0532	0xF0400120  ORR	R1, R0, #32
0x0536	0x482A    LDR	R0, [PC, #168]
0x0538	0x6001    STR	R1, [R0, #0]
L_setup_ADC295:
;Ex_12.c, 116 :: 		set_ADC2_external_trigger_regular_conversion_edge(SWSTART_trigger);
0x053A	0x2101    MOVS	R1, #1
0x053C	0x4829    LDR	R0, [PC, #164]
0x053E	0x6001    STR	R1, [R0, #0]
0x0540	0x4823    LDR	R0, [PC, #140]
0x0542	0x6801    LDR	R1, [R0, #0]
0x0544	0xF46F2060  MVN	R0, #917504
0x0548	0x4001    ANDS	R1, R0
0x054A	0x4821    LDR	R0, [PC, #132]
0x054C	0x6001    STR	R1, [R0, #0]
0x054E	0x4820    LDR	R0, [PC, #128]
0x0550	0x6800    LDR	R0, [R0, #0]
0x0552	0xF4402160  ORR	R1, R0, #917504
0x0556	0x481E    LDR	R0, [PC, #120]
0x0558	0x6001    STR	R1, [R0, #0]
L_setup_ADC2102:
;Ex_12.c, 117 :: 		set_ADC2_regular_number_of_conversions(1);
0x055A	0x4823    LDR	R0, [PC, #140]
0x055C	0x6801    LDR	R1, [R0, #0]
0x055E	0xF46F0070  MVN	R0, #15728640
0x0562	0x4001    ANDS	R1, R0
0x0564	0x4820    LDR	R0, [PC, #128]
0x0566	0x6001    STR	R1, [R0, #0]
0x0568	0x481F    LDR	R0, [PC, #124]
0x056A	0x6801    LDR	R1, [R0, #0]
0x056C	0x481E    LDR	R0, [PC, #120]
0x056E	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 118 :: 		set_ADC2_regular_sequence(1, 1);
0x0570	0x481E    LDR	R0, [PC, #120]
0x0572	0x6801    LDR	R1, [R0, #0]
0x0574	0xF06F001F  MVN	R0, #31
0x0578	0x4001    ANDS	R1, R0
0x057A	0x481C    LDR	R0, [PC, #112]
0x057C	0x6001    STR	R1, [R0, #0]
0x057E	0x481B    LDR	R0, [PC, #108]
0x0580	0x6800    LDR	R0, [R0, #0]
0x0582	0xF0400101  ORR	R1, R0, #1
0x0586	0x4819    LDR	R0, [PC, #100]
0x0588	0x6001    STR	R1, [R0, #0]
L_setup_ADC2112:
;Ex_12.c, 119 :: 		set_ADC2_regular_end_of_conversion_interrupt(enable);
0x058A	0x2101    MOVS	R1, #1
0x058C	0x4818    LDR	R0, [PC, #96]
0x058E	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 120 :: 		ADC2_calibrate();
0x0590	0x4818    LDR	R0, [PC, #96]
0x0592	0x6001    STR	R1, [R0, #0]
0x0594	0x4818    LDR	R0, [PC, #96]
0x0596	0x6001    STR	R1, [R0, #0]
L_setup_ADC2118:
0x0598	0x4917    LDR	R1, [PC, #92]
0x059A	0x6808    LDR	R0, [R1, #0]
0x059C	0xB100    CBZ	R0, L_setup_ADC2119
0x059E	0xE7FB    B	L_setup_ADC2118
L_setup_ADC2119:
;Ex_12.c, 121 :: 		start_ADC2();
0x05A0	0x2101    MOVS	R1, #1
0x05A2	0x4816    LDR	R0, [PC, #88]
0x05A4	0x6001    STR	R1, [R0, #0]
0x05A6	0xF2423727  MOVW	R7, #8999
0x05AA	0xF2C00700  MOVT	R7, #0
0x05AE	0xBF00    NOP
0x05B0	0xBF00    NOP
L_setup_ADC2123:
0x05B2	0x1E7F    SUBS	R7, R7, #1
0x05B4	0xD1FD    BNE	L_setup_ADC2123
0x05B6	0xBF00    NOP
0x05B8	0xBF00    NOP
0x05BA	0xBF00    NOP
0x05BC	0x2101    MOVS	R1, #1
0x05BE	0x480F    LDR	R0, [PC, #60]
0x05C0	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 122 :: 		}
L_end_setup_ADC2:
0x05C2	0x4770    BX	LR
0x05C4	0x03284242  	RCC_APB2ENRbits+0
0x05C8	0x01A84242  	RCC_APB2RSTRbits+0
0x05CC	0x28044001  	ADC2_CR1+0
0x05D0	0x28084001  	ADC2_CR2+0
0x05D4	0x012C4225  	ADC2_CR2bits+0
0x05D8	0x00A04225  	ADC2_CR1bits+0
0x05DC	0x01044225  	ADC2_CR2bits+0
0x05E0	0x28104001  	ADC2_SMPR2+0
0x05E4	0x01504225  	ADC2_CR2bits+0
0x05E8	0x282C4001  	ADC2_SQR1+0
0x05EC	0x28344001  	ADC2_SQR3+0
0x05F0	0x00944225  	ADC2_CR1bits+0
0x05F4	0x010C4225  	ADC2_CR2bits+0
0x05F8	0x01084225  	ADC2_CR2bits+0
0x05FC	0x01004225  	ADC2_CR2bits+0
; end of _setup_ADC2
_setup_common_ADC_settings:
;Ex_12.c, 125 :: 		void setup_common_ADC_settings()
0x04B0	0xB081    SUB	SP, SP, #4
0x04B2	0xF8CDE000  STR	LR, [SP, #0]
;Ex_12.c, 127 :: 		set_ADC1_DMA(enable);
0x04B6	0x2101    MOVS	R1, #1
0x04B8	0x480C    LDR	R0, [PC, #48]
0x04BA	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 128 :: 		set_ADC_mode(regular_simultaneous_mode_only);
0x04BC	0x480C    LDR	R0, [PC, #48]
0x04BE	0x6801    LDR	R1, [R0, #0]
0x04C0	0xF46F2070  MVN	R0, #983040
0x04C4	0x4001    ANDS	R1, R0
0x04C6	0x480A    LDR	R0, [PC, #40]
0x04C8	0x6001    STR	R1, [R0, #0]
0x04CA	0x4809    LDR	R0, [PC, #36]
0x04CC	0x6800    LDR	R0, [R0, #0]
0x04CE	0xF44021C0  ORR	R1, R0, #393216
0x04D2	0x4807    LDR	R0, [PC, #28]
0x04D4	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 129 :: 		NVIC_IntEnable(IVT_INT_ADC1_2);
0x04D6	0xF2400022  MOVW	R0, #34
0x04DA	0xF7FFFE29  BL	_NVIC_IntEnable+0
;Ex_12.c, 130 :: 		EnableInterrupts();
0x04DE	0xF7FFFE63  BL	_EnableInterrupts+0
;Ex_12.c, 131 :: 		}
L_end_setup_common_ADC_settings:
0x04E2	0xF8DDE000  LDR	LR, [SP, #0]
0x04E6	0xB001    ADD	SP, SP, #4
0x04E8	0x4770    BX	LR
0x04EA	0xBF00    NOP
0x04EC	0x81204224  	ADC1_CR2bits+0
0x04F0	0x24044001  	ADC1_CR1+0
; end of _setup_common_ADC_settings
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x0132	0x2804    CMP	R0, #4
0x0134	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0x6809    LDR	R1, [R1, #0]
0x013A	0xF4413280  ORR	R2, R1, #65536
0x013E	0x4917    LDR	R1, [PC, #92]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x0142	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x0144	0x2805    CMP	R0, #5
0x0146	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x0148	0x4914    LDR	R1, [PC, #80]
0x014A	0x6809    LDR	R1, [R1, #0]
0x014C	0xF4413200  ORR	R2, R1, #131072
0x0150	0x4912    LDR	R1, [PC, #72]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x0154	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x0156	0x2806    CMP	R0, #6
0x0158	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x015A	0x4910    LDR	R1, [PC, #64]
0x015C	0x6809    LDR	R1, [R1, #0]
0x015E	0xF4412280  ORR	R2, R1, #262144
0x0162	0x490E    LDR	R1, [PC, #56]
0x0164	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0166	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0168	0x280F    CMP	R0, #15
0x016A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x016C	0x490C    LDR	R1, [PC, #48]
0x016E	0x6809    LDR	R1, [R1, #0]
0x0170	0xF0410202  ORR	R2, R1, #2
0x0174	0x490A    LDR	R1, [PC, #40]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0178	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x017A	0x2810    CMP	R0, #16
0x017C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x017E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0182	0x0961    LSRS	R1, R4, #5
0x0184	0x008A    LSLS	R2, R1, #2
0x0186	0x4907    LDR	R1, [PC, #28]
0x0188	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x018A	0xF004021F  AND	R2, R4, #31
0x018E	0xF04F0101  MOV	R1, #1
0x0192	0x4091    LSLS	R1, R2
0x0194	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0xED24E000  	NVIC_SHCSR+0
0x01A0	0xE010E000  	NVIC_SYSTICKCSR+0
0x01A4	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x01A8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x01AA	0xF3EF8C10  MRS	R12, #16
0x01AE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x01B0	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x01B2	0xB001    ADD	SP, SP, #4
0x01B4	0x4770    BX	LR
; end of _EnableInterrupts
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x0930	0xB086    SUB	SP, SP, #24
0x0932	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0936	0xF640400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x093A	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x093E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x0942	0xEA4F0181  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0946	0x4A85    LDR	R2, [PC, #532]
0x0948	0xB289    UXTH	R1, R1
0x094A	0xF7FFFC89  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x094E	0xF640400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x0952	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0956	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x095A	0xEA4F0141  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x095E	0x4A7F    LDR	R2, [PC, #508]
0x0960	0xB289    UXTH	R1, R1
0x0962	0xF7FFFC7D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0966	0xF640400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x096A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x096E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0972	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0976	0x4A79    LDR	R2, [PC, #484]
0x0978	0xB289    UXTH	R1, R1
0x097A	0xF7FFFC71  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x097E	0xF640400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0982	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0986	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x098A	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x098E	0x4A73    LDR	R2, [PC, #460]
0x0990	0xB289    UXTH	R1, R1
0x0992	0xF7FFFC65  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0996	0xF640400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x099A	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x099E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x09A2	0xEA4F3181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x09A6	0x4A6D    LDR	R2, [PC, #436]
0x09A8	0xB289    UXTH	R1, R1
0x09AA	0xF7FFFC59  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x09AE	0xF640400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x09B2	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x09B6	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x09BA	0xEA4F31C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x09BE	0x4A67    LDR	R2, [PC, #412]
0x09C0	0xB289    UXTH	R1, R1
0x09C2	0xF7FFFC4D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x09C6	0x2100    MOVS	R1, #0
0x09C8	0xB249    SXTB	R1, R1
0x09CA	0x4865    LDR	R0, [PC, #404]
0x09CC	0x9005    STR	R0, [SP, #20]
0x09CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x09D0	0x4864    LDR	R0, [PC, #400]
0x09D2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x09D4	0x4864    LDR	R0, [PC, #400]
0x09D6	0x9004    STR	R0, [SP, #16]
0x09D8	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x09DA	0x4864    LDR	R0, [PC, #400]
0x09DC	0x9003    STR	R0, [SP, #12]
0x09DE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x09E0	0x4863    LDR	R0, [PC, #396]
0x09E2	0x9002    STR	R0, [SP, #8]
0x09E4	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x09E6	0x4863    LDR	R0, [PC, #396]
0x09E8	0x9001    STR	R0, [SP, #4]
0x09EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x09EC	0xF7FFFC2C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x09F0	0xF7FFFC2A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x09F4	0xF7FFFC28  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x09F8	0x2101    MOVS	R1, #1
0x09FA	0xB249    SXTB	R1, R1
0x09FC	0x485C    LDR	R0, [PC, #368]
0x09FE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0A00	0x9801    LDR	R0, [SP, #4]
0x0A02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0A04	0x9805    LDR	R0, [SP, #20]
0x0A06	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0A08	0xF7FFFD26  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0A0C	0x2100    MOVS	R1, #0
0x0A0E	0xB249    SXTB	R1, R1
0x0A10	0x4853    LDR	R0, [PC, #332]
0x0A12	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0A14	0xF7FFFC18  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0A18	0x2101    MOVS	R1, #1
0x0A1A	0xB249    SXTB	R1, R1
0x0A1C	0x4850    LDR	R0, [PC, #320]
0x0A1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0A20	0xF7FFFD1A  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0A24	0x2100    MOVS	R1, #0
0x0A26	0xB249    SXTB	R1, R1
0x0A28	0x484D    LDR	R0, [PC, #308]
0x0A2A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0A2C	0xF7FFFC0C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0A30	0x2101    MOVS	R1, #1
0x0A32	0xB249    SXTB	R1, R1
0x0A34	0x484A    LDR	R0, [PC, #296]
0x0A36	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0A38	0xF7FFFD0E  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0A3C	0x2100    MOVS	R1, #0
0x0A3E	0xB249    SXTB	R1, R1
0x0A40	0x4847    LDR	R0, [PC, #284]
0x0A42	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0A44	0xF7FFFC00  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0A48	0x2100    MOVS	R1, #0
0x0A4A	0xB249    SXTB	R1, R1
0x0A4C	0x4849    LDR	R0, [PC, #292]
0x0A4E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0A50	0x2101    MOVS	R1, #1
0x0A52	0xB249    SXTB	R1, R1
0x0A54	0x9805    LDR	R0, [SP, #20]
0x0A56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0A58	0xF7FFFCFE  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0A5C	0x2100    MOVS	R1, #0
0x0A5E	0xB249    SXTB	R1, R1
0x0A60	0x483F    LDR	R0, [PC, #252]
0x0A62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0A64	0xF7FFFBF0  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0A68	0x2101    MOVS	R1, #1
0x0A6A	0xB249    SXTB	R1, R1
0x0A6C	0x483C    LDR	R0, [PC, #240]
0x0A6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0A70	0xF7FFFCF2  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0A74	0x2100    MOVS	R1, #0
0x0A76	0xB249    SXTB	R1, R1
0x0A78	0x4839    LDR	R0, [PC, #228]
0x0A7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0A7C	0x9802    LDR	R0, [SP, #8]
0x0A7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0A80	0x2101    MOVS	R1, #1
0x0A82	0xB249    SXTB	R1, R1
0x0A84	0x9804    LDR	R0, [SP, #16]
0x0A86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0A88	0x9805    LDR	R0, [SP, #20]
0x0A8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0A8C	0xF7FFFCE4  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0A90	0x2100    MOVS	R1, #0
0x0A92	0xB249    SXTB	R1, R1
0x0A94	0x4832    LDR	R0, [PC, #200]
0x0A96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0A98	0xF7FFFBD6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0A9C	0x2100    MOVS	R1, #0
0x0A9E	0xB249    SXTB	R1, R1
0x0AA0	0x4831    LDR	R0, [PC, #196]
0x0AA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0AA4	0x2101    MOVS	R1, #1
0x0AA6	0xB249    SXTB	R1, R1
0x0AA8	0x9801    LDR	R0, [SP, #4]
0x0AAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0AAC	0x9805    LDR	R0, [SP, #20]
0x0AAE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0AB0	0xF7FFFCD2  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0AB4	0x2100    MOVS	R1, #0
0x0AB6	0xB249    SXTB	R1, R1
0x0AB8	0x4829    LDR	R0, [PC, #164]
0x0ABA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0ABC	0x9801    LDR	R0, [SP, #4]
0x0ABE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0AC0	0x2101    MOVS	R1, #1
0x0AC2	0xB249    SXTB	R1, R1
0x0AC4	0x9805    LDR	R0, [SP, #20]
0x0AC6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0AC8	0xF7FFFCC6  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0ACC	0x2100    MOVS	R1, #0
0x0ACE	0xB249    SXTB	R1, R1
0x0AD0	0x4823    LDR	R0, [PC, #140]
0x0AD2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0AD4	0xF7FFFBB8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0AD8	0x2101    MOVS	R1, #1
0x0ADA	0xB249    SXTB	R1, R1
0x0ADC	0x4820    LDR	R0, [PC, #128]
0x0ADE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0AE0	0xF7FFFCBA  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0AE4	0x2100    MOVS	R1, #0
0x0AE6	0xB249    SXTB	R1, R1
0x0AE8	0x481D    LDR	R0, [PC, #116]
0x0AEA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0AEC	0x2101    MOVS	R1, #1
0x0AEE	0xB249    SXTB	R1, R1
0x0AF0	0x9801    LDR	R0, [SP, #4]
0x0AF2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0AF4	0x9805    LDR	R0, [SP, #20]
0x0AF6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0AF8	0xF7FFFCAE  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0AFC	0x2100    MOVS	R1, #0
0x0AFE	0xB249    SXTB	R1, R1
0x0B00	0x4817    LDR	R0, [PC, #92]
0x0B02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0B04	0xF7FFFBA0  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0B08	0x2100    MOVS	R1, #0
0x0B0A	0xB249    SXTB	R1, R1
0x0B0C	0x4819    LDR	R0, [PC, #100]
0x0B0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0B10	0x2101    MOVS	R1, #1
0x0B12	0xB249    SXTB	R1, R1
0x0B14	0x9805    LDR	R0, [SP, #20]
0x0B16	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0B18	0xF7FFFC9E  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0B1C	0x2100    MOVS	R1, #0
0x0B1E	0xB249    SXTB	R1, R1
0x0B20	0x480F    LDR	R0, [PC, #60]
0x0B22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0B24	0x2101    MOVS	R1, #1
0x0B26	0xB249    SXTB	R1, R1
0x0B28	0x9804    LDR	R0, [SP, #16]
0x0B2A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0B2C	0x9803    LDR	R0, [SP, #12]
0x0B2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0B30	0x9802    LDR	R0, [SP, #8]
0x0B32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0B34	0x9801    LDR	R0, [SP, #4]
0x0B36	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0B38	0x9805    LDR	R0, [SP, #20]
0x0B3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0B3C	0xF7FFFC8C  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0B40	0x2100    MOVS	R1, #0
0x0B42	0xB249    SXTB	R1, R1
0x0B44	0x4806    LDR	R0, [PC, #24]
0x0B46	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0B48	0xF7FFFB7E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0B4C	0x2101    MOVS	R1, #1
0x0B4E	0xB249    SXTB	R1, R1
0x0B50	0x4809    LDR	R0, [PC, #36]
0x0B52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0B54	0xF8DDE000  LDR	LR, [SP, #0]
0x0B58	0xB006    ADD	SP, SP, #24
0x0B5A	0x4770    BX	LR
0x0B5C	0x00140008  	#524308
0x0B60	0x81884221  	LCD_EN+0
0x0B64	0x81844221  	LCD_RS+0
0x0B68	0x81BC4221  	LCD_D7+0
0x0B6C	0x81B84221  	LCD_D6+0
0x0B70	0x81B44221  	LCD_D5+0
0x0B74	0x81B04221  	LCD_D4+0
0x0B78	0x02A02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0260	0xB081    SUB	SP, SP, #4
0x0262	0xF8CDE000  STR	LR, [SP, #0]
0x0266	0xB28C    UXTH	R4, R1
0x0268	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x026A	0x4B77    LDR	R3, [PC, #476]
0x026C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0270	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0272	0x4618    MOV	R0, R3
0x0274	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0278	0xF1B40FFF  CMP	R4, #255
0x027C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x027E	0x4B73    LDR	R3, [PC, #460]
0x0280	0x429D    CMP	R5, R3
0x0282	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0284	0xF04F3333  MOV	R3, #858993459
0x0288	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x028A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x028C	0x2D42    CMP	R5, #66
0x028E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0290	0xF04F3344  MOV	R3, #1145324612
0x0294	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0296	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0298	0xF64F73FF  MOVW	R3, #65535
0x029C	0x429C    CMP	R4, R3
0x029E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x02A0	0x4B6A    LDR	R3, [PC, #424]
0x02A2	0x429D    CMP	R5, R3
0x02A4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x02A6	0xF04F3333  MOV	R3, #858993459
0x02AA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x02AC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02AE	0xF04F3333  MOV	R3, #858993459
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x02B4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02B6	0x2D42    CMP	R5, #66
0x02B8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02BA	0xF04F3344  MOV	R3, #1145324612
0x02BE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02C0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02C2	0xF04F3344  MOV	R3, #1145324612
0x02C6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02C8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02CA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02CC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02CE	0xF0050301  AND	R3, R5, #1
0x02D2	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02D4	0x2100    MOVS	R1, #0
0x02D6	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02D8	0xF0050302  AND	R3, R5, #2
0x02DC	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02DE	0xF40573C0  AND	R3, R5, #384
0x02E2	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x02E4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02E6	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x02E8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x02EA	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x02EC	0xF0050304  AND	R3, R5, #4
0x02F0	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x02F2	0xF0050320  AND	R3, R5, #32
0x02F6	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x02F8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02FA	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x02FC	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x02FE	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0300	0xF0050308  AND	R3, R5, #8
0x0304	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0306	0xF0050320  AND	R3, R5, #32
0x030A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x030C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x030E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0310	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0312	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0314	0x4B4E    LDR	R3, [PC, #312]
0x0316	0xEA050303  AND	R3, R5, R3, LSL #0
0x031A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x031C	0x2003    MOVS	R0, #3
0x031E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0320	0xF4057300  AND	R3, R5, #512
0x0324	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0326	0x2002    MOVS	R0, #2
0x0328	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x032A	0xF4056380  AND	R3, R5, #1024
0x032E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0330	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0332	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0334	0xF005030C  AND	R3, R5, #12
0x0338	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x033A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x033C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x033E	0xF00403FF  AND	R3, R4, #255
0x0342	0xB29B    UXTH	R3, R3
0x0344	0x2B00    CMP	R3, #0
0x0346	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0348	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x034A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x034C	0xFA1FF884  UXTH	R8, R4
0x0350	0x4632    MOV	R2, R6
0x0352	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0354	0x2808    CMP	R0, #8
0x0356	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0360	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0368	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0376	0xFA01F305  LSL	R3, R1, R5
0x037A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x037E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0380	0xF4067381  AND	R3, R6, #258
0x0384	0xF5B37F81  CMP	R3, #258
0x0388	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x038A	0xF2020414  ADDW	R4, R2, #20
0x038E	0xF04F0301  MOV	R3, #1
0x0392	0x4083    LSLS	R3, R0
0x0394	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0396	0xF0060382  AND	R3, R6, #130
0x039A	0x2B82    CMP	R3, #130
0x039C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x039E	0xF2020410  ADDW	R4, R2, #16
0x03A2	0xF04F0301  MOV	R3, #1
0x03A6	0x4083    LSLS	R3, R0
0x03A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x03AA	0x462F    MOV	R7, R5
0x03AC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x03AE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x03B0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x03B2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03B4	0xFA1FF088  UXTH	R0, R8
0x03B8	0x460F    MOV	R7, R1
0x03BA	0x4631    MOV	R1, R6
0x03BC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03BE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03C0	0x460F    MOV	R7, R1
0x03C2	0x4629    MOV	R1, R5
0x03C4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03C6	0xF1B00FFF  CMP	R0, #255
0x03CA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03CC	0x1D33    ADDS	R3, R6, #4
0x03CE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03D2	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03D4	0x2A08    CMP	R2, #8
0x03D6	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03D8	0xF2020408  ADDW	R4, R2, #8
0x03DC	0xF04F0301  MOV	R3, #1
0x03E0	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x03E4	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x03E8	0x42A3    CMP	R3, R4
0x03EA	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x03EC	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x03EE	0xF04F030F  MOV	R3, #15
0x03F2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x03F4	0x43DB    MVN	R3, R3
0x03F6	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x03FA	0xFA07F305  LSL	R3, R7, R5
0x03FE	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0402	0xF4017381  AND	R3, R1, #258
0x0406	0xF5B37F81  CMP	R3, #258
0x040A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x040C	0xF2060514  ADDW	R5, R6, #20
0x0410	0xF2020408  ADDW	R4, R2, #8
0x0414	0xF04F0301  MOV	R3, #1
0x0418	0x40A3    LSLS	R3, R4
0x041A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x041C	0xF0010382  AND	R3, R1, #130
0x0420	0x2B82    CMP	R3, #130
0x0422	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0424	0xF2060510  ADDW	R5, R6, #16
0x0428	0xF2020408  ADDW	R4, R2, #8
0x042C	0xF04F0301  MOV	R3, #1
0x0430	0x40A3    LSLS	R3, R4
0x0432	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0434	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0436	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0438	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x043A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x043C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0440	0xF8DDE000  LDR	LR, [SP, #0]
0x0444	0xB001    ADD	SP, SP, #4
0x0446	0x4770    BX	LR
0x0448	0xFC00FFFF  	#-1024
0x044C	0x00140008  	#524308
0x0450	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x01B8	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x01BA	0x4919    LDR	R1, [PC, #100]
0x01BC	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01C0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01C2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x01C4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01C6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01C8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01CA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01CC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01CE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01D0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01D2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01D4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01D6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01D8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01DA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01DC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01DE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01E2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01E4	0x490F    LDR	R1, [PC, #60]
0x01E6	0x4288    CMP	R0, R1
0x01E8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x01EA	0x490F    LDR	R1, [PC, #60]
0x01EC	0x4288    CMP	R0, R1
0x01EE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x01F0	0x490E    LDR	R1, [PC, #56]
0x01F2	0x4288    CMP	R0, R1
0x01F4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01F6	0x490E    LDR	R1, [PC, #56]
0x01F8	0x4288    CMP	R0, R1
0x01FA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x01FC	0x490D    LDR	R1, [PC, #52]
0x01FE	0x4288    CMP	R0, R1
0x0200	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0202	0x490D    LDR	R1, [PC, #52]
0x0204	0x4288    CMP	R0, R1
0x0206	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0208	0x490C    LDR	R1, [PC, #48]
0x020A	0x4288    CMP	R0, R1
0x020C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x020E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0210	0x490B    LDR	R1, [PC, #44]
0x0212	0x6809    LDR	R1, [R1, #0]
0x0214	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0218	0x4909    LDR	R1, [PC, #36]
0x021A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x021C	0xB001    ADD	SP, SP, #4
0x021E	0x4770    BX	LR
0x0220	0xFC00FFFF  	#-1024
0x0224	0x08004001  	#1073809408
0x0228	0x0C004001  	#1073810432
0x022C	0x10004001  	#1073811456
0x0230	0x14004001  	#1073812480
0x0234	0x18004001  	#1073813504
0x0238	0x1C004001  	#1073814528
0x023C	0x20004001  	#1073815552
0x0240	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0248	0xF24C175B  MOVW	R7, #49499
0x024C	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x0250	0x1E7F    SUBS	R7, R7, #1
0x0252	0xD1FD    BNE	L_Delay_5500us12
0x0254	0xBF00    NOP
0x0256	0xBF00    NOP
0x0258	0xBF00    NOP
0x025A	0xBF00    NOP
0x025C	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x025E	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0458	0xF2400708  MOVW	R7, #8
0x045C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0460	0x1E7F    SUBS	R7, R7, #1
0x0462	0xD1FD    BNE	L_Delay_1us0
0x0464	0xBF00    NOP
0x0466	0xBF00    NOP
0x0468	0xBF00    NOP
0x046A	0xBF00    NOP
0x046C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x046E	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x0704	0xB088    SUB	SP, SP, #32
0x0706	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x070A	0xF3C012C0  UBFX	R2, R0, #7, #1
0x070E	0x4929    LDR	R1, [PC, #164]
0x0710	0x9107    STR	R1, [SP, #28]
0x0712	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0714	0xF3C01280  UBFX	R2, R0, #6, #1
0x0718	0x4927    LDR	R1, [PC, #156]
0x071A	0x9106    STR	R1, [SP, #24]
0x071C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x071E	0xF3C01240  UBFX	R2, R0, #5, #1
0x0722	0x4926    LDR	R1, [PC, #152]
0x0724	0x9105    STR	R1, [SP, #20]
0x0726	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0728	0xF3C01200  UBFX	R2, R0, #4, #1
0x072C	0x4924    LDR	R1, [PC, #144]
0x072E	0x9104    STR	R1, [SP, #16]
0x0730	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0732	0x4A24    LDR	R2, [PC, #144]
0x0734	0x9203    STR	R2, [SP, #12]
0x0736	0x6811    LDR	R1, [R2, #0]
0x0738	0xF0810201  EOR	R2, R1, #1
0x073C	0x4922    LDR	R1, [PC, #136]
0x073E	0x9102    STR	R1, [SP, #8]
0x0740	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0742	0x2201    MOVS	R2, #1
0x0744	0xB252    SXTB	R2, R2
0x0746	0x4921    LDR	R1, [PC, #132]
0x0748	0x9101    STR	R1, [SP, #4]
0x074A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x074C	0xF7FFFE84  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0750	0x2200    MOVS	R2, #0
0x0752	0xB252    SXTB	R2, R2
0x0754	0x491D    LDR	R1, [PC, #116]
0x0756	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0758	0xF3C002C0  UBFX	R2, R0, #3, #1
0x075C	0x9907    LDR	R1, [SP, #28]
0x075E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0760	0xF3C00280  UBFX	R2, R0, #2, #1
0x0764	0x9906    LDR	R1, [SP, #24]
0x0766	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0768	0xF3C00240  UBFX	R2, R0, #1, #1
0x076C	0x9905    LDR	R1, [SP, #20]
0x076E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0770	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0774	0x9904    LDR	R1, [SP, #16]
0x0776	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0778	0x9903    LDR	R1, [SP, #12]
0x077A	0x460A    MOV	R2, R1
0x077C	0x6811    LDR	R1, [R2, #0]
0x077E	0xF0810201  EOR	R2, R1, #1
0x0782	0x9902    LDR	R1, [SP, #8]
0x0784	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0786	0x2201    MOVS	R2, #1
0x0788	0xB252    SXTB	R2, R2
0x078A	0x9901    LDR	R1, [SP, #4]
0x078C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x078E	0xF7FFFE63  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0792	0x2200    MOVS	R2, #0
0x0794	0xB252    SXTB	R2, R2
0x0796	0x490D    LDR	R1, [PC, #52]
0x0798	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x079A	0x9903    LDR	R1, [SP, #12]
0x079C	0x460A    MOV	R2, R1
0x079E	0x6811    LDR	R1, [R2, #0]
0x07A0	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x07A2	0xF7FFFD51  BL	_Delay_5500us+0
0x07A6	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x07A8	0xF7FFFE76  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x07AC	0xF8DDE000  LDR	LR, [SP, #0]
0x07B0	0xB008    ADD	SP, SP, #32
0x07B2	0x4770    BX	LR
0x07B4	0x81BC4221  	LCD_D7+0
0x07B8	0x81B84221  	LCD_D6+0
0x07BC	0x81B44221  	LCD_D5+0
0x07C0	0x81B04221  	LCD_D4+0
0x07C4	0x02A02200  	__Lib_Lcd_cmd_status+0
0x07C8	0x81844221  	LCD_RS+0
0x07CC	0x81884221  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0498	0xF24017C1  MOVW	R7, #449
0x049C	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x04A0	0x1E7F    SUBS	R7, R7, #1
0x04A2	0xD1FD    BNE	L_Delay_50us6
0x04A4	0xBF00    NOP
0x04A6	0xBF00    NOP
0x04A8	0xBF00    NOP
0x04AA	0xBF00    NOP
0x04AC	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04AE	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0838	0xB081    SUB	SP, SP, #4
0x083A	0xF8CDE000  STR	LR, [SP, #0]
0x083E	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x0840	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x0842	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0844	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0846	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0848	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x084A	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x084C	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x084E	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0850	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x0852	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0854	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0856	0x2801    CMP	R0, #1
0x0858	0xD0F3    BEQ	L_Lcd_Out13
0x085A	0x2802    CMP	R0, #2
0x085C	0xD0F3    BEQ	L_Lcd_Out14
0x085E	0x2803    CMP	R0, #3
0x0860	0xD0F3    BEQ	L_Lcd_Out15
0x0862	0x2804    CMP	R0, #4
0x0864	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0866	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0868	0x1E4B    SUBS	R3, R1, #1
0x086A	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x086C	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x086E	0xB2D8    UXTB	R0, R3
0x0870	0xF7FFFF48  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0874	0x2400    MOVS	R4, #0
0x0876	0xB264    SXTB	R4, R4
0x0878	0x4B0B    LDR	R3, [PC, #44]
0x087A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x087C	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x087E	0x462C    MOV	R4, R5
0x0880	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x0882	0x1963    ADDS	R3, R4, R5
0x0884	0x781B    LDRB	R3, [R3, #0]
0x0886	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0888	0x1963    ADDS	R3, R4, R5
0x088A	0x781B    LDRB	R3, [R3, #0]
0x088C	0xB2D8    UXTB	R0, R3
0x088E	0xF7FFFDEF  BL	_Lcd_Chr_CP+0
0x0892	0x1C6D    ADDS	R5, R5, #1
0x0894	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0896	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0898	0x2401    MOVS	R4, #1
0x089A	0xB264    SXTB	R4, R4
0x089C	0x4B02    LDR	R3, [PC, #8]
0x089E	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x08A0	0xF8DDE000  LDR	LR, [SP, #0]
0x08A4	0xB001    ADD	SP, SP, #4
0x08A6	0x4770    BX	LR
0x08A8	0x02A02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0470	0xB081    SUB	SP, SP, #4
0x0472	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x0476	0x2200    MOVS	R2, #0
0x0478	0xB252    SXTB	R2, R2
0x047A	0x4906    LDR	R1, [PC, #24]
0x047C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x047E	0xF000F941  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x0482	0x2201    MOVS	R2, #1
0x0484	0xB252    SXTB	R2, R2
0x0486	0x4903    LDR	R1, [PC, #12]
0x0488	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x048A	0xF8DDE000  LDR	LR, [SP, #0]
0x048E	0xB001    ADD	SP, SP, #4
0x0490	0x4770    BX	LR
0x0492	0xBF00    NOP
0x0494	0x02A02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_lcd_print:
;Ex_12.c, 134 :: 		void lcd_print(unsigned char x_pos, unsigned char y_pos, unsigned int value)
; value start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x0B7C	0xB082    SUB	SP, SP, #8
0x0B7E	0xF8CDE000  STR	LR, [SP, #0]
0x0B82	0xFA1FF882  UXTH	R8, R2
; value end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 4 (R1)
; value start address is: 32 (R8)
;Ex_12.c, 136 :: 		unsigned char tmp = 0;
;Ex_12.c, 138 :: 		tmp = (value / 1000);
0x0B86	0xF24033E8  MOVW	R3, #1000
0x0B8A	0xFBB8F3F3  UDIV	R3, R8, R3
;Ex_12.c, 139 :: 		lcd_chr(y_pos, x_pos, (tmp + 48));
0x0B8E	0xB2DB    UXTB	R3, R3
0x0B90	0x3330    ADDS	R3, #48
0x0B92	0xF88D1004  STRB	R1, [SP, #4]
0x0B96	0xB2DA    UXTB	R2, R3
0x0B98	0xB2C1    UXTB	R1, R0
; x_pos end address is: 0 (R0)
0x0B9A	0xF89D0004  LDRB	R0, [SP, #4]
; y_pos end address is: 4 (R1)
0x0B9E	0xF7FFFE17  BL	_Lcd_Chr+0
;Ex_12.c, 140 :: 		tmp = ((value / 100) % 10);
0x0BA2	0x2364    MOVS	R3, #100
0x0BA4	0xFBB8F5F3  UDIV	R5, R8, R3
0x0BA8	0xB2AD    UXTH	R5, R5
0x0BAA	0x240A    MOVS	R4, #10
0x0BAC	0xFBB5F3F4  UDIV	R3, R5, R4
0x0BB0	0xFB045313  MLS	R3, R4, R3, R5
;Ex_12.c, 141 :: 		lcd_chr_cp((tmp + 48));
0x0BB4	0xB2DB    UXTB	R3, R3
0x0BB6	0x3330    ADDS	R3, #48
0x0BB8	0xB2D8    UXTB	R0, R3
0x0BBA	0xF7FFFC59  BL	_Lcd_Chr_CP+0
;Ex_12.c, 142 :: 		tmp = ((value / 10) % 10);
0x0BBE	0x230A    MOVS	R3, #10
0x0BC0	0xFBB8F5F3  UDIV	R5, R8, R3
0x0BC4	0xB2AD    UXTH	R5, R5
0x0BC6	0x240A    MOVS	R4, #10
0x0BC8	0xFBB5F3F4  UDIV	R3, R5, R4
0x0BCC	0xFB045313  MLS	R3, R4, R3, R5
;Ex_12.c, 143 :: 		lcd_chr_cp((tmp + 48));
0x0BD0	0xB2DB    UXTB	R3, R3
0x0BD2	0x3330    ADDS	R3, #48
0x0BD4	0xB2D8    UXTB	R0, R3
0x0BD6	0xF7FFFC4B  BL	_Lcd_Chr_CP+0
;Ex_12.c, 144 :: 		tmp = (value % 10);
0x0BDA	0x240A    MOVS	R4, #10
0x0BDC	0xFBB8F3F4  UDIV	R3, R8, R4
0x0BE0	0xFB048313  MLS	R3, R4, R3, R8
; value end address is: 32 (R8)
;Ex_12.c, 145 :: 		lcd_chr_cp((tmp + 48));
0x0BE4	0xB2DB    UXTB	R3, R3
0x0BE6	0x3330    ADDS	R3, #48
0x0BE8	0xB2D8    UXTB	R0, R3
0x0BEA	0xF7FFFC41  BL	_Lcd_Chr_CP+0
;Ex_12.c, 146 :: 		}
L_end_lcd_print:
0x0BEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF2	0xB002    ADD	SP, SP, #8
0x0BF4	0x4770    BX	LR
; end of _lcd_print
_Lcd_Chr:
;__Lib_Lcd.c, 58 :: 		
; out_char start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x07D0	0xB081    SUB	SP, SP, #4
0x07D2	0xF8CDE000  STR	LR, [SP, #0]
0x07D6	0xB2D6    UXTB	R6, R2
; out_char end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; out_char start address is: 24 (R6)
;__Lib_Lcd.c, 59 :: 		
0x07D8	0xE009    B	L_Lcd_Chr4
; row end address is: 0 (R0)
;__Lib_Lcd.c, 60 :: 		
L_Lcd_Chr6:
; row start address is: 0 (R0)
0x07DA	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x07DC	0xE010    B	L_Lcd_Chr5
;__Lib_Lcd.c, 61 :: 		
L_Lcd_Chr7:
; row start address is: 0 (R0)
0x07DE	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x07E0	0xE00E    B	L_Lcd_Chr5
;__Lib_Lcd.c, 62 :: 		
L_Lcd_Chr8:
; row start address is: 0 (R0)
0x07E2	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x07E4	0xE00C    B	L_Lcd_Chr5
;__Lib_Lcd.c, 63 :: 		
L_Lcd_Chr9:
; row start address is: 0 (R0)
0x07E6	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x07E8	0xE00A    B	L_Lcd_Chr5
;__Lib_Lcd.c, 64 :: 		
L_Lcd_Chr10:
; row start address is: 0 (R0)
0x07EA	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 65 :: 		
0x07EC	0xE008    B	L_Lcd_Chr5
L_Lcd_Chr4:
0x07EE	0x2801    CMP	R0, #1
0x07F0	0xD0F3    BEQ	L_Lcd_Chr6
0x07F2	0x2802    CMP	R0, #2
0x07F4	0xD0F3    BEQ	L_Lcd_Chr7
0x07F6	0x2803    CMP	R0, #3
0x07F8	0xD0F3    BEQ	L_Lcd_Chr8
0x07FA	0x2804    CMP	R0, #4
0x07FC	0xD0F3    BEQ	L_Lcd_Chr9
; row end address is: 0 (R0)
0x07FE	0xE7F4    B	L_Lcd_Chr10
L_Lcd_Chr5:
;__Lib_Lcd.c, 67 :: 		
; row start address is: 0 (R0)
0x0800	0x1E4B    SUBS	R3, R1, #1
0x0802	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0804	0x18C5    ADDS	R5, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 69 :: 		
0x0806	0x2401    MOVS	R4, #1
0x0808	0xB264    SXTB	R4, R4
0x080A	0x4B0A    LDR	R3, [PC, #40]
0x080C	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 70 :: 		
0x080E	0xB2E8    UXTB	R0, R5
0x0810	0xF7FFFF78  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 72 :: 		
0x0814	0x2400    MOVS	R4, #0
0x0816	0xB264    SXTB	R4, R4
0x0818	0x4B06    LDR	R3, [PC, #24]
0x081A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 73 :: 		
0x081C	0xB2F0    UXTB	R0, R6
; out_char end address is: 24 (R6)
0x081E	0xF7FFFF71  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 74 :: 		
0x0822	0x2401    MOVS	R4, #1
0x0824	0xB264    SXTB	R4, R4
0x0826	0x4B03    LDR	R3, [PC, #12]
0x0828	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 75 :: 		
L_end_Lcd_Chr:
0x082A	0xF8DDE000  LDR	LR, [SP, #0]
0x082E	0xB001    ADD	SP, SP, #4
0x0830	0x4770    BX	LR
0x0832	0xBF00    NOP
0x0834	0x02A02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0D20	0xB082    SUB	SP, SP, #8
0x0D22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0D26	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0D28	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D2A	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0D2C	0xF64B3080  MOVW	R0, #48000
0x0D30	0x4281    CMP	R1, R0
0x0D32	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0D34	0x4832    LDR	R0, [PC, #200]
0x0D36	0x6800    LDR	R0, [R0, #0]
0x0D38	0xF0400102  ORR	R1, R0, #2
0x0D3C	0x4830    LDR	R0, [PC, #192]
0x0D3E	0x6001    STR	R1, [R0, #0]
0x0D40	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D42	0xF64550C0  MOVW	R0, #24000
0x0D46	0x4281    CMP	R1, R0
0x0D48	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0D4A	0x482D    LDR	R0, [PC, #180]
0x0D4C	0x6800    LDR	R0, [R0, #0]
0x0D4E	0xF0400101  ORR	R1, R0, #1
0x0D52	0x482B    LDR	R0, [PC, #172]
0x0D54	0x6001    STR	R1, [R0, #0]
0x0D56	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0D58	0x4829    LDR	R0, [PC, #164]
0x0D5A	0x6801    LDR	R1, [R0, #0]
0x0D5C	0xF06F0007  MVN	R0, #7
0x0D60	0x4001    ANDS	R1, R0
0x0D62	0x4827    LDR	R0, [PC, #156]
0x0D64	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0D66	0xF7FFFF65  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0D6A	0x4826    LDR	R0, [PC, #152]
0x0D6C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0D6E	0x4826    LDR	R0, [PC, #152]
0x0D70	0xEA020100  AND	R1, R2, R0, LSL #0
0x0D74	0x4825    LDR	R0, [PC, #148]
0x0D76	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0D78	0xF0020001  AND	R0, R2, #1
0x0D7C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0D7E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D80	0x4822    LDR	R0, [PC, #136]
0x0D82	0x6800    LDR	R0, [R0, #0]
0x0D84	0xF0000002  AND	R0, R0, #2
0x0D88	0x2800    CMP	R0, #0
0x0D8A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0D8C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0D8E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0D90	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0D92	0xF4023080  AND	R0, R2, #65536
0x0D96	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0D98	0x481C    LDR	R0, [PC, #112]
0x0D9A	0x6800    LDR	R0, [R0, #0]
0x0D9C	0xF4003000  AND	R0, R0, #131072
0x0DA0	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0DA2	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0DA4	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0DA6	0x460A    MOV	R2, R1
0x0DA8	0x9901    LDR	R1, [SP, #4]
0x0DAA	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0DAC	0x9101    STR	R1, [SP, #4]
0x0DAE	0x4611    MOV	R1, R2
0x0DB0	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0DB2	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0DB6	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0DB8	0x4814    LDR	R0, [PC, #80]
0x0DBA	0x6800    LDR	R0, [R0, #0]
0x0DBC	0xF0407180  ORR	R1, R0, #16777216
0x0DC0	0x4812    LDR	R0, [PC, #72]
0x0DC2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0DC4	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0DC6	0x4811    LDR	R0, [PC, #68]
0x0DC8	0x6800    LDR	R0, [R0, #0]
0x0DCA	0xF0007000  AND	R0, R0, #33554432
0x0DCE	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0DD0	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0DD2	0x460A    MOV	R2, R1
0x0DD4	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0DD6	0x480B    LDR	R0, [PC, #44]
0x0DD8	0x6800    LDR	R0, [R0, #0]
0x0DDA	0xF000010C  AND	R1, R0, #12
0x0DDE	0x0090    LSLS	R0, R2, #2
0x0DE0	0xF000000C  AND	R0, R0, #12
0x0DE4	0x4281    CMP	R1, R0
0x0DE6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0DE8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0DEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DEE	0xB002    ADD	SP, SP, #8
0x0DF0	0x4770    BX	LR
0x0DF2	0xBF00    NOP
0x0DF4	0x00810109  	#17367169
0x0DF8	0x4002001F  	#2048002
0x0DFC	0x8CA00000  	#36000
0x0E00	0x20004002  	FLASH_ACR+0
0x0E04	0x10044002  	RCC_CFGR+0
0x0E08	0xFFFF000F  	#1048575
0x0E0C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0C34	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0C36	0x480F    LDR	R0, [PC, #60]
0x0C38	0x6800    LDR	R0, [R0, #0]
0x0C3A	0xF0400101  ORR	R1, R0, #1
0x0C3E	0x480D    LDR	R0, [PC, #52]
0x0C40	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0C42	0x490D    LDR	R1, [PC, #52]
0x0C44	0x480D    LDR	R0, [PC, #52]
0x0C46	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0C48	0x480A    LDR	R0, [PC, #40]
0x0C4A	0x6801    LDR	R1, [R0, #0]
0x0C4C	0x480C    LDR	R0, [PC, #48]
0x0C4E	0x4001    ANDS	R1, R0
0x0C50	0x4808    LDR	R0, [PC, #32]
0x0C52	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0C54	0x4807    LDR	R0, [PC, #28]
0x0C56	0x6801    LDR	R1, [R0, #0]
0x0C58	0xF46F2080  MVN	R0, #262144
0x0C5C	0x4001    ANDS	R1, R0
0x0C5E	0x4805    LDR	R0, [PC, #20]
0x0C60	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0C62	0x4806    LDR	R0, [PC, #24]
0x0C64	0x6801    LDR	R1, [R0, #0]
0x0C66	0xF46F00FE  MVN	R0, #8323072
0x0C6A	0x4001    ANDS	R1, R0
0x0C6C	0x4803    LDR	R0, [PC, #12]
0x0C6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0C70	0xB001    ADD	SP, SP, #4
0x0C72	0x4770    BX	LR
0x0C74	0x10004002  	RCC_CR+0
0x0C78	0x0000F8FF  	#-117506048
0x0C7C	0x10044002  	RCC_CFGR+0
0x0C80	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0D0C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0D0E	0x4902    LDR	R1, [PC, #8]
0x0D10	0x4802    LDR	R0, [PC, #8]
0x0D12	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0D14	0xB001    ADD	SP, SP, #4
0x0D16	0x4770    BX	LR
0x0D18	0x8CA00000  	#36000
0x0D1C	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0CD0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0CD2	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0CD4	0xB001    ADD	SP, SP, #4
0x0CD6	0x4770    BX	LR
; end of ___GenExcept
0x0EAC	0xB500    PUSH	(R14)
0x0EAE	0xF8DFB014  LDR	R11, [PC, #20]
0x0EB2	0xF8DFA014  LDR	R10, [PC, #20]
0x0EB6	0xF8DFC014  LDR	R12, [PC, #20]
0x0EBA	0xF7FFFEE3  BL	3204
0x0EBE	0xBD00    POP	(R15)
0x0EC0	0x4770    BX	LR
0x0EC2	0xBF00    NOP
0x0EC4	0x00002000  	#536870912
0x0EC8	0x00152000  	#536870933
0x0ECC	0x0E940000  	#3732
0x0F2C	0xB500    PUSH	(R14)
0x0F2E	0xF8DFB010  LDR	R11, [PC, #16]
0x0F32	0xF8DFA010  LDR	R10, [PC, #16]
0x0F36	0xF7FFFE5F  BL	3064
0x0F3A	0xBD00    POP	(R15)
0x0F3C	0x4770    BX	LR
0x0F3E	0xBF00    NOP
0x0F40	0x00002000  	#536870912
0x0F44	0x001C2000  	#536870940
_ADC1_2_ISR:
;Ex_12.c, 27 :: 		ics ICS_AUTO
;Ex_12.c, 29 :: 		ADC1_SRbits.EOC = 0;
0x0CD8	0x2100    MOVS	R1, #0
0x0CDA	0x4807    LDR	R0, [PC, #28]
0x0CDC	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 30 :: 		ADC2_SRbits.EOC = 0;
0x0CDE	0x4807    LDR	R0, [PC, #28]
0x0CE0	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 31 :: 		adc_data = adc1_dr;
0x0CE2	0x4807    LDR	R0, [PC, #28]
0x0CE4	0x6801    LDR	R1, [R0, #0]
0x0CE6	0x4807    LDR	R0, [PC, #28]
0x0CE8	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 32 :: 		GPIOC_pin_high(13);
0x0CEA	0x4807    LDR	R0, [PC, #28]
0x0CEC	0x6800    LDR	R0, [R0, #0]
0x0CEE	0xF4405100  ORR	R1, R0, #8192
0x0CF2	0x4805    LDR	R0, [PC, #20]
0x0CF4	0x6001    STR	R1, [R0, #0]
;Ex_12.c, 33 :: 		}
L_end_ADC1_2_ISR:
0x0CF6	0x4770    BX	LR
0x0CF8	0x80044224  	ADC1_SRbits+0
0x0CFC	0x00044225  	ADC2_SRbits+0
0x0D00	0x244C4001  	ADC1_DR+0
0x0D04	0x00002000  	adc_data+0
0x0D08	0x10104001  	GPIOC_BSRR+0
; end of _ADC1_2_ISR
;Ex_12.c,0 :: ?ICSadc_data [4]
0x0E94	0x00000000 ;?ICSadc_data+0
; end of ?ICSadc_data
;Ex_12.c,0 :: ?ICS?lstr1_Ex_12 [17]
0x0E98	0x30304843 ;?ICS?lstr1_Ex_12+0
0x0E9C	0x20202020 ;?ICS?lstr1_Ex_12+4
0x0EA0	0x20202020 ;?ICS?lstr1_Ex_12+8
0x0EA4	0x31304843 ;?ICS?lstr1_Ex_12+12
0x0EA8	0x00 ;?ICS?lstr1_Ex_12+16
; end of ?ICS?lstr1_Ex_12
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [120]    _NVIC_IntEnable
0x01A8      [14]    _EnableInterrupts
0x01B8     [140]    _GPIO_Clk_Enable
0x0248      [24]    _Delay_5500us
0x0260     [500]    _GPIO_Config
0x0458      [24]    _Delay_1us
0x0470      [40]    _Lcd_Chr_CP
0x0498      [24]    _Delay_50us
0x04B0      [68]    _setup_common_ADC_settings
0x04F8     [264]    _setup_ADC2
0x0600     [260]    _setup_ADC1
0x0704     [204]    _Lcd_Cmd
0x07D0     [104]    _Lcd_Chr
0x0838     [116]    _Lcd_Out
0x08AC     [104]    _GPIO_init
0x0914      [26]    _ADC_init
0x0930     [588]    _Lcd_Init
0x0B7C     [122]    _lcd_print
0x0BF8      [58]    ___FillZeros
0x0C34      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0C84      [20]    ___CC2DW
0x0C98      [56]    _setup
0x0CD0       [8]    ___GenExcept
0x0CD8      [52]    _ADC1_2_ISR
0x0D0C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0D20     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0E10     [132]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    adc_data
0x20000004      [17]    ?lstr1_Ex_12
0x20000015       [0]    __Lib_Lcd_cmd_status
0x20000018       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0E94       [4]    ?ICSadc_data
0x0E98      [17]    ?ICS?lstr1_Ex_12
