Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/ -i /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ -d SIMULATION -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe -prj /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/PicoTestbench_beh.prj PicoTestbench work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/system_clk_gen.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_of_pre_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_if_post_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_lane.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_round_robin_arb.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_4lanes.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_state.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_queue.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_compare.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_select.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_row_col.v" into library work
WARNING:HDLCompiler:248 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_row_col.v" Line 252: Block identifier is required on this block
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_latch_or.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_and.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_prbs_gen.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_wrlvl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_wrcal.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_tempmon.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_rdlvl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_prbs_rdlvl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_oclkdelay_cal.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_init.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_dqs_found_cal.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_ck_addr_cmd_delay.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_common.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_cntrl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_common.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_cntrl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_mux.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator_sel_static.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator_sel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_command_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_or.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_latch_and.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axic_register_slice.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_wrap_cmd.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_incr_cmd.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../SmithWatermanPE.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../one_hot_mux.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/Reorder.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/fifo_512x128.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen_fifo_32x128.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" into library work
WARNING:HDLCompiler:248 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 877: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 881: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 914: Block identifier is required on this block
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_merge_enc.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_gen.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_dec_fix.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_buf.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_mach.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_col_mach.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_mach.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_w_upsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_r_upsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_a_upsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axi_register_slice.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_wr_cmd_fsm.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_simple_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_translator.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_fsm.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_reg.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_addr_decode.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/stream_data_sync_buffer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/ref_seq_block_buffer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/query_seq_bram.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/inter_ref_block_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ipcore_dir/cellscorefilter_fifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../StreamInputHandler.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../SmithWatermanArray.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../ReferenceReader.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_TX_ENGINE.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamOut.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamIn.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PCIeHdrAlignSplit.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_wr_data.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_rd_data.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_cmd.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_top.v" into library work
WARNING:HDLCompiler:248 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_top.v" Line 717: Block identifier is required on this block
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_mc.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axi_upsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_w_channel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_r_channel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_arbiter.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_b_channel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_aw_channel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_ar_channel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_write.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_reg_bank.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_read.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/AXIBuffer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../Engine_Ctrl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../CellScoreFilter.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/TestCounter32.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/StreamAXICtrl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/Stream2PicoBus.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIUpsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIFifo.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIDownsizer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIDemux.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIArbiter.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_top.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_mem_intfc.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_top.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/CardInfo32.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../Engine.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../AXIArbiter3.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../SmithWatermanAccelerator.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/StreamWidthConversion.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamToAXI.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIInterconnect.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/pcie_app_v6.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_memc_ui_top_axi.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_tempmon.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_iodelay_ctrl.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_infrastructure.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_clk_ibuf.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" into library work
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1565: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1687: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1563: Parameter declaration becomes local in UserWrapper with formal parameter declaration list
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1695: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1817: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1693: Parameter declaration becomes local in UserWrapper with formal parameter declaration list
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/sim/wiredly.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/sim/ddr3_model.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" into library work
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 705: Redeclaration of ansi port device_temp_i is not allowed
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1235: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1236: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1237: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1238: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1239: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1240: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1241: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1242: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1243: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1244: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1245: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1246: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1247: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1248: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v" Line 1249: Parameter declaration becomes local in mig_DDR3 with formal parameter declaration list
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/sim_tb_top.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_TX_ENGINE_SIM.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" into library work
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 161: Redeclaration of ansi port stream_inx is not allowed
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 162: Redeclaration of ansi port stream_desc is not allowed
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 163: Redeclaration of ansi port stream_data is not allowed
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/Pico_Toplevel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PICO_128_SIM.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../PicoTestbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1565: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1687: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1695: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1817: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1565: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1687: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1695: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1817: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 365: Port last_cpld_tag is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 475: Port tx_buf_av is not connected to this instance
WARNING:HDLCompiler:1330 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 803: Function PicoReadBuffer has no return value assignment
WARNING:HDLCompiler:1330 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 811: Function PicoReadMem has no return value assignment
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/Pico_Toplevel.v" Line 853: Port tx_cfg_req is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/Pico_Toplevel.v" Line 1633: Port clk_ref_p is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" Line 360: Port CEB is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/pcie_app_v6.v" Line 355: Port req_compl_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamOut.v" Line 123: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamOut.v" Line 133: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/fifo_512x128.v" Line 42: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/fifo_512x128.v" Line 88: Port ALMOSTEMPTY is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamIn.v" Line 95: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoStreamIn.v" Line 104: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 269: Port ALMOSTFULL is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 314: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 329: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 344: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 361: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PIO_EP.v" Line 1026: Port m_axis_rx_tstrb is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/AXIBuffer.v" Line 73: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v" Line 229: Port CLKIN2 is not connected to this instance
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" Line 333: Size mismatch in connection of port <CLK_RXUSRCLK>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" Line 334: Size mismatch in connection of port <CLK_RXOUTCLK_OUT>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 667: Port S00_AXI_ARESET_OUT_N is not connected to this instance
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1565: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1687: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1695: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1817: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoAXIInterconnect.v" Line 2698: Port m_axi_data is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" Line 129: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" Line 178: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" Line 228: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" Line 278: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/asyncFifoBRAM.v" Line 328: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/../CellScoreFilter.v" Line 486: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_mc.v" Line 624: Port idle is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 1296: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 1324: Port of_data_a_full is not connected to this instance
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 1441: Size mismatch in connection of port <phyGo>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v" Line 1483: Size mismatch in connection of port <calib_zero_lanes>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v" Line 184: Port Q7 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v" Line 308: Port D7 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v" Line 356: Port TBYTEOUT is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v" Line 398: Port TBYTEOUT is not connected to this instance
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1794: Size mismatch in connection of port <dlyval_dq>. Formal port size is 320-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1795: Size mismatch in connection of port <dbg_cpt_first_edge_cnt>. Formal port size is 48-bit while actual signal size is 96-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1796: Size mismatch in connection of port <dbg_cpt_second_edge_cnt>. Formal port size is 48-bit while actual signal size is 96-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1797: Size mismatch in connection of port <dbg_cpt_tap_cnt>. Formal port size is 48-bit while actual signal size is 96-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1798: Size mismatch in connection of port <dbg_dq_idelay_tap_cnt>. Formal port size is 40-bit while actual signal size is 80-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1661: Size mismatch in connection of port <rd_data_offset_ranks_0>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1662: Size mismatch in connection of port <rd_data_offset_ranks_1>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1663: Size mismatch in connection of port <rd_data_offset_ranks_2>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1664: Size mismatch in connection of port <rd_data_offset_ranks_mc_0>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1665: Size mismatch in connection of port <rd_data_offset_ranks_mc_1>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v" Line 1666: Size mismatch in connection of port <rd_data_offset_ranks_mc_2>. Formal port size is 6-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_memc_ui_top_axi.v" Line 856: Size mismatch in connection of port <app_ecc_multiple_err>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_memc_ui_top_axi.v" Line 955: Size mismatch in connection of port <mc_app_ecc_multiple_err>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3116: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3117: Element index 10 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3118: Element index 9 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3125: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3126: Element index 10 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3127: Element index 9 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3140: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3141: Element index 10 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3142: Element index 9 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3149: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3150: Element index 10 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3151: Element index 9 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3102: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3111: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3126: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3135: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V9_3.v" Line 4120: Element index -1 into num_read_words_dc is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V9_3.v" Line 4170: Element index -1 into num_write_words_dc is out of bounds
WARNING:HDLCompiler:1330 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_common.v" Line 97: Function clogb2 has no return value assignment
Completed static elaboration
Fuse Memory Usage: 208944 KB
Fuse CPU Usage: 76360 ms
Compiling module PIO_128_RX_ENGINE_SIM_default
Compiling module PIO_128_TX_ENGINE_SIM_default
Compiling module sof_catch
Compiling module PCIeHdrAlignSplit
Compiling module BUFG
Compiling module MMCME2_ADV(CLKOUT1_DIVIDE=4,CLKO...
Compiling module BUFGCTRL
Compiling module pcie_7x_v1_6_8lane_gen2_pipe_clo...
Compiling module IBUFGDS
Compiling module IBUFDS_GTE2
Compiling module IBUF
Compiling module IOBUF
Compiling module fifo_generator_v8_1_bhv_ver_ss(C...
Compiling module fifo_generator_v8_1_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_1_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V8_1(C_COMMON_CLO...
Compiling module coregen_fifo_32x128
Compiling module FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module fifo_512x128
Compiling module PicoStreamOut(ID=126)
Compiling module PicoStreamIn(ID=126)
Compiling module Stream2PicoBus(STREAM_ID=126,W=3...
Compiling module CardInfo32
Compiling module TestCounter32
Compiling module FF18_INTERNAL_VLOG(DATA_WIDTH=9,...
Compiling module FIFO18E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module fifo_512x128(ALMOST_FULL_OFFSET=...
Compiling module AXIBuffer
Compiling module Reorder
Compiling module PIO_128_RX_ENGINE(C_DATA_WIDTH=1...
Compiling module PIO_128_TX_ENGINE(C_DATA_WIDTH=1...
Compiling module PIO_EP(C_DATA_WIDTH=128,STRB_WID...
Compiling module pcie_app_v6(C_DATA_WIDTH=128,STR...
Compiling module PicoFrameworkM505_LX325T1_defaul...
Compiling module StreamAXICtrl(C_AXI_ID_WIDTH=8,C...
Compiling module PicoAXIUpsizer(C_AXI_ID_WIDTH=8,...
Compiling module PicoAXIDownsizer(C_AXI_ID_WIDTH=...
Compiling module PicoStreamToAXI(C_AXI_ID_WIDTH=8...
Compiling module asyncFifoBRAM(WIDTH=66)
Compiling module asyncFifoBRAM_copy1
Compiling module asyncFifoBRAM(WIDTH=10)
Compiling module asyncFifoBRAM(WIDTH=267)
Compiling module PicoAXIFifo(C_AXI_DATA_WIDTH=256...
Compiling module PicoAXIArbiter(C_NUM_SLAVE_PORTS...
Compiling module PicoAXIDemux(C_NUM_SLAVE_PORTS=2...
Compiling module asyncFifoBRAM(WIDTH=70)
Compiling module asyncFifoBRAM(WIDTH=289)
Compiling module asyncFifoBRAM(WIDTH=14)
Compiling module asyncFifoBRAM(WIDTH=271)
Compiling module PicoAXIFifo(C_AXI_DATA_WIDTH=256...
Compiling module PicoAXIInterconnect(C_NUM_SLAVE_...
Compiling module fifo_generator_v8_1_bhv_ver_ss_c...
Compiling module fifo_generator_v8_1_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_1_CONV_VER_cop...
Compiling module FIFO_GENERATOR_V8_1_copy1
Compiling module coregen_fifo_32x128_2
Compiling module fifo_512x128_2
Compiling module PicoStreamIn(ID=8'b01111100)
Compiling module PicoStreamIn(ID=8'b010)
Compiling module PicoStreamIn(ID=8'b01)
Compiling module PicoStreamOut(ID=8'b01111100)
Compiling module PicoStreamOut(ID=8'b010)
Compiling module PicoStreamOut(ID=8'b01)
Compiling module MMCME2_ADV(DIVCLK_DIVIDE=5,CLKFB...
Compiling module system_clk_gen
Compiling module AXIArbiter3(NUM_PORTS=2,C0_C_S_A...
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module stream_data_sync_buffer
Compiling module StreamInputHandler(NUM_PES=64)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module query_seq_bram
Compiling module Engine_Ctrl(NUM_PES=64,REF_LENGT...
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module ref_seq_block_buffer
Compiling module ReferenceReader(C0_C_S_AXI_ID_WI...
Compiling module one_hot_mux(bus_count=4,bus_widt...
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module inter_ref_block_fifo
Compiling module SmithWatermanPE(WIDTH=10,MATCH_R...
Compiling module SmithWatermanArray(NUM_PES=64,RE...
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module cellscorefilter_fifo
Compiling module CellScoreFilter(NUM_PES=64,WIDTH...
Compiling module Engine(C0_C_S_AXI_ID_WIDTH=8,NUM...
Compiling module SmithWatermanAccelerator(C0_C_S_...
Compiling module UserWrapper(C0_C_S_AXI_ID_WIDTH=...
Compiling module IDELAYCTRL
Compiling module mig_7series_v1_8_iodelay_ctrl(TC...
Compiling module IBUFGDS(DIFF_TERM="FALSE",IBUF_L...
Compiling module mig_7series_v1_8_clk_ibuf(SYSCLK...
Compiling module PLLE2_ADV(COMPENSATION="INTERNAL...
Compiling module BUFH
Compiling module MMCME2_ADV(BANDWIDTH="HIGH",COMP...
Compiling module mig_7series_v1_8_infrastructure(...
Compiling module SRLC32E
Compiling module mig_7series_v1_8_rank_cntrl(BURS...
Compiling module mig_7series_v1_8_rank_cntrl(BURS...
Compiling module mig_7series_v1_8_round_robin_arb...
Compiling module mig_7series_v1_8_round_robin_arb...
Compiling module mig_7series_v1_8_rank_common(DRA...
Compiling module mig_7series_v1_8_rank_mach(BURST...
Compiling module mig_7series_v1_8_bank_compare(BA...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_state(TCQ=...
Compiling module mig_7series_v1_8_bank_queue(TCQ=...
Compiling module mig_7series_v1_8_bank_cntrl(TCQ=...
Compiling module mig_7series_v1_8_bank_common(TCQ...
Compiling module mig_7series_v1_8_round_robin_arb...
Compiling module mig_7series_v1_8_round_robin_arb...
Compiling module mig_7series_v1_8_arb_row_col(TCQ...
Compiling module mig_7series_v1_8_arb_select(TCQ=...
Compiling module mig_7series_v1_8_arb_mux(TCQ=100...
Compiling module mig_7series_v1_8_bank_mach(TCQ=1...
Compiling module RAM32M
Compiling module mig_7series_v1_8_col_mach(TCQ=10...
Compiling module mig_7series_v1_8_mc(TCQ=100,ADDR...
Compiling module OBUF
Compiling module OBUFT
Compiling module IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module IOBUFDS_DCIEN(DQS_BIAS="TRUE",IB...
Compiling module mig_7series_v1_8_ddr_of_pre_fifo...
Compiling module BUFIO
Compiling module mig_7series_v1_8_ddr_if_post_fif...
Compiling module mig_7series_v1_8_ddr_of_pre_fifo...
Compiling module xil_phaser_in_mod0
Compiling module xil_phaser_in_mod49
Compiling module xil_phaser_in_mod17
Compiling module xil_phaser_in_mod45
Compiling module xil_phaser_in_mod52
Compiling module xil_phaser_in_mod46
Compiling module xil_phaser_in_mod53
Compiling module xil_phaser_in_mod54
Compiling module xil_phaser_in_mod77(INTERCEPT=80...
Compiling module xil_phaser_in_mod47(INTERCEPT=50...
Compiling module xil_phaser_in_mod33(INTERCEPT=50...
Compiling module xil_phaser_in_mod47(INTERCEPT=28...
Compiling module xil_phaser_in_mod33(INTERCEPT=28...
Compiling module xil_phaser_in_mod50(REFCLK_PERIO...
Compiling module xil_phaser_in_mod57(REFCLK_PERIO...
Compiling module xil_phaser_in_mod70
Compiling module xil_phaser_in_mod62
Compiling module xil_phaser_in_mod61
Compiling module xil_phaser_in_mod60
Compiling module xil_phaser_in_mod59
Compiling module xil_phaser_in_mod58
Compiling module xil_phaser_in_mod72
Compiling module xil_phaser_in_mod6
Compiling module xil_phaser_in_mod73
Compiling module xil_phaser_in_mod66
Compiling module xil_phaser_in_mod55(REFCLK_PERIO...
Compiling module xil_phaser_in_mod32(REFCLK_PERIO...
Compiling module xil_phaser_in_mod21
Compiling module xil_phaser_in_mod78
Compiling module xil_phaser_in_mod19
Compiling module xil_phaser_in_mod75
Compiling module xil_phaser_in_mod14
Compiling module xil_phaser_in_mod24
Compiling module xil_phaser_in_mod23
Compiling module xil_phaser_in_mod31
Compiling module xil_phaser_in_mod7
Compiling module xil_phaser_in_mod8
Compiling module xil_phaser_in_mod10
Compiling module xil_phaser_in_mod16
Compiling module xil_phaser_in_mod12
Compiling module xil_phaser_in_mod11
Compiling module xil_phaser_in_mod9
Compiling module xil_phaser_in_mod15
Compiling module xil_phaser_in_mod67
Compiling module xil_phaser_in_mod3
Compiling module xil_phaser_in_mod4
Compiling module xil_phaser_in_mod68
Compiling module xil_phaser_in_mod20
Compiling module xil_phaser_in_mod13
Compiling module xil_phaser_in_mod22
Compiling module xil_phaser_in_mod5
Compiling module xil_phaser_in_mod25
Compiling module xil_phaser_in_mod63
Compiling module xil_phaser_in_mod26(REFCLK_PERIO...
Compiling module xil_phaser_in_mod28
Compiling module xil_phaser_in_mod18
Compiling module xil_phaser_in_mod37
Compiling module xil_phaser_in_mod40
Compiling module xil_phaser_in_mod38
Compiling module xil_phaser_in_mod42
Compiling module xil_phaser_in_mod39
Compiling module xil_phaser_in_mod74
Compiling module xil_phaser_in_mod69
Compiling module xil_phaser_in_mod27
Compiling module xil_phaser_in_mod2
Compiling module xil_phaser_in_mod36
Compiling module xil_phaser_in_mod65(INTERCEPT=43...
Compiling module xil_phaser_in_mod76(INTERCEPT=43...
Compiling module xil_phaser_in_mod41(REFCLK_PERIO...
Compiling module xil_phaser_in_mod48
Compiling module xil_phaser_in_mod51(REFCLK_PERIO...
Compiling module xil_phaser_in_mod35(REFCLK_PERIO...
Compiling module xil_phaser_in_mod34(REFCLK_PERIO...
Compiling module xil_phaser_in_mod29(REFCLK_PERIO...
Compiling module xil_phaser_in_mod71
Compiling module xil_phaser_in_mod44
Compiling module xil_phaser_in_mod56
Compiling module xil_phaser_in_mod43
Compiling module xil_phaser_in_mod30
Compiling module xil_phaser_in_mod64
Compiling module xil_phaser_in_mod1(REFCLK_PERIOD...
Compiling module SIP_PHASER_IN(REFCLK_PERIOD=1.5)
Compiling module PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_phaser_out_mod0
Compiling module xil_phaser_out_mod36
Compiling module xil_phaser_out_mod25
Compiling module xil_phaser_out_mod33
Compiling module xil_phaser_out_mod37
Compiling module xil_phaser_out_mod32
Compiling module xil_phaser_out_mod30
Compiling module xil_phaser_out_mod31
Compiling module xil_phaser_out_mod27
Compiling module xil_phaser_out_mod17
Compiling module xil_phaser_out_mod45(INTERCEPT=2...
Compiling module xil_phaser_out_mod45_copy1
Compiling module xil_phaser_out_mod34(SLOPE=2.0,D...
Compiling module xil_phaser_out_mod41(REFCLK_PERI...
Compiling module xil_phaser_out_mod44(REFCLK_PERI...
Compiling module xil_phaser_out_mod38(REFCLK_PERI...
Compiling module xil_phaser_out_mod42
Compiling module xil_phaser_out_mod20
Compiling module xil_phaser_out_mod39
Compiling module xil_phaser_out_mod21(REFCLK_PERI...
Compiling module xil_phaser_out_mod47
Compiling module xil_phaser_out_mod48
Compiling module xil_phaser_out_mod49
Compiling module xil_phaser_out_mod45(INTERCEPT=4...
Compiling module xil_phaser_out_mod46(INTERCEPT=4...
Compiling module xil_phaser_out_mod18
Compiling module xil_phaser_out_mod35(REFCLK_PERI...
Compiling module xil_phaser_out_mod19(REFCLK_PERI...
Compiling module xil_phaser_out_mod43
Compiling module xil_phaser_out_mod22(REFCLK_PERI...
Compiling module xil_phaser_out_mod23(REFCLK_PERI...
Compiling module xil_phaser_out_mod16
Compiling module xil_phaser_out_mod13
Compiling module xil_phaser_out_mod26
Compiling module xil_phaser_out_mod45(INTERCEPT=4...
Compiling module xil_phaser_out_mod46(SLOPE=1.0,R...
Compiling module xil_phaser_out_mod1(REFCLK_PERIO...
Compiling module xil_phaser_out_mod14(REFCLK_PERI...
Compiling module xil_phaser_out_mod15(REFCLK_PERI...
Compiling module xil_phaser_out_mod40
Compiling module xil_phaser_out_mod2
Compiling module xil_phaser_out_mod3
Compiling module xil_phaser_out_mod7
Compiling module xil_phaser_out_mod4
Compiling module xil_phaser_out_mod5
Compiling module xil_phaser_out_mod28
Compiling module xil_phaser_out_mod6
Compiling module xil_phaser_out_mod8
Compiling module xil_phaser_out_mod9
Compiling module xil_phaser_out_mod29
Compiling module xil_phaser_out_mod10
Compiling module xil_phaser_out_mod11
Compiling module xil_phaser_out_mod12
Compiling module xil_phaser_out_mod24(REFCLK_PERI...
Compiling module SIP_PHASER_OUT(REFCLK_PERIOD=1.5...
Compiling module PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling module xil_in_fifo_mod0
Compiling module xil_in_fifo_mod9(DEPTH=7)
Compiling module xil_in_fifo_mod7
Compiling module xil_in_fifo_mod10
Compiling module xil_in_fifo_mod5
Compiling module xil_in_fifo_mod4
Compiling module xil_in_fifo_mod6(DEPTH=7)
Compiling module xil_in_fifo_mod11(DEPTH=7)
Compiling module xil_in_fifo_mod1
Compiling module xil_in_fifo_mod2(DEPTH=7)
Compiling module xil_in_fifo_mod3(DEPTH=7,IN_WIDT...
Compiling module xil_in_fifo_mod12(DEPTH=7,IN_WID...
Compiling module xil_in_fifo_mod8(IN_WIDTH=4)
Compiling module xil_in_fifo_mod13
Compiling module SIP_IN_FIFO
Compiling module IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling module xil_out_fifo_mod0
Compiling module xil_out_fifo_mod9(DEPTH=7)
Compiling module xil_out_fifo_mod7
Compiling module xil_out_fifo_mod10
Compiling module xil_out_fifo_mod5
Compiling module xil_out_fifo_mod4
Compiling module xil_out_fifo_mod6(DEPTH=7)
Compiling module xil_out_fifo_mod11(DEPTH=7)
Compiling module xil_out_fifo_mod1
Compiling module xil_out_fifo_mod2(DEPTH=7)
Compiling module xil_out_fifo_mod3(DEPTH=7,IN_WID...
Compiling module xil_out_fifo_mod12(DEPTH=7,IN_WI...
Compiling module xil_out_fifo_mod8(WIDTH=4)
Compiling module xil_out_fifo_mod13
Compiling module SIP_OUT_FIFO
Compiling module OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling module xil_iserdese2_vl_mod15
Compiling module xil_iserdese2_vl_mod21
Compiling module xil_iserdese2_vl_mod5
Compiling module xil_iserdese2_vl_mod0
Compiling module xil_iserdese2_vl_mod27
Compiling module xil_iserdese2_vl_mod1
Compiling module xil_iserdese2_vl_mod14
Compiling module xil_iserdese2_vl_mod6
Compiling module xil_iserdese2_vl_mod13
Compiling module xil_iserdese2_vl_mod30
Compiling module xil_iserdese2_vl_mod31
Compiling module xil_iserdese2_vl_mod2
Compiling module xil_iserdese2_vl_mod3
Compiling module xil_iserdese2_vl_mod4
Compiling module xil_iserdese2_vl_mod16
Compiling module xil_iserdese2_vl_mod32
Compiling module xil_iserdese2_vl_mod33
Compiling module xil_iserdese2_vl_mod34
Compiling module xil_iserdese2_vl_mod17
Compiling module xil_iserdese2_vl_mod25
Compiling module xil_iserdese2_vl_mod20
Compiling module xil_iserdese2_vl_mod18
Compiling module xil_iserdese2_vl_mod19
Compiling module xil_iserdese2_vl_mod26
Compiling module xil_iserdese2_vl_mod7
Compiling module xil_iserdese2_vl_mod22
Compiling module xil_iserdese2_vl_mod24
Compiling module xil_iserdese2_vl_mod10
Compiling module xil_iserdese2_vl_mod9
Compiling module xil_iserdese2_vl_mod11
Compiling module xil_iserdese2_vl_mod29
Compiling module xil_iserdese2_vl_mod12
Compiling module xil_iserdese2_vl_mod23
Compiling module xil_iserdese2_vl_mod28
Compiling module xil_iserdese2_vl_mod8
Compiling module vioi_inlogic_shell
Compiling module vioi_inlogic_ship(DATA_RATE="DDR...
Compiling module B_ISERDESE2(DATA_RATE="DDR",DATA...
Compiling module ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling module xil_oserdese2_vl_mod12
Compiling module xil_oserdese2_vl_mod13
Compiling module xil_oserdese2_vl_mod26
Compiling module xil_oserdese2_vl_mod16
Compiling module xil_oserdese2_vl_mod0
Compiling module xil_oserdese2_vl_mod21
Compiling module xil_oserdese2_vl_mod22
Compiling module xil_oserdese2_vl_mod18
Compiling module xil_oserdese2_vl_mod11
Compiling module xil_oserdese2_vl_mod27
Compiling module xil_oserdese2_vl_mod10
Compiling module xil_oserdese2_vl_mod8
Compiling module xil_oserdese2_vl_mod9
Compiling module xil_oserdese2_vl_mod25
Compiling module xil_oserdese2_vl_mod2
Compiling module xil_oserdese2_vl_mod23
Compiling module xil_oserdese2_vl_mod30
Compiling module xil_oserdese2_vl_mod14
Compiling module xil_oserdese2_vl_mod17
Compiling module xil_oserdese2_vl_mod4
Compiling module xil_oserdese2_vl_mod5
Compiling module xil_oserdese2_vl_mod28
Compiling module xil_oserdese2_vl_mod29
Compiling module xil_oserdese2_vl_mod19
Compiling module xil_oserdese2_vl_mod1
Compiling module xil_oserdese2_vl_mod31
Compiling module xil_oserdese2_vl_mod24
Compiling module xil_oserdese2_vl_mod3
Compiling module xil_oserdese2_vl_mod20
Compiling module xil_oserdese2_vl_mod32
Compiling module xil_oserdese2_vl_mod6
Compiling module xil_oserdese2_vl_mod7
Compiling module xil_oserdese2_vl_mod33
Compiling module xil_oserdese2_vl_mod15
Compiling module xil_oserdese2_vl_mod34
Compiling module vioi_tri_outlogic_shell
Compiling module vioi_tri_outlogic_ship(DATA_RATE...
Compiling module B_OSERDESE2(DATA_RATE_OQ="DDR",D...
Compiling module OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module vioi_tri_outlogic_ship(DATA_RATE...
Compiling module B_OSERDESE2(DATA_RATE_OQ="DDR",D...
Compiling module OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(P...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module xil_phy_control_mod0
Compiling module xil_phy_control_mod16
Compiling module xil_phy_control_mod3
Compiling module xil_phy_control_mod2
Compiling module xil_phy_control_mod14
Compiling module xil_phy_control_mod5(W=31)
Compiling module xil_phy_control_mod4(W=31)
Compiling module xil_phy_control_mod6(CQWDTH=32,C...
Compiling module xil_phy_control_mod7(NUMTMRS=8)
Compiling module xil_phy_control_mod8(DURWDTH=6,O...
Compiling module xil_phy_control_mod9(DURWDTH=6,N...
Compiling module xil_phy_control_mod8(DURWDTH=3,O...
Compiling module xil_phy_control_mod10(CO_WDTH=5,...
Compiling module xil_phy_control_mod13
Compiling module xil_phy_control_mod8(DURWDTH=3,O...
Compiling module xil_phy_control_mod11(DO_WDTH=6,...
Compiling module xil_phy_control_mod12(DO_WDTH=6,...
Compiling module xil_phy_control_mod15
Compiling module xil_phy_control_mod1
Compiling module SIP_PHY_CONTROL
Compiling module PHY_CONTROL(AO_TOGGLE=32'b0101,A...
Compiling module PHASER_REF
Compiling module mig_7series_v1_8_ddr_phy_4lanes(...
Compiling module PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling module OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling module vioi_tri_outlogic_ship(DATA_RATE...
Compiling module B_OSERDESE2(DATA_RATE_OQ="SDR",D...
Compiling module OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module OBUFDS
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module PHY_CONTROL(AO_TOGGLE=32'b0101,A...
Compiling module mig_7series_v1_8_ddr_phy_4lanes(...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(P...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_byte_group_...
Compiling module mig_7series_v1_8_ddr_byte_lane(A...
Compiling module mig_7series_v1_8_ddr_phy_4lanes(...
Compiling module mig_7series_v1_8_ddr_mc_phy(BYTE...
Compiling module mig_7series_v1_8_ddr_mc_phy_wrap...
Compiling module mig_7series_v1_8_ddr_prbs_gen(TC...
Compiling module mig_7series_v1_8_ddr_phy_init(TC...
Compiling module mig_7series_v1_8_ddr_phy_wrcal(T...
Compiling module mig_7series_v1_8_ddr_phy_wrlvl(T...
Compiling module mig_7series_v1_8_ddr_phy_ck_addr...
Compiling module mig_7series_v1_8_ddr_phy_oclkdel...
Compiling module mig_7series_v1_8_ddr_phy_dqs_fou...
Compiling module mig_7series_v1_8_ddr_phy_rdlvl(T...
Compiling module mig_7series_v1_8_ddr_phy_prbs_rd...
Compiling module mig_7series_v1_8_ddr_phy_tempmon...
Compiling module mig_7series_v1_8_ddr_calib_top(T...
Compiling module mig_7series_v1_8_ddr_phy_top(TCQ...
Compiling module mig_7series_v1_8_mem_intfc(TCQ=1...
Compiling module mig_7series_v1_8_ui_cmd(TCQ=100,...
Compiling module mig_7series_v1_8_ui_wr_data(TCQ=...
Compiling module mig_7series_v1_8_ui_rd_data(TCQ=...
Compiling module mig_7series_v1_8_ui_top(TCQ=100,...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axi_registe...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axi_registe...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axi_registe...
Compiling module MUXCY
Compiling module XORCY
Compiling module AND2B1L
Compiling module mig_7series_v1_8_ddr_carry_latch...
Compiling module mig_7series_v1_8_ddr_carry_and(C...
Compiling module mig_7series_v1_8_ddr_carry_and_c...
Compiling module OR2L
Compiling module mig_7series_v1_8_ddr_carry_latch...
Compiling module FDRE
Compiling module mig_7series_v1_8_ddr_command_fif...
Compiling module mig_7series_v1_8_ddr_a_upsizer(C...
Compiling module mig_7series_v1_8_ddr_comparator_...
Compiling module mig_7series_v1_8_ddr_carry_or(C_...
Compiling module LUT6_2(INIT=64'b0101101001011010...
Compiling module LUT4(INIT=16'b1100110011001010)
Compiling module LUT6(INIT=64'b101010101010110010...
Compiling module FDSE
Compiling module mig_7series_v1_8_ddr_comparator_...
Compiling module mig_7series_v1_8_ddr_comparator_...
Compiling module mig_7series_v1_8_ddr_w_upsizer(C...
Compiling module mig_7series_v1_8_ddr_a_upsizer(C...
Compiling module mig_7series_v1_8_ddr_r_upsizer(C...
Compiling module mig_7series_v1_8_ddr_axi_upsizer...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axic_regist...
Compiling module mig_7series_v1_8_ddr_axi_registe...
Compiling module mig_7series_v1_8_axi_mc_incr_cmd...
Compiling module mig_7series_v1_8_axi_mc_wrap_cmd...
Compiling module mig_7series_v1_8_axi_mc_cmd_tran...
Compiling module mig_7series_v1_8_axi_mc_wr_cmd_f...
Compiling module mig_7series_v1_8_axi_mc_aw_chann...
Compiling module mig_7series_v1_8_axi_mc_simple_f...
Compiling module mig_7series_v1_8_axi_mc_w_channe...
Compiling module mig_7series_v1_8_axi_mc_simple_f...
Compiling module mig_7series_v1_8_axi_mc_b_channe...
Compiling module mig_7series_v1_8_axi_mc_cmd_fsm(...
Compiling module mig_7series_v1_8_axi_mc_ar_chann...
Compiling module mig_7series_v1_8_axi_mc_simple_f...
Compiling module mig_7series_v1_8_axi_mc_simple_f...
Compiling module mig_7series_v1_8_axi_mc_r_channe...
Compiling module mig_7series_v1_8_axi_mc_cmd_arbi...
Compiling module mig_7series_v1_8_axi_mc(C_FAMILY...
Compiling module mig_7series_v1_8_memc_ui_top_axi...
Compiling module mig_DDR3(BANK_WIDTH=3,CK_WIDTH=2...
Compiling module Pico_Toplevel_default
Compiling module WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module ddr3_model_default
Compiling module sim_tb_top_default
Compiling module PicoSim
Compiling module PicoTestbench
Compiling module glbl
Time Resolution for simulation is 1fs.
Waiting for 1 sub-compilation(s) to finish...
Compiled 562 Verilog Units
Built simulation executable /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe
Fuse Memory Usage: 3433336 KB
Fuse CPU Usage: 94440 ms
GCC CPU Usage: 267680 ms
