Project Overview

--This project implements a Synchronous FIFO (First-In First-Out) design using Verilog HDL.
--The design includes the FIFO RTL module and its corresponding testbench, both developed inside a Verilog Lab project structure.
--The FIFO is fully synthesizable and tested using Xilinx ISE ISim simulator.

Features of the FIFO

--Synchronous FIFO design
--Parameterized data width and depth (optional)
--Read and write pointer logic
--Full and Empty flag generation
--Overflow / Underflow protection
--Tested on Xilinx ISE simulator
--Clean and synthesizable Verilog code

Tools Used

--Xilinx ISE
--ISim Simulator
--Verilog HDL

Learning Outcomes

--Understanding FIFO architecture
--RTL coding in Verilog
--Testbench writing
--Simulation and waveform analysis
--Using Xilinx ISE for HDL projects
