* Z:\mnt\design.r\spice\examples\4222.asc
M쬞1 N021 N019 OUT2 OUT2 Si4864DY
R1 N020 N021 5m
R2 N019 N016 10
M쬞2 N002 N003 OUT1 OUT1 Si4864DY
R3 N001 N002 5m
R4 N003 N005 10
R5 OUT2 N018 10K
R6 OUT2 N017 17.8K
R7 N017 0 12.1K
R8 OUT1 N006 10K
R9 OUT1 N004 93.1K
R10 N004 0 12.1K
R11 N008 N001 93.1K
R12 N007 N008 2K
R13 0 N007 10.2K
C1 0 N008 .1
R14 N015 N020 17.8K
R15 N014 N015 2K
R16 0 N014 10.2K
C2 0 N015 .1
C3 0 N013 8
C4 0 N010 .1
C5 0 N009 .01
V1 N001 0 PWL(0 0 10u 0 11u 12)
V2 N020 0 PWL(0 0 10u 0 11u 3.3)
C6 0 OUT2 1000
C7 0 OUT1 1000
V3 N011 0 3
V4 N012 0 3
XU1 N002 N001 N001 N008 N007 N009 N010 N010 0 MP_01 MP_02 MP_03 N013 N014 N015 N020 N020 N021 N016 OUT2 N017 N018 0 MP_04 MP_05 MP_06 MP_07 MP_08 N012 N011 MP_09 0 N006 N004 OUT1 N005 LTC4222 LTC4222 LTC4222 uvautoretry1=1 ovautoretry1=1 ocautoretry1=0 uvautoretry2=1 ovautoretry2=1 ocautoretry2=0
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500m
.lib LTC4222.sub
.backanno
.end
