#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 15 12:50:07 2021
# Process ID: 24536
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1
# Command line: vivado.exe -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/zExtras/IP_Source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.cache/ip 
Command: synth_design -top design_1_smartconnect_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1086.965 ; gain = 13.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1251]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (2#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (9#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1292]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (10#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1251]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1597]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (17#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (18#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1597]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (28#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (29#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (30#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (31#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (32#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (33#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (35#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_FWTRCR' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2194]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01e_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01e_0' (36#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_FWTRCR' (37#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2194]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1R2BU3L' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01arn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01arn_0' (38#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01awn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01awn_0' (39#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01bn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01bn_0' (40#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01rn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01rn_0' (41#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01wn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01wn_0' (42#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1R2BU3L' (43#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01s2a_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01s2a_0' (44#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (46#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2791]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (51#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (54#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (57#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (58#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2791]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3445]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (59#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (60#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (61#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (62#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (63#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (64#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3445]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3741]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arinsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arinsw_0' (67#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_aroutsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_aroutsw_0' (68#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awinsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awinsw_0' (69#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awoutsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awoutsw_0' (70#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_binsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_binsw_0' (71#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_boutsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_boutsw_0' (72#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_6FNK9A' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arni_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arni_0' (77#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awni_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awni_0' (78#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bni_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bni_0' (81#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rni_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rni_0' (82#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wni_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wni_0' (83#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_6FNK9A' (84#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rinsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rinsw_0' (85#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_routsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_routsw_0' (86#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_winsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_winsw_0' (87#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_woutsw_0' [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_woutsw_0' (88#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (89#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3741]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (90#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (91#1) [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.422 ; gain = 182.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.332 ; gain = 201.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.332 ; gain = 201.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1290.418 ; gain = 7.848
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1598.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1610.641 ; gain = 11.961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 204).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_9_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_9_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 37    
+---Registers : 
	             2178 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              162 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 270   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 6     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 41    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 129   
	   3 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    82|
|3     |LUT2   |   105|
|4     |LUT3   |   130|
|5     |LUT4   |   149|
|6     |LUT5   |    82|
|7     |LUT6   |   137|
|8     |SRL16  |     1|
|9     |FDR    |     4|
|10    |FDRE   |   510|
|11    |FDSE   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1610.641 ; gain = 201.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.641 ; gain = 537.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1610.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1610.641 ; gain = 537.645
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = daa73c6517988481
INFO: [Coretcl 2-1174] Renamed 148 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/simple_axis_dma.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 15 12:51:20 2021...
