{
  "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
  "modules": {
    "eFPGA": {
      "attributes": {
        "hdlname": "eFPGA",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1.1-5647.10"
      },
      "parameter_default_values": {
        "FrameBitsPerRow": "00000000000000000000000000100000",
        "MaxFramesPerCol": "00000000000000000000000000010100"
      },
      "ports": {
        "Tile_X1Y0_A_O_top": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Tile_X1Y0_A_I_top": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Tile_X1Y0_A_T_top": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Tile_X1Y0_B_O_top": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Tile_X1Y0_B_I_top": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Tile_X1Y0_B_T_top": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Tile_X1Y0_C_O_top": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Tile_X1Y0_C_I_top": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Tile_X1Y0_C_T_top": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Tile_X1Y0_D_O_top": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Tile_X1Y0_D_I_top": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Tile_X1Y0_D_T_top": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Tile_X2Y0_A_O_top": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "Tile_X2Y0_A_I_top": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Tile_X2Y0_A_T_top": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "Tile_X2Y0_B_O_top": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "Tile_X2Y0_B_I_top": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "Tile_X2Y0_B_T_top": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "Tile_X2Y0_C_O_top": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "Tile_X2Y0_C_I_top": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "Tile_X2Y0_C_T_top": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "Tile_X2Y0_D_O_top": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "Tile_X2Y0_D_I_top": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "Tile_X2Y0_D_T_top": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "Tile_X3Y0_A_O_top": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "Tile_X3Y0_A_I_top": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "Tile_X3Y0_A_T_top": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Tile_X3Y0_B_O_top": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "Tile_X3Y0_B_I_top": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Tile_X3Y0_B_T_top": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "Tile_X3Y0_C_O_top": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "Tile_X3Y0_C_I_top": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "Tile_X3Y0_C_T_top": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "Tile_X3Y0_D_O_top": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "Tile_X3Y0_D_I_top": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "Tile_X3Y0_D_T_top": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "Tile_X4Y0_A_O_top": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "Tile_X4Y0_A_I_top": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "Tile_X4Y0_A_T_top": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "Tile_X4Y0_B_O_top": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "Tile_X4Y0_B_I_top": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "Tile_X4Y0_B_T_top": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "Tile_X4Y0_C_O_top": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "Tile_X4Y0_C_I_top": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "Tile_X4Y0_C_T_top": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "Tile_X4Y0_D_O_top": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "Tile_X4Y0_D_I_top": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "Tile_X4Y0_D_T_top": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 76 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "Tile_X0Y1_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "Tile_X0Y1_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "Tile_X0Y1_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "Tile_X0Y2_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "Tile_X0Y2_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "Tile_X0Y2_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "Tile_X5Y2_DOUT_SRAM0": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "Tile_X5Y2_DOUT_SRAM1": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "Tile_X5Y2_DOUT_SRAM2": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "Tile_X5Y2_DOUT_SRAM3": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "Tile_X5Y2_DOUT_SRAM4": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "Tile_X5Y2_DOUT_SRAM5": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "Tile_X5Y2_DOUT_SRAM6": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "Tile_X5Y2_DOUT_SRAM7": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "Tile_X5Y2_DOUT_SRAM8": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "Tile_X5Y2_DOUT_SRAM9": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "Tile_X5Y2_DOUT_SRAM10": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "Tile_X5Y2_DOUT_SRAM11": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "Tile_X5Y2_DOUT_SRAM12": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "Tile_X5Y2_DOUT_SRAM13": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "Tile_X5Y2_DOUT_SRAM14": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "Tile_X5Y2_DOUT_SRAM15": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "Tile_X5Y2_DOUT_SRAM16": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "Tile_X5Y2_DOUT_SRAM17": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "Tile_X5Y2_DOUT_SRAM18": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "Tile_X5Y2_DOUT_SRAM19": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "Tile_X5Y2_DOUT_SRAM20": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "Tile_X5Y2_DOUT_SRAM21": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "Tile_X5Y2_DOUT_SRAM22": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "Tile_X5Y2_DOUT_SRAM23": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "Tile_X5Y2_DOUT_SRAM24": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "Tile_X5Y2_DOUT_SRAM25": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "Tile_X5Y2_DOUT_SRAM26": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "Tile_X5Y2_DOUT_SRAM27": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "Tile_X5Y2_DOUT_SRAM28": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "Tile_X5Y2_DOUT_SRAM29": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "Tile_X5Y2_DOUT_SRAM30": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "Tile_X5Y2_DOUT_SRAM31": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "Tile_X5Y2_CONFIGURED_top": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "Tile_X5Y2_ADDR_SRAM0": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "Tile_X5Y2_ADDR_SRAM1": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "Tile_X5Y2_ADDR_SRAM2": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "Tile_X5Y2_ADDR_SRAM3": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "Tile_X5Y2_ADDR_SRAM4": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "Tile_X5Y2_ADDR_SRAM5": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "Tile_X5Y2_ADDR_SRAM6": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "Tile_X5Y2_ADDR_SRAM7": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "Tile_X5Y2_ADDR_SRAM8": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "Tile_X5Y2_ADDR_SRAM9": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "Tile_X5Y2_DIN_SRAM0": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "Tile_X5Y2_DIN_SRAM1": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "Tile_X5Y2_DIN_SRAM2": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "Tile_X5Y2_DIN_SRAM3": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "Tile_X5Y2_DIN_SRAM4": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "Tile_X5Y2_DIN_SRAM5": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "Tile_X5Y2_DIN_SRAM6": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "Tile_X5Y2_DIN_SRAM7": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "Tile_X5Y2_DIN_SRAM8": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "Tile_X5Y2_DIN_SRAM9": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "Tile_X5Y2_DIN_SRAM10": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "Tile_X5Y2_DIN_SRAM11": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "Tile_X5Y2_DIN_SRAM12": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "Tile_X5Y2_DIN_SRAM13": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "Tile_X5Y2_DIN_SRAM14": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "Tile_X5Y2_DIN_SRAM15": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "Tile_X5Y2_DIN_SRAM16": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "Tile_X5Y2_DIN_SRAM17": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "Tile_X5Y2_DIN_SRAM18": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "Tile_X5Y2_DIN_SRAM19": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "Tile_X5Y2_DIN_SRAM20": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "Tile_X5Y2_DIN_SRAM21": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "Tile_X5Y2_DIN_SRAM22": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "Tile_X5Y2_DIN_SRAM23": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "Tile_X5Y2_DIN_SRAM24": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "Tile_X5Y2_DIN_SRAM25": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "Tile_X5Y2_DIN_SRAM26": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "Tile_X5Y2_DIN_SRAM27": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "Tile_X5Y2_DIN_SRAM28": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "Tile_X5Y2_DIN_SRAM29": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "Tile_X5Y2_DIN_SRAM30": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "Tile_X5Y2_DIN_SRAM31": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "Tile_X5Y2_BM_SRAM0": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "Tile_X5Y2_BM_SRAM1": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "Tile_X5Y2_BM_SRAM2": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "Tile_X5Y2_BM_SRAM3": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "Tile_X5Y2_BM_SRAM4": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "Tile_X5Y2_BM_SRAM5": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "Tile_X5Y2_BM_SRAM6": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "Tile_X5Y2_BM_SRAM7": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "Tile_X5Y2_BM_SRAM8": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "Tile_X5Y2_BM_SRAM9": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "Tile_X5Y2_BM_SRAM10": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "Tile_X5Y2_BM_SRAM11": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "Tile_X5Y2_BM_SRAM12": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "Tile_X5Y2_BM_SRAM13": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "Tile_X5Y2_BM_SRAM14": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "Tile_X5Y2_BM_SRAM15": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "Tile_X5Y2_BM_SRAM16": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "Tile_X5Y2_BM_SRAM17": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "Tile_X5Y2_BM_SRAM18": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "Tile_X5Y2_BM_SRAM19": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "Tile_X5Y2_BM_SRAM20": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "Tile_X5Y2_BM_SRAM21": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "Tile_X5Y2_BM_SRAM22": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "Tile_X5Y2_BM_SRAM23": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "Tile_X5Y2_BM_SRAM24": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "Tile_X5Y2_BM_SRAM25": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "Tile_X5Y2_BM_SRAM26": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "Tile_X5Y2_BM_SRAM27": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "Tile_X5Y2_BM_SRAM28": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "Tile_X5Y2_BM_SRAM29": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "Tile_X5Y2_BM_SRAM30": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "Tile_X5Y2_BM_SRAM31": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "Tile_X5Y2_WEN_SRAM": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "Tile_X5Y2_MEN_SRAM": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "Tile_X5Y2_REN_SRAM": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "Tile_X5Y2_CLK_SRAM": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "Tile_X5Y2_TIE_HIGH_SRAM": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "Tile_X5Y2_TIE_LOW_SRAM": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "Tile_X0Y3_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "Tile_X0Y3_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "Tile_X0Y3_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 316 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 317 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 318 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 319 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 320 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 321 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 322 ]
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 323 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 324 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 325 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 326 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 327 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 328 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 329 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 330 ]
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 331 ]
        },
        "Tile_X5Y3_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 332 ]
        },
        "Tile_X5Y3_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 333 ]
        },
        "Tile_X5Y3_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 335 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 336 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 337 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 338 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 339 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 340 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 341 ]
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 342 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 343 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 344 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 345 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 346 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 347 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 348 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 349 ]
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 350 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 351 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 352 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 353 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 354 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 355 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 356 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 357 ]
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 358 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "Tile_X0Y4_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "Tile_X0Y4_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "Tile_X0Y4_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 378 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 379 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 380 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 381 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 382 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 383 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 384 ]
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 385 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 386 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 387 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 388 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 389 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 390 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 391 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 392 ]
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 393 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 394 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 395 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 396 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 397 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 398 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 399 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 400 ]
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 401 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "Tile_X5Y4_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "Tile_X5Y4_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "Tile_X5Y4_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 421 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 422 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 423 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 424 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 425 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 426 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 427 ]
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 428 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 429 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 430 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 431 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 432 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 433 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 434 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 435 ]
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 436 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 437 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 438 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 439 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 440 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 441 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 442 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 443 ]
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 444 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 450 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 451 ]
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 452 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 453 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 454 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 455 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 456 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 457 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 458 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 459 ]
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 460 ]
        },
        "Tile_X0Y5_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 461 ]
        },
        "Tile_X0Y5_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 462 ]
        },
        "Tile_X0Y5_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 463 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 464 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 465 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 466 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 467 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 468 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 469 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 470 ]
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 471 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 472 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 473 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 474 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 475 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 476 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 477 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 478 ]
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 479 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 480 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 481 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 482 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 483 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 484 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 485 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 486 ]
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 487 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 488 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 489 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 490 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 491 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 492 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 493 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 494 ]
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 495 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 496 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 497 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 498 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 499 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 500 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 501 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 502 ]
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 503 ]
        },
        "Tile_X5Y5_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 504 ]
        },
        "Tile_X5Y5_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 505 ]
        },
        "Tile_X5Y5_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 506 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 507 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 508 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 509 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 510 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 511 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 512 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 513 ]
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 514 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 515 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 516 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 517 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 518 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 519 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 520 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 521 ]
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 522 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 523 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 524 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 525 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 526 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 527 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 528 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 529 ]
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 530 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 531 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 532 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 533 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 534 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 535 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 536 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 537 ]
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 538 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 539 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 540 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 541 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 542 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 543 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 544 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 545 ]
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 546 ]
        },
        "Tile_X0Y6_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 547 ]
        },
        "Tile_X0Y6_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 548 ]
        },
        "Tile_X0Y6_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 549 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 550 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 551 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 552 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 553 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 554 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 555 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 556 ]
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 557 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 558 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 559 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 560 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 561 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 562 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 563 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 564 ]
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 565 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 566 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 567 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 568 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 569 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 570 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 571 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 572 ]
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 573 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 574 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 575 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 576 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 577 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 578 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 579 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 580 ]
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 581 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 582 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 583 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 584 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 585 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 586 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 587 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 588 ]
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 589 ]
        },
        "Tile_X5Y6_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 590 ]
        },
        "Tile_X5Y6_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 591 ]
        },
        "Tile_X5Y6_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 592 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 593 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 594 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 595 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 596 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 597 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 598 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 599 ]
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 600 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 601 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 602 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 603 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 604 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 605 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 606 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 607 ]
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 608 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 609 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 610 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 611 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 612 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 613 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 614 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 615 ]
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 616 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 617 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 618 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 619 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 620 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 621 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 622 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 623 ]
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 624 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 625 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 626 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 627 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 628 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 629 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 630 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 631 ]
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 632 ]
        },
        "Tile_X0Y7_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 633 ]
        },
        "Tile_X0Y7_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 634 ]
        },
        "Tile_X0Y7_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 635 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 636 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 637 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 638 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 639 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 640 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 641 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 642 ]
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 643 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 644 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 645 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 646 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 647 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 648 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 649 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 650 ]
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 651 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 652 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 653 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 654 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 655 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 656 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 657 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 658 ]
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 659 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 660 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 661 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 662 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 663 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 664 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 665 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 666 ]
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 667 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 668 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 669 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 670 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 671 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 672 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 673 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 674 ]
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 675 ]
        },
        "Tile_X5Y7_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 676 ]
        },
        "Tile_X5Y7_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 677 ]
        },
        "Tile_X5Y7_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 678 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 679 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 680 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 681 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 682 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 683 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 684 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 685 ]
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 686 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 687 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 688 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 689 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 690 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 691 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 692 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 693 ]
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 694 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 695 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 696 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 697 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 698 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 699 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 700 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 701 ]
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 702 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 703 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 704 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 705 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 706 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 707 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 708 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 709 ]
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 710 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 711 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 712 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 713 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 714 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 715 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 716 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 717 ]
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 718 ]
        },
        "Tile_X0Y8_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 719 ]
        },
        "Tile_X0Y8_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 720 ]
        },
        "Tile_X0Y8_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 721 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 722 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 723 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 724 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 725 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 726 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 727 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 728 ]
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 729 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 730 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 731 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 732 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 733 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 734 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 735 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 736 ]
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 737 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT0": {
          "direction": "input",
          "bits": [ 738 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT1": {
          "direction": "input",
          "bits": [ 739 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT2": {
          "direction": "input",
          "bits": [ 740 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT3": {
          "direction": "input",
          "bits": [ 741 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT4": {
          "direction": "input",
          "bits": [ 742 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT5": {
          "direction": "input",
          "bits": [ 743 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT6": {
          "direction": "input",
          "bits": [ 744 ]
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT7": {
          "direction": "input",
          "bits": [ 745 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 746 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 747 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 748 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 749 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 750 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 751 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 752 ]
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 753 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT0": {
          "direction": "output",
          "bits": [ 754 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT1": {
          "direction": "output",
          "bits": [ 755 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT2": {
          "direction": "output",
          "bits": [ 756 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT3": {
          "direction": "output",
          "bits": [ 757 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT4": {
          "direction": "output",
          "bits": [ 758 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT5": {
          "direction": "output",
          "bits": [ 759 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT6": {
          "direction": "output",
          "bits": [ 760 ]
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT7": {
          "direction": "output",
          "bits": [ 761 ]
        },
        "Tile_X5Y8_ENA_TT_PROJECT": {
          "direction": "output",
          "bits": [ 762 ]
        },
        "Tile_X5Y8_CLK_TT_PROJECT": {
          "direction": "output",
          "bits": [ 763 ]
        },
        "Tile_X5Y8_RST_N_TT_PROJECT": {
          "direction": "output",
          "bits": [ 764 ]
        },
        "Tile_X1Y9_A_O_top": {
          "direction": "input",
          "bits": [ 765 ]
        },
        "Tile_X1Y9_A_I_top": {
          "direction": "output",
          "bits": [ 766 ]
        },
        "Tile_X1Y9_A_T_top": {
          "direction": "output",
          "bits": [ 767 ]
        },
        "Tile_X1Y9_B_O_top": {
          "direction": "input",
          "bits": [ 768 ]
        },
        "Tile_X1Y9_B_I_top": {
          "direction": "output",
          "bits": [ 769 ]
        },
        "Tile_X1Y9_B_T_top": {
          "direction": "output",
          "bits": [ 770 ]
        },
        "Tile_X1Y9_C_O_top": {
          "direction": "input",
          "bits": [ 771 ]
        },
        "Tile_X1Y9_C_I_top": {
          "direction": "output",
          "bits": [ 772 ]
        },
        "Tile_X1Y9_C_T_top": {
          "direction": "output",
          "bits": [ 773 ]
        },
        "Tile_X1Y9_D_O_top": {
          "direction": "input",
          "bits": [ 774 ]
        },
        "Tile_X1Y9_D_I_top": {
          "direction": "output",
          "bits": [ 775 ]
        },
        "Tile_X1Y9_D_T_top": {
          "direction": "output",
          "bits": [ 776 ]
        },
        "Tile_X2Y9_A_O_top": {
          "direction": "input",
          "bits": [ 777 ]
        },
        "Tile_X2Y9_A_I_top": {
          "direction": "output",
          "bits": [ 778 ]
        },
        "Tile_X2Y9_A_T_top": {
          "direction": "output",
          "bits": [ 779 ]
        },
        "Tile_X2Y9_B_O_top": {
          "direction": "input",
          "bits": [ 780 ]
        },
        "Tile_X2Y9_B_I_top": {
          "direction": "output",
          "bits": [ 781 ]
        },
        "Tile_X2Y9_B_T_top": {
          "direction": "output",
          "bits": [ 782 ]
        },
        "Tile_X2Y9_C_O_top": {
          "direction": "input",
          "bits": [ 783 ]
        },
        "Tile_X2Y9_C_I_top": {
          "direction": "output",
          "bits": [ 784 ]
        },
        "Tile_X2Y9_C_T_top": {
          "direction": "output",
          "bits": [ 785 ]
        },
        "Tile_X2Y9_D_O_top": {
          "direction": "input",
          "bits": [ 786 ]
        },
        "Tile_X2Y9_D_I_top": {
          "direction": "output",
          "bits": [ 787 ]
        },
        "Tile_X2Y9_D_T_top": {
          "direction": "output",
          "bits": [ 788 ]
        },
        "Tile_X3Y9_A_O_top": {
          "direction": "input",
          "bits": [ 789 ]
        },
        "Tile_X3Y9_A_I_top": {
          "direction": "output",
          "bits": [ 790 ]
        },
        "Tile_X3Y9_A_T_top": {
          "direction": "output",
          "bits": [ 791 ]
        },
        "Tile_X3Y9_B_O_top": {
          "direction": "input",
          "bits": [ 792 ]
        },
        "Tile_X3Y9_B_I_top": {
          "direction": "output",
          "bits": [ 793 ]
        },
        "Tile_X3Y9_B_T_top": {
          "direction": "output",
          "bits": [ 794 ]
        },
        "Tile_X3Y9_C_O_top": {
          "direction": "input",
          "bits": [ 795 ]
        },
        "Tile_X3Y9_C_I_top": {
          "direction": "output",
          "bits": [ 796 ]
        },
        "Tile_X3Y9_C_T_top": {
          "direction": "output",
          "bits": [ 797 ]
        },
        "Tile_X3Y9_D_O_top": {
          "direction": "input",
          "bits": [ 798 ]
        },
        "Tile_X3Y9_D_I_top": {
          "direction": "output",
          "bits": [ 799 ]
        },
        "Tile_X3Y9_D_T_top": {
          "direction": "output",
          "bits": [ 800 ]
        },
        "Tile_X4Y9_A_O_top": {
          "direction": "input",
          "bits": [ 801 ]
        },
        "Tile_X4Y9_A_I_top": {
          "direction": "output",
          "bits": [ 802 ]
        },
        "Tile_X4Y9_A_T_top": {
          "direction": "output",
          "bits": [ 803 ]
        },
        "Tile_X4Y9_B_O_top": {
          "direction": "input",
          "bits": [ 804 ]
        },
        "Tile_X4Y9_B_I_top": {
          "direction": "output",
          "bits": [ 805 ]
        },
        "Tile_X4Y9_B_T_top": {
          "direction": "output",
          "bits": [ 806 ]
        },
        "Tile_X4Y9_C_O_top": {
          "direction": "input",
          "bits": [ 807 ]
        },
        "Tile_X4Y9_C_I_top": {
          "direction": "output",
          "bits": [ 808 ]
        },
        "Tile_X4Y9_C_T_top": {
          "direction": "output",
          "bits": [ 809 ]
        },
        "Tile_X4Y9_D_O_top": {
          "direction": "input",
          "bits": [ 810 ]
        },
        "Tile_X4Y9_D_I_top": {
          "direction": "output",
          "bits": [ 811 ]
        },
        "Tile_X4Y9_D_T_top": {
          "direction": "output",
          "bits": [ 812 ]
        },
        "FrameData": {
          "direction": "input",
          "bits": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132 ]
        },
        "FrameStrobe": {
          "direction": "input",
          "bits": [ 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ]
        },
        "UserCLK": {
          "direction": "input",
          "bits": [ 1253 ]
        }
      },
      "cells": {
        "Tile_X0Y0_NW_term": {
          "hide_name": 0,
          "type": "NW_term",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1993.9-2008.2"
          },
          "port_directions": {
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "FrameData": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
            "FrameData_O": [ 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
            "FrameStrobe": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305 ],
            "FrameStrobe_O": [ 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325 ],
            "N1END": [ 1326, 1327, 1328, 1329 ],
            "N2END": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337 ],
            "N2MID": [ 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
            "N4END": [ 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
            "S1BEG": [ 1362, 1363, 1364, 1365 ],
            "S2BEG": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373 ],
            "S2BEGb": [ 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "S4BEG": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397 ],
            "UserCLK": [ 1398 ],
            "UserCLKo": [ 1399 ]
          }
        },
        "Tile_X0Y1_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2173.5-2250.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 91 ],
            "E1BEG": [ 1400, 1401, 1402, 1403 ],
            "E2BEG": [ 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ],
            "E2BEGb": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419 ],
            "E6BEG": [ 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
            "EE4BEG": [ 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447 ],
            "ENA_TT_PROJECT": [ 90 ],
            "FrameData": [ 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876 ],
            "FrameData_O": [ 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479 ],
            "FrameStrobe": [ 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499 ],
            "FrameStrobe_O": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305 ],
            "N1BEG": [ 1326, 1327, 1328, 1329 ],
            "N1END": [ 1500, 1501, 1502, 1503 ],
            "N2BEG": [ 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
            "N2BEGb": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337 ],
            "N2END": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
            "N2MID": [ 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519 ],
            "N4BEG": [ 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
            "N4END": [ 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535 ],
            "RST_N_TT_PROJECT": [ 92 ],
            "S1BEG": [ 1536, 1537, 1538, 1539 ],
            "S1END": [ 1362, 1363, 1364, 1365 ],
            "S2BEG": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
            "S2BEGb": [ 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
            "S2END": [ 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "S2MID": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373 ],
            "S4BEG": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571 ],
            "S4END": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397 ],
            "UIO_IN_TT_PROJECT0": [ 82 ],
            "UIO_IN_TT_PROJECT1": [ 83 ],
            "UIO_IN_TT_PROJECT2": [ 84 ],
            "UIO_IN_TT_PROJECT3": [ 85 ],
            "UIO_IN_TT_PROJECT4": [ 86 ],
            "UIO_IN_TT_PROJECT5": [ 87 ],
            "UIO_IN_TT_PROJECT6": [ 88 ],
            "UIO_IN_TT_PROJECT7": [ 89 ],
            "UIO_OE_TT_PROJECT0": [ 66 ],
            "UIO_OE_TT_PROJECT1": [ 67 ],
            "UIO_OE_TT_PROJECT2": [ 68 ],
            "UIO_OE_TT_PROJECT3": [ 69 ],
            "UIO_OE_TT_PROJECT4": [ 70 ],
            "UIO_OE_TT_PROJECT5": [ 71 ],
            "UIO_OE_TT_PROJECT6": [ 72 ],
            "UIO_OE_TT_PROJECT7": [ 73 ],
            "UIO_OUT_TT_PROJECT0": [ 58 ],
            "UIO_OUT_TT_PROJECT1": [ 59 ],
            "UIO_OUT_TT_PROJECT2": [ 60 ],
            "UIO_OUT_TT_PROJECT3": [ 61 ],
            "UIO_OUT_TT_PROJECT4": [ 62 ],
            "UIO_OUT_TT_PROJECT5": [ 63 ],
            "UIO_OUT_TT_PROJECT6": [ 64 ],
            "UIO_OUT_TT_PROJECT7": [ 65 ],
            "UI_IN_TT_PROJECT0": [ 74 ],
            "UI_IN_TT_PROJECT1": [ 75 ],
            "UI_IN_TT_PROJECT2": [ 76 ],
            "UI_IN_TT_PROJECT3": [ 77 ],
            "UI_IN_TT_PROJECT4": [ 78 ],
            "UI_IN_TT_PROJECT5": [ 79 ],
            "UI_IN_TT_PROJECT6": [ 80 ],
            "UI_IN_TT_PROJECT7": [ 81 ],
            "UO_OUT_TT_PROJECT0": [ 50 ],
            "UO_OUT_TT_PROJECT1": [ 51 ],
            "UO_OUT_TT_PROJECT2": [ 52 ],
            "UO_OUT_TT_PROJECT3": [ 53 ],
            "UO_OUT_TT_PROJECT4": [ 54 ],
            "UO_OUT_TT_PROJECT5": [ 55 ],
            "UO_OUT_TT_PROJECT6": [ 56 ],
            "UO_OUT_TT_PROJECT7": [ 57 ],
            "UserCLK": [ 1572 ],
            "UserCLKo": [ 1398 ],
            "W1END": [ 1573, 1574, 1575, 1576 ],
            "W2END": [ 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584 ],
            "W2MID": [ 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592 ],
            "W6END": [ 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604 ],
            "WW4END": [ 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620 ]
          }
        },
        "Tile_X0Y2_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2670.5-2747.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 134 ],
            "E1BEG": [ 1621, 1622, 1623, 1624 ],
            "E2BEG": [ 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
            "E2BEGb": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
            "E6BEG": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652 ],
            "EE4BEG": [ 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ],
            "ENA_TT_PROJECT": [ 133 ],
            "FrameData": [ 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908 ],
            "FrameData_O": [ 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700 ],
            "FrameStrobe": [ 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720 ],
            "FrameStrobe_O": [ 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499 ],
            "N1BEG": [ 1500, 1501, 1502, 1503 ],
            "N1END": [ 1721, 1722, 1723, 1724 ],
            "N2BEG": [ 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519 ],
            "N2BEGb": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
            "N2END": [ 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732 ],
            "N2MID": [ 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740 ],
            "N4BEG": [ 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535 ],
            "N4END": [ 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756 ],
            "RST_N_TT_PROJECT": [ 135 ],
            "S1BEG": [ 1757, 1758, 1759, 1760 ],
            "S1END": [ 1536, 1537, 1538, 1539 ],
            "S2BEG": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768 ],
            "S2BEGb": [ 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776 ],
            "S2END": [ 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
            "S2MID": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
            "S4BEG": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ],
            "S4END": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571 ],
            "UIO_IN_TT_PROJECT0": [ 125 ],
            "UIO_IN_TT_PROJECT1": [ 126 ],
            "UIO_IN_TT_PROJECT2": [ 127 ],
            "UIO_IN_TT_PROJECT3": [ 128 ],
            "UIO_IN_TT_PROJECT4": [ 129 ],
            "UIO_IN_TT_PROJECT5": [ 130 ],
            "UIO_IN_TT_PROJECT6": [ 131 ],
            "UIO_IN_TT_PROJECT7": [ 132 ],
            "UIO_OE_TT_PROJECT0": [ 109 ],
            "UIO_OE_TT_PROJECT1": [ 110 ],
            "UIO_OE_TT_PROJECT2": [ 111 ],
            "UIO_OE_TT_PROJECT3": [ 112 ],
            "UIO_OE_TT_PROJECT4": [ 113 ],
            "UIO_OE_TT_PROJECT5": [ 114 ],
            "UIO_OE_TT_PROJECT6": [ 115 ],
            "UIO_OE_TT_PROJECT7": [ 116 ],
            "UIO_OUT_TT_PROJECT0": [ 101 ],
            "UIO_OUT_TT_PROJECT1": [ 102 ],
            "UIO_OUT_TT_PROJECT2": [ 103 ],
            "UIO_OUT_TT_PROJECT3": [ 104 ],
            "UIO_OUT_TT_PROJECT4": [ 105 ],
            "UIO_OUT_TT_PROJECT5": [ 106 ],
            "UIO_OUT_TT_PROJECT6": [ 107 ],
            "UIO_OUT_TT_PROJECT7": [ 108 ],
            "UI_IN_TT_PROJECT0": [ 117 ],
            "UI_IN_TT_PROJECT1": [ 118 ],
            "UI_IN_TT_PROJECT2": [ 119 ],
            "UI_IN_TT_PROJECT3": [ 120 ],
            "UI_IN_TT_PROJECT4": [ 121 ],
            "UI_IN_TT_PROJECT5": [ 122 ],
            "UI_IN_TT_PROJECT6": [ 123 ],
            "UI_IN_TT_PROJECT7": [ 124 ],
            "UO_OUT_TT_PROJECT0": [ 93 ],
            "UO_OUT_TT_PROJECT1": [ 94 ],
            "UO_OUT_TT_PROJECT2": [ 95 ],
            "UO_OUT_TT_PROJECT3": [ 96 ],
            "UO_OUT_TT_PROJECT4": [ 97 ],
            "UO_OUT_TT_PROJECT5": [ 98 ],
            "UO_OUT_TT_PROJECT6": [ 99 ],
            "UO_OUT_TT_PROJECT7": [ 100 ],
            "UserCLK": [ 1793 ],
            "UserCLKo": [ 1572 ],
            "W1END": [ 1794, 1795, 1796, 1797 ],
            "W2END": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805 ],
            "W2MID": [ 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
            "W6END": [ 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825 ],
            "WW4END": [ 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841 ]
          }
        },
        "Tile_X0Y3_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2997.5-3074.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 290 ],
            "E1BEG": [ 1842, 1843, 1844, 1845 ],
            "E2BEG": [ 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853 ],
            "E2BEGb": [ 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ],
            "E6BEG": [ 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873 ],
            "EE4BEG": [ 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889 ],
            "ENA_TT_PROJECT": [ 289 ],
            "FrameData": [ 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940 ],
            "FrameData_O": [ 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921 ],
            "FrameStrobe": [ 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941 ],
            "FrameStrobe_O": [ 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720 ],
            "N1BEG": [ 1721, 1722, 1723, 1724 ],
            "N1END": [ 1942, 1943, 1944, 1945 ],
            "N2BEG": [ 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740 ],
            "N2BEGb": [ 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732 ],
            "N2END": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953 ],
            "N2MID": [ 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961 ],
            "N4BEG": [ 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756 ],
            "N4END": [ 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977 ],
            "RST_N_TT_PROJECT": [ 291 ],
            "S1BEG": [ 1978, 1979, 1980, 1981 ],
            "S1END": [ 1757, 1758, 1759, 1760 ],
            "S2BEG": [ 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989 ],
            "S2BEGb": [ 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997 ],
            "S2END": [ 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776 ],
            "S2MID": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768 ],
            "S4BEG": [ 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013 ],
            "S4END": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ],
            "UIO_IN_TT_PROJECT0": [ 281 ],
            "UIO_IN_TT_PROJECT1": [ 282 ],
            "UIO_IN_TT_PROJECT2": [ 283 ],
            "UIO_IN_TT_PROJECT3": [ 284 ],
            "UIO_IN_TT_PROJECT4": [ 285 ],
            "UIO_IN_TT_PROJECT5": [ 286 ],
            "UIO_IN_TT_PROJECT6": [ 287 ],
            "UIO_IN_TT_PROJECT7": [ 288 ],
            "UIO_OE_TT_PROJECT0": [ 265 ],
            "UIO_OE_TT_PROJECT1": [ 266 ],
            "UIO_OE_TT_PROJECT2": [ 267 ],
            "UIO_OE_TT_PROJECT3": [ 268 ],
            "UIO_OE_TT_PROJECT4": [ 269 ],
            "UIO_OE_TT_PROJECT5": [ 270 ],
            "UIO_OE_TT_PROJECT6": [ 271 ],
            "UIO_OE_TT_PROJECT7": [ 272 ],
            "UIO_OUT_TT_PROJECT0": [ 257 ],
            "UIO_OUT_TT_PROJECT1": [ 258 ],
            "UIO_OUT_TT_PROJECT2": [ 259 ],
            "UIO_OUT_TT_PROJECT3": [ 260 ],
            "UIO_OUT_TT_PROJECT4": [ 261 ],
            "UIO_OUT_TT_PROJECT5": [ 262 ],
            "UIO_OUT_TT_PROJECT6": [ 263 ],
            "UIO_OUT_TT_PROJECT7": [ 264 ],
            "UI_IN_TT_PROJECT0": [ 273 ],
            "UI_IN_TT_PROJECT1": [ 274 ],
            "UI_IN_TT_PROJECT2": [ 275 ],
            "UI_IN_TT_PROJECT3": [ 276 ],
            "UI_IN_TT_PROJECT4": [ 277 ],
            "UI_IN_TT_PROJECT5": [ 278 ],
            "UI_IN_TT_PROJECT6": [ 279 ],
            "UI_IN_TT_PROJECT7": [ 280 ],
            "UO_OUT_TT_PROJECT0": [ 249 ],
            "UO_OUT_TT_PROJECT1": [ 250 ],
            "UO_OUT_TT_PROJECT2": [ 251 ],
            "UO_OUT_TT_PROJECT3": [ 252 ],
            "UO_OUT_TT_PROJECT4": [ 253 ],
            "UO_OUT_TT_PROJECT5": [ 254 ],
            "UO_OUT_TT_PROJECT6": [ 255 ],
            "UO_OUT_TT_PROJECT7": [ 256 ],
            "UserCLK": [ 2014 ],
            "UserCLKo": [ 1793 ],
            "W1END": [ 2015, 2016, 2017, 2018 ],
            "W2END": [ 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
            "W2MID": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034 ],
            "W6END": [ 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046 ],
            "WW4END": [ 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062 ]
          }
        },
        "Tile_X0Y4_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3411.5-3488.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 376 ],
            "E1BEG": [ 2063, 2064, 2065, 2066 ],
            "E2BEG": [ 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074 ],
            "E2BEGb": [ 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082 ],
            "E6BEG": [ 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094 ],
            "EE4BEG": [ 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110 ],
            "ENA_TT_PROJECT": [ 375 ],
            "FrameData": [ 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ],
            "FrameData_O": [ 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142 ],
            "FrameStrobe": [ 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162 ],
            "FrameStrobe_O": [ 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941 ],
            "N1BEG": [ 1942, 1943, 1944, 1945 ],
            "N1END": [ 2163, 2164, 2165, 2166 ],
            "N2BEG": [ 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961 ],
            "N2BEGb": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953 ],
            "N2END": [ 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174 ],
            "N2MID": [ 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182 ],
            "N4BEG": [ 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977 ],
            "N4END": [ 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198 ],
            "RST_N_TT_PROJECT": [ 377 ],
            "S1BEG": [ 2199, 2200, 2201, 2202 ],
            "S1END": [ 1978, 1979, 1980, 1981 ],
            "S2BEG": [ 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
            "S2BEGb": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ],
            "S2END": [ 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997 ],
            "S2MID": [ 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989 ],
            "S4BEG": [ 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
            "S4END": [ 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013 ],
            "UIO_IN_TT_PROJECT0": [ 367 ],
            "UIO_IN_TT_PROJECT1": [ 368 ],
            "UIO_IN_TT_PROJECT2": [ 369 ],
            "UIO_IN_TT_PROJECT3": [ 370 ],
            "UIO_IN_TT_PROJECT4": [ 371 ],
            "UIO_IN_TT_PROJECT5": [ 372 ],
            "UIO_IN_TT_PROJECT6": [ 373 ],
            "UIO_IN_TT_PROJECT7": [ 374 ],
            "UIO_OE_TT_PROJECT0": [ 351 ],
            "UIO_OE_TT_PROJECT1": [ 352 ],
            "UIO_OE_TT_PROJECT2": [ 353 ],
            "UIO_OE_TT_PROJECT3": [ 354 ],
            "UIO_OE_TT_PROJECT4": [ 355 ],
            "UIO_OE_TT_PROJECT5": [ 356 ],
            "UIO_OE_TT_PROJECT6": [ 357 ],
            "UIO_OE_TT_PROJECT7": [ 358 ],
            "UIO_OUT_TT_PROJECT0": [ 343 ],
            "UIO_OUT_TT_PROJECT1": [ 344 ],
            "UIO_OUT_TT_PROJECT2": [ 345 ],
            "UIO_OUT_TT_PROJECT3": [ 346 ],
            "UIO_OUT_TT_PROJECT4": [ 347 ],
            "UIO_OUT_TT_PROJECT5": [ 348 ],
            "UIO_OUT_TT_PROJECT6": [ 349 ],
            "UIO_OUT_TT_PROJECT7": [ 350 ],
            "UI_IN_TT_PROJECT0": [ 359 ],
            "UI_IN_TT_PROJECT1": [ 360 ],
            "UI_IN_TT_PROJECT2": [ 361 ],
            "UI_IN_TT_PROJECT3": [ 362 ],
            "UI_IN_TT_PROJECT4": [ 363 ],
            "UI_IN_TT_PROJECT5": [ 364 ],
            "UI_IN_TT_PROJECT6": [ 365 ],
            "UI_IN_TT_PROJECT7": [ 366 ],
            "UO_OUT_TT_PROJECT0": [ 335 ],
            "UO_OUT_TT_PROJECT1": [ 336 ],
            "UO_OUT_TT_PROJECT2": [ 337 ],
            "UO_OUT_TT_PROJECT3": [ 338 ],
            "UO_OUT_TT_PROJECT4": [ 339 ],
            "UO_OUT_TT_PROJECT5": [ 340 ],
            "UO_OUT_TT_PROJECT6": [ 341 ],
            "UO_OUT_TT_PROJECT7": [ 342 ],
            "UserCLK": [ 2235 ],
            "UserCLKo": [ 2014 ],
            "W1END": [ 2236, 2237, 2238, 2239 ],
            "W2END": [ 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247 ],
            "W2MID": [ 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255 ],
            "W6END": [ 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267 ],
            "WW4END": [ 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283 ]
          }
        },
        "Tile_X0Y5_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3825.5-3902.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 462 ],
            "E1BEG": [ 2284, 2285, 2286, 2287 ],
            "E2BEG": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295 ],
            "E2BEGb": [ 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303 ],
            "E6BEG": [ 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315 ],
            "EE4BEG": [ 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331 ],
            "ENA_TT_PROJECT": [ 461 ],
            "FrameData": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004 ],
            "FrameData_O": [ 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363 ],
            "FrameStrobe": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383 ],
            "FrameStrobe_O": [ 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162 ],
            "N1BEG": [ 2163, 2164, 2165, 2166 ],
            "N1END": [ 2384, 2385, 2386, 2387 ],
            "N2BEG": [ 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182 ],
            "N2BEGb": [ 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174 ],
            "N2END": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "N2MID": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403 ],
            "N4BEG": [ 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198 ],
            "N4END": [ 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
            "RST_N_TT_PROJECT": [ 463 ],
            "S1BEG": [ 2420, 2421, 2422, 2423 ],
            "S1END": [ 2199, 2200, 2201, 2202 ],
            "S2BEG": [ 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431 ],
            "S2BEGb": [ 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439 ],
            "S2END": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ],
            "S2MID": [ 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
            "S4BEG": [ 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455 ],
            "S4END": [ 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
            "UIO_IN_TT_PROJECT0": [ 453 ],
            "UIO_IN_TT_PROJECT1": [ 454 ],
            "UIO_IN_TT_PROJECT2": [ 455 ],
            "UIO_IN_TT_PROJECT3": [ 456 ],
            "UIO_IN_TT_PROJECT4": [ 457 ],
            "UIO_IN_TT_PROJECT5": [ 458 ],
            "UIO_IN_TT_PROJECT6": [ 459 ],
            "UIO_IN_TT_PROJECT7": [ 460 ],
            "UIO_OE_TT_PROJECT0": [ 437 ],
            "UIO_OE_TT_PROJECT1": [ 438 ],
            "UIO_OE_TT_PROJECT2": [ 439 ],
            "UIO_OE_TT_PROJECT3": [ 440 ],
            "UIO_OE_TT_PROJECT4": [ 441 ],
            "UIO_OE_TT_PROJECT5": [ 442 ],
            "UIO_OE_TT_PROJECT6": [ 443 ],
            "UIO_OE_TT_PROJECT7": [ 444 ],
            "UIO_OUT_TT_PROJECT0": [ 429 ],
            "UIO_OUT_TT_PROJECT1": [ 430 ],
            "UIO_OUT_TT_PROJECT2": [ 431 ],
            "UIO_OUT_TT_PROJECT3": [ 432 ],
            "UIO_OUT_TT_PROJECT4": [ 433 ],
            "UIO_OUT_TT_PROJECT5": [ 434 ],
            "UIO_OUT_TT_PROJECT6": [ 435 ],
            "UIO_OUT_TT_PROJECT7": [ 436 ],
            "UI_IN_TT_PROJECT0": [ 445 ],
            "UI_IN_TT_PROJECT1": [ 446 ],
            "UI_IN_TT_PROJECT2": [ 447 ],
            "UI_IN_TT_PROJECT3": [ 448 ],
            "UI_IN_TT_PROJECT4": [ 449 ],
            "UI_IN_TT_PROJECT5": [ 450 ],
            "UI_IN_TT_PROJECT6": [ 451 ],
            "UI_IN_TT_PROJECT7": [ 452 ],
            "UO_OUT_TT_PROJECT0": [ 421 ],
            "UO_OUT_TT_PROJECT1": [ 422 ],
            "UO_OUT_TT_PROJECT2": [ 423 ],
            "UO_OUT_TT_PROJECT3": [ 424 ],
            "UO_OUT_TT_PROJECT4": [ 425 ],
            "UO_OUT_TT_PROJECT5": [ 426 ],
            "UO_OUT_TT_PROJECT6": [ 427 ],
            "UO_OUT_TT_PROJECT7": [ 428 ],
            "UserCLK": [ 2456 ],
            "UserCLKo": [ 2235 ],
            "W1END": [ 2457, 2458, 2459, 2460 ],
            "W2END": [ 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
            "W2MID": [ 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
            "W6END": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488 ],
            "WW4END": [ 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504 ]
          }
        },
        "Tile_X0Y6_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4239.5-4316.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 548 ],
            "E1BEG": [ 2505, 2506, 2507, 2508 ],
            "E2BEG": [ 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516 ],
            "E2BEGb": [ 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524 ],
            "E6BEG": [ 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536 ],
            "EE4BEG": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "ENA_TT_PROJECT": [ 547 ],
            "FrameData": [ 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ],
            "FrameData_O": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584 ],
            "FrameStrobe": [ 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604 ],
            "FrameStrobe_O": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383 ],
            "N1BEG": [ 2384, 2385, 2386, 2387 ],
            "N1END": [ 2605, 2606, 2607, 2608 ],
            "N2BEG": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403 ],
            "N2BEGb": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "N2END": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616 ],
            "N2MID": [ 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624 ],
            "N4BEG": [ 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
            "N4END": [ 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640 ],
            "RST_N_TT_PROJECT": [ 549 ],
            "S1BEG": [ 2641, 2642, 2643, 2644 ],
            "S1END": [ 2420, 2421, 2422, 2423 ],
            "S2BEG": [ 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652 ],
            "S2BEGb": [ 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660 ],
            "S2END": [ 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439 ],
            "S2MID": [ 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431 ],
            "S4BEG": [ 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676 ],
            "S4END": [ 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455 ],
            "UIO_IN_TT_PROJECT0": [ 539 ],
            "UIO_IN_TT_PROJECT1": [ 540 ],
            "UIO_IN_TT_PROJECT2": [ 541 ],
            "UIO_IN_TT_PROJECT3": [ 542 ],
            "UIO_IN_TT_PROJECT4": [ 543 ],
            "UIO_IN_TT_PROJECT5": [ 544 ],
            "UIO_IN_TT_PROJECT6": [ 545 ],
            "UIO_IN_TT_PROJECT7": [ 546 ],
            "UIO_OE_TT_PROJECT0": [ 523 ],
            "UIO_OE_TT_PROJECT1": [ 524 ],
            "UIO_OE_TT_PROJECT2": [ 525 ],
            "UIO_OE_TT_PROJECT3": [ 526 ],
            "UIO_OE_TT_PROJECT4": [ 527 ],
            "UIO_OE_TT_PROJECT5": [ 528 ],
            "UIO_OE_TT_PROJECT6": [ 529 ],
            "UIO_OE_TT_PROJECT7": [ 530 ],
            "UIO_OUT_TT_PROJECT0": [ 515 ],
            "UIO_OUT_TT_PROJECT1": [ 516 ],
            "UIO_OUT_TT_PROJECT2": [ 517 ],
            "UIO_OUT_TT_PROJECT3": [ 518 ],
            "UIO_OUT_TT_PROJECT4": [ 519 ],
            "UIO_OUT_TT_PROJECT5": [ 520 ],
            "UIO_OUT_TT_PROJECT6": [ 521 ],
            "UIO_OUT_TT_PROJECT7": [ 522 ],
            "UI_IN_TT_PROJECT0": [ 531 ],
            "UI_IN_TT_PROJECT1": [ 532 ],
            "UI_IN_TT_PROJECT2": [ 533 ],
            "UI_IN_TT_PROJECT3": [ 534 ],
            "UI_IN_TT_PROJECT4": [ 535 ],
            "UI_IN_TT_PROJECT5": [ 536 ],
            "UI_IN_TT_PROJECT6": [ 537 ],
            "UI_IN_TT_PROJECT7": [ 538 ],
            "UO_OUT_TT_PROJECT0": [ 507 ],
            "UO_OUT_TT_PROJECT1": [ 508 ],
            "UO_OUT_TT_PROJECT2": [ 509 ],
            "UO_OUT_TT_PROJECT3": [ 510 ],
            "UO_OUT_TT_PROJECT4": [ 511 ],
            "UO_OUT_TT_PROJECT5": [ 512 ],
            "UO_OUT_TT_PROJECT6": [ 513 ],
            "UO_OUT_TT_PROJECT7": [ 514 ],
            "UserCLK": [ 2677 ],
            "UserCLKo": [ 2456 ],
            "W1END": [ 2678, 2679, 2680, 2681 ],
            "W2END": [ 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689 ],
            "W2MID": [ 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ],
            "W6END": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709 ],
            "WW4END": [ 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725 ]
          }
        },
        "Tile_X0Y7_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4653.5-4730.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 634 ],
            "E1BEG": [ 2726, 2727, 2728, 2729 ],
            "E2BEG": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737 ],
            "E2BEGb": [ 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
            "E6BEG": [ 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757 ],
            "EE4BEG": [ 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773 ],
            "ENA_TT_PROJECT": [ 633 ],
            "FrameData": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068 ],
            "FrameData_O": [ 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805 ],
            "FrameStrobe": [ 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ],
            "FrameStrobe_O": [ 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604 ],
            "N1BEG": [ 2605, 2606, 2607, 2608 ],
            "N1END": [ 2826, 2827, 2828, 2829 ],
            "N2BEG": [ 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624 ],
            "N2BEGb": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616 ],
            "N2END": [ 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
            "N2MID": [ 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845 ],
            "N4BEG": [ 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640 ],
            "N4END": [ 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861 ],
            "RST_N_TT_PROJECT": [ 635 ],
            "S1BEG": [ 2862, 2863, 2864, 2865 ],
            "S1END": [ 2641, 2642, 2643, 2644 ],
            "S2BEG": [ 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873 ],
            "S2BEGb": [ 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881 ],
            "S2END": [ 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660 ],
            "S2MID": [ 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652 ],
            "S4BEG": [ 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897 ],
            "S4END": [ 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676 ],
            "UIO_IN_TT_PROJECT0": [ 625 ],
            "UIO_IN_TT_PROJECT1": [ 626 ],
            "UIO_IN_TT_PROJECT2": [ 627 ],
            "UIO_IN_TT_PROJECT3": [ 628 ],
            "UIO_IN_TT_PROJECT4": [ 629 ],
            "UIO_IN_TT_PROJECT5": [ 630 ],
            "UIO_IN_TT_PROJECT6": [ 631 ],
            "UIO_IN_TT_PROJECT7": [ 632 ],
            "UIO_OE_TT_PROJECT0": [ 609 ],
            "UIO_OE_TT_PROJECT1": [ 610 ],
            "UIO_OE_TT_PROJECT2": [ 611 ],
            "UIO_OE_TT_PROJECT3": [ 612 ],
            "UIO_OE_TT_PROJECT4": [ 613 ],
            "UIO_OE_TT_PROJECT5": [ 614 ],
            "UIO_OE_TT_PROJECT6": [ 615 ],
            "UIO_OE_TT_PROJECT7": [ 616 ],
            "UIO_OUT_TT_PROJECT0": [ 601 ],
            "UIO_OUT_TT_PROJECT1": [ 602 ],
            "UIO_OUT_TT_PROJECT2": [ 603 ],
            "UIO_OUT_TT_PROJECT3": [ 604 ],
            "UIO_OUT_TT_PROJECT4": [ 605 ],
            "UIO_OUT_TT_PROJECT5": [ 606 ],
            "UIO_OUT_TT_PROJECT6": [ 607 ],
            "UIO_OUT_TT_PROJECT7": [ 608 ],
            "UI_IN_TT_PROJECT0": [ 617 ],
            "UI_IN_TT_PROJECT1": [ 618 ],
            "UI_IN_TT_PROJECT2": [ 619 ],
            "UI_IN_TT_PROJECT3": [ 620 ],
            "UI_IN_TT_PROJECT4": [ 621 ],
            "UI_IN_TT_PROJECT5": [ 622 ],
            "UI_IN_TT_PROJECT6": [ 623 ],
            "UI_IN_TT_PROJECT7": [ 624 ],
            "UO_OUT_TT_PROJECT0": [ 593 ],
            "UO_OUT_TT_PROJECT1": [ 594 ],
            "UO_OUT_TT_PROJECT2": [ 595 ],
            "UO_OUT_TT_PROJECT3": [ 596 ],
            "UO_OUT_TT_PROJECT4": [ 597 ],
            "UO_OUT_TT_PROJECT5": [ 598 ],
            "UO_OUT_TT_PROJECT6": [ 599 ],
            "UO_OUT_TT_PROJECT7": [ 600 ],
            "UserCLK": [ 2898 ],
            "UserCLKo": [ 2677 ],
            "W1END": [ 2899, 2900, 2901, 2902 ],
            "W2END": [ 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910 ],
            "W2MID": [ 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918 ],
            "W6END": [ 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ],
            "WW4END": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946 ]
          }
        },
        "Tile_X0Y8_W_TT_IF": {
          "hide_name": 0,
          "type": "W_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5067.5-5144.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1BEG": "output",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E6BEG": "output",
            "EE4BEG": "output",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1END": "input",
            "W2END": "input",
            "W2MID": "input",
            "W6END": "input",
            "WW4END": "input"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 720 ],
            "E1BEG": [ 2947, 2948, 2949, 2950 ],
            "E2BEG": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958 ],
            "E2BEGb": [ 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966 ],
            "E6BEG": [ 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978 ],
            "EE4BEG": [ 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ],
            "ENA_TT_PROJECT": [ 719 ],
            "FrameData": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100 ],
            "FrameData_O": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ],
            "FrameStrobe": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046 ],
            "FrameStrobe_O": [ 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ],
            "N1BEG": [ 2826, 2827, 2828, 2829 ],
            "N1END": [ 3047, 3048, 3049, 3050 ],
            "N2BEG": [ 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845 ],
            "N2BEGb": [ 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
            "N2END": [ 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ],
            "N2MID": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066 ],
            "N4BEG": [ 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861 ],
            "N4END": [ 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082 ],
            "RST_N_TT_PROJECT": [ 721 ],
            "S1BEG": [ 3083, 3084, 3085, 3086 ],
            "S1END": [ 2862, 2863, 2864, 2865 ],
            "S2BEG": [ 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094 ],
            "S2BEGb": [ 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102 ],
            "S2END": [ 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881 ],
            "S2MID": [ 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873 ],
            "S4BEG": [ 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118 ],
            "S4END": [ 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897 ],
            "UIO_IN_TT_PROJECT0": [ 711 ],
            "UIO_IN_TT_PROJECT1": [ 712 ],
            "UIO_IN_TT_PROJECT2": [ 713 ],
            "UIO_IN_TT_PROJECT3": [ 714 ],
            "UIO_IN_TT_PROJECT4": [ 715 ],
            "UIO_IN_TT_PROJECT5": [ 716 ],
            "UIO_IN_TT_PROJECT6": [ 717 ],
            "UIO_IN_TT_PROJECT7": [ 718 ],
            "UIO_OE_TT_PROJECT0": [ 695 ],
            "UIO_OE_TT_PROJECT1": [ 696 ],
            "UIO_OE_TT_PROJECT2": [ 697 ],
            "UIO_OE_TT_PROJECT3": [ 698 ],
            "UIO_OE_TT_PROJECT4": [ 699 ],
            "UIO_OE_TT_PROJECT5": [ 700 ],
            "UIO_OE_TT_PROJECT6": [ 701 ],
            "UIO_OE_TT_PROJECT7": [ 702 ],
            "UIO_OUT_TT_PROJECT0": [ 687 ],
            "UIO_OUT_TT_PROJECT1": [ 688 ],
            "UIO_OUT_TT_PROJECT2": [ 689 ],
            "UIO_OUT_TT_PROJECT3": [ 690 ],
            "UIO_OUT_TT_PROJECT4": [ 691 ],
            "UIO_OUT_TT_PROJECT5": [ 692 ],
            "UIO_OUT_TT_PROJECT6": [ 693 ],
            "UIO_OUT_TT_PROJECT7": [ 694 ],
            "UI_IN_TT_PROJECT0": [ 703 ],
            "UI_IN_TT_PROJECT1": [ 704 ],
            "UI_IN_TT_PROJECT2": [ 705 ],
            "UI_IN_TT_PROJECT3": [ 706 ],
            "UI_IN_TT_PROJECT4": [ 707 ],
            "UI_IN_TT_PROJECT5": [ 708 ],
            "UI_IN_TT_PROJECT6": [ 709 ],
            "UI_IN_TT_PROJECT7": [ 710 ],
            "UO_OUT_TT_PROJECT0": [ 679 ],
            "UO_OUT_TT_PROJECT1": [ 680 ],
            "UO_OUT_TT_PROJECT2": [ 681 ],
            "UO_OUT_TT_PROJECT3": [ 682 ],
            "UO_OUT_TT_PROJECT4": [ 683 ],
            "UO_OUT_TT_PROJECT5": [ 684 ],
            "UO_OUT_TT_PROJECT6": [ 685 ],
            "UO_OUT_TT_PROJECT7": [ 686 ],
            "UserCLK": [ 3119 ],
            "UserCLKo": [ 2898 ],
            "W1END": [ 3120, 3121, 3122, 3123 ],
            "W2END": [ 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131 ],
            "W2MID": [ 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
            "W6END": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151 ],
            "WW4END": [ 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167 ]
          }
        },
        "Tile_X0Y9_SW_term": {
          "hide_name": 0,
          "type": "SW_term",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5475.9-5490.2"
          },
          "port_directions": {
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "FrameData": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132 ],
            "FrameData_O": [ 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199 ],
            "FrameStrobe": [ 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ],
            "FrameStrobe_O": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046 ],
            "N1BEG": [ 3047, 3048, 3049, 3050 ],
            "N2BEG": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066 ],
            "N2BEGb": [ 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ],
            "N4BEG": [ 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082 ],
            "S1END": [ 3083, 3084, 3085, 3086 ],
            "S2END": [ 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102 ],
            "S2MID": [ 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094 ],
            "S4END": [ 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 3119 ]
          }
        },
        "Tile_X1Y0_N_IO4": {
          "hide_name": 0,
          "type": "N_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2012.7-2042.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Ci": "input",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 3 ],
            "A_O_top": [ 2 ],
            "A_T_top": [ 4 ],
            "B_I_top": [ 6 ],
            "B_O_top": [ 5 ],
            "B_T_top": [ 7 ],
            "C_I_top": [ 9 ],
            "C_O_top": [ 8 ],
            "C_T_top": [ 10 ],
            "Ci": [ 3200 ],
            "D_I_top": [ 12 ],
            "D_O_top": [ 11 ],
            "D_T_top": [ 13 ],
            "FrameData": [ 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
            "FrameData_O": [ 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232 ],
            "FrameStrobe": [ 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252 ],
            "FrameStrobe_O": [ 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272 ],
            "N1END": [ 3273, 3274, 3275, 3276 ],
            "N2END": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ],
            "N2MID": [ 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292 ],
            "N4END": [ 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308 ],
            "NN4END": [ 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324 ],
            "S1BEG": [ 3325, 3326, 3327, 3328 ],
            "S2BEG": [ 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336 ],
            "S2BEGb": [ 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344 ],
            "S4BEG": [ 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360 ],
            "SS4BEG": [ 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376 ],
            "UserCLK": [ 3377 ],
            "UserCLKo": [ 3378 ]
          }
        },
        "Tile_X1Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2260.5-2310.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 3379 ],
            "Co": [ 3200 ],
            "E1BEG": [ 3380, 3381, 3382, 3383 ],
            "E1END": [ 1400, 1401, 1402, 1403 ],
            "E2BEG": [ 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391 ],
            "E2BEGb": [ 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399 ],
            "E2END": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419 ],
            "E2MID": [ 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ],
            "E6BEG": [ 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411 ],
            "E6END": [ 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
            "EE4BEG": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427 ],
            "EE4END": [ 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447 ],
            "FrameData": [ 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479 ],
            "FrameData_O": [ 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459 ],
            "FrameStrobe": [ 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479 ],
            "FrameStrobe_O": [ 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252 ],
            "N1BEG": [ 3273, 3274, 3275, 3276 ],
            "N1END": [ 3480, 3481, 3482, 3483 ],
            "N2BEG": [ 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292 ],
            "N2BEGb": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ],
            "N2END": [ 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491 ],
            "N2MID": [ 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499 ],
            "N4BEG": [ 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308 ],
            "N4END": [ 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515 ],
            "NN4BEG": [ 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324 ],
            "NN4END": [ 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531 ],
            "S1BEG": [ 3532, 3533, 3534, 3535 ],
            "S1END": [ 3325, 3326, 3327, 3328 ],
            "S2BEG": [ 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
            "S2BEGb": [ 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551 ],
            "S2END": [ 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344 ],
            "S2MID": [ 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336 ],
            "S4BEG": [ 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567 ],
            "S4END": [ 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360 ],
            "SS4BEG": [ 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583 ],
            "SS4END": [ 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376 ],
            "UserCLK": [ 3584 ],
            "UserCLKo": [ 3377 ],
            "W1BEG": [ 1573, 1574, 1575, 1576 ],
            "W1END": [ 3585, 3586, 3587, 3588 ],
            "W2BEG": [ 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592 ],
            "W2BEGb": [ 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584 ],
            "W2END": [ 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596 ],
            "W2MID": [ 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604 ],
            "W6BEG": [ 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604 ],
            "W6END": [ 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616 ],
            "WW4BEG": [ 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620 ],
            "WW4END": [ 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632 ]
          }
        },
        "Tile_X1Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2757.5-2807.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 3633 ],
            "Co": [ 3379 ],
            "E1BEG": [ 3634, 3635, 3636, 3637 ],
            "E1END": [ 1621, 1622, 1623, 1624 ],
            "E2BEG": [ 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645 ],
            "E2BEGb": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653 ],
            "E2END": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
            "E2MID": [ 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
            "E6BEG": [ 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665 ],
            "E6END": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652 ],
            "EE4BEG": [ 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681 ],
            "EE4END": [ 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ],
            "FrameData": [ 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700 ],
            "FrameData_O": [ 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713 ],
            "FrameStrobe": [ 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733 ],
            "FrameStrobe_O": [ 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479 ],
            "N1BEG": [ 3480, 3481, 3482, 3483 ],
            "N1END": [ 3734, 3735, 3736, 3737 ],
            "N2BEG": [ 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499 ],
            "N2BEGb": [ 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491 ],
            "N2END": [ 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745 ],
            "N2MID": [ 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753 ],
            "N4BEG": [ 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515 ],
            "N4END": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769 ],
            "NN4BEG": [ 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531 ],
            "NN4END": [ 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785 ],
            "S1BEG": [ 3786, 3787, 3788, 3789 ],
            "S1END": [ 3532, 3533, 3534, 3535 ],
            "S2BEG": [ 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ],
            "S2BEGb": [ 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805 ],
            "S2END": [ 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551 ],
            "S2MID": [ 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
            "S4BEG": [ 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821 ],
            "S4END": [ 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567 ],
            "SS4BEG": [ 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837 ],
            "SS4END": [ 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583 ],
            "UserCLK": [ 3838 ],
            "UserCLKo": [ 3584 ],
            "W1BEG": [ 1794, 1795, 1796, 1797 ],
            "W1END": [ 3839, 3840, 3841, 3842 ],
            "W2BEG": [ 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
            "W2BEGb": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805 ],
            "W2END": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850 ],
            "W2MID": [ 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858 ],
            "W6BEG": [ 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825 ],
            "W6END": [ 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
            "WW4BEG": [ 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841 ],
            "WW4END": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886 ]
          }
        },
        "Tile_X1Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3084.5-3134.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 3887 ],
            "Co": [ 3633 ],
            "E1BEG": [ 3888, 3889, 3890, 3891 ],
            "E1END": [ 1842, 1843, 1844, 1845 ],
            "E2BEG": [ 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899 ],
            "E2BEGb": [ 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907 ],
            "E2END": [ 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ],
            "E2MID": [ 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853 ],
            "E6BEG": [ 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919 ],
            "E6END": [ 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873 ],
            "EE4BEG": [ 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935 ],
            "EE4END": [ 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889 ],
            "FrameData": [ 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921 ],
            "FrameData_O": [ 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967 ],
            "FrameStrobe": [ 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987 ],
            "FrameStrobe_O": [ 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733 ],
            "N1BEG": [ 3734, 3735, 3736, 3737 ],
            "N1END": [ 3988, 3989, 3990, 3991 ],
            "N2BEG": [ 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753 ],
            "N2BEGb": [ 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745 ],
            "N2END": [ 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999 ],
            "N2MID": [ 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007 ],
            "N4BEG": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769 ],
            "N4END": [ 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023 ],
            "NN4BEG": [ 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785 ],
            "NN4END": [ 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039 ],
            "S1BEG": [ 4040, 4041, 4042, 4043 ],
            "S1END": [ 3786, 3787, 3788, 3789 ],
            "S2BEG": [ 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051 ],
            "S2BEGb": [ 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059 ],
            "S2END": [ 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805 ],
            "S2MID": [ 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ],
            "S4BEG": [ 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075 ],
            "S4END": [ 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821 ],
            "SS4BEG": [ 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091 ],
            "SS4END": [ 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837 ],
            "UserCLK": [ 4092 ],
            "UserCLKo": [ 3838 ],
            "W1BEG": [ 2015, 2016, 2017, 2018 ],
            "W1END": [ 4093, 4094, 4095, 4096 ],
            "W2BEG": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034 ],
            "W2BEGb": [ 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
            "W2END": [ 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104 ],
            "W2MID": [ 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112 ],
            "W6BEG": [ 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046 ],
            "W6END": [ 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124 ],
            "WW4BEG": [ 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062 ],
            "WW4END": [ 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140 ]
          }
        },
        "Tile_X1Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3498.5-3548.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 4141 ],
            "Co": [ 3887 ],
            "E1BEG": [ 4142, 4143, 4144, 4145 ],
            "E1END": [ 2063, 2064, 2065, 2066 ],
            "E2BEG": [ 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153 ],
            "E2BEGb": [ 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161 ],
            "E2END": [ 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082 ],
            "E2MID": [ 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074 ],
            "E6BEG": [ 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173 ],
            "E6END": [ 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094 ],
            "EE4BEG": [ 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189 ],
            "EE4END": [ 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110 ],
            "FrameData": [ 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142 ],
            "FrameData_O": [ 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221 ],
            "FrameStrobe": [ 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241 ],
            "FrameStrobe_O": [ 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987 ],
            "N1BEG": [ 3988, 3989, 3990, 3991 ],
            "N1END": [ 4242, 4243, 4244, 4245 ],
            "N2BEG": [ 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007 ],
            "N2BEGb": [ 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999 ],
            "N2END": [ 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253 ],
            "N2MID": [ 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261 ],
            "N4BEG": [ 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023 ],
            "N4END": [ 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277 ],
            "NN4BEG": [ 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039 ],
            "NN4END": [ 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293 ],
            "S1BEG": [ 4294, 4295, 4296, 4297 ],
            "S1END": [ 4040, 4041, 4042, 4043 ],
            "S2BEG": [ 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305 ],
            "S2BEGb": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313 ],
            "S2END": [ 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059 ],
            "S2MID": [ 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051 ],
            "S4BEG": [ 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329 ],
            "S4END": [ 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075 ],
            "SS4BEG": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345 ],
            "SS4END": [ 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091 ],
            "UserCLK": [ 4346 ],
            "UserCLKo": [ 4092 ],
            "W1BEG": [ 2236, 2237, 2238, 2239 ],
            "W1END": [ 4347, 4348, 4349, 4350 ],
            "W2BEG": [ 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255 ],
            "W2BEGb": [ 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247 ],
            "W2END": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
            "W2MID": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366 ],
            "W6BEG": [ 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267 ],
            "W6END": [ 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
            "WW4BEG": [ 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283 ],
            "WW4END": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394 ]
          }
        },
        "Tile_X1Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3912.5-3962.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 4395 ],
            "Co": [ 4141 ],
            "E1BEG": [ 4396, 4397, 4398, 4399 ],
            "E1END": [ 2284, 2285, 2286, 2287 ],
            "E2BEG": [ 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407 ],
            "E2BEGb": [ 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ],
            "E2END": [ 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303 ],
            "E2MID": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295 ],
            "E6BEG": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427 ],
            "E6END": [ 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315 ],
            "EE4BEG": [ 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
            "EE4END": [ 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331 ],
            "FrameData": [ 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363 ],
            "FrameData_O": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475 ],
            "FrameStrobe": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495 ],
            "FrameStrobe_O": [ 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241 ],
            "N1BEG": [ 4242, 4243, 4244, 4245 ],
            "N1END": [ 4496, 4497, 4498, 4499 ],
            "N2BEG": [ 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261 ],
            "N2BEGb": [ 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253 ],
            "N2END": [ 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507 ],
            "N2MID": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515 ],
            "N4BEG": [ 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277 ],
            "N4END": [ 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531 ],
            "NN4BEG": [ 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293 ],
            "NN4END": [ 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547 ],
            "S1BEG": [ 4548, 4549, 4550, 4551 ],
            "S1END": [ 4294, 4295, 4296, 4297 ],
            "S2BEG": [ 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559 ],
            "S2BEGb": [ 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567 ],
            "S2END": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313 ],
            "S2MID": [ 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305 ],
            "S4BEG": [ 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
            "S4END": [ 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329 ],
            "SS4BEG": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599 ],
            "SS4END": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345 ],
            "UserCLK": [ 4600 ],
            "UserCLKo": [ 4346 ],
            "W1BEG": [ 2457, 2458, 2459, 2460 ],
            "W1END": [ 4601, 4602, 4603, 4604 ],
            "W2BEG": [ 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
            "W2BEGb": [ 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
            "W2END": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612 ],
            "W2MID": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
            "W6BEG": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488 ],
            "W6END": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632 ],
            "WW4BEG": [ 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504 ],
            "WW4END": [ 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648 ]
          }
        },
        "Tile_X1Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4326.5-4376.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 4649 ],
            "Co": [ 4395 ],
            "E1BEG": [ 4650, 4651, 4652, 4653 ],
            "E1END": [ 2505, 2506, 2507, 2508 ],
            "E2BEG": [ 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661 ],
            "E2BEGb": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
            "E2END": [ 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524 ],
            "E2MID": [ 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516 ],
            "E6BEG": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681 ],
            "E6END": [ 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536 ],
            "EE4BEG": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697 ],
            "EE4END": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "FrameData": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584 ],
            "FrameData_O": [ 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729 ],
            "FrameStrobe": [ 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749 ],
            "FrameStrobe_O": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495 ],
            "N1BEG": [ 4496, 4497, 4498, 4499 ],
            "N1END": [ 4750, 4751, 4752, 4753 ],
            "N2BEG": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515 ],
            "N2BEGb": [ 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507 ],
            "N2END": [ 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761 ],
            "N2MID": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
            "N4BEG": [ 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531 ],
            "N4END": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785 ],
            "NN4BEG": [ 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547 ],
            "NN4END": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801 ],
            "S1BEG": [ 4802, 4803, 4804, 4805 ],
            "S1END": [ 4548, 4549, 4550, 4551 ],
            "S2BEG": [ 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813 ],
            "S2BEGb": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
            "S2END": [ 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567 ],
            "S2MID": [ 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559 ],
            "S4BEG": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837 ],
            "S4END": [ 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
            "SS4BEG": [ 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853 ],
            "SS4END": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599 ],
            "UserCLK": [ 4854 ],
            "UserCLKo": [ 4600 ],
            "W1BEG": [ 2678, 2679, 2680, 2681 ],
            "W1END": [ 4855, 4856, 4857, 4858 ],
            "W2BEG": [ 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ],
            "W2BEGb": [ 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689 ],
            "W2END": [ 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866 ],
            "W2MID": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
            "W6BEG": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709 ],
            "W6END": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886 ],
            "WW4BEG": [ 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725 ],
            "WW4END": [ 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902 ]
          }
        },
        "Tile_X1Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4740.5-4790.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 4903 ],
            "Co": [ 4649 ],
            "E1BEG": [ 4904, 4905, 4906, 4907 ],
            "E1END": [ 2726, 2727, 2728, 2729 ],
            "E2BEG": [ 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915 ],
            "E2BEGb": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
            "E2END": [ 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
            "E2MID": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737 ],
            "E6BEG": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935 ],
            "E6END": [ 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757 ],
            "EE4BEG": [ 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951 ],
            "EE4END": [ 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773 ],
            "FrameData": [ 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805 ],
            "FrameData_O": [ 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983 ],
            "FrameStrobe": [ 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003 ],
            "FrameStrobe_O": [ 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749 ],
            "N1BEG": [ 4750, 4751, 4752, 4753 ],
            "N1END": [ 5004, 5005, 5006, 5007 ],
            "N2BEG": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
            "N2BEGb": [ 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761 ],
            "N2END": [ 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015 ],
            "N2MID": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
            "N4BEG": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785 ],
            "N4END": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039 ],
            "NN4BEG": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801 ],
            "NN4END": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055 ],
            "S1BEG": [ 5056, 5057, 5058, 5059 ],
            "S1END": [ 4802, 4803, 4804, 4805 ],
            "S2BEG": [ 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067 ],
            "S2BEGb": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
            "S2END": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
            "S2MID": [ 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813 ],
            "S4BEG": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091 ],
            "S4END": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837 ],
            "SS4BEG": [ 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107 ],
            "SS4END": [ 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853 ],
            "UserCLK": [ 5108 ],
            "UserCLKo": [ 4854 ],
            "W1BEG": [ 2899, 2900, 2901, 2902 ],
            "W1END": [ 5109, 5110, 5111, 5112 ],
            "W2BEG": [ 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918 ],
            "W2BEGb": [ 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910 ],
            "W2END": [ 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120 ],
            "W2MID": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
            "W6BEG": [ 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ],
            "W6END": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140 ],
            "WW4BEG": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946 ],
            "WW4END": [ 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156 ]
          }
        },
        "Tile_X1Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5154.5-5204.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 5157 ],
            "Co": [ 4903 ],
            "E1BEG": [ 5158, 5159, 5160, 5161 ],
            "E1END": [ 2947, 2948, 2949, 2950 ],
            "E2BEG": [ 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169 ],
            "E2BEGb": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
            "E2END": [ 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966 ],
            "E2MID": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958 ],
            "E6BEG": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189 ],
            "E6END": [ 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978 ],
            "EE4BEG": [ 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205 ],
            "EE4END": [ 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ],
            "FrameData": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ],
            "FrameData_O": [ 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237 ],
            "FrameStrobe": [ 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257 ],
            "FrameStrobe_O": [ 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003 ],
            "N1BEG": [ 5004, 5005, 5006, 5007 ],
            "N1END": [ 5258, 5259, 5260, 5261 ],
            "N2BEG": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
            "N2BEGb": [ 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015 ],
            "N2END": [ 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269 ],
            "N2MID": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
            "N4BEG": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039 ],
            "N4END": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293 ],
            "NN4BEG": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055 ],
            "NN4END": [ 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309 ],
            "S1BEG": [ 5310, 5311, 5312, 5313 ],
            "S1END": [ 5056, 5057, 5058, 5059 ],
            "S2BEG": [ 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321 ],
            "S2BEGb": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
            "S2END": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
            "S2MID": [ 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067 ],
            "S4BEG": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345 ],
            "S4END": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091 ],
            "SS4BEG": [ 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361 ],
            "SS4END": [ 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107 ],
            "UserCLK": [ 5362 ],
            "UserCLKo": [ 5108 ],
            "W1BEG": [ 3120, 3121, 3122, 3123 ],
            "W1END": [ 5363, 5364, 5365, 5366 ],
            "W2BEG": [ 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
            "W2BEGb": [ 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131 ],
            "W2END": [ 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ],
            "W2MID": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
            "W6BEG": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151 ],
            "W6END": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394 ],
            "WW4BEG": [ 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167 ],
            "WW4END": [ 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410 ]
          }
        },
        "Tile_X1Y9_S_IO4": {
          "hide_name": 0,
          "type": "S_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5494.7-5524.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Co": "output",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 766 ],
            "A_O_top": [ 765 ],
            "A_T_top": [ 767 ],
            "B_I_top": [ 769 ],
            "B_O_top": [ 768 ],
            "B_T_top": [ 770 ],
            "C_I_top": [ 772 ],
            "C_O_top": [ 771 ],
            "C_T_top": [ 773 ],
            "Co": [ 5157 ],
            "D_I_top": [ 775 ],
            "D_O_top": [ 774 ],
            "D_T_top": [ 776 ],
            "FrameData": [ 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199 ],
            "FrameData_O": [ 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ],
            "FrameStrobe": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172 ],
            "FrameStrobe_O": [ 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257 ],
            "N1BEG": [ 5258, 5259, 5260, 5261 ],
            "N2BEG": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
            "N2BEGb": [ 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269 ],
            "N4BEG": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293 ],
            "NN4BEG": [ 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309 ],
            "S1END": [ 5310, 5311, 5312, 5313 ],
            "S2END": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
            "S2MID": [ 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321 ],
            "S4END": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345 ],
            "SS4END": [ 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 5362 ]
          }
        },
        "Tile_X2Y0_N_IO4": {
          "hide_name": 0,
          "type": "N_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2046.7-2076.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Ci": "input",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 15 ],
            "A_O_top": [ 14 ],
            "A_T_top": [ 16 ],
            "B_I_top": [ 18 ],
            "B_O_top": [ 17 ],
            "B_T_top": [ 19 ],
            "C_I_top": [ 21 ],
            "C_O_top": [ 20 ],
            "C_T_top": [ 22 ],
            "Ci": [ 5443 ],
            "D_I_top": [ 24 ],
            "D_O_top": [ 23 ],
            "D_T_top": [ 25 ],
            "FrameData": [ 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232 ],
            "FrameData_O": [ 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475 ],
            "FrameStrobe": [ 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495 ],
            "FrameStrobe_O": [ 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515 ],
            "N1END": [ 5516, 5517, 5518, 5519 ],
            "N2END": [ 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527 ],
            "N2MID": [ 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535 ],
            "N4END": [ 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551 ],
            "NN4END": [ 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567 ],
            "S1BEG": [ 5568, 5569, 5570, 5571 ],
            "S2BEG": [ 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579 ],
            "S2BEGb": [ 5580, 5581, 5582, 5583, 5584, 5585, 5586, 5587 ],
            "S4BEG": [ 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603 ],
            "SS4BEG": [ 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619 ],
            "UserCLK": [ 5620 ],
            "UserCLKo": [ 5621 ]
          }
        },
        "Tile_X2Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2320.5-2370.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 5622 ],
            "Co": [ 5443 ],
            "E1BEG": [ 5623, 5624, 5625, 5626 ],
            "E1END": [ 3380, 3381, 3382, 3383 ],
            "E2BEG": [ 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634 ],
            "E2BEGb": [ 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642 ],
            "E2END": [ 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399 ],
            "E2MID": [ 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391 ],
            "E6BEG": [ 5643, 5644, 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654 ],
            "E6END": [ 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411 ],
            "EE4BEG": [ 5655, 5656, 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670 ],
            "EE4END": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427 ],
            "FrameData": [ 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459 ],
            "FrameData_O": [ 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702 ],
            "FrameStrobe": [ 5703, 5704, 5705, 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722 ],
            "FrameStrobe_O": [ 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495 ],
            "N1BEG": [ 5516, 5517, 5518, 5519 ],
            "N1END": [ 5723, 5724, 5725, 5726 ],
            "N2BEG": [ 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535 ],
            "N2BEGb": [ 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527 ],
            "N2END": [ 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734 ],
            "N2MID": [ 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742 ],
            "N4BEG": [ 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551 ],
            "N4END": [ 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
            "NN4BEG": [ 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567 ],
            "NN4END": [ 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773, 5774 ],
            "S1BEG": [ 5775, 5776, 5777, 5778 ],
            "S1END": [ 5568, 5569, 5570, 5571 ],
            "S2BEG": [ 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786 ],
            "S2BEGb": [ 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794 ],
            "S2END": [ 5580, 5581, 5582, 5583, 5584, 5585, 5586, 5587 ],
            "S2MID": [ 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579 ],
            "S4BEG": [ 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809, 5810 ],
            "S4END": [ 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603 ],
            "SS4BEG": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826 ],
            "SS4END": [ 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619 ],
            "UserCLK": [ 5827 ],
            "UserCLKo": [ 5620 ],
            "W1BEG": [ 3585, 3586, 3587, 3588 ],
            "W1END": [ 5828, 5829, 5830, 5831 ],
            "W2BEG": [ 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604 ],
            "W2BEGb": [ 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596 ],
            "W2END": [ 5832, 5833, 5834, 5835, 5836, 5837, 5838, 5839 ],
            "W2MID": [ 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847 ],
            "W6BEG": [ 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616 ],
            "W6END": [ 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859 ],
            "WW4BEG": [ 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632 ],
            "WW4END": [ 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875 ]
          }
        },
        "Tile_X2Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2817.5-2867.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 5876 ],
            "Co": [ 5622 ],
            "E1BEG": [ 5877, 5878, 5879, 5880 ],
            "E1END": [ 3634, 3635, 3636, 3637 ],
            "E2BEG": [ 5881, 5882, 5883, 5884, 5885, 5886, 5887, 5888 ],
            "E2BEGb": [ 5889, 5890, 5891, 5892, 5893, 5894, 5895, 5896 ],
            "E2END": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653 ],
            "E2MID": [ 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645 ],
            "E6BEG": [ 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908 ],
            "E6END": [ 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665 ],
            "EE4BEG": [ 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924 ],
            "EE4END": [ 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681 ],
            "FrameData": [ 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713 ],
            "FrameData_O": [ 5925, 5926, 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956 ],
            "FrameStrobe": [ 5957, 5958, 5959, 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975, 5976 ],
            "FrameStrobe_O": [ 5703, 5704, 5705, 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722 ],
            "N1BEG": [ 5723, 5724, 5725, 5726 ],
            "N1END": [ 5977, 5978, 5979, 5980 ],
            "N2BEG": [ 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742 ],
            "N2BEGb": [ 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734 ],
            "N2END": [ 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988 ],
            "N2MID": [ 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996 ],
            "N4BEG": [ 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
            "N4END": [ 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009, 6010, 6011, 6012 ],
            "NN4BEG": [ 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773, 5774 ],
            "NN4END": [ 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028 ],
            "S1BEG": [ 6029, 6030, 6031, 6032 ],
            "S1END": [ 5775, 5776, 5777, 5778 ],
            "S2BEG": [ 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040 ],
            "S2BEGb": [ 6041, 6042, 6043, 6044, 6045, 6046, 6047, 6048 ],
            "S2END": [ 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794 ],
            "S2MID": [ 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786 ],
            "S4BEG": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064 ],
            "S4END": [ 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809, 5810 ],
            "SS4BEG": [ 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
            "SS4END": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826 ],
            "UserCLK": [ 6081 ],
            "UserCLKo": [ 5827 ],
            "W1BEG": [ 3839, 3840, 3841, 3842 ],
            "W1END": [ 6082, 6083, 6084, 6085 ],
            "W2BEG": [ 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858 ],
            "W2BEGb": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850 ],
            "W2END": [ 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093 ],
            "W2MID": [ 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101 ],
            "W6BEG": [ 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
            "W6END": [ 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113 ],
            "WW4BEG": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886 ],
            "WW4END": [ 6114, 6115, 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129 ]
          }
        },
        "Tile_X2Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3144.5-3194.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 6130 ],
            "Co": [ 5876 ],
            "E1BEG": [ 6131, 6132, 6133, 6134 ],
            "E1END": [ 3888, 3889, 3890, 3891 ],
            "E2BEG": [ 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142 ],
            "E2BEGb": [ 6143, 6144, 6145, 6146, 6147, 6148, 6149, 6150 ],
            "E2END": [ 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907 ],
            "E2MID": [ 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899 ],
            "E6BEG": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162 ],
            "E6END": [ 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919 ],
            "EE4BEG": [ 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178 ],
            "EE4END": [ 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935 ],
            "FrameData": [ 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967 ],
            "FrameData_O": [ 6179, 6180, 6181, 6182, 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210 ],
            "FrameStrobe": [ 6211, 6212, 6213, 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229, 6230 ],
            "FrameStrobe_O": [ 5957, 5958, 5959, 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975, 5976 ],
            "N1BEG": [ 5977, 5978, 5979, 5980 ],
            "N1END": [ 6231, 6232, 6233, 6234 ],
            "N2BEG": [ 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996 ],
            "N2BEGb": [ 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988 ],
            "N2END": [ 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242 ],
            "N2MID": [ 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250 ],
            "N4BEG": [ 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009, 6010, 6011, 6012 ],
            "N4END": [ 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261, 6262, 6263, 6264, 6265, 6266 ],
            "NN4BEG": [ 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028 ],
            "NN4END": [ 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281, 6282 ],
            "S1BEG": [ 6283, 6284, 6285, 6286 ],
            "S1END": [ 6029, 6030, 6031, 6032 ],
            "S2BEG": [ 6287, 6288, 6289, 6290, 6291, 6292, 6293, 6294 ],
            "S2BEGb": [ 6295, 6296, 6297, 6298, 6299, 6300, 6301, 6302 ],
            "S2END": [ 6041, 6042, 6043, 6044, 6045, 6046, 6047, 6048 ],
            "S2MID": [ 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040 ],
            "S4BEG": [ 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317, 6318 ],
            "S4END": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064 ],
            "SS4BEG": [ 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333, 6334 ],
            "SS4END": [ 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
            "UserCLK": [ 6335 ],
            "UserCLKo": [ 6081 ],
            "W1BEG": [ 4093, 4094, 4095, 4096 ],
            "W1END": [ 6336, 6337, 6338, 6339 ],
            "W2BEG": [ 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112 ],
            "W2BEGb": [ 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104 ],
            "W2END": [ 6340, 6341, 6342, 6343, 6344, 6345, 6346, 6347 ],
            "W2MID": [ 6348, 6349, 6350, 6351, 6352, 6353, 6354, 6355 ],
            "W6BEG": [ 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124 ],
            "W6END": [ 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367 ],
            "WW4BEG": [ 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140 ],
            "WW4END": [ 6368, 6369, 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383 ]
          }
        },
        "Tile_X2Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3558.5-3608.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 6384 ],
            "Co": [ 6130 ],
            "E1BEG": [ 6385, 6386, 6387, 6388 ],
            "E1END": [ 4142, 4143, 4144, 4145 ],
            "E2BEG": [ 6389, 6390, 6391, 6392, 6393, 6394, 6395, 6396 ],
            "E2BEGb": [ 6397, 6398, 6399, 6400, 6401, 6402, 6403, 6404 ],
            "E2END": [ 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161 ],
            "E2MID": [ 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153 ],
            "E6BEG": [ 6405, 6406, 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416 ],
            "E6END": [ 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173 ],
            "EE4BEG": [ 6417, 6418, 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432 ],
            "EE4END": [ 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189 ],
            "FrameData": [ 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221 ],
            "FrameData_O": [ 6433, 6434, 6435, 6436, 6437, 6438, 6439, 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447, 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455, 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464 ],
            "FrameStrobe": [ 6465, 6466, 6467, 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484 ],
            "FrameStrobe_O": [ 6211, 6212, 6213, 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229, 6230 ],
            "N1BEG": [ 6231, 6232, 6233, 6234 ],
            "N1END": [ 6485, 6486, 6487, 6488 ],
            "N2BEG": [ 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250 ],
            "N2BEGb": [ 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242 ],
            "N2END": [ 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496 ],
            "N2MID": [ 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504 ],
            "N4BEG": [ 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261, 6262, 6263, 6264, 6265, 6266 ],
            "N4END": [ 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515, 6516, 6517, 6518, 6519, 6520 ],
            "NN4BEG": [ 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281, 6282 ],
            "NN4END": [ 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535, 6536 ],
            "S1BEG": [ 6537, 6538, 6539, 6540 ],
            "S1END": [ 6283, 6284, 6285, 6286 ],
            "S2BEG": [ 6541, 6542, 6543, 6544, 6545, 6546, 6547, 6548 ],
            "S2BEGb": [ 6549, 6550, 6551, 6552, 6553, 6554, 6555, 6556 ],
            "S2END": [ 6295, 6296, 6297, 6298, 6299, 6300, 6301, 6302 ],
            "S2MID": [ 6287, 6288, 6289, 6290, 6291, 6292, 6293, 6294 ],
            "S4BEG": [ 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571, 6572 ],
            "S4END": [ 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317, 6318 ],
            "SS4BEG": [ 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587, 6588 ],
            "SS4END": [ 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333, 6334 ],
            "UserCLK": [ 6589 ],
            "UserCLKo": [ 6335 ],
            "W1BEG": [ 4347, 4348, 4349, 4350 ],
            "W1END": [ 6590, 6591, 6592, 6593 ],
            "W2BEG": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366 ],
            "W2BEGb": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
            "W2END": [ 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601 ],
            "W2MID": [ 6602, 6603, 6604, 6605, 6606, 6607, 6608, 6609 ],
            "W6BEG": [ 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
            "W6END": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621 ],
            "WW4BEG": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394 ],
            "WW4END": [ 6622, 6623, 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637 ]
          }
        },
        "Tile_X2Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3972.5-4022.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 6638 ],
            "Co": [ 6384 ],
            "E1BEG": [ 6639, 6640, 6641, 6642 ],
            "E1END": [ 4396, 4397, 4398, 4399 ],
            "E2BEG": [ 6643, 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
            "E2BEGb": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657, 6658 ],
            "E2END": [ 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ],
            "E2MID": [ 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407 ],
            "E6BEG": [ 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670 ],
            "E6END": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427 ],
            "EE4BEG": [ 6671, 6672, 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686 ],
            "EE4END": [ 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
            "FrameData": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475 ],
            "FrameData_O": [ 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718 ],
            "FrameStrobe": [ 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737, 6738 ],
            "FrameStrobe_O": [ 6465, 6466, 6467, 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484 ],
            "N1BEG": [ 6485, 6486, 6487, 6488 ],
            "N1END": [ 6739, 6740, 6741, 6742 ],
            "N2BEG": [ 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504 ],
            "N2BEGb": [ 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496 ],
            "N2END": [ 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750 ],
            "N2MID": [ 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758 ],
            "N4BEG": [ 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515, 6516, 6517, 6518, 6519, 6520 ],
            "N4END": [ 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769, 6770, 6771, 6772, 6773, 6774 ],
            "NN4BEG": [ 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535, 6536 ],
            "NN4END": [ 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789, 6790 ],
            "S1BEG": [ 6791, 6792, 6793, 6794 ],
            "S1END": [ 6537, 6538, 6539, 6540 ],
            "S2BEG": [ 6795, 6796, 6797, 6798, 6799, 6800, 6801, 6802 ],
            "S2BEGb": [ 6803, 6804, 6805, 6806, 6807, 6808, 6809, 6810 ],
            "S2END": [ 6549, 6550, 6551, 6552, 6553, 6554, 6555, 6556 ],
            "S2MID": [ 6541, 6542, 6543, 6544, 6545, 6546, 6547, 6548 ],
            "S4BEG": [ 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825, 6826 ],
            "S4END": [ 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571, 6572 ],
            "SS4BEG": [ 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841, 6842 ],
            "SS4END": [ 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587, 6588 ],
            "UserCLK": [ 6843 ],
            "UserCLKo": [ 6589 ],
            "W1BEG": [ 4601, 4602, 4603, 4604 ],
            "W1END": [ 6844, 6845, 6846, 6847 ],
            "W2BEG": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
            "W2BEGb": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612 ],
            "W2END": [ 6848, 6849, 6850, 6851, 6852, 6853, 6854, 6855 ],
            "W2MID": [ 6856, 6857, 6858, 6859, 6860, 6861, 6862, 6863 ],
            "W6BEG": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632 ],
            "W6END": [ 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875 ],
            "WW4BEG": [ 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648 ],
            "WW4END": [ 6876, 6877, 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891 ]
          }
        },
        "Tile_X2Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4386.5-4436.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 6892 ],
            "Co": [ 6638 ],
            "E1BEG": [ 6893, 6894, 6895, 6896 ],
            "E1END": [ 4650, 4651, 4652, 4653 ],
            "E2BEG": [ 6897, 6898, 6899, 6900, 6901, 6902, 6903, 6904 ],
            "E2BEGb": [ 6905, 6906, 6907, 6908, 6909, 6910, 6911, 6912 ],
            "E2END": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
            "E2MID": [ 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661 ],
            "E6BEG": [ 6913, 6914, 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924 ],
            "E6END": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681 ],
            "EE4BEG": [ 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940 ],
            "EE4END": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697 ],
            "FrameData": [ 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729 ],
            "FrameData_O": [ 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972 ],
            "FrameStrobe": [ 6973, 6974, 6975, 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991, 6992 ],
            "FrameStrobe_O": [ 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737, 6738 ],
            "N1BEG": [ 6739, 6740, 6741, 6742 ],
            "N1END": [ 6993, 6994, 6995, 6996 ],
            "N2BEG": [ 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758 ],
            "N2BEGb": [ 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750 ],
            "N2END": [ 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004 ],
            "N2MID": [ 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012 ],
            "N4BEG": [ 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769, 6770, 6771, 6772, 6773, 6774 ],
            "N4END": [ 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023, 7024, 7025, 7026, 7027, 7028 ],
            "NN4BEG": [ 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789, 6790 ],
            "NN4END": [ 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043, 7044 ],
            "S1BEG": [ 7045, 7046, 7047, 7048 ],
            "S1END": [ 6791, 6792, 6793, 6794 ],
            "S2BEG": [ 7049, 7050, 7051, 7052, 7053, 7054, 7055, 7056 ],
            "S2BEGb": [ 7057, 7058, 7059, 7060, 7061, 7062, 7063, 7064 ],
            "S2END": [ 6803, 6804, 6805, 6806, 6807, 6808, 6809, 6810 ],
            "S2MID": [ 6795, 6796, 6797, 6798, 6799, 6800, 6801, 6802 ],
            "S4BEG": [ 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079, 7080 ],
            "S4END": [ 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825, 6826 ],
            "SS4BEG": [ 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095, 7096 ],
            "SS4END": [ 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841, 6842 ],
            "UserCLK": [ 7097 ],
            "UserCLKo": [ 6843 ],
            "W1BEG": [ 4855, 4856, 4857, 4858 ],
            "W1END": [ 7098, 7099, 7100, 7101 ],
            "W2BEG": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
            "W2BEGb": [ 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866 ],
            "W2END": [ 7102, 7103, 7104, 7105, 7106, 7107, 7108, 7109 ],
            "W2MID": [ 7110, 7111, 7112, 7113, 7114, 7115, 7116, 7117 ],
            "W6BEG": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886 ],
            "W6END": [ 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129 ],
            "WW4BEG": [ 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902 ],
            "WW4END": [ 7130, 7131, 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145 ]
          }
        },
        "Tile_X2Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4800.5-4850.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 7146 ],
            "Co": [ 6892 ],
            "E1BEG": [ 7147, 7148, 7149, 7150 ],
            "E1END": [ 4904, 4905, 4906, 4907 ],
            "E2BEG": [ 7151, 7152, 7153, 7154, 7155, 7156, 7157, 7158 ],
            "E2BEGb": [ 7159, 7160, 7161, 7162, 7163, 7164, 7165, 7166 ],
            "E2END": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
            "E2MID": [ 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915 ],
            "E6BEG": [ 7167, 7168, 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178 ],
            "E6END": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935 ],
            "EE4BEG": [ 7179, 7180, 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194 ],
            "EE4END": [ 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951 ],
            "FrameData": [ 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983 ],
            "FrameData_O": [ 7195, 7196, 7197, 7198, 7199, 7200, 7201, 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217, 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226 ],
            "FrameStrobe": [ 7227, 7228, 7229, 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245, 7246 ],
            "FrameStrobe_O": [ 6973, 6974, 6975, 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991, 6992 ],
            "N1BEG": [ 6993, 6994, 6995, 6996 ],
            "N1END": [ 7247, 7248, 7249, 7250 ],
            "N2BEG": [ 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012 ],
            "N2BEGb": [ 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004 ],
            "N2END": [ 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258 ],
            "N2MID": [ 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266 ],
            "N4BEG": [ 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023, 7024, 7025, 7026, 7027, 7028 ],
            "N4END": [ 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277, 7278, 7279, 7280, 7281, 7282 ],
            "NN4BEG": [ 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043, 7044 ],
            "NN4END": [ 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297, 7298 ],
            "S1BEG": [ 7299, 7300, 7301, 7302 ],
            "S1END": [ 7045, 7046, 7047, 7048 ],
            "S2BEG": [ 7303, 7304, 7305, 7306, 7307, 7308, 7309, 7310 ],
            "S2BEGb": [ 7311, 7312, 7313, 7314, 7315, 7316, 7317, 7318 ],
            "S2END": [ 7057, 7058, 7059, 7060, 7061, 7062, 7063, 7064 ],
            "S2MID": [ 7049, 7050, 7051, 7052, 7053, 7054, 7055, 7056 ],
            "S4BEG": [ 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333, 7334 ],
            "S4END": [ 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079, 7080 ],
            "SS4BEG": [ 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349, 7350 ],
            "SS4END": [ 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095, 7096 ],
            "UserCLK": [ 7351 ],
            "UserCLKo": [ 7097 ],
            "W1BEG": [ 5109, 5110, 5111, 5112 ],
            "W1END": [ 7352, 7353, 7354, 7355 ],
            "W2BEG": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
            "W2BEGb": [ 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120 ],
            "W2END": [ 7356, 7357, 7358, 7359, 7360, 7361, 7362, 7363 ],
            "W2MID": [ 7364, 7365, 7366, 7367, 7368, 7369, 7370, 7371 ],
            "W6BEG": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140 ],
            "W6END": [ 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383 ],
            "WW4BEG": [ 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156 ],
            "WW4END": [ 7384, 7385, 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399 ]
          }
        },
        "Tile_X2Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5214.5-5264.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 7400 ],
            "Co": [ 7146 ],
            "E1BEG": [ 7401, 7402, 7403, 7404 ],
            "E1END": [ 5158, 5159, 5160, 5161 ],
            "E2BEG": [ 7405, 7406, 7407, 7408, 7409, 7410, 7411, 7412 ],
            "E2BEGb": [ 7413, 7414, 7415, 7416, 7417, 7418, 7419, 7420 ],
            "E2END": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
            "E2MID": [ 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169 ],
            "E6BEG": [ 7421, 7422, 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432 ],
            "E6END": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189 ],
            "EE4BEG": [ 7433, 7434, 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448 ],
            "EE4END": [ 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205 ],
            "FrameData": [ 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237 ],
            "FrameData_O": [ 7449, 7450, 7451, 7452, 7453, 7454, 7455, 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463, 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471, 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480 ],
            "FrameStrobe": [ 7481, 7482, 7483, 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499, 7500 ],
            "FrameStrobe_O": [ 7227, 7228, 7229, 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245, 7246 ],
            "N1BEG": [ 7247, 7248, 7249, 7250 ],
            "N1END": [ 7501, 7502, 7503, 7504 ],
            "N2BEG": [ 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266 ],
            "N2BEGb": [ 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258 ],
            "N2END": [ 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512 ],
            "N2MID": [ 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520 ],
            "N4BEG": [ 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277, 7278, 7279, 7280, 7281, 7282 ],
            "N4END": [ 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531, 7532, 7533, 7534, 7535, 7536 ],
            "NN4BEG": [ 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297, 7298 ],
            "NN4END": [ 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551, 7552 ],
            "S1BEG": [ 7553, 7554, 7555, 7556 ],
            "S1END": [ 7299, 7300, 7301, 7302 ],
            "S2BEG": [ 7557, 7558, 7559, 7560, 7561, 7562, 7563, 7564 ],
            "S2BEGb": [ 7565, 7566, 7567, 7568, 7569, 7570, 7571, 7572 ],
            "S2END": [ 7311, 7312, 7313, 7314, 7315, 7316, 7317, 7318 ],
            "S2MID": [ 7303, 7304, 7305, 7306, 7307, 7308, 7309, 7310 ],
            "S4BEG": [ 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587, 7588 ],
            "S4END": [ 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333, 7334 ],
            "SS4BEG": [ 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603, 7604 ],
            "SS4END": [ 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349, 7350 ],
            "UserCLK": [ 7605 ],
            "UserCLKo": [ 7351 ],
            "W1BEG": [ 5363, 5364, 5365, 5366 ],
            "W1END": [ 7606, 7607, 7608, 7609 ],
            "W2BEG": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
            "W2BEGb": [ 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ],
            "W2END": [ 7610, 7611, 7612, 7613, 7614, 7615, 7616, 7617 ],
            "W2MID": [ 7618, 7619, 7620, 7621, 7622, 7623, 7624, 7625 ],
            "W6BEG": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394 ],
            "W6END": [ 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637 ],
            "WW4BEG": [ 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410 ],
            "WW4END": [ 7638, 7639, 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653 ]
          }
        },
        "Tile_X2Y9_S_IO4": {
          "hide_name": 0,
          "type": "S_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5528.7-5558.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Co": "output",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 778 ],
            "A_O_top": [ 777 ],
            "A_T_top": [ 779 ],
            "B_I_top": [ 781 ],
            "B_O_top": [ 780 ],
            "B_T_top": [ 782 ],
            "C_I_top": [ 784 ],
            "C_O_top": [ 783 ],
            "C_T_top": [ 785 ],
            "Co": [ 7400 ],
            "D_I_top": [ 787 ],
            "D_O_top": [ 786 ],
            "D_T_top": [ 788 ],
            "FrameData": [ 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ],
            "FrameData_O": [ 7654, 7655, 7656, 7657, 7658, 7659, 7660, 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668, 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676, 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685 ],
            "FrameStrobe": [ 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192 ],
            "FrameStrobe_O": [ 7481, 7482, 7483, 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499, 7500 ],
            "N1BEG": [ 7501, 7502, 7503, 7504 ],
            "N2BEG": [ 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520 ],
            "N2BEGb": [ 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512 ],
            "N4BEG": [ 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531, 7532, 7533, 7534, 7535, 7536 ],
            "NN4BEG": [ 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551, 7552 ],
            "S1END": [ 7553, 7554, 7555, 7556 ],
            "S2END": [ 7565, 7566, 7567, 7568, 7569, 7570, 7571, 7572 ],
            "S2MID": [ 7557, 7558, 7559, 7560, 7561, 7562, 7563, 7564 ],
            "S4END": [ 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587, 7588 ],
            "SS4END": [ 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603, 7604 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 7605 ]
          }
        },
        "Tile_X3Y0_N_IO4": {
          "hide_name": 0,
          "type": "N_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2080.7-2110.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Ci": "input",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 27 ],
            "A_O_top": [ 26 ],
            "A_T_top": [ 28 ],
            "B_I_top": [ 30 ],
            "B_O_top": [ 29 ],
            "B_T_top": [ 31 ],
            "C_I_top": [ 33 ],
            "C_O_top": [ 32 ],
            "C_T_top": [ 34 ],
            "Ci": [ 7686 ],
            "D_I_top": [ 36 ],
            "D_O_top": [ 35 ],
            "D_T_top": [ 37 ],
            "FrameData": [ 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475 ],
            "FrameData_O": [ 7687, 7688, 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704, 7705, 7706, 7707, 7708, 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716, 7717, 7718 ],
            "FrameStrobe": [ 7719, 7720, 7721, 7722, 7723, 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736, 7737, 7738 ],
            "FrameStrobe_O": [ 7739, 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755, 7756, 7757, 7758 ],
            "N1END": [ 7759, 7760, 7761, 7762 ],
            "N2END": [ 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770 ],
            "N2MID": [ 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778 ],
            "N4END": [ 7779, 7780, 7781, 7782, 7783, 7784, 7785, 7786, 7787, 7788, 7789, 7790, 7791, 7792, 7793, 7794 ],
            "NN4END": [ 7795, 7796, 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804, 7805, 7806, 7807, 7808, 7809, 7810 ],
            "S1BEG": [ 7811, 7812, 7813, 7814 ],
            "S2BEG": [ 7815, 7816, 7817, 7818, 7819, 7820, 7821, 7822 ],
            "S2BEGb": [ 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830 ],
            "S4BEG": [ 7831, 7832, 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846 ],
            "SS4BEG": [ 7847, 7848, 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856, 7857, 7858, 7859, 7860, 7861, 7862 ],
            "UserCLK": [ 7863 ],
            "UserCLKo": [ 7864 ]
          }
        },
        "Tile_X3Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2380.5-2430.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 7865 ],
            "Co": [ 7686 ],
            "E1BEG": [ 7866, 7867, 7868, 7869 ],
            "E1END": [ 5623, 5624, 5625, 5626 ],
            "E2BEG": [ 7870, 7871, 7872, 7873, 7874, 7875, 7876, 7877 ],
            "E2BEGb": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
            "E2END": [ 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642 ],
            "E2MID": [ 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634 ],
            "E6BEG": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893, 7894, 7895, 7896, 7897 ],
            "E6END": [ 5643, 5644, 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654 ],
            "EE4BEG": [ 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909, 7910, 7911, 7912, 7913 ],
            "EE4END": [ 5655, 5656, 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670 ],
            "FrameData": [ 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702 ],
            "FrameData_O": [ 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
            "FrameStrobe": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961, 7962, 7963, 7964, 7965 ],
            "FrameStrobe_O": [ 7719, 7720, 7721, 7722, 7723, 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736, 7737, 7738 ],
            "N1BEG": [ 7759, 7760, 7761, 7762 ],
            "N1END": [ 7966, 7967, 7968, 7969 ],
            "N2BEG": [ 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778 ],
            "N2BEGb": [ 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770 ],
            "N2END": [ 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
            "N2MID": [ 7978, 7979, 7980, 7981, 7982, 7983, 7984, 7985 ],
            "N4BEG": [ 7779, 7780, 7781, 7782, 7783, 7784, 7785, 7786, 7787, 7788, 7789, 7790, 7791, 7792, 7793, 7794 ],
            "N4END": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
            "NN4BEG": [ 7795, 7796, 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804, 7805, 7806, 7807, 7808, 7809, 7810 ],
            "NN4END": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013, 8014, 8015, 8016, 8017 ],
            "S1BEG": [ 8018, 8019, 8020, 8021 ],
            "S1END": [ 7811, 7812, 7813, 7814 ],
            "S2BEG": [ 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
            "S2BEGb": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037 ],
            "S2END": [ 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830 ],
            "S2MID": [ 7815, 7816, 7817, 7818, 7819, 7820, 7821, 7822 ],
            "S4BEG": [ 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053 ],
            "S4END": [ 7831, 7832, 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846 ],
            "SS4BEG": [ 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069 ],
            "SS4END": [ 7847, 7848, 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856, 7857, 7858, 7859, 7860, 7861, 7862 ],
            "UserCLK": [ 8070 ],
            "UserCLKo": [ 7863 ],
            "W1BEG": [ 5828, 5829, 5830, 5831 ],
            "W1END": [ 8071, 8072, 8073, 8074 ],
            "W2BEG": [ 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847 ],
            "W2BEGb": [ 5832, 5833, 5834, 5835, 5836, 5837, 5838, 5839 ],
            "W2END": [ 8075, 8076, 8077, 8078, 8079, 8080, 8081, 8082 ],
            "W2MID": [ 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090 ],
            "W6BEG": [ 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859 ],
            "W6END": [ 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ],
            "WW4BEG": [ 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875 ],
            "WW4END": [ 8103, 8104, 8105, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117, 8118 ]
          }
        },
        "Tile_X3Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2877.5-2927.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 8119 ],
            "Co": [ 7865 ],
            "E1BEG": [ 8120, 8121, 8122, 8123 ],
            "E1END": [ 5877, 5878, 5879, 5880 ],
            "E2BEG": [ 8124, 8125, 8126, 8127, 8128, 8129, 8130, 8131 ],
            "E2BEGb": [ 8132, 8133, 8134, 8135, 8136, 8137, 8138, 8139 ],
            "E2END": [ 5889, 5890, 5891, 5892, 5893, 5894, 5895, 5896 ],
            "E2MID": [ 5881, 5882, 5883, 5884, 5885, 5886, 5887, 5888 ],
            "E6BEG": [ 8140, 8141, 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151 ],
            "E6END": [ 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908 ],
            "EE4BEG": [ 8152, 8153, 8154, 8155, 8156, 8157, 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167 ],
            "EE4END": [ 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924 ],
            "FrameData": [ 5925, 5926, 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956 ],
            "FrameData_O": [ 8168, 8169, 8170, 8171, 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199 ],
            "FrameStrobe": [ 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209, 8210, 8211, 8212, 8213, 8214, 8215, 8216, 8217, 8218, 8219 ],
            "FrameStrobe_O": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961, 7962, 7963, 7964, 7965 ],
            "N1BEG": [ 7966, 7967, 7968, 7969 ],
            "N1END": [ 8220, 8221, 8222, 8223 ],
            "N2BEG": [ 7978, 7979, 7980, 7981, 7982, 7983, 7984, 7985 ],
            "N2BEGb": [ 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
            "N2END": [ 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231 ],
            "N2MID": [ 8232, 8233, 8234, 8235, 8236, 8237, 8238, 8239 ],
            "N4BEG": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
            "N4END": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255 ],
            "NN4BEG": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013, 8014, 8015, 8016, 8017 ],
            "NN4END": [ 8256, 8257, 8258, 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271 ],
            "S1BEG": [ 8272, 8273, 8274, 8275 ],
            "S1END": [ 8018, 8019, 8020, 8021 ],
            "S2BEG": [ 8276, 8277, 8278, 8279, 8280, 8281, 8282, 8283 ],
            "S2BEGb": [ 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291 ],
            "S2END": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037 ],
            "S2MID": [ 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
            "S4BEG": [ 8292, 8293, 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307 ],
            "S4END": [ 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053 ],
            "SS4BEG": [ 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315, 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
            "SS4END": [ 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069 ],
            "UserCLK": [ 8324 ],
            "UserCLKo": [ 8070 ],
            "W1BEG": [ 6082, 6083, 6084, 6085 ],
            "W1END": [ 8325, 8326, 8327, 8328 ],
            "W2BEG": [ 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101 ],
            "W2BEGb": [ 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093 ],
            "W2END": [ 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336 ],
            "W2MID": [ 8337, 8338, 8339, 8340, 8341, 8342, 8343, 8344 ],
            "W6BEG": [ 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113 ],
            "W6END": [ 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356 ],
            "WW4BEG": [ 6114, 6115, 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129 ],
            "WW4END": [ 8357, 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ]
          }
        },
        "Tile_X3Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3204.5-3254.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 8373 ],
            "Co": [ 8119 ],
            "E1BEG": [ 8374, 8375, 8376, 8377 ],
            "E1END": [ 6131, 6132, 6133, 6134 ],
            "E2BEG": [ 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385 ],
            "E2BEGb": [ 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393 ],
            "E2END": [ 6143, 6144, 6145, 6146, 6147, 6148, 6149, 6150 ],
            "E2MID": [ 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142 ],
            "E6BEG": [ 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405 ],
            "E6END": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162 ],
            "EE4BEG": [ 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421 ],
            "EE4END": [ 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178 ],
            "FrameData": [ 6179, 6180, 6181, 6182, 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210 ],
            "FrameData_O": [ 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453 ],
            "FrameStrobe": [ 8454, 8455, 8456, 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473 ],
            "FrameStrobe_O": [ 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209, 8210, 8211, 8212, 8213, 8214, 8215, 8216, 8217, 8218, 8219 ],
            "N1BEG": [ 8220, 8221, 8222, 8223 ],
            "N1END": [ 8474, 8475, 8476, 8477 ],
            "N2BEG": [ 8232, 8233, 8234, 8235, 8236, 8237, 8238, 8239 ],
            "N2BEGb": [ 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231 ],
            "N2END": [ 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485 ],
            "N2MID": [ 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493 ],
            "N4BEG": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255 ],
            "N4END": [ 8494, 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509 ],
            "NN4BEG": [ 8256, 8257, 8258, 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271 ],
            "NN4END": [ 8510, 8511, 8512, 8513, 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525 ],
            "S1BEG": [ 8526, 8527, 8528, 8529 ],
            "S1END": [ 8272, 8273, 8274, 8275 ],
            "S2BEG": [ 8530, 8531, 8532, 8533, 8534, 8535, 8536, 8537 ],
            "S2BEGb": [ 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545 ],
            "S2END": [ 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291 ],
            "S2MID": [ 8276, 8277, 8278, 8279, 8280, 8281, 8282, 8283 ],
            "S4BEG": [ 8546, 8547, 8548, 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561 ],
            "S4END": [ 8292, 8293, 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307 ],
            "SS4BEG": [ 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
            "SS4END": [ 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315, 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
            "UserCLK": [ 8578 ],
            "UserCLKo": [ 8324 ],
            "W1BEG": [ 6336, 6337, 6338, 6339 ],
            "W1END": [ 8579, 8580, 8581, 8582 ],
            "W2BEG": [ 6348, 6349, 6350, 6351, 6352, 6353, 6354, 6355 ],
            "W2BEGb": [ 6340, 6341, 6342, 6343, 6344, 6345, 6346, 6347 ],
            "W2END": [ 8583, 8584, 8585, 8586, 8587, 8588, 8589, 8590 ],
            "W2MID": [ 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598 ],
            "W6BEG": [ 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367 ],
            "W6END": [ 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610 ],
            "WW4BEG": [ 6368, 6369, 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383 ],
            "WW4END": [ 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ]
          }
        },
        "Tile_X3Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3618.5-3668.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 8627 ],
            "Co": [ 8373 ],
            "E1BEG": [ 8628, 8629, 8630, 8631 ],
            "E1END": [ 6385, 6386, 6387, 6388 ],
            "E2BEG": [ 8632, 8633, 8634, 8635, 8636, 8637, 8638, 8639 ],
            "E2BEGb": [ 8640, 8641, 8642, 8643, 8644, 8645, 8646, 8647 ],
            "E2END": [ 6397, 6398, 6399, 6400, 6401, 6402, 6403, 6404 ],
            "E2MID": [ 6389, 6390, 6391, 6392, 6393, 6394, 6395, 6396 ],
            "E6BEG": [ 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659 ],
            "E6END": [ 6405, 6406, 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416 ],
            "EE4BEG": [ 8660, 8661, 8662, 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675 ],
            "EE4END": [ 6417, 6418, 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432 ],
            "FrameData": [ 6433, 6434, 6435, 6436, 6437, 6438, 6439, 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447, 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455, 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464 ],
            "FrameData_O": [ 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707 ],
            "FrameStrobe": [ 8708, 8709, 8710, 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726, 8727 ],
            "FrameStrobe_O": [ 8454, 8455, 8456, 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473 ],
            "N1BEG": [ 8474, 8475, 8476, 8477 ],
            "N1END": [ 8728, 8729, 8730, 8731 ],
            "N2BEG": [ 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493 ],
            "N2BEGb": [ 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485 ],
            "N2END": [ 8732, 8733, 8734, 8735, 8736, 8737, 8738, 8739 ],
            "N2MID": [ 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747 ],
            "N4BEG": [ 8494, 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509 ],
            "N4END": [ 8748, 8749, 8750, 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763 ],
            "NN4BEG": [ 8510, 8511, 8512, 8513, 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525 ],
            "NN4END": [ 8764, 8765, 8766, 8767, 8768, 8769, 8770, 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778, 8779 ],
            "S1BEG": [ 8780, 8781, 8782, 8783 ],
            "S1END": [ 8526, 8527, 8528, 8529 ],
            "S2BEG": [ 8784, 8785, 8786, 8787, 8788, 8789, 8790, 8791 ],
            "S2BEGb": [ 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799 ],
            "S2END": [ 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545 ],
            "S2MID": [ 8530, 8531, 8532, 8533, 8534, 8535, 8536, 8537 ],
            "S4BEG": [ 8800, 8801, 8802, 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815 ],
            "S4END": [ 8546, 8547, 8548, 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561 ],
            "SS4BEG": [ 8816, 8817, 8818, 8819, 8820, 8821, 8822, 8823, 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
            "SS4END": [ 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
            "UserCLK": [ 8832 ],
            "UserCLKo": [ 8578 ],
            "W1BEG": [ 6590, 6591, 6592, 6593 ],
            "W1END": [ 8833, 8834, 8835, 8836 ],
            "W2BEG": [ 6602, 6603, 6604, 6605, 6606, 6607, 6608, 6609 ],
            "W2BEGb": [ 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601 ],
            "W2END": [ 8837, 8838, 8839, 8840, 8841, 8842, 8843, 8844 ],
            "W2MID": [ 8845, 8846, 8847, 8848, 8849, 8850, 8851, 8852 ],
            "W6BEG": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621 ],
            "W6END": [ 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864 ],
            "WW4BEG": [ 6622, 6623, 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637 ],
            "WW4END": [ 8865, 8866, 8867, 8868, 8869, 8870, 8871, 8872, 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ]
          }
        },
        "Tile_X3Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4032.5-4082.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 8881 ],
            "Co": [ 8627 ],
            "E1BEG": [ 8882, 8883, 8884, 8885 ],
            "E1END": [ 6639, 6640, 6641, 6642 ],
            "E2BEG": [ 8886, 8887, 8888, 8889, 8890, 8891, 8892, 8893 ],
            "E2BEGb": [ 8894, 8895, 8896, 8897, 8898, 8899, 8900, 8901 ],
            "E2END": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657, 6658 ],
            "E2MID": [ 6643, 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
            "E6BEG": [ 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913 ],
            "E6END": [ 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670 ],
            "EE4BEG": [ 8914, 8915, 8916, 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929 ],
            "EE4END": [ 6671, 6672, 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686 ],
            "FrameData": [ 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718 ],
            "FrameData_O": [ 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948, 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961 ],
            "FrameStrobe": [ 8962, 8963, 8964, 8965, 8966, 8967, 8968, 8969, 8970, 8971, 8972, 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980, 8981 ],
            "FrameStrobe_O": [ 8708, 8709, 8710, 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726, 8727 ],
            "N1BEG": [ 8728, 8729, 8730, 8731 ],
            "N1END": [ 8982, 8983, 8984, 8985 ],
            "N2BEG": [ 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747 ],
            "N2BEGb": [ 8732, 8733, 8734, 8735, 8736, 8737, 8738, 8739 ],
            "N2END": [ 8986, 8987, 8988, 8989, 8990, 8991, 8992, 8993 ],
            "N2MID": [ 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001 ],
            "N4BEG": [ 8748, 8749, 8750, 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763 ],
            "N4END": [ 9002, 9003, 9004, 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017 ],
            "NN4BEG": [ 8764, 8765, 8766, 8767, 8768, 8769, 8770, 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778, 8779 ],
            "NN4END": [ 9018, 9019, 9020, 9021, 9022, 9023, 9024, 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032, 9033 ],
            "S1BEG": [ 9034, 9035, 9036, 9037 ],
            "S1END": [ 8780, 8781, 8782, 8783 ],
            "S2BEG": [ 9038, 9039, 9040, 9041, 9042, 9043, 9044, 9045 ],
            "S2BEGb": [ 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053 ],
            "S2END": [ 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799 ],
            "S2MID": [ 8784, 8785, 8786, 8787, 8788, 8789, 8790, 8791 ],
            "S4BEG": [ 9054, 9055, 9056, 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069 ],
            "S4END": [ 8800, 8801, 8802, 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815 ],
            "SS4BEG": [ 9070, 9071, 9072, 9073, 9074, 9075, 9076, 9077, 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
            "SS4END": [ 8816, 8817, 8818, 8819, 8820, 8821, 8822, 8823, 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
            "UserCLK": [ 9086 ],
            "UserCLKo": [ 8832 ],
            "W1BEG": [ 6844, 6845, 6846, 6847 ],
            "W1END": [ 9087, 9088, 9089, 9090 ],
            "W2BEG": [ 6856, 6857, 6858, 6859, 6860, 6861, 6862, 6863 ],
            "W2BEGb": [ 6848, 6849, 6850, 6851, 6852, 6853, 6854, 6855 ],
            "W2END": [ 9091, 9092, 9093, 9094, 9095, 9096, 9097, 9098 ],
            "W2MID": [ 9099, 9100, 9101, 9102, 9103, 9104, 9105, 9106 ],
            "W6BEG": [ 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875 ],
            "W6END": [ 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118 ],
            "WW4BEG": [ 6876, 6877, 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891 ],
            "WW4END": [ 9119, 9120, 9121, 9122, 9123, 9124, 9125, 9126, 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ]
          }
        },
        "Tile_X3Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4446.5-4496.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 9135 ],
            "Co": [ 8881 ],
            "E1BEG": [ 9136, 9137, 9138, 9139 ],
            "E1END": [ 6893, 6894, 6895, 6896 ],
            "E2BEG": [ 9140, 9141, 9142, 9143, 9144, 9145, 9146, 9147 ],
            "E2BEGb": [ 9148, 9149, 9150, 9151, 9152, 9153, 9154, 9155 ],
            "E2END": [ 6905, 6906, 6907, 6908, 6909, 6910, 6911, 6912 ],
            "E2MID": [ 6897, 6898, 6899, 6900, 6901, 6902, 6903, 6904 ],
            "E6BEG": [ 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167 ],
            "E6END": [ 6913, 6914, 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924 ],
            "EE4BEG": [ 9168, 9169, 9170, 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183 ],
            "EE4END": [ 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940 ],
            "FrameData": [ 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972 ],
            "FrameData_O": [ 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202, 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215 ],
            "FrameStrobe": [ 9216, 9217, 9218, 9219, 9220, 9221, 9222, 9223, 9224, 9225, 9226, 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234, 9235 ],
            "FrameStrobe_O": [ 8962, 8963, 8964, 8965, 8966, 8967, 8968, 8969, 8970, 8971, 8972, 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980, 8981 ],
            "N1BEG": [ 8982, 8983, 8984, 8985 ],
            "N1END": [ 9236, 9237, 9238, 9239 ],
            "N2BEG": [ 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001 ],
            "N2BEGb": [ 8986, 8987, 8988, 8989, 8990, 8991, 8992, 8993 ],
            "N2END": [ 9240, 9241, 9242, 9243, 9244, 9245, 9246, 9247 ],
            "N2MID": [ 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255 ],
            "N4BEG": [ 9002, 9003, 9004, 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017 ],
            "N4END": [ 9256, 9257, 9258, 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271 ],
            "NN4BEG": [ 9018, 9019, 9020, 9021, 9022, 9023, 9024, 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032, 9033 ],
            "NN4END": [ 9272, 9273, 9274, 9275, 9276, 9277, 9278, 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286, 9287 ],
            "S1BEG": [ 9288, 9289, 9290, 9291 ],
            "S1END": [ 9034, 9035, 9036, 9037 ],
            "S2BEG": [ 9292, 9293, 9294, 9295, 9296, 9297, 9298, 9299 ],
            "S2BEGb": [ 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307 ],
            "S2END": [ 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053 ],
            "S2MID": [ 9038, 9039, 9040, 9041, 9042, 9043, 9044, 9045 ],
            "S4BEG": [ 9308, 9309, 9310, 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323 ],
            "S4END": [ 9054, 9055, 9056, 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069 ],
            "SS4BEG": [ 9324, 9325, 9326, 9327, 9328, 9329, 9330, 9331, 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
            "SS4END": [ 9070, 9071, 9072, 9073, 9074, 9075, 9076, 9077, 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
            "UserCLK": [ 9340 ],
            "UserCLKo": [ 9086 ],
            "W1BEG": [ 7098, 7099, 7100, 7101 ],
            "W1END": [ 9341, 9342, 9343, 9344 ],
            "W2BEG": [ 7110, 7111, 7112, 7113, 7114, 7115, 7116, 7117 ],
            "W2BEGb": [ 7102, 7103, 7104, 7105, 7106, 7107, 7108, 7109 ],
            "W2END": [ 9345, 9346, 9347, 9348, 9349, 9350, 9351, 9352 ],
            "W2MID": [ 9353, 9354, 9355, 9356, 9357, 9358, 9359, 9360 ],
            "W6BEG": [ 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129 ],
            "W6END": [ 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372 ],
            "WW4BEG": [ 7130, 7131, 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145 ],
            "WW4END": [ 9373, 9374, 9375, 9376, 9377, 9378, 9379, 9380, 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ]
          }
        },
        "Tile_X3Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4860.5-4910.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 9389 ],
            "Co": [ 9135 ],
            "E1BEG": [ 9390, 9391, 9392, 9393 ],
            "E1END": [ 7147, 7148, 7149, 7150 ],
            "E2BEG": [ 9394, 9395, 9396, 9397, 9398, 9399, 9400, 9401 ],
            "E2BEGb": [ 9402, 9403, 9404, 9405, 9406, 9407, 9408, 9409 ],
            "E2END": [ 7159, 7160, 7161, 7162, 7163, 7164, 7165, 7166 ],
            "E2MID": [ 7151, 7152, 7153, 7154, 7155, 7156, 7157, 7158 ],
            "E6BEG": [ 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421 ],
            "E6END": [ 7167, 7168, 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178 ],
            "EE4BEG": [ 9422, 9423, 9424, 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437 ],
            "EE4END": [ 7179, 7180, 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194 ],
            "FrameData": [ 7195, 7196, 7197, 7198, 7199, 7200, 7201, 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217, 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226 ],
            "FrameData_O": [ 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456, 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469 ],
            "FrameStrobe": [ 9470, 9471, 9472, 9473, 9474, 9475, 9476, 9477, 9478, 9479, 9480, 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488, 9489 ],
            "FrameStrobe_O": [ 9216, 9217, 9218, 9219, 9220, 9221, 9222, 9223, 9224, 9225, 9226, 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234, 9235 ],
            "N1BEG": [ 9236, 9237, 9238, 9239 ],
            "N1END": [ 9490, 9491, 9492, 9493 ],
            "N2BEG": [ 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255 ],
            "N2BEGb": [ 9240, 9241, 9242, 9243, 9244, 9245, 9246, 9247 ],
            "N2END": [ 9494, 9495, 9496, 9497, 9498, 9499, 9500, 9501 ],
            "N2MID": [ 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509 ],
            "N4BEG": [ 9256, 9257, 9258, 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271 ],
            "N4END": [ 9510, 9511, 9512, 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525 ],
            "NN4BEG": [ 9272, 9273, 9274, 9275, 9276, 9277, 9278, 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286, 9287 ],
            "NN4END": [ 9526, 9527, 9528, 9529, 9530, 9531, 9532, 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540, 9541 ],
            "S1BEG": [ 9542, 9543, 9544, 9545 ],
            "S1END": [ 9288, 9289, 9290, 9291 ],
            "S2BEG": [ 9546, 9547, 9548, 9549, 9550, 9551, 9552, 9553 ],
            "S2BEGb": [ 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561 ],
            "S2END": [ 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307 ],
            "S2MID": [ 9292, 9293, 9294, 9295, 9296, 9297, 9298, 9299 ],
            "S4BEG": [ 9562, 9563, 9564, 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577 ],
            "S4END": [ 9308, 9309, 9310, 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323 ],
            "SS4BEG": [ 9578, 9579, 9580, 9581, 9582, 9583, 9584, 9585, 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
            "SS4END": [ 9324, 9325, 9326, 9327, 9328, 9329, 9330, 9331, 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
            "UserCLK": [ 9594 ],
            "UserCLKo": [ 9340 ],
            "W1BEG": [ 7352, 7353, 7354, 7355 ],
            "W1END": [ 9595, 9596, 9597, 9598 ],
            "W2BEG": [ 7364, 7365, 7366, 7367, 7368, 7369, 7370, 7371 ],
            "W2BEGb": [ 7356, 7357, 7358, 7359, 7360, 7361, 7362, 7363 ],
            "W2END": [ 9599, 9600, 9601, 9602, 9603, 9604, 9605, 9606 ],
            "W2MID": [ 9607, 9608, 9609, 9610, 9611, 9612, 9613, 9614 ],
            "W6BEG": [ 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383 ],
            "W6END": [ 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626 ],
            "WW4BEG": [ 7384, 7385, 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399 ],
            "WW4END": [ 9627, 9628, 9629, 9630, 9631, 9632, 9633, 9634, 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ]
          }
        },
        "Tile_X3Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5274.5-5324.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 9643 ],
            "Co": [ 9389 ],
            "E1BEG": [ 9644, 9645, 9646, 9647 ],
            "E1END": [ 7401, 7402, 7403, 7404 ],
            "E2BEG": [ 9648, 9649, 9650, 9651, 9652, 9653, 9654, 9655 ],
            "E2BEGb": [ 9656, 9657, 9658, 9659, 9660, 9661, 9662, 9663 ],
            "E2END": [ 7413, 7414, 7415, 7416, 7417, 7418, 7419, 7420 ],
            "E2MID": [ 7405, 7406, 7407, 7408, 7409, 7410, 7411, 7412 ],
            "E6BEG": [ 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675 ],
            "E6END": [ 7421, 7422, 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432 ],
            "EE4BEG": [ 9676, 9677, 9678, 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691 ],
            "EE4END": [ 7433, 7434, 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448 ],
            "FrameData": [ 7449, 7450, 7451, 7452, 7453, 7454, 7455, 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463, 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471, 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480 ],
            "FrameData_O": [ 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710, 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723 ],
            "FrameStrobe": [ 9724, 9725, 9726, 9727, 9728, 9729, 9730, 9731, 9732, 9733, 9734, 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742, 9743 ],
            "FrameStrobe_O": [ 9470, 9471, 9472, 9473, 9474, 9475, 9476, 9477, 9478, 9479, 9480, 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488, 9489 ],
            "N1BEG": [ 9490, 9491, 9492, 9493 ],
            "N1END": [ 9744, 9745, 9746, 9747 ],
            "N2BEG": [ 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509 ],
            "N2BEGb": [ 9494, 9495, 9496, 9497, 9498, 9499, 9500, 9501 ],
            "N2END": [ 9748, 9749, 9750, 9751, 9752, 9753, 9754, 9755 ],
            "N2MID": [ 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763 ],
            "N4BEG": [ 9510, 9511, 9512, 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525 ],
            "N4END": [ 9764, 9765, 9766, 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779 ],
            "NN4BEG": [ 9526, 9527, 9528, 9529, 9530, 9531, 9532, 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540, 9541 ],
            "NN4END": [ 9780, 9781, 9782, 9783, 9784, 9785, 9786, 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794, 9795 ],
            "S1BEG": [ 9796, 9797, 9798, 9799 ],
            "S1END": [ 9542, 9543, 9544, 9545 ],
            "S2BEG": [ 9800, 9801, 9802, 9803, 9804, 9805, 9806, 9807 ],
            "S2BEGb": [ 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815 ],
            "S2END": [ 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561 ],
            "S2MID": [ 9546, 9547, 9548, 9549, 9550, 9551, 9552, 9553 ],
            "S4BEG": [ 9816, 9817, 9818, 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831 ],
            "S4END": [ 9562, 9563, 9564, 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577 ],
            "SS4BEG": [ 9832, 9833, 9834, 9835, 9836, 9837, 9838, 9839, 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
            "SS4END": [ 9578, 9579, 9580, 9581, 9582, 9583, 9584, 9585, 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
            "UserCLK": [ 9848 ],
            "UserCLKo": [ 9594 ],
            "W1BEG": [ 7606, 7607, 7608, 7609 ],
            "W1END": [ 9849, 9850, 9851, 9852 ],
            "W2BEG": [ 7618, 7619, 7620, 7621, 7622, 7623, 7624, 7625 ],
            "W2BEGb": [ 7610, 7611, 7612, 7613, 7614, 7615, 7616, 7617 ],
            "W2END": [ 9853, 9854, 9855, 9856, 9857, 9858, 9859, 9860 ],
            "W2MID": [ 9861, 9862, 9863, 9864, 9865, 9866, 9867, 9868 ],
            "W6BEG": [ 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637 ],
            "W6END": [ 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880 ],
            "WW4BEG": [ 7638, 7639, 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653 ],
            "WW4END": [ 9881, 9882, 9883, 9884, 9885, 9886, 9887, 9888, 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ]
          }
        },
        "Tile_X3Y9_S_IO4": {
          "hide_name": 0,
          "type": "S_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5562.7-5592.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Co": "output",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 790 ],
            "A_O_top": [ 789 ],
            "A_T_top": [ 791 ],
            "B_I_top": [ 793 ],
            "B_O_top": [ 792 ],
            "B_T_top": [ 794 ],
            "C_I_top": [ 796 ],
            "C_O_top": [ 795 ],
            "C_T_top": [ 797 ],
            "Co": [ 9643 ],
            "D_I_top": [ 799 ],
            "D_O_top": [ 798 ],
            "D_T_top": [ 800 ],
            "FrameData": [ 7654, 7655, 7656, 7657, 7658, 7659, 7660, 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668, 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676, 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685 ],
            "FrameData_O": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904, 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916, 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928 ],
            "FrameStrobe": [ 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212 ],
            "FrameStrobe_O": [ 9724, 9725, 9726, 9727, 9728, 9729, 9730, 9731, 9732, 9733, 9734, 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742, 9743 ],
            "N1BEG": [ 9744, 9745, 9746, 9747 ],
            "N2BEG": [ 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763 ],
            "N2BEGb": [ 9748, 9749, 9750, 9751, 9752, 9753, 9754, 9755 ],
            "N4BEG": [ 9764, 9765, 9766, 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779 ],
            "NN4BEG": [ 9780, 9781, 9782, 9783, 9784, 9785, 9786, 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794, 9795 ],
            "S1END": [ 9796, 9797, 9798, 9799 ],
            "S2END": [ 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815 ],
            "S2MID": [ 9800, 9801, 9802, 9803, 9804, 9805, 9806, 9807 ],
            "S4END": [ 9816, 9817, 9818, 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831 ],
            "SS4END": [ 9832, 9833, 9834, 9835, 9836, 9837, 9838, 9839, 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 9848 ]
          }
        },
        "Tile_X4Y0_N_IO4": {
          "hide_name": 0,
          "type": "N_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2114.7-2144.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Ci": "input",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "NN4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "SS4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 39 ],
            "A_O_top": [ 38 ],
            "A_T_top": [ 40 ],
            "B_I_top": [ 42 ],
            "B_O_top": [ 41 ],
            "B_T_top": [ 43 ],
            "C_I_top": [ 45 ],
            "C_O_top": [ 44 ],
            "C_T_top": [ 46 ],
            "Ci": [ 9929 ],
            "D_I_top": [ 48 ],
            "D_O_top": [ 47 ],
            "D_T_top": [ 49 ],
            "FrameData": [ 7687, 7688, 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704, 7705, 7706, 7707, 7708, 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716, 7717, 7718 ],
            "FrameData_O": [ 9930, 9931, 9932, 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961 ],
            "FrameStrobe": [ 9962, 9963, 9964, 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981 ],
            "FrameStrobe_O": [ 9982, 9983, 9984, 9985, 9986, 9987, 9988, 9989, 9990, 9991, 9992, 9993, 9994, 9995, 9996, 9997, 9998, 9999, 10000, 10001 ],
            "N1END": [ 10002, 10003, 10004, 10005 ],
            "N2END": [ 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013 ],
            "N2MID": [ 10014, 10015, 10016, 10017, 10018, 10019, 10020, 10021 ],
            "N4END": [ 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036, 10037 ],
            "NN4END": [ 10038, 10039, 10040, 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048, 10049, 10050, 10051, 10052, 10053 ],
            "S1BEG": [ 10054, 10055, 10056, 10057 ],
            "S2BEG": [ 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065 ],
            "S2BEGb": [ 10066, 10067, 10068, 10069, 10070, 10071, 10072, 10073 ],
            "S4BEG": [ 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088, 10089 ],
            "SS4BEG": [ 10090, 10091, 10092, 10093, 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101, 10102, 10103, 10104, 10105 ],
            "UserCLK": [ 10106 ],
            "UserCLKo": [ 10107 ]
          }
        },
        "Tile_X4Y1_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2440.5-2490.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 10108 ],
            "Co": [ 9929 ],
            "E1BEG": [ 10109, 10110, 10111, 10112 ],
            "E1END": [ 7866, 7867, 7868, 7869 ],
            "E2BEG": [ 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120 ],
            "E2BEGb": [ 10121, 10122, 10123, 10124, 10125, 10126, 10127, 10128 ],
            "E2END": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
            "E2MID": [ 7870, 7871, 7872, 7873, 7874, 7875, 7876, 7877 ],
            "E6BEG": [ 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137, 10138, 10139, 10140 ],
            "E6END": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893, 7894, 7895, 7896, 7897 ],
            "EE4BEG": [ 10141, 10142, 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150, 10151, 10152, 10153, 10154, 10155, 10156 ],
            "EE4END": [ 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909, 7910, 7911, 7912, 7913 ],
            "FrameData": [ 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
            "FrameData_O": [ 10157, 10158, 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170, 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186, 10187, 10188 ],
            "FrameStrobe": [ 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208 ],
            "FrameStrobe_O": [ 9962, 9963, 9964, 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981 ],
            "N1BEG": [ 10002, 10003, 10004, 10005 ],
            "N1END": [ 10209, 10210, 10211, 10212 ],
            "N2BEG": [ 10014, 10015, 10016, 10017, 10018, 10019, 10020, 10021 ],
            "N2BEGb": [ 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013 ],
            "N2END": [ 10213, 10214, 10215, 10216, 10217, 10218, 10219, 10220 ],
            "N2MID": [ 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228 ],
            "N4BEG": [ 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036, 10037 ],
            "N4END": [ 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238, 10239, 10240, 10241, 10242, 10243, 10244 ],
            "NN4BEG": [ 10038, 10039, 10040, 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048, 10049, 10050, 10051, 10052, 10053 ],
            "NN4END": [ 10245, 10246, 10247, 10248, 10249, 10250, 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258, 10259, 10260 ],
            "S1BEG": [ 10261, 10262, 10263, 10264 ],
            "S1END": [ 10054, 10055, 10056, 10057 ],
            "S2BEG": [ 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272 ],
            "S2BEGb": [ 10273, 10274, 10275, 10276, 10277, 10278, 10279, 10280 ],
            "S2END": [ 10066, 10067, 10068, 10069, 10070, 10071, 10072, 10073 ],
            "S2MID": [ 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065 ],
            "S4BEG": [ 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290, 10291, 10292, 10293, 10294, 10295, 10296 ],
            "S4END": [ 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088, 10089 ],
            "SS4BEG": [ 10297, 10298, 10299, 10300, 10301, 10302, 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310, 10311, 10312 ],
            "SS4END": [ 10090, 10091, 10092, 10093, 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101, 10102, 10103, 10104, 10105 ],
            "UserCLK": [ 10313 ],
            "UserCLKo": [ 10106 ],
            "W1BEG": [ 8071, 8072, 8073, 8074 ],
            "W1END": [ 10314, 10315, 10316, 10317 ],
            "W2BEG": [ 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090 ],
            "W2BEGb": [ 8075, 8076, 8077, 8078, 8079, 8080, 8081, 8082 ],
            "W2END": [ 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325 ],
            "W2MID": [ 10326, 10327, 10328, 10329, 10330, 10331, 10332, 10333 ],
            "W6BEG": [ 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ],
            "W6END": [ 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342, 10343, 10344, 10345 ],
            "WW4BEG": [ 8103, 8104, 8105, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117, 8118 ],
            "WW4END": [ 10346, 10347, 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355, 10356, 10357, 10358, 10359, 10360, 10361 ]
          }
        },
        "Tile_X4Y2_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2937.5-2987.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 10362 ],
            "Co": [ 10108 ],
            "E1BEG": [ 10363, 10364, 10365, 10366 ],
            "E1END": [ 8120, 8121, 8122, 8123 ],
            "E2BEG": [ 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374 ],
            "E2BEGb": [ 10375, 10376, 10377, 10378, 10379, 10380, 10381, 10382 ],
            "E2END": [ 8132, 8133, 8134, 8135, 8136, 8137, 8138, 8139 ],
            "E2MID": [ 8124, 8125, 8126, 8127, 8128, 8129, 8130, 8131 ],
            "E6BEG": [ 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391, 10392, 10393, 10394 ],
            "E6END": [ 8140, 8141, 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151 ],
            "EE4BEG": [ 10395, 10396, 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404, 10405, 10406, 10407, 10408, 10409, 10410 ],
            "EE4END": [ 8152, 8153, 8154, 8155, 8156, 8157, 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167 ],
            "FrameData": [ 8168, 8169, 8170, 8171, 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199 ],
            "FrameData_O": [ 10411, 10412, 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424, 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440, 10441, 10442 ],
            "FrameStrobe": [ 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462 ],
            "FrameStrobe_O": [ 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208 ],
            "N1BEG": [ 10209, 10210, 10211, 10212 ],
            "N1END": [ 10463, 10464, 10465, 10466 ],
            "N2BEG": [ 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228 ],
            "N2BEGb": [ 10213, 10214, 10215, 10216, 10217, 10218, 10219, 10220 ],
            "N2END": [ 10467, 10468, 10469, 10470, 10471, 10472, 10473, 10474 ],
            "N2MID": [ 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482 ],
            "N4BEG": [ 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238, 10239, 10240, 10241, 10242, 10243, 10244 ],
            "N4END": [ 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492, 10493, 10494, 10495, 10496, 10497, 10498 ],
            "NN4BEG": [ 10245, 10246, 10247, 10248, 10249, 10250, 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258, 10259, 10260 ],
            "NN4END": [ 10499, 10500, 10501, 10502, 10503, 10504, 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512, 10513, 10514 ],
            "S1BEG": [ 10515, 10516, 10517, 10518 ],
            "S1END": [ 10261, 10262, 10263, 10264 ],
            "S2BEG": [ 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526 ],
            "S2BEGb": [ 10527, 10528, 10529, 10530, 10531, 10532, 10533, 10534 ],
            "S2END": [ 10273, 10274, 10275, 10276, 10277, 10278, 10279, 10280 ],
            "S2MID": [ 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272 ],
            "S4BEG": [ 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544, 10545, 10546, 10547, 10548, 10549, 10550 ],
            "S4END": [ 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290, 10291, 10292, 10293, 10294, 10295, 10296 ],
            "SS4BEG": [ 10551, 10552, 10553, 10554, 10555, 10556, 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564, 10565, 10566 ],
            "SS4END": [ 10297, 10298, 10299, 10300, 10301, 10302, 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310, 10311, 10312 ],
            "UserCLK": [ 10567 ],
            "UserCLKo": [ 10313 ],
            "W1BEG": [ 8325, 8326, 8327, 8328 ],
            "W1END": [ 10568, 10569, 10570, 10571 ],
            "W2BEG": [ 8337, 8338, 8339, 8340, 8341, 8342, 8343, 8344 ],
            "W2BEGb": [ 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336 ],
            "W2END": [ 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579 ],
            "W2MID": [ 10580, 10581, 10582, 10583, 10584, 10585, 10586, 10587 ],
            "W6BEG": [ 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356 ],
            "W6END": [ 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596, 10597, 10598, 10599 ],
            "WW4BEG": [ 8357, 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ],
            "WW4END": [ 10600, 10601, 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609, 10610, 10611, 10612, 10613, 10614, 10615 ]
          }
        },
        "Tile_X4Y3_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3264.5-3314.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 10616 ],
            "Co": [ 10362 ],
            "E1BEG": [ 10617, 10618, 10619, 10620 ],
            "E1END": [ 8374, 8375, 8376, 8377 ],
            "E2BEG": [ 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628 ],
            "E2BEGb": [ 10629, 10630, 10631, 10632, 10633, 10634, 10635, 10636 ],
            "E2END": [ 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393 ],
            "E2MID": [ 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385 ],
            "E6BEG": [ 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645, 10646, 10647, 10648 ],
            "E6END": [ 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405 ],
            "EE4BEG": [ 10649, 10650, 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658, 10659, 10660, 10661, 10662, 10663, 10664 ],
            "EE4END": [ 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421 ],
            "FrameData": [ 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453 ],
            "FrameData_O": [ 10665, 10666, 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678, 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694, 10695, 10696 ],
            "FrameStrobe": [ 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716 ],
            "FrameStrobe_O": [ 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462 ],
            "N1BEG": [ 10463, 10464, 10465, 10466 ],
            "N1END": [ 10717, 10718, 10719, 10720 ],
            "N2BEG": [ 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482 ],
            "N2BEGb": [ 10467, 10468, 10469, 10470, 10471, 10472, 10473, 10474 ],
            "N2END": [ 10721, 10722, 10723, 10724, 10725, 10726, 10727, 10728 ],
            "N2MID": [ 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736 ],
            "N4BEG": [ 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492, 10493, 10494, 10495, 10496, 10497, 10498 ],
            "N4END": [ 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746, 10747, 10748, 10749, 10750, 10751, 10752 ],
            "NN4BEG": [ 10499, 10500, 10501, 10502, 10503, 10504, 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512, 10513, 10514 ],
            "NN4END": [ 10753, 10754, 10755, 10756, 10757, 10758, 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766, 10767, 10768 ],
            "S1BEG": [ 10769, 10770, 10771, 10772 ],
            "S1END": [ 10515, 10516, 10517, 10518 ],
            "S2BEG": [ 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780 ],
            "S2BEGb": [ 10781, 10782, 10783, 10784, 10785, 10786, 10787, 10788 ],
            "S2END": [ 10527, 10528, 10529, 10530, 10531, 10532, 10533, 10534 ],
            "S2MID": [ 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526 ],
            "S4BEG": [ 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798, 10799, 10800, 10801, 10802, 10803, 10804 ],
            "S4END": [ 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544, 10545, 10546, 10547, 10548, 10549, 10550 ],
            "SS4BEG": [ 10805, 10806, 10807, 10808, 10809, 10810, 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818, 10819, 10820 ],
            "SS4END": [ 10551, 10552, 10553, 10554, 10555, 10556, 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564, 10565, 10566 ],
            "UserCLK": [ 10821 ],
            "UserCLKo": [ 10567 ],
            "W1BEG": [ 8579, 8580, 8581, 8582 ],
            "W1END": [ 10822, 10823, 10824, 10825 ],
            "W2BEG": [ 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598 ],
            "W2BEGb": [ 8583, 8584, 8585, 8586, 8587, 8588, 8589, 8590 ],
            "W2END": [ 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833 ],
            "W2MID": [ 10834, 10835, 10836, 10837, 10838, 10839, 10840, 10841 ],
            "W6BEG": [ 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610 ],
            "W6END": [ 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850, 10851, 10852, 10853 ],
            "WW4BEG": [ 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ],
            "WW4END": [ 10854, 10855, 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863, 10864, 10865, 10866, 10867, 10868, 10869 ]
          }
        },
        "Tile_X4Y4_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3678.5-3728.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 10870 ],
            "Co": [ 10616 ],
            "E1BEG": [ 10871, 10872, 10873, 10874 ],
            "E1END": [ 8628, 8629, 8630, 8631 ],
            "E2BEG": [ 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882 ],
            "E2BEGb": [ 10883, 10884, 10885, 10886, 10887, 10888, 10889, 10890 ],
            "E2END": [ 8640, 8641, 8642, 8643, 8644, 8645, 8646, 8647 ],
            "E2MID": [ 8632, 8633, 8634, 8635, 8636, 8637, 8638, 8639 ],
            "E6BEG": [ 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899, 10900, 10901, 10902 ],
            "E6END": [ 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659 ],
            "EE4BEG": [ 10903, 10904, 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912, 10913, 10914, 10915, 10916, 10917, 10918 ],
            "EE4END": [ 8660, 8661, 8662, 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675 ],
            "FrameData": [ 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707 ],
            "FrameData_O": [ 10919, 10920, 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932, 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948, 10949, 10950 ],
            "FrameStrobe": [ 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970 ],
            "FrameStrobe_O": [ 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716 ],
            "N1BEG": [ 10717, 10718, 10719, 10720 ],
            "N1END": [ 10971, 10972, 10973, 10974 ],
            "N2BEG": [ 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736 ],
            "N2BEGb": [ 10721, 10722, 10723, 10724, 10725, 10726, 10727, 10728 ],
            "N2END": [ 10975, 10976, 10977, 10978, 10979, 10980, 10981, 10982 ],
            "N2MID": [ 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990 ],
            "N4BEG": [ 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746, 10747, 10748, 10749, 10750, 10751, 10752 ],
            "N4END": [ 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000, 11001, 11002, 11003, 11004, 11005, 11006 ],
            "NN4BEG": [ 10753, 10754, 10755, 10756, 10757, 10758, 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766, 10767, 10768 ],
            "NN4END": [ 11007, 11008, 11009, 11010, 11011, 11012, 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020, 11021, 11022 ],
            "S1BEG": [ 11023, 11024, 11025, 11026 ],
            "S1END": [ 10769, 10770, 10771, 10772 ],
            "S2BEG": [ 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034 ],
            "S2BEGb": [ 11035, 11036, 11037, 11038, 11039, 11040, 11041, 11042 ],
            "S2END": [ 10781, 10782, 10783, 10784, 10785, 10786, 10787, 10788 ],
            "S2MID": [ 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780 ],
            "S4BEG": [ 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052, 11053, 11054, 11055, 11056, 11057, 11058 ],
            "S4END": [ 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798, 10799, 10800, 10801, 10802, 10803, 10804 ],
            "SS4BEG": [ 11059, 11060, 11061, 11062, 11063, 11064, 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072, 11073, 11074 ],
            "SS4END": [ 10805, 10806, 10807, 10808, 10809, 10810, 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818, 10819, 10820 ],
            "UserCLK": [ 11075 ],
            "UserCLKo": [ 10821 ],
            "W1BEG": [ 8833, 8834, 8835, 8836 ],
            "W1END": [ 11076, 11077, 11078, 11079 ],
            "W2BEG": [ 8845, 8846, 8847, 8848, 8849, 8850, 8851, 8852 ],
            "W2BEGb": [ 8837, 8838, 8839, 8840, 8841, 8842, 8843, 8844 ],
            "W2END": [ 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087 ],
            "W2MID": [ 11088, 11089, 11090, 11091, 11092, 11093, 11094, 11095 ],
            "W6BEG": [ 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864 ],
            "W6END": [ 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104, 11105, 11106, 11107 ],
            "WW4BEG": [ 8865, 8866, 8867, 8868, 8869, 8870, 8871, 8872, 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ],
            "WW4END": [ 11108, 11109, 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117, 11118, 11119, 11120, 11121, 11122, 11123 ]
          }
        },
        "Tile_X4Y5_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4092.5-4142.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 11124 ],
            "Co": [ 10870 ],
            "E1BEG": [ 11125, 11126, 11127, 11128 ],
            "E1END": [ 8882, 8883, 8884, 8885 ],
            "E2BEG": [ 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136 ],
            "E2BEGb": [ 11137, 11138, 11139, 11140, 11141, 11142, 11143, 11144 ],
            "E2END": [ 8894, 8895, 8896, 8897, 8898, 8899, 8900, 8901 ],
            "E2MID": [ 8886, 8887, 8888, 8889, 8890, 8891, 8892, 8893 ],
            "E6BEG": [ 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153, 11154, 11155, 11156 ],
            "E6END": [ 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913 ],
            "EE4BEG": [ 11157, 11158, 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166, 11167, 11168, 11169, 11170, 11171, 11172 ],
            "EE4END": [ 8914, 8915, 8916, 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929 ],
            "FrameData": [ 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948, 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961 ],
            "FrameData_O": [ 11173, 11174, 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186, 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202, 11203, 11204 ],
            "FrameStrobe": [ 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224 ],
            "FrameStrobe_O": [ 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970 ],
            "N1BEG": [ 10971, 10972, 10973, 10974 ],
            "N1END": [ 11225, 11226, 11227, 11228 ],
            "N2BEG": [ 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990 ],
            "N2BEGb": [ 10975, 10976, 10977, 10978, 10979, 10980, 10981, 10982 ],
            "N2END": [ 11229, 11230, 11231, 11232, 11233, 11234, 11235, 11236 ],
            "N2MID": [ 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244 ],
            "N4BEG": [ 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000, 11001, 11002, 11003, 11004, 11005, 11006 ],
            "N4END": [ 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254, 11255, 11256, 11257, 11258, 11259, 11260 ],
            "NN4BEG": [ 11007, 11008, 11009, 11010, 11011, 11012, 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020, 11021, 11022 ],
            "NN4END": [ 11261, 11262, 11263, 11264, 11265, 11266, 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274, 11275, 11276 ],
            "S1BEG": [ 11277, 11278, 11279, 11280 ],
            "S1END": [ 11023, 11024, 11025, 11026 ],
            "S2BEG": [ 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288 ],
            "S2BEGb": [ 11289, 11290, 11291, 11292, 11293, 11294, 11295, 11296 ],
            "S2END": [ 11035, 11036, 11037, 11038, 11039, 11040, 11041, 11042 ],
            "S2MID": [ 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034 ],
            "S4BEG": [ 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306, 11307, 11308, 11309, 11310, 11311, 11312 ],
            "S4END": [ 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052, 11053, 11054, 11055, 11056, 11057, 11058 ],
            "SS4BEG": [ 11313, 11314, 11315, 11316, 11317, 11318, 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326, 11327, 11328 ],
            "SS4END": [ 11059, 11060, 11061, 11062, 11063, 11064, 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072, 11073, 11074 ],
            "UserCLK": [ 11329 ],
            "UserCLKo": [ 11075 ],
            "W1BEG": [ 9087, 9088, 9089, 9090 ],
            "W1END": [ 11330, 11331, 11332, 11333 ],
            "W2BEG": [ 9099, 9100, 9101, 9102, 9103, 9104, 9105, 9106 ],
            "W2BEGb": [ 9091, 9092, 9093, 9094, 9095, 9096, 9097, 9098 ],
            "W2END": [ 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341 ],
            "W2MID": [ 11342, 11343, 11344, 11345, 11346, 11347, 11348, 11349 ],
            "W6BEG": [ 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118 ],
            "W6END": [ 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358, 11359, 11360, 11361 ],
            "WW4BEG": [ 9119, 9120, 9121, 9122, 9123, 9124, 9125, 9126, 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ],
            "WW4END": [ 11362, 11363, 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371, 11372, 11373, 11374, 11375, 11376, 11377 ]
          }
        },
        "Tile_X4Y6_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4506.5-4556.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 11378 ],
            "Co": [ 11124 ],
            "E1BEG": [ 11379, 11380, 11381, 11382 ],
            "E1END": [ 9136, 9137, 9138, 9139 ],
            "E2BEG": [ 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390 ],
            "E2BEGb": [ 11391, 11392, 11393, 11394, 11395, 11396, 11397, 11398 ],
            "E2END": [ 9148, 9149, 9150, 9151, 9152, 9153, 9154, 9155 ],
            "E2MID": [ 9140, 9141, 9142, 9143, 9144, 9145, 9146, 9147 ],
            "E6BEG": [ 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407, 11408, 11409, 11410 ],
            "E6END": [ 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167 ],
            "EE4BEG": [ 11411, 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419, 11420, 11421, 11422, 11423, 11424, 11425, 11426 ],
            "EE4END": [ 9168, 9169, 9170, 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183 ],
            "FrameData": [ 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202, 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215 ],
            "FrameData_O": [ 11427, 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439, 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455, 11456, 11457, 11458 ],
            "FrameStrobe": [ 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478 ],
            "FrameStrobe_O": [ 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224 ],
            "N1BEG": [ 11225, 11226, 11227, 11228 ],
            "N1END": [ 11479, 11480, 11481, 11482 ],
            "N2BEG": [ 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244 ],
            "N2BEGb": [ 11229, 11230, 11231, 11232, 11233, 11234, 11235, 11236 ],
            "N2END": [ 11483, 11484, 11485, 11486, 11487, 11488, 11489, 11490 ],
            "N2MID": [ 11491, 11492, 11493, 11494, 11495, 11496, 11497, 11498 ],
            "N4BEG": [ 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254, 11255, 11256, 11257, 11258, 11259, 11260 ],
            "N4END": [ 11499, 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507, 11508, 11509, 11510, 11511, 11512, 11513, 11514 ],
            "NN4BEG": [ 11261, 11262, 11263, 11264, 11265, 11266, 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274, 11275, 11276 ],
            "NN4END": [ 11515, 11516, 11517, 11518, 11519, 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530 ],
            "S1BEG": [ 11531, 11532, 11533, 11534 ],
            "S1END": [ 11277, 11278, 11279, 11280 ],
            "S2BEG": [ 11535, 11536, 11537, 11538, 11539, 11540, 11541, 11542 ],
            "S2BEGb": [ 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550 ],
            "S2END": [ 11289, 11290, 11291, 11292, 11293, 11294, 11295, 11296 ],
            "S2MID": [ 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288 ],
            "S4BEG": [ 11551, 11552, 11553, 11554, 11555, 11556, 11557, 11558, 11559, 11560, 11561, 11562, 11563, 11564, 11565, 11566 ],
            "S4END": [ 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306, 11307, 11308, 11309, 11310, 11311, 11312 ],
            "SS4BEG": [ 11567, 11568, 11569, 11570, 11571, 11572, 11573, 11574, 11575, 11576, 11577, 11578, 11579, 11580, 11581, 11582 ],
            "SS4END": [ 11313, 11314, 11315, 11316, 11317, 11318, 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326, 11327, 11328 ],
            "UserCLK": [ 11583 ],
            "UserCLKo": [ 11329 ],
            "W1BEG": [ 9341, 9342, 9343, 9344 ],
            "W1END": [ 11584, 11585, 11586, 11587 ],
            "W2BEG": [ 9353, 9354, 9355, 9356, 9357, 9358, 9359, 9360 ],
            "W2BEGb": [ 9345, 9346, 9347, 9348, 9349, 9350, 9351, 9352 ],
            "W2END": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
            "W2MID": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603 ],
            "W6BEG": [ 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372 ],
            "W6END": [ 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611, 11612, 11613, 11614, 11615 ],
            "WW4BEG": [ 9373, 9374, 9375, 9376, 9377, 9378, 9379, 9380, 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ],
            "WW4END": [ 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627, 11628, 11629, 11630, 11631 ]
          }
        },
        "Tile_X4Y7_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4920.5-4970.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 11632 ],
            "Co": [ 11378 ],
            "E1BEG": [ 11633, 11634, 11635, 11636 ],
            "E1END": [ 9390, 9391, 9392, 9393 ],
            "E2BEG": [ 11637, 11638, 11639, 11640, 11641, 11642, 11643, 11644 ],
            "E2BEGb": [ 11645, 11646, 11647, 11648, 11649, 11650, 11651, 11652 ],
            "E2END": [ 9402, 9403, 9404, 9405, 9406, 9407, 9408, 9409 ],
            "E2MID": [ 9394, 9395, 9396, 9397, 9398, 9399, 9400, 9401 ],
            "E6BEG": [ 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663, 11664 ],
            "E6END": [ 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421 ],
            "EE4BEG": [ 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679, 11680 ],
            "EE4END": [ 9422, 9423, 9424, 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437 ],
            "FrameData": [ 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456, 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469 ],
            "FrameData_O": [ 11681, 11682, 11683, 11684, 11685, 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693, 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701, 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712 ],
            "FrameStrobe": [ 11713, 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729, 11730, 11731, 11732 ],
            "FrameStrobe_O": [ 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478 ],
            "N1BEG": [ 11479, 11480, 11481, 11482 ],
            "N1END": [ 11733, 11734, 11735, 11736 ],
            "N2BEG": [ 11491, 11492, 11493, 11494, 11495, 11496, 11497, 11498 ],
            "N2BEGb": [ 11483, 11484, 11485, 11486, 11487, 11488, 11489, 11490 ],
            "N2END": [ 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744 ],
            "N2MID": [ 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752 ],
            "N4BEG": [ 11499, 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507, 11508, 11509, 11510, 11511, 11512, 11513, 11514 ],
            "N4END": [ 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761, 11762, 11763, 11764, 11765, 11766, 11767, 11768 ],
            "NN4BEG": [ 11515, 11516, 11517, 11518, 11519, 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530 ],
            "NN4END": [ 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781, 11782, 11783, 11784 ],
            "S1BEG": [ 11785, 11786, 11787, 11788 ],
            "S1END": [ 11531, 11532, 11533, 11534 ],
            "S2BEG": [ 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796 ],
            "S2BEGb": [ 11797, 11798, 11799, 11800, 11801, 11802, 11803, 11804 ],
            "S2END": [ 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550 ],
            "S2MID": [ 11535, 11536, 11537, 11538, 11539, 11540, 11541, 11542 ],
            "S4BEG": [ 11805, 11806, 11807, 11808, 11809, 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817, 11818, 11819, 11820 ],
            "S4END": [ 11551, 11552, 11553, 11554, 11555, 11556, 11557, 11558, 11559, 11560, 11561, 11562, 11563, 11564, 11565, 11566 ],
            "SS4BEG": [ 11821, 11822, 11823, 11824, 11825, 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833, 11834, 11835, 11836 ],
            "SS4END": [ 11567, 11568, 11569, 11570, 11571, 11572, 11573, 11574, 11575, 11576, 11577, 11578, 11579, 11580, 11581, 11582 ],
            "UserCLK": [ 11837 ],
            "UserCLKo": [ 11583 ],
            "W1BEG": [ 9595, 9596, 9597, 9598 ],
            "W1END": [ 11838, 11839, 11840, 11841 ],
            "W2BEG": [ 9607, 9608, 9609, 9610, 9611, 9612, 9613, 9614 ],
            "W2BEGb": [ 9599, 9600, 9601, 9602, 9603, 9604, 9605, 9606 ],
            "W2END": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849 ],
            "W2MID": [ 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
            "W6BEG": [ 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626 ],
            "W6END": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869 ],
            "WW4BEG": [ 9627, 9628, 9629, 9630, 9631, 9632, 9633, 9634, 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ],
            "WW4END": [ 11870, 11871, 11872, 11873, 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885 ]
          }
        },
        "Tile_X4Y8_LUT4AB": {
          "hide_name": 0,
          "type": "LUT4AB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5334.5-5384.2"
          },
          "port_directions": {
            "Ci": "input",
            "Co": "output",
            "E1BEG": "output",
            "E1END": "input",
            "E2BEG": "output",
            "E2BEGb": "output",
            "E2END": "input",
            "E2MID": "input",
            "E6BEG": "output",
            "E6END": "input",
            "EE4BEG": "output",
            "EE4END": "input",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "NN4BEG": "output",
            "NN4END": "input",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "SS4BEG": "output",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W1END": "input",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W2END": "input",
            "W2MID": "input",
            "W6BEG": "output",
            "W6END": "input",
            "WW4BEG": "output",
            "WW4END": "input"
          },
          "connections": {
            "Ci": [ 11886 ],
            "Co": [ 11632 ],
            "E1BEG": [ 11887, 11888, 11889, 11890 ],
            "E1END": [ 9644, 9645, 9646, 9647 ],
            "E2BEG": [ 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898 ],
            "E2BEGb": [ 11899, 11900, 11901, 11902, 11903, 11904, 11905, 11906 ],
            "E2END": [ 9656, 9657, 9658, 9659, 9660, 9661, 9662, 9663 ],
            "E2MID": [ 9648, 9649, 9650, 9651, 9652, 9653, 9654, 9655 ],
            "E6BEG": [ 11907, 11908, 11909, 11910, 11911, 11912, 11913, 11914, 11915, 11916, 11917, 11918 ],
            "E6END": [ 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675 ],
            "EE4BEG": [ 11919, 11920, 11921, 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929, 11930, 11931, 11932, 11933, 11934 ],
            "EE4END": [ 9676, 9677, 9678, 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691 ],
            "FrameData": [ 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710, 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723 ],
            "FrameData_O": [ 11935, 11936, 11937, 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945, 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961, 11962, 11963, 11964, 11965, 11966 ],
            "FrameStrobe": [ 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977, 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986 ],
            "FrameStrobe_O": [ 11713, 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729, 11730, 11731, 11732 ],
            "N1BEG": [ 11733, 11734, 11735, 11736 ],
            "N1END": [ 11987, 11988, 11989, 11990 ],
            "N2BEG": [ 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752 ],
            "N2BEGb": [ 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744 ],
            "N2END": [ 11991, 11992, 11993, 11994, 11995, 11996, 11997, 11998 ],
            "N2MID": [ 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006 ],
            "N4BEG": [ 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761, 11762, 11763, 11764, 11765, 11766, 11767, 11768 ],
            "N4END": [ 12007, 12008, 12009, 12010, 12011, 12012, 12013, 12014, 12015, 12016, 12017, 12018, 12019, 12020, 12021, 12022 ],
            "NN4BEG": [ 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781, 11782, 11783, 11784 ],
            "NN4END": [ 12023, 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031, 12032, 12033, 12034, 12035, 12036, 12037, 12038 ],
            "S1BEG": [ 12039, 12040, 12041, 12042 ],
            "S1END": [ 11785, 11786, 11787, 11788 ],
            "S2BEG": [ 12043, 12044, 12045, 12046, 12047, 12048, 12049, 12050 ],
            "S2BEGb": [ 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058 ],
            "S2END": [ 11797, 11798, 11799, 11800, 11801, 11802, 11803, 11804 ],
            "S2MID": [ 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796 ],
            "S4BEG": [ 12059, 12060, 12061, 12062, 12063, 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071, 12072, 12073, 12074 ],
            "S4END": [ 11805, 11806, 11807, 11808, 11809, 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817, 11818, 11819, 11820 ],
            "SS4BEG": [ 12075, 12076, 12077, 12078, 12079, 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090 ],
            "SS4END": [ 11821, 11822, 11823, 11824, 11825, 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833, 11834, 11835, 11836 ],
            "UserCLK": [ 12091 ],
            "UserCLKo": [ 11837 ],
            "W1BEG": [ 9849, 9850, 9851, 9852 ],
            "W1END": [ 12092, 12093, 12094, 12095 ],
            "W2BEG": [ 9861, 9862, 9863, 9864, 9865, 9866, 9867, 9868 ],
            "W2BEGb": [ 9853, 9854, 9855, 9856, 9857, 9858, 9859, 9860 ],
            "W2END": [ 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103 ],
            "W2MID": [ 12104, 12105, 12106, 12107, 12108, 12109, 12110, 12111 ],
            "W6BEG": [ 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880 ],
            "W6END": [ 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123 ],
            "WW4BEG": [ 9881, 9882, 9883, 9884, 9885, 9886, 9887, 9888, 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ],
            "WW4END": [ 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ]
          }
        },
        "Tile_X4Y9_S_IO4": {
          "hide_name": 0,
          "type": "S_IO4",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5596.7-5626.2"
          },
          "port_directions": {
            "A_I_top": "output",
            "A_O_top": "input",
            "A_T_top": "output",
            "B_I_top": "output",
            "B_O_top": "input",
            "B_T_top": "output",
            "C_I_top": "output",
            "C_O_top": "input",
            "C_T_top": "output",
            "Co": "output",
            "D_I_top": "output",
            "D_O_top": "input",
            "D_T_top": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "NN4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "SS4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "A_I_top": [ 802 ],
            "A_O_top": [ 801 ],
            "A_T_top": [ 803 ],
            "B_I_top": [ 805 ],
            "B_O_top": [ 804 ],
            "B_T_top": [ 806 ],
            "C_I_top": [ 808 ],
            "C_O_top": [ 807 ],
            "C_T_top": [ 809 ],
            "Co": [ 11886 ],
            "D_I_top": [ 811 ],
            "D_O_top": [ 810 ],
            "D_T_top": [ 812 ],
            "FrameData": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904, 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916, 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928 ],
            "FrameData_O": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159, 12160, 12161, 12162, 12163, 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
            "FrameStrobe": [ 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232 ],
            "FrameStrobe_O": [ 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977, 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986 ],
            "N1BEG": [ 11987, 11988, 11989, 11990 ],
            "N2BEG": [ 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006 ],
            "N2BEGb": [ 11991, 11992, 11993, 11994, 11995, 11996, 11997, 11998 ],
            "N4BEG": [ 12007, 12008, 12009, 12010, 12011, 12012, 12013, 12014, 12015, 12016, 12017, 12018, 12019, 12020, 12021, 12022 ],
            "NN4BEG": [ 12023, 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031, 12032, 12033, 12034, 12035, 12036, 12037, 12038 ],
            "S1END": [ 12039, 12040, 12041, 12042 ],
            "S2END": [ 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058 ],
            "S2MID": [ 12043, 12044, 12045, 12046, 12047, 12048, 12049, 12050 ],
            "S4END": [ 12059, 12060, 12061, 12062, 12063, 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071, 12072, 12073, 12074 ],
            "SS4END": [ 12075, 12076, 12077, 12078, 12079, 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 12091 ]
          }
        },
        "Tile_X5Y0_NE_term": {
          "hide_name": 0,
          "type": "NE_term",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2148.9-2163.2"
          },
          "port_directions": {
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1END": "input",
            "N2END": "input",
            "N2MID": "input",
            "N4END": "input",
            "S1BEG": "output",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S4BEG": "output",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "FrameData": [ 9930, 9931, 9932, 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961 ],
            "FrameData_O": [ 12172, 12173, 12174, 12175, 12176, 12177, 12178, 12179, 12180, 12181, 12182, 12183, 12184, 12185, 12186, 12187, 12188, 12189, 12190, 12191, 12192, 12193, 12194, 12195, 12196, 12197, 12198, 12199, 12200, 12201, 12202, 12203 ],
            "FrameStrobe": [ 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211, 12212, 12213, 12214, 12215, 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
            "FrameStrobe_O": [ 12224, 12225, 12226, 12227, 12228, 12229, 12230, 12231, 12232, 12233, 12234, 12235, 12236, 12237, 12238, 12239, 12240, 12241, 12242, 12243 ],
            "N1END": [ 12244, 12245, 12246, 12247 ],
            "N2END": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255 ],
            "N2MID": [ 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
            "N4END": [ 12264, 12265, 12266, 12267, 12268, 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276, 12277, 12278, 12279 ],
            "S1BEG": [ 12280, 12281, 12282, 12283 ],
            "S2BEG": [ 12284, 12285, 12286, 12287, 12288, 12289, 12290, 12291 ],
            "S2BEGb": [ 12292, 12293, 12294, 12295, 12296, 12297, 12298, 12299 ],
            "S4BEG": [ 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312, 12313, 12314, 12315 ],
            "UserCLK": [ 12316 ],
            "UserCLKo": [ 12317 ]
          }
        },
        "Tile_X5Y1_IHP_SRAM": {
          "hide_name": 0,
          "type": "IHP_SRAM",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:2501.5-2660.2"
          },
          "port_directions": {
            "ADDR_SRAM0": "output",
            "ADDR_SRAM1": "output",
            "ADDR_SRAM2": "output",
            "ADDR_SRAM3": "output",
            "ADDR_SRAM4": "output",
            "ADDR_SRAM5": "output",
            "ADDR_SRAM6": "output",
            "ADDR_SRAM7": "output",
            "ADDR_SRAM8": "output",
            "ADDR_SRAM9": "output",
            "BM_SRAM0": "output",
            "BM_SRAM1": "output",
            "BM_SRAM10": "output",
            "BM_SRAM11": "output",
            "BM_SRAM12": "output",
            "BM_SRAM13": "output",
            "BM_SRAM14": "output",
            "BM_SRAM15": "output",
            "BM_SRAM16": "output",
            "BM_SRAM17": "output",
            "BM_SRAM18": "output",
            "BM_SRAM19": "output",
            "BM_SRAM2": "output",
            "BM_SRAM20": "output",
            "BM_SRAM21": "output",
            "BM_SRAM22": "output",
            "BM_SRAM23": "output",
            "BM_SRAM24": "output",
            "BM_SRAM25": "output",
            "BM_SRAM26": "output",
            "BM_SRAM27": "output",
            "BM_SRAM28": "output",
            "BM_SRAM29": "output",
            "BM_SRAM3": "output",
            "BM_SRAM30": "output",
            "BM_SRAM31": "output",
            "BM_SRAM4": "output",
            "BM_SRAM5": "output",
            "BM_SRAM6": "output",
            "BM_SRAM7": "output",
            "BM_SRAM8": "output",
            "BM_SRAM9": "output",
            "CLK_SRAM": "output",
            "CONFIGURED_top": "input",
            "DIN_SRAM0": "output",
            "DIN_SRAM1": "output",
            "DIN_SRAM10": "output",
            "DIN_SRAM11": "output",
            "DIN_SRAM12": "output",
            "DIN_SRAM13": "output",
            "DIN_SRAM14": "output",
            "DIN_SRAM15": "output",
            "DIN_SRAM16": "output",
            "DIN_SRAM17": "output",
            "DIN_SRAM18": "output",
            "DIN_SRAM19": "output",
            "DIN_SRAM2": "output",
            "DIN_SRAM20": "output",
            "DIN_SRAM21": "output",
            "DIN_SRAM22": "output",
            "DIN_SRAM23": "output",
            "DIN_SRAM24": "output",
            "DIN_SRAM25": "output",
            "DIN_SRAM26": "output",
            "DIN_SRAM27": "output",
            "DIN_SRAM28": "output",
            "DIN_SRAM29": "output",
            "DIN_SRAM3": "output",
            "DIN_SRAM30": "output",
            "DIN_SRAM31": "output",
            "DIN_SRAM4": "output",
            "DIN_SRAM5": "output",
            "DIN_SRAM6": "output",
            "DIN_SRAM7": "output",
            "DIN_SRAM8": "output",
            "DIN_SRAM9": "output",
            "DOUT_SRAM0": "input",
            "DOUT_SRAM1": "input",
            "DOUT_SRAM10": "input",
            "DOUT_SRAM11": "input",
            "DOUT_SRAM12": "input",
            "DOUT_SRAM13": "input",
            "DOUT_SRAM14": "input",
            "DOUT_SRAM15": "input",
            "DOUT_SRAM16": "input",
            "DOUT_SRAM17": "input",
            "DOUT_SRAM18": "input",
            "DOUT_SRAM19": "input",
            "DOUT_SRAM2": "input",
            "DOUT_SRAM20": "input",
            "DOUT_SRAM21": "input",
            "DOUT_SRAM22": "input",
            "DOUT_SRAM23": "input",
            "DOUT_SRAM24": "input",
            "DOUT_SRAM25": "input",
            "DOUT_SRAM26": "input",
            "DOUT_SRAM27": "input",
            "DOUT_SRAM28": "input",
            "DOUT_SRAM29": "input",
            "DOUT_SRAM3": "input",
            "DOUT_SRAM30": "input",
            "DOUT_SRAM31": "input",
            "DOUT_SRAM4": "input",
            "DOUT_SRAM5": "input",
            "DOUT_SRAM6": "input",
            "DOUT_SRAM7": "input",
            "DOUT_SRAM8": "input",
            "DOUT_SRAM9": "input",
            "MEN_SRAM": "output",
            "REN_SRAM": "output",
            "TIE_HIGH_SRAM": "output",
            "TIE_LOW_SRAM": "output",
            "Tile_X0Y0_E1END": "input",
            "Tile_X0Y0_E2END": "input",
            "Tile_X0Y0_E2MID": "input",
            "Tile_X0Y0_E6END": "input",
            "Tile_X0Y0_EE4END": "input",
            "Tile_X0Y0_FrameData": "input",
            "Tile_X0Y0_FrameData_O": "output",
            "Tile_X0Y0_FrameStrobe_O": "output",
            "Tile_X0Y0_N1BEG": "output",
            "Tile_X0Y0_N2BEG": "output",
            "Tile_X0Y0_N2BEGb": "output",
            "Tile_X0Y0_N4BEG": "output",
            "Tile_X0Y0_S1END": "input",
            "Tile_X0Y0_S2END": "input",
            "Tile_X0Y0_S2MID": "input",
            "Tile_X0Y0_S4END": "input",
            "Tile_X0Y0_UserCLKo": "output",
            "Tile_X0Y0_W1BEG": "output",
            "Tile_X0Y0_W2BEG": "output",
            "Tile_X0Y0_W2BEGb": "output",
            "Tile_X0Y0_W6BEG": "output",
            "Tile_X0Y0_WW4BEG": "output",
            "Tile_X0Y1_E1END": "input",
            "Tile_X0Y1_E2END": "input",
            "Tile_X0Y1_E2MID": "input",
            "Tile_X0Y1_E6END": "input",
            "Tile_X0Y1_EE4END": "input",
            "Tile_X0Y1_FrameData": "input",
            "Tile_X0Y1_FrameData_O": "output",
            "Tile_X0Y1_FrameStrobe": "input",
            "Tile_X0Y1_N1END": "input",
            "Tile_X0Y1_N2END": "input",
            "Tile_X0Y1_N2MID": "input",
            "Tile_X0Y1_N4END": "input",
            "Tile_X0Y1_S1BEG": "output",
            "Tile_X0Y1_S2BEG": "output",
            "Tile_X0Y1_S2BEGb": "output",
            "Tile_X0Y1_S4BEG": "output",
            "Tile_X0Y1_UserCLK": "input",
            "Tile_X0Y1_W1BEG": "output",
            "Tile_X0Y1_W2BEG": "output",
            "Tile_X0Y1_W2BEGb": "output",
            "Tile_X0Y1_W6BEG": "output",
            "Tile_X0Y1_WW4BEG": "output",
            "WEN_SRAM": "output"
          },
          "connections": {
            "ADDR_SRAM0": [ 169 ],
            "ADDR_SRAM1": [ 170 ],
            "ADDR_SRAM2": [ 171 ],
            "ADDR_SRAM3": [ 172 ],
            "ADDR_SRAM4": [ 173 ],
            "ADDR_SRAM5": [ 174 ],
            "ADDR_SRAM6": [ 175 ],
            "ADDR_SRAM7": [ 176 ],
            "ADDR_SRAM8": [ 177 ],
            "ADDR_SRAM9": [ 178 ],
            "BM_SRAM0": [ 211 ],
            "BM_SRAM1": [ 212 ],
            "BM_SRAM10": [ 221 ],
            "BM_SRAM11": [ 222 ],
            "BM_SRAM12": [ 223 ],
            "BM_SRAM13": [ 224 ],
            "BM_SRAM14": [ 225 ],
            "BM_SRAM15": [ 226 ],
            "BM_SRAM16": [ 227 ],
            "BM_SRAM17": [ 228 ],
            "BM_SRAM18": [ 229 ],
            "BM_SRAM19": [ 230 ],
            "BM_SRAM2": [ 213 ],
            "BM_SRAM20": [ 231 ],
            "BM_SRAM21": [ 232 ],
            "BM_SRAM22": [ 233 ],
            "BM_SRAM23": [ 234 ],
            "BM_SRAM24": [ 235 ],
            "BM_SRAM25": [ 236 ],
            "BM_SRAM26": [ 237 ],
            "BM_SRAM27": [ 238 ],
            "BM_SRAM28": [ 239 ],
            "BM_SRAM29": [ 240 ],
            "BM_SRAM3": [ 214 ],
            "BM_SRAM30": [ 241 ],
            "BM_SRAM31": [ 242 ],
            "BM_SRAM4": [ 215 ],
            "BM_SRAM5": [ 216 ],
            "BM_SRAM6": [ 217 ],
            "BM_SRAM7": [ 218 ],
            "BM_SRAM8": [ 219 ],
            "BM_SRAM9": [ 220 ],
            "CLK_SRAM": [ 246 ],
            "CONFIGURED_top": [ 168 ],
            "DIN_SRAM0": [ 179 ],
            "DIN_SRAM1": [ 180 ],
            "DIN_SRAM10": [ 189 ],
            "DIN_SRAM11": [ 190 ],
            "DIN_SRAM12": [ 191 ],
            "DIN_SRAM13": [ 192 ],
            "DIN_SRAM14": [ 193 ],
            "DIN_SRAM15": [ 194 ],
            "DIN_SRAM16": [ 195 ],
            "DIN_SRAM17": [ 196 ],
            "DIN_SRAM18": [ 197 ],
            "DIN_SRAM19": [ 198 ],
            "DIN_SRAM2": [ 181 ],
            "DIN_SRAM20": [ 199 ],
            "DIN_SRAM21": [ 200 ],
            "DIN_SRAM22": [ 201 ],
            "DIN_SRAM23": [ 202 ],
            "DIN_SRAM24": [ 203 ],
            "DIN_SRAM25": [ 204 ],
            "DIN_SRAM26": [ 205 ],
            "DIN_SRAM27": [ 206 ],
            "DIN_SRAM28": [ 207 ],
            "DIN_SRAM29": [ 208 ],
            "DIN_SRAM3": [ 182 ],
            "DIN_SRAM30": [ 209 ],
            "DIN_SRAM31": [ 210 ],
            "DIN_SRAM4": [ 183 ],
            "DIN_SRAM5": [ 184 ],
            "DIN_SRAM6": [ 185 ],
            "DIN_SRAM7": [ 186 ],
            "DIN_SRAM8": [ 187 ],
            "DIN_SRAM9": [ 188 ],
            "DOUT_SRAM0": [ 136 ],
            "DOUT_SRAM1": [ 137 ],
            "DOUT_SRAM10": [ 146 ],
            "DOUT_SRAM11": [ 147 ],
            "DOUT_SRAM12": [ 148 ],
            "DOUT_SRAM13": [ 149 ],
            "DOUT_SRAM14": [ 150 ],
            "DOUT_SRAM15": [ 151 ],
            "DOUT_SRAM16": [ 152 ],
            "DOUT_SRAM17": [ 153 ],
            "DOUT_SRAM18": [ 154 ],
            "DOUT_SRAM19": [ 155 ],
            "DOUT_SRAM2": [ 138 ],
            "DOUT_SRAM20": [ 156 ],
            "DOUT_SRAM21": [ 157 ],
            "DOUT_SRAM22": [ 158 ],
            "DOUT_SRAM23": [ 159 ],
            "DOUT_SRAM24": [ 160 ],
            "DOUT_SRAM25": [ 161 ],
            "DOUT_SRAM26": [ 162 ],
            "DOUT_SRAM27": [ 163 ],
            "DOUT_SRAM28": [ 164 ],
            "DOUT_SRAM29": [ 165 ],
            "DOUT_SRAM3": [ 139 ],
            "DOUT_SRAM30": [ 166 ],
            "DOUT_SRAM31": [ 167 ],
            "DOUT_SRAM4": [ 140 ],
            "DOUT_SRAM5": [ 141 ],
            "DOUT_SRAM6": [ 142 ],
            "DOUT_SRAM7": [ 143 ],
            "DOUT_SRAM8": [ 144 ],
            "DOUT_SRAM9": [ 145 ],
            "MEN_SRAM": [ 244 ],
            "REN_SRAM": [ 245 ],
            "TIE_HIGH_SRAM": [ 247 ],
            "TIE_LOW_SRAM": [ 248 ],
            "Tile_X0Y0_E1END": [ 10109, 10110, 10111, 10112 ],
            "Tile_X0Y0_E2END": [ 10121, 10122, 10123, 10124, 10125, 10126, 10127, 10128 ],
            "Tile_X0Y0_E2MID": [ 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120 ],
            "Tile_X0Y0_E6END": [ 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137, 10138, 10139, 10140 ],
            "Tile_X0Y0_EE4END": [ 10141, 10142, 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150, 10151, 10152, 10153, 10154, 10155, 10156 ],
            "Tile_X0Y0_FrameData": [ 10157, 10158, 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170, 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186, 10187, 10188 ],
            "Tile_X0Y0_FrameData_O": [ 12318, 12319, 12320, 12321, 12322, 12323, 12324, 12325, 12326, 12327, 12328, 12329, 12330, 12331, 12332, 12333, 12334, 12335, 12336, 12337, 12338, 12339, 12340, 12341, 12342, 12343, 12344, 12345, 12346, 12347, 12348, 12349 ],
            "Tile_X0Y0_FrameStrobe_O": [ 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211, 12212, 12213, 12214, 12215, 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
            "Tile_X0Y0_N1BEG": [ 12244, 12245, 12246, 12247 ],
            "Tile_X0Y0_N2BEG": [ 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
            "Tile_X0Y0_N2BEGb": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255 ],
            "Tile_X0Y0_N4BEG": [ 12264, 12265, 12266, 12267, 12268, 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276, 12277, 12278, 12279 ],
            "Tile_X0Y0_S1END": [ 12280, 12281, 12282, 12283 ],
            "Tile_X0Y0_S2END": [ 12292, 12293, 12294, 12295, 12296, 12297, 12298, 12299 ],
            "Tile_X0Y0_S2MID": [ 12284, 12285, 12286, 12287, 12288, 12289, 12290, 12291 ],
            "Tile_X0Y0_S4END": [ 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312, 12313, 12314, 12315 ],
            "Tile_X0Y0_UserCLKo": [ 12316 ],
            "Tile_X0Y0_W1BEG": [ 10314, 10315, 10316, 10317 ],
            "Tile_X0Y0_W2BEG": [ 10326, 10327, 10328, 10329, 10330, 10331, 10332, 10333 ],
            "Tile_X0Y0_W2BEGb": [ 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325 ],
            "Tile_X0Y0_W6BEG": [ 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342, 10343, 10344, 10345 ],
            "Tile_X0Y0_WW4BEG": [ 10346, 10347, 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355, 10356, 10357, 10358, 10359, 10360, 10361 ],
            "Tile_X0Y1_E1END": [ 10363, 10364, 10365, 10366 ],
            "Tile_X0Y1_E2END": [ 10375, 10376, 10377, 10378, 10379, 10380, 10381, 10382 ],
            "Tile_X0Y1_E2MID": [ 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374 ],
            "Tile_X0Y1_E6END": [ 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391, 10392, 10393, 10394 ],
            "Tile_X0Y1_EE4END": [ 10395, 10396, 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404, 10405, 10406, 10407, 10408, 10409, 10410 ],
            "Tile_X0Y1_FrameData": [ 10411, 10412, 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424, 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440, 10441, 10442 ],
            "Tile_X0Y1_FrameData_O": [ 12350, 12351, 12352, 12353, 12354, 12355, 12356, 12357, 12358, 12359, 12360, 12361, 12362, 12363, 12364, 12365, 12366, 12367, 12368, 12369, 12370, 12371, 12372, 12373, 12374, 12375, 12376, 12377, 12378, 12379, 12380, 12381 ],
            "Tile_X0Y1_FrameStrobe": [ 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392, 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401 ],
            "Tile_X0Y1_N1END": [ 12402, 12403, 12404, 12405 ],
            "Tile_X0Y1_N2END": [ 12406, 12407, 12408, 12409, 12410, 12411, 12412, 12413 ],
            "Tile_X0Y1_N2MID": [ 12414, 12415, 12416, 12417, 12418, 12419, 12420, 12421 ],
            "Tile_X0Y1_N4END": [ 12422, 12423, 12424, 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432, 12433, 12434, 12435, 12436, 12437 ],
            "Tile_X0Y1_S1BEG": [ 12438, 12439, 12440, 12441 ],
            "Tile_X0Y1_S2BEG": [ 12442, 12443, 12444, 12445, 12446, 12447, 12448, 12449 ],
            "Tile_X0Y1_S2BEGb": [ 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457 ],
            "Tile_X0Y1_S4BEG": [ 12458, 12459, 12460, 12461, 12462, 12463, 12464, 12465, 12466, 12467, 12468, 12469, 12470, 12471, 12472, 12473 ],
            "Tile_X0Y1_UserCLK": [ 12474 ],
            "Tile_X0Y1_W1BEG": [ 10568, 10569, 10570, 10571 ],
            "Tile_X0Y1_W2BEG": [ 10580, 10581, 10582, 10583, 10584, 10585, 10586, 10587 ],
            "Tile_X0Y1_W2BEGb": [ 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579 ],
            "Tile_X0Y1_W6BEG": [ 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596, 10597, 10598, 10599 ],
            "Tile_X0Y1_WW4BEG": [ 10600, 10601, 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609, 10610, 10611, 10612, 10613, 10614, 10615 ],
            "WEN_SRAM": [ 243 ]
          }
        },
        "Tile_X5Y3_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3324.5-3401.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 333 ],
            "E1END": [ 10617, 10618, 10619, 10620 ],
            "E2END": [ 10629, 10630, 10631, 10632, 10633, 10634, 10635, 10636 ],
            "E2MID": [ 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628 ],
            "E6END": [ 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645, 10646, 10647, 10648 ],
            "EE4END": [ 10649, 10650, 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658, 10659, 10660, 10661, 10662, 10663, 10664 ],
            "ENA_TT_PROJECT": [ 332 ],
            "FrameData": [ 10665, 10666, 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678, 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694, 10695, 10696 ],
            "FrameData_O": [ 12475, 12476, 12477, 12478, 12479, 12480, 12481, 12482, 12483, 12484, 12485, 12486, 12487, 12488, 12489, 12490, 12491, 12492, 12493, 12494, 12495, 12496, 12497, 12498, 12499, 12500, 12501, 12502, 12503, 12504, 12505, 12506 ],
            "FrameStrobe": [ 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516, 12517, 12518, 12519, 12520, 12521, 12522, 12523, 12524, 12525, 12526 ],
            "FrameStrobe_O": [ 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392, 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401 ],
            "N1BEG": [ 12402, 12403, 12404, 12405 ],
            "N1END": [ 12527, 12528, 12529, 12530 ],
            "N2BEG": [ 12414, 12415, 12416, 12417, 12418, 12419, 12420, 12421 ],
            "N2BEGb": [ 12406, 12407, 12408, 12409, 12410, 12411, 12412, 12413 ],
            "N2END": [ 12531, 12532, 12533, 12534, 12535, 12536, 12537, 12538 ],
            "N2MID": [ 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546 ],
            "N4BEG": [ 12422, 12423, 12424, 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432, 12433, 12434, 12435, 12436, 12437 ],
            "N4END": [ 12547, 12548, 12549, 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562 ],
            "RST_N_TT_PROJECT": [ 334 ],
            "S1BEG": [ 12563, 12564, 12565, 12566 ],
            "S1END": [ 12438, 12439, 12440, 12441 ],
            "S2BEG": [ 12567, 12568, 12569, 12570, 12571, 12572, 12573, 12574 ],
            "S2BEGb": [ 12575, 12576, 12577, 12578, 12579, 12580, 12581, 12582 ],
            "S2END": [ 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457 ],
            "S2MID": [ 12442, 12443, 12444, 12445, 12446, 12447, 12448, 12449 ],
            "S4BEG": [ 12583, 12584, 12585, 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597, 12598 ],
            "S4END": [ 12458, 12459, 12460, 12461, 12462, 12463, 12464, 12465, 12466, 12467, 12468, 12469, 12470, 12471, 12472, 12473 ],
            "UIO_IN_TT_PROJECT0": [ 324 ],
            "UIO_IN_TT_PROJECT1": [ 325 ],
            "UIO_IN_TT_PROJECT2": [ 326 ],
            "UIO_IN_TT_PROJECT3": [ 327 ],
            "UIO_IN_TT_PROJECT4": [ 328 ],
            "UIO_IN_TT_PROJECT5": [ 329 ],
            "UIO_IN_TT_PROJECT6": [ 330 ],
            "UIO_IN_TT_PROJECT7": [ 331 ],
            "UIO_OE_TT_PROJECT0": [ 308 ],
            "UIO_OE_TT_PROJECT1": [ 309 ],
            "UIO_OE_TT_PROJECT2": [ 310 ],
            "UIO_OE_TT_PROJECT3": [ 311 ],
            "UIO_OE_TT_PROJECT4": [ 312 ],
            "UIO_OE_TT_PROJECT5": [ 313 ],
            "UIO_OE_TT_PROJECT6": [ 314 ],
            "UIO_OE_TT_PROJECT7": [ 315 ],
            "UIO_OUT_TT_PROJECT0": [ 300 ],
            "UIO_OUT_TT_PROJECT1": [ 301 ],
            "UIO_OUT_TT_PROJECT2": [ 302 ],
            "UIO_OUT_TT_PROJECT3": [ 303 ],
            "UIO_OUT_TT_PROJECT4": [ 304 ],
            "UIO_OUT_TT_PROJECT5": [ 305 ],
            "UIO_OUT_TT_PROJECT6": [ 306 ],
            "UIO_OUT_TT_PROJECT7": [ 307 ],
            "UI_IN_TT_PROJECT0": [ 316 ],
            "UI_IN_TT_PROJECT1": [ 317 ],
            "UI_IN_TT_PROJECT2": [ 318 ],
            "UI_IN_TT_PROJECT3": [ 319 ],
            "UI_IN_TT_PROJECT4": [ 320 ],
            "UI_IN_TT_PROJECT5": [ 321 ],
            "UI_IN_TT_PROJECT6": [ 322 ],
            "UI_IN_TT_PROJECT7": [ 323 ],
            "UO_OUT_TT_PROJECT0": [ 292 ],
            "UO_OUT_TT_PROJECT1": [ 293 ],
            "UO_OUT_TT_PROJECT2": [ 294 ],
            "UO_OUT_TT_PROJECT3": [ 295 ],
            "UO_OUT_TT_PROJECT4": [ 296 ],
            "UO_OUT_TT_PROJECT5": [ 297 ],
            "UO_OUT_TT_PROJECT6": [ 298 ],
            "UO_OUT_TT_PROJECT7": [ 299 ],
            "UserCLK": [ 12599 ],
            "UserCLKo": [ 12474 ],
            "W1BEG": [ 10822, 10823, 10824, 10825 ],
            "W2BEG": [ 10834, 10835, 10836, 10837, 10838, 10839, 10840, 10841 ],
            "W2BEGb": [ 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833 ],
            "W6BEG": [ 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850, 10851, 10852, 10853 ],
            "WW4BEG": [ 10854, 10855, 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863, 10864, 10865, 10866, 10867, 10868, 10869 ]
          }
        },
        "Tile_X5Y4_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:3738.5-3815.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 419 ],
            "E1END": [ 10871, 10872, 10873, 10874 ],
            "E2END": [ 10883, 10884, 10885, 10886, 10887, 10888, 10889, 10890 ],
            "E2MID": [ 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882 ],
            "E6END": [ 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899, 10900, 10901, 10902 ],
            "EE4END": [ 10903, 10904, 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912, 10913, 10914, 10915, 10916, 10917, 10918 ],
            "ENA_TT_PROJECT": [ 418 ],
            "FrameData": [ 10919, 10920, 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932, 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948, 10949, 10950 ],
            "FrameData_O": [ 12600, 12601, 12602, 12603, 12604, 12605, 12606, 12607, 12608, 12609, 12610, 12611, 12612, 12613, 12614, 12615, 12616, 12617, 12618, 12619, 12620, 12621, 12622, 12623, 12624, 12625, 12626, 12627, 12628, 12629, 12630, 12631 ],
            "FrameStrobe": [ 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645, 12646, 12647, 12648, 12649, 12650, 12651 ],
            "FrameStrobe_O": [ 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516, 12517, 12518, 12519, 12520, 12521, 12522, 12523, 12524, 12525, 12526 ],
            "N1BEG": [ 12527, 12528, 12529, 12530 ],
            "N1END": [ 12652, 12653, 12654, 12655 ],
            "N2BEG": [ 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546 ],
            "N2BEGb": [ 12531, 12532, 12533, 12534, 12535, 12536, 12537, 12538 ],
            "N2END": [ 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663 ],
            "N2MID": [ 12664, 12665, 12666, 12667, 12668, 12669, 12670, 12671 ],
            "N4BEG": [ 12547, 12548, 12549, 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562 ],
            "N4END": [ 12672, 12673, 12674, 12675, 12676, 12677, 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685, 12686, 12687 ],
            "RST_N_TT_PROJECT": [ 420 ],
            "S1BEG": [ 12688, 12689, 12690, 12691 ],
            "S1END": [ 12563, 12564, 12565, 12566 ],
            "S2BEG": [ 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699 ],
            "S2BEGb": [ 12700, 12701, 12702, 12703, 12704, 12705, 12706, 12707 ],
            "S2END": [ 12575, 12576, 12577, 12578, 12579, 12580, 12581, 12582 ],
            "S2MID": [ 12567, 12568, 12569, 12570, 12571, 12572, 12573, 12574 ],
            "S4BEG": [ 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717, 12718, 12719, 12720, 12721, 12722, 12723 ],
            "S4END": [ 12583, 12584, 12585, 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597, 12598 ],
            "UIO_IN_TT_PROJECT0": [ 410 ],
            "UIO_IN_TT_PROJECT1": [ 411 ],
            "UIO_IN_TT_PROJECT2": [ 412 ],
            "UIO_IN_TT_PROJECT3": [ 413 ],
            "UIO_IN_TT_PROJECT4": [ 414 ],
            "UIO_IN_TT_PROJECT5": [ 415 ],
            "UIO_IN_TT_PROJECT6": [ 416 ],
            "UIO_IN_TT_PROJECT7": [ 417 ],
            "UIO_OE_TT_PROJECT0": [ 394 ],
            "UIO_OE_TT_PROJECT1": [ 395 ],
            "UIO_OE_TT_PROJECT2": [ 396 ],
            "UIO_OE_TT_PROJECT3": [ 397 ],
            "UIO_OE_TT_PROJECT4": [ 398 ],
            "UIO_OE_TT_PROJECT5": [ 399 ],
            "UIO_OE_TT_PROJECT6": [ 400 ],
            "UIO_OE_TT_PROJECT7": [ 401 ],
            "UIO_OUT_TT_PROJECT0": [ 386 ],
            "UIO_OUT_TT_PROJECT1": [ 387 ],
            "UIO_OUT_TT_PROJECT2": [ 388 ],
            "UIO_OUT_TT_PROJECT3": [ 389 ],
            "UIO_OUT_TT_PROJECT4": [ 390 ],
            "UIO_OUT_TT_PROJECT5": [ 391 ],
            "UIO_OUT_TT_PROJECT6": [ 392 ],
            "UIO_OUT_TT_PROJECT7": [ 393 ],
            "UI_IN_TT_PROJECT0": [ 402 ],
            "UI_IN_TT_PROJECT1": [ 403 ],
            "UI_IN_TT_PROJECT2": [ 404 ],
            "UI_IN_TT_PROJECT3": [ 405 ],
            "UI_IN_TT_PROJECT4": [ 406 ],
            "UI_IN_TT_PROJECT5": [ 407 ],
            "UI_IN_TT_PROJECT6": [ 408 ],
            "UI_IN_TT_PROJECT7": [ 409 ],
            "UO_OUT_TT_PROJECT0": [ 378 ],
            "UO_OUT_TT_PROJECT1": [ 379 ],
            "UO_OUT_TT_PROJECT2": [ 380 ],
            "UO_OUT_TT_PROJECT3": [ 381 ],
            "UO_OUT_TT_PROJECT4": [ 382 ],
            "UO_OUT_TT_PROJECT5": [ 383 ],
            "UO_OUT_TT_PROJECT6": [ 384 ],
            "UO_OUT_TT_PROJECT7": [ 385 ],
            "UserCLK": [ 12724 ],
            "UserCLKo": [ 12599 ],
            "W1BEG": [ 11076, 11077, 11078, 11079 ],
            "W2BEG": [ 11088, 11089, 11090, 11091, 11092, 11093, 11094, 11095 ],
            "W2BEGb": [ 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087 ],
            "W6BEG": [ 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104, 11105, 11106, 11107 ],
            "WW4BEG": [ 11108, 11109, 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117, 11118, 11119, 11120, 11121, 11122, 11123 ]
          }
        },
        "Tile_X5Y5_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4152.5-4229.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 505 ],
            "E1END": [ 11125, 11126, 11127, 11128 ],
            "E2END": [ 11137, 11138, 11139, 11140, 11141, 11142, 11143, 11144 ],
            "E2MID": [ 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136 ],
            "E6END": [ 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153, 11154, 11155, 11156 ],
            "EE4END": [ 11157, 11158, 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166, 11167, 11168, 11169, 11170, 11171, 11172 ],
            "ENA_TT_PROJECT": [ 504 ],
            "FrameData": [ 11173, 11174, 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186, 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202, 11203, 11204 ],
            "FrameData_O": [ 12725, 12726, 12727, 12728, 12729, 12730, 12731, 12732, 12733, 12734, 12735, 12736, 12737, 12738, 12739, 12740, 12741, 12742, 12743, 12744, 12745, 12746, 12747, 12748, 12749, 12750, 12751, 12752, 12753, 12754, 12755, 12756 ],
            "FrameStrobe": [ 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769, 12770, 12771, 12772, 12773, 12774, 12775, 12776 ],
            "FrameStrobe_O": [ 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645, 12646, 12647, 12648, 12649, 12650, 12651 ],
            "N1BEG": [ 12652, 12653, 12654, 12655 ],
            "N1END": [ 12777, 12778, 12779, 12780 ],
            "N2BEG": [ 12664, 12665, 12666, 12667, 12668, 12669, 12670, 12671 ],
            "N2BEGb": [ 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663 ],
            "N2END": [ 12781, 12782, 12783, 12784, 12785, 12786, 12787, 12788 ],
            "N2MID": [ 12789, 12790, 12791, 12792, 12793, 12794, 12795, 12796 ],
            "N4BEG": [ 12672, 12673, 12674, 12675, 12676, 12677, 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685, 12686, 12687 ],
            "N4END": [ 12797, 12798, 12799, 12800, 12801, 12802, 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812 ],
            "RST_N_TT_PROJECT": [ 506 ],
            "S1BEG": [ 12813, 12814, 12815, 12816 ],
            "S1END": [ 12688, 12689, 12690, 12691 ],
            "S2BEG": [ 12817, 12818, 12819, 12820, 12821, 12822, 12823, 12824 ],
            "S2BEGb": [ 12825, 12826, 12827, 12828, 12829, 12830, 12831, 12832 ],
            "S2END": [ 12700, 12701, 12702, 12703, 12704, 12705, 12706, 12707 ],
            "S2MID": [ 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699 ],
            "S4BEG": [ 12833, 12834, 12835, 12836, 12837, 12838, 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848 ],
            "S4END": [ 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717, 12718, 12719, 12720, 12721, 12722, 12723 ],
            "UIO_IN_TT_PROJECT0": [ 496 ],
            "UIO_IN_TT_PROJECT1": [ 497 ],
            "UIO_IN_TT_PROJECT2": [ 498 ],
            "UIO_IN_TT_PROJECT3": [ 499 ],
            "UIO_IN_TT_PROJECT4": [ 500 ],
            "UIO_IN_TT_PROJECT5": [ 501 ],
            "UIO_IN_TT_PROJECT6": [ 502 ],
            "UIO_IN_TT_PROJECT7": [ 503 ],
            "UIO_OE_TT_PROJECT0": [ 480 ],
            "UIO_OE_TT_PROJECT1": [ 481 ],
            "UIO_OE_TT_PROJECT2": [ 482 ],
            "UIO_OE_TT_PROJECT3": [ 483 ],
            "UIO_OE_TT_PROJECT4": [ 484 ],
            "UIO_OE_TT_PROJECT5": [ 485 ],
            "UIO_OE_TT_PROJECT6": [ 486 ],
            "UIO_OE_TT_PROJECT7": [ 487 ],
            "UIO_OUT_TT_PROJECT0": [ 472 ],
            "UIO_OUT_TT_PROJECT1": [ 473 ],
            "UIO_OUT_TT_PROJECT2": [ 474 ],
            "UIO_OUT_TT_PROJECT3": [ 475 ],
            "UIO_OUT_TT_PROJECT4": [ 476 ],
            "UIO_OUT_TT_PROJECT5": [ 477 ],
            "UIO_OUT_TT_PROJECT6": [ 478 ],
            "UIO_OUT_TT_PROJECT7": [ 479 ],
            "UI_IN_TT_PROJECT0": [ 488 ],
            "UI_IN_TT_PROJECT1": [ 489 ],
            "UI_IN_TT_PROJECT2": [ 490 ],
            "UI_IN_TT_PROJECT3": [ 491 ],
            "UI_IN_TT_PROJECT4": [ 492 ],
            "UI_IN_TT_PROJECT5": [ 493 ],
            "UI_IN_TT_PROJECT6": [ 494 ],
            "UI_IN_TT_PROJECT7": [ 495 ],
            "UO_OUT_TT_PROJECT0": [ 464 ],
            "UO_OUT_TT_PROJECT1": [ 465 ],
            "UO_OUT_TT_PROJECT2": [ 466 ],
            "UO_OUT_TT_PROJECT3": [ 467 ],
            "UO_OUT_TT_PROJECT4": [ 468 ],
            "UO_OUT_TT_PROJECT5": [ 469 ],
            "UO_OUT_TT_PROJECT6": [ 470 ],
            "UO_OUT_TT_PROJECT7": [ 471 ],
            "UserCLK": [ 12849 ],
            "UserCLKo": [ 12724 ],
            "W1BEG": [ 11330, 11331, 11332, 11333 ],
            "W2BEG": [ 11342, 11343, 11344, 11345, 11346, 11347, 11348, 11349 ],
            "W2BEGb": [ 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341 ],
            "W6BEG": [ 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358, 11359, 11360, 11361 ],
            "WW4BEG": [ 11362, 11363, 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371, 11372, 11373, 11374, 11375, 11376, 11377 ]
          }
        },
        "Tile_X5Y6_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4566.5-4643.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 591 ],
            "E1END": [ 11379, 11380, 11381, 11382 ],
            "E2END": [ 11391, 11392, 11393, 11394, 11395, 11396, 11397, 11398 ],
            "E2MID": [ 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390 ],
            "E6END": [ 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407, 11408, 11409, 11410 ],
            "EE4END": [ 11411, 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419, 11420, 11421, 11422, 11423, 11424, 11425, 11426 ],
            "ENA_TT_PROJECT": [ 590 ],
            "FrameData": [ 11427, 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439, 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455, 11456, 11457, 11458 ],
            "FrameData_O": [ 12850, 12851, 12852, 12853, 12854, 12855, 12856, 12857, 12858, 12859, 12860, 12861, 12862, 12863, 12864, 12865, 12866, 12867, 12868, 12869, 12870, 12871, 12872, 12873, 12874, 12875, 12876, 12877, 12878, 12879, 12880, 12881 ],
            "FrameStrobe": [ 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898, 12899, 12900, 12901 ],
            "FrameStrobe_O": [ 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769, 12770, 12771, 12772, 12773, 12774, 12775, 12776 ],
            "N1BEG": [ 12777, 12778, 12779, 12780 ],
            "N1END": [ 12902, 12903, 12904, 12905 ],
            "N2BEG": [ 12789, 12790, 12791, 12792, 12793, 12794, 12795, 12796 ],
            "N2BEGb": [ 12781, 12782, 12783, 12784, 12785, 12786, 12787, 12788 ],
            "N2END": [ 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913 ],
            "N2MID": [ 12914, 12915, 12916, 12917, 12918, 12919, 12920, 12921 ],
            "N4BEG": [ 12797, 12798, 12799, 12800, 12801, 12802, 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812 ],
            "N4END": [ 12922, 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930, 12931, 12932, 12933, 12934, 12935, 12936, 12937 ],
            "RST_N_TT_PROJECT": [ 592 ],
            "S1BEG": [ 12938, 12939, 12940, 12941 ],
            "S1END": [ 12813, 12814, 12815, 12816 ],
            "S2BEG": [ 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949 ],
            "S2BEGb": [ 12950, 12951, 12952, 12953, 12954, 12955, 12956, 12957 ],
            "S2END": [ 12825, 12826, 12827, 12828, 12829, 12830, 12831, 12832 ],
            "S2MID": [ 12817, 12818, 12819, 12820, 12821, 12822, 12823, 12824 ],
            "S4BEG": [ 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970, 12971, 12972, 12973 ],
            "S4END": [ 12833, 12834, 12835, 12836, 12837, 12838, 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848 ],
            "UIO_IN_TT_PROJECT0": [ 582 ],
            "UIO_IN_TT_PROJECT1": [ 583 ],
            "UIO_IN_TT_PROJECT2": [ 584 ],
            "UIO_IN_TT_PROJECT3": [ 585 ],
            "UIO_IN_TT_PROJECT4": [ 586 ],
            "UIO_IN_TT_PROJECT5": [ 587 ],
            "UIO_IN_TT_PROJECT6": [ 588 ],
            "UIO_IN_TT_PROJECT7": [ 589 ],
            "UIO_OE_TT_PROJECT0": [ 566 ],
            "UIO_OE_TT_PROJECT1": [ 567 ],
            "UIO_OE_TT_PROJECT2": [ 568 ],
            "UIO_OE_TT_PROJECT3": [ 569 ],
            "UIO_OE_TT_PROJECT4": [ 570 ],
            "UIO_OE_TT_PROJECT5": [ 571 ],
            "UIO_OE_TT_PROJECT6": [ 572 ],
            "UIO_OE_TT_PROJECT7": [ 573 ],
            "UIO_OUT_TT_PROJECT0": [ 558 ],
            "UIO_OUT_TT_PROJECT1": [ 559 ],
            "UIO_OUT_TT_PROJECT2": [ 560 ],
            "UIO_OUT_TT_PROJECT3": [ 561 ],
            "UIO_OUT_TT_PROJECT4": [ 562 ],
            "UIO_OUT_TT_PROJECT5": [ 563 ],
            "UIO_OUT_TT_PROJECT6": [ 564 ],
            "UIO_OUT_TT_PROJECT7": [ 565 ],
            "UI_IN_TT_PROJECT0": [ 574 ],
            "UI_IN_TT_PROJECT1": [ 575 ],
            "UI_IN_TT_PROJECT2": [ 576 ],
            "UI_IN_TT_PROJECT3": [ 577 ],
            "UI_IN_TT_PROJECT4": [ 578 ],
            "UI_IN_TT_PROJECT5": [ 579 ],
            "UI_IN_TT_PROJECT6": [ 580 ],
            "UI_IN_TT_PROJECT7": [ 581 ],
            "UO_OUT_TT_PROJECT0": [ 550 ],
            "UO_OUT_TT_PROJECT1": [ 551 ],
            "UO_OUT_TT_PROJECT2": [ 552 ],
            "UO_OUT_TT_PROJECT3": [ 553 ],
            "UO_OUT_TT_PROJECT4": [ 554 ],
            "UO_OUT_TT_PROJECT5": [ 555 ],
            "UO_OUT_TT_PROJECT6": [ 556 ],
            "UO_OUT_TT_PROJECT7": [ 557 ],
            "UserCLK": [ 12974 ],
            "UserCLKo": [ 12849 ],
            "W1BEG": [ 11584, 11585, 11586, 11587 ],
            "W2BEG": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603 ],
            "W2BEGb": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
            "W6BEG": [ 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611, 11612, 11613, 11614, 11615 ],
            "WW4BEG": [ 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627, 11628, 11629, 11630, 11631 ]
          }
        },
        "Tile_X5Y7_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:4980.5-5057.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 677 ],
            "E1END": [ 11633, 11634, 11635, 11636 ],
            "E2END": [ 11645, 11646, 11647, 11648, 11649, 11650, 11651, 11652 ],
            "E2MID": [ 11637, 11638, 11639, 11640, 11641, 11642, 11643, 11644 ],
            "E6END": [ 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663, 11664 ],
            "EE4END": [ 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679, 11680 ],
            "ENA_TT_PROJECT": [ 676 ],
            "FrameData": [ 11681, 11682, 11683, 11684, 11685, 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693, 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701, 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712 ],
            "FrameData_O": [ 12975, 12976, 12977, 12978, 12979, 12980, 12981, 12982, 12983, 12984, 12985, 12986, 12987, 12988, 12989, 12990, 12991, 12992, 12993, 12994, 12995, 12996, 12997, 12998, 12999, 13000, 13001, 13002, 13003, 13004, 13005, 13006 ],
            "FrameStrobe": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022, 13023, 13024, 13025, 13026 ],
            "FrameStrobe_O": [ 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898, 12899, 12900, 12901 ],
            "N1BEG": [ 12902, 12903, 12904, 12905 ],
            "N1END": [ 13027, 13028, 13029, 13030 ],
            "N2BEG": [ 12914, 12915, 12916, 12917, 12918, 12919, 12920, 12921 ],
            "N2BEGb": [ 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913 ],
            "N2END": [ 13031, 13032, 13033, 13034, 13035, 13036, 13037, 13038 ],
            "N2MID": [ 13039, 13040, 13041, 13042, 13043, 13044, 13045, 13046 ],
            "N4BEG": [ 12922, 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930, 12931, 12932, 12933, 12934, 12935, 12936, 12937 ],
            "N4END": [ 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055, 13056, 13057, 13058, 13059, 13060, 13061, 13062 ],
            "RST_N_TT_PROJECT": [ 678 ],
            "S1BEG": [ 13063, 13064, 13065, 13066 ],
            "S1END": [ 12938, 12939, 12940, 12941 ],
            "S2BEG": [ 13067, 13068, 13069, 13070, 13071, 13072, 13073, 13074 ],
            "S2BEGb": [ 13075, 13076, 13077, 13078, 13079, 13080, 13081, 13082 ],
            "S2END": [ 12950, 12951, 12952, 12953, 12954, 12955, 12956, 12957 ],
            "S2MID": [ 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949 ],
            "S4BEG": [ 13083, 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091, 13092, 13093, 13094, 13095, 13096, 13097, 13098 ],
            "S4END": [ 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970, 12971, 12972, 12973 ],
            "UIO_IN_TT_PROJECT0": [ 668 ],
            "UIO_IN_TT_PROJECT1": [ 669 ],
            "UIO_IN_TT_PROJECT2": [ 670 ],
            "UIO_IN_TT_PROJECT3": [ 671 ],
            "UIO_IN_TT_PROJECT4": [ 672 ],
            "UIO_IN_TT_PROJECT5": [ 673 ],
            "UIO_IN_TT_PROJECT6": [ 674 ],
            "UIO_IN_TT_PROJECT7": [ 675 ],
            "UIO_OE_TT_PROJECT0": [ 652 ],
            "UIO_OE_TT_PROJECT1": [ 653 ],
            "UIO_OE_TT_PROJECT2": [ 654 ],
            "UIO_OE_TT_PROJECT3": [ 655 ],
            "UIO_OE_TT_PROJECT4": [ 656 ],
            "UIO_OE_TT_PROJECT5": [ 657 ],
            "UIO_OE_TT_PROJECT6": [ 658 ],
            "UIO_OE_TT_PROJECT7": [ 659 ],
            "UIO_OUT_TT_PROJECT0": [ 644 ],
            "UIO_OUT_TT_PROJECT1": [ 645 ],
            "UIO_OUT_TT_PROJECT2": [ 646 ],
            "UIO_OUT_TT_PROJECT3": [ 647 ],
            "UIO_OUT_TT_PROJECT4": [ 648 ],
            "UIO_OUT_TT_PROJECT5": [ 649 ],
            "UIO_OUT_TT_PROJECT6": [ 650 ],
            "UIO_OUT_TT_PROJECT7": [ 651 ],
            "UI_IN_TT_PROJECT0": [ 660 ],
            "UI_IN_TT_PROJECT1": [ 661 ],
            "UI_IN_TT_PROJECT2": [ 662 ],
            "UI_IN_TT_PROJECT3": [ 663 ],
            "UI_IN_TT_PROJECT4": [ 664 ],
            "UI_IN_TT_PROJECT5": [ 665 ],
            "UI_IN_TT_PROJECT6": [ 666 ],
            "UI_IN_TT_PROJECT7": [ 667 ],
            "UO_OUT_TT_PROJECT0": [ 636 ],
            "UO_OUT_TT_PROJECT1": [ 637 ],
            "UO_OUT_TT_PROJECT2": [ 638 ],
            "UO_OUT_TT_PROJECT3": [ 639 ],
            "UO_OUT_TT_PROJECT4": [ 640 ],
            "UO_OUT_TT_PROJECT5": [ 641 ],
            "UO_OUT_TT_PROJECT6": [ 642 ],
            "UO_OUT_TT_PROJECT7": [ 643 ],
            "UserCLK": [ 13099 ],
            "UserCLKo": [ 12974 ],
            "W1BEG": [ 11838, 11839, 11840, 11841 ],
            "W2BEG": [ 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
            "W2BEGb": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849 ],
            "W6BEG": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869 ],
            "WW4BEG": [ 11870, 11871, 11872, 11873, 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885 ]
          }
        },
        "Tile_X5Y8_E_TT_IF": {
          "hide_name": 0,
          "type": "E_TT_IF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5394.5-5471.2"
          },
          "port_directions": {
            "CLK_TT_PROJECT": "output",
            "E1END": "input",
            "E2END": "input",
            "E2MID": "input",
            "E6END": "input",
            "EE4END": "input",
            "ENA_TT_PROJECT": "output",
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N1END": "input",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N2END": "input",
            "N2MID": "input",
            "N4BEG": "output",
            "N4END": "input",
            "RST_N_TT_PROJECT": "output",
            "S1BEG": "output",
            "S1END": "input",
            "S2BEG": "output",
            "S2BEGb": "output",
            "S2END": "input",
            "S2MID": "input",
            "S4BEG": "output",
            "S4END": "input",
            "UIO_IN_TT_PROJECT0": "output",
            "UIO_IN_TT_PROJECT1": "output",
            "UIO_IN_TT_PROJECT2": "output",
            "UIO_IN_TT_PROJECT3": "output",
            "UIO_IN_TT_PROJECT4": "output",
            "UIO_IN_TT_PROJECT5": "output",
            "UIO_IN_TT_PROJECT6": "output",
            "UIO_IN_TT_PROJECT7": "output",
            "UIO_OE_TT_PROJECT0": "input",
            "UIO_OE_TT_PROJECT1": "input",
            "UIO_OE_TT_PROJECT2": "input",
            "UIO_OE_TT_PROJECT3": "input",
            "UIO_OE_TT_PROJECT4": "input",
            "UIO_OE_TT_PROJECT5": "input",
            "UIO_OE_TT_PROJECT6": "input",
            "UIO_OE_TT_PROJECT7": "input",
            "UIO_OUT_TT_PROJECT0": "input",
            "UIO_OUT_TT_PROJECT1": "input",
            "UIO_OUT_TT_PROJECT2": "input",
            "UIO_OUT_TT_PROJECT3": "input",
            "UIO_OUT_TT_PROJECT4": "input",
            "UIO_OUT_TT_PROJECT5": "input",
            "UIO_OUT_TT_PROJECT6": "input",
            "UIO_OUT_TT_PROJECT7": "input",
            "UI_IN_TT_PROJECT0": "output",
            "UI_IN_TT_PROJECT1": "output",
            "UI_IN_TT_PROJECT2": "output",
            "UI_IN_TT_PROJECT3": "output",
            "UI_IN_TT_PROJECT4": "output",
            "UI_IN_TT_PROJECT5": "output",
            "UI_IN_TT_PROJECT6": "output",
            "UI_IN_TT_PROJECT7": "output",
            "UO_OUT_TT_PROJECT0": "input",
            "UO_OUT_TT_PROJECT1": "input",
            "UO_OUT_TT_PROJECT2": "input",
            "UO_OUT_TT_PROJECT3": "input",
            "UO_OUT_TT_PROJECT4": "input",
            "UO_OUT_TT_PROJECT5": "input",
            "UO_OUT_TT_PROJECT6": "input",
            "UO_OUT_TT_PROJECT7": "input",
            "UserCLK": "input",
            "UserCLKo": "output",
            "W1BEG": "output",
            "W2BEG": "output",
            "W2BEGb": "output",
            "W6BEG": "output",
            "WW4BEG": "output"
          },
          "connections": {
            "CLK_TT_PROJECT": [ 763 ],
            "E1END": [ 11887, 11888, 11889, 11890 ],
            "E2END": [ 11899, 11900, 11901, 11902, 11903, 11904, 11905, 11906 ],
            "E2MID": [ 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898 ],
            "E6END": [ 11907, 11908, 11909, 11910, 11911, 11912, 11913, 11914, 11915, 11916, 11917, 11918 ],
            "EE4END": [ 11919, 11920, 11921, 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929, 11930, 11931, 11932, 11933, 11934 ],
            "ENA_TT_PROJECT": [ 762 ],
            "FrameData": [ 11935, 11936, 11937, 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945, 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961, 11962, 11963, 11964, 11965, 11966 ],
            "FrameData_O": [ 13100, 13101, 13102, 13103, 13104, 13105, 13106, 13107, 13108, 13109, 13110, 13111, 13112, 13113, 13114, 13115, 13116, 13117, 13118, 13119, 13120, 13121, 13122, 13123, 13124, 13125, 13126, 13127, 13128, 13129, 13130, 13131 ],
            "FrameStrobe": [ 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
            "FrameStrobe_O": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022, 13023, 13024, 13025, 13026 ],
            "N1BEG": [ 13027, 13028, 13029, 13030 ],
            "N1END": [ 13152, 13153, 13154, 13155 ],
            "N2BEG": [ 13039, 13040, 13041, 13042, 13043, 13044, 13045, 13046 ],
            "N2BEGb": [ 13031, 13032, 13033, 13034, 13035, 13036, 13037, 13038 ],
            "N2END": [ 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163 ],
            "N2MID": [ 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
            "N4BEG": [ 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055, 13056, 13057, 13058, 13059, 13060, 13061, 13062 ],
            "N4END": [ 13172, 13173, 13174, 13175, 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183, 13184, 13185, 13186, 13187 ],
            "RST_N_TT_PROJECT": [ 764 ],
            "S1BEG": [ 13188, 13189, 13190, 13191 ],
            "S1END": [ 13063, 13064, 13065, 13066 ],
            "S2BEG": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199 ],
            "S2BEGb": [ 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
            "S2END": [ 13075, 13076, 13077, 13078, 13079, 13080, 13081, 13082 ],
            "S2MID": [ 13067, 13068, 13069, 13070, 13071, 13072, 13073, 13074 ],
            "S4BEG": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
            "S4END": [ 13083, 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091, 13092, 13093, 13094, 13095, 13096, 13097, 13098 ],
            "UIO_IN_TT_PROJECT0": [ 754 ],
            "UIO_IN_TT_PROJECT1": [ 755 ],
            "UIO_IN_TT_PROJECT2": [ 756 ],
            "UIO_IN_TT_PROJECT3": [ 757 ],
            "UIO_IN_TT_PROJECT4": [ 758 ],
            "UIO_IN_TT_PROJECT5": [ 759 ],
            "UIO_IN_TT_PROJECT6": [ 760 ],
            "UIO_IN_TT_PROJECT7": [ 761 ],
            "UIO_OE_TT_PROJECT0": [ 738 ],
            "UIO_OE_TT_PROJECT1": [ 739 ],
            "UIO_OE_TT_PROJECT2": [ 740 ],
            "UIO_OE_TT_PROJECT3": [ 741 ],
            "UIO_OE_TT_PROJECT4": [ 742 ],
            "UIO_OE_TT_PROJECT5": [ 743 ],
            "UIO_OE_TT_PROJECT6": [ 744 ],
            "UIO_OE_TT_PROJECT7": [ 745 ],
            "UIO_OUT_TT_PROJECT0": [ 730 ],
            "UIO_OUT_TT_PROJECT1": [ 731 ],
            "UIO_OUT_TT_PROJECT2": [ 732 ],
            "UIO_OUT_TT_PROJECT3": [ 733 ],
            "UIO_OUT_TT_PROJECT4": [ 734 ],
            "UIO_OUT_TT_PROJECT5": [ 735 ],
            "UIO_OUT_TT_PROJECT6": [ 736 ],
            "UIO_OUT_TT_PROJECT7": [ 737 ],
            "UI_IN_TT_PROJECT0": [ 746 ],
            "UI_IN_TT_PROJECT1": [ 747 ],
            "UI_IN_TT_PROJECT2": [ 748 ],
            "UI_IN_TT_PROJECT3": [ 749 ],
            "UI_IN_TT_PROJECT4": [ 750 ],
            "UI_IN_TT_PROJECT5": [ 751 ],
            "UI_IN_TT_PROJECT6": [ 752 ],
            "UI_IN_TT_PROJECT7": [ 753 ],
            "UO_OUT_TT_PROJECT0": [ 722 ],
            "UO_OUT_TT_PROJECT1": [ 723 ],
            "UO_OUT_TT_PROJECT2": [ 724 ],
            "UO_OUT_TT_PROJECT3": [ 725 ],
            "UO_OUT_TT_PROJECT4": [ 726 ],
            "UO_OUT_TT_PROJECT5": [ 727 ],
            "UO_OUT_TT_PROJECT6": [ 728 ],
            "UO_OUT_TT_PROJECT7": [ 729 ],
            "UserCLK": [ 13224 ],
            "UserCLKo": [ 13099 ],
            "W1BEG": [ 12092, 12093, 12094, 12095 ],
            "W2BEG": [ 12104, 12105, 12106, 12107, 12108, 12109, 12110, 12111 ],
            "W2BEGb": [ 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103 ],
            "W6BEG": [ 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123 ],
            "WW4BEG": [ 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ]
          }
        },
        "Tile_X5Y9_SE_term": {
          "hide_name": 0,
          "type": "SE_term",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:5630.9-5645.2"
          },
          "port_directions": {
            "FrameData": "input",
            "FrameData_O": "output",
            "FrameStrobe": "input",
            "FrameStrobe_O": "output",
            "N1BEG": "output",
            "N2BEG": "output",
            "N2BEGb": "output",
            "N4BEG": "output",
            "S1END": "input",
            "S2END": "input",
            "S2MID": "input",
            "S4END": "input",
            "UserCLK": "input",
            "UserCLKo": "output"
          },
          "connections": {
            "FrameData": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159, 12160, 12161, 12162, 12163, 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
            "FrameData_O": [ 13225, 13226, 13227, 13228, 13229, 13230, 13231, 13232, 13233, 13234, 13235, 13236, 13237, 13238, 13239, 13240, 13241, 13242, 13243, 13244, 13245, 13246, 13247, 13248, 13249, 13250, 13251, 13252, 13253, 13254, 13255, 13256 ],
            "FrameStrobe": [ 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ],
            "FrameStrobe_O": [ 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
            "N1BEG": [ 13152, 13153, 13154, 13155 ],
            "N2BEG": [ 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
            "N2BEGb": [ 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163 ],
            "N4BEG": [ 13172, 13173, 13174, 13175, 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183, 13184, 13185, 13186, 13187 ],
            "S1END": [ 13188, 13189, 13190, 13191 ],
            "S2END": [ 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
            "S2MID": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199 ],
            "S4END": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
            "UserCLK": [ 1253 ],
            "UserCLKo": [ 13224 ]
          }
        }
      },
      "netnames": {
        "FrameData": {
          "hide_name": 0,
          "bits": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:818.42-818.51"
          }
        },
        "FrameStrobe": {
          "hide_name": 0,
          "bits": [ 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:819.41-819.52"
          }
        },
        "Tile_X0Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:903.29-903.50"
          }
        },
        "Tile_X0Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:963.29-963.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X0Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 1362, 1363, 1364, 1365 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1030.11-1030.26"
          }
        },
        "Tile_X0Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1031.11-1031.26"
          }
        },
        "Tile_X0Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1032.11-1032.27"
          }
        },
        "Tile_X0Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1033.12-1033.27"
          }
        },
        "Tile_X0Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:825.6-825.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X0Y1_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:96.16-96.40"
          }
        },
        "Tile_X0Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 1400, 1401, 1402, 1403 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1066.11-1066.26"
          }
        },
        "Tile_X0Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1067.11-1067.26"
          }
        },
        "Tile_X0Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1068.11-1068.27"
          }
        },
        "Tile_X0Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1070.12-1070.27"
          }
        },
        "Tile_X0Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1069.12-1069.28"
          }
        },
        "Tile_X0Y1_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:95.16-95.40"
          }
        },
        "Tile_X0Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:909.29-909.50"
          }
        },
        "Tile_X0Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:969.29-969.52"
          }
        },
        "Tile_X0Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 1326, 1327, 1328, 1329 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1058.11-1058.26"
          }
        },
        "Tile_X0Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1059.11-1059.26"
          }
        },
        "Tile_X0Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1060.11-1060.27"
          }
        },
        "Tile_X0Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1061.12-1061.27"
          }
        },
        "Tile_X0Y1_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:97.16-97.42"
          }
        },
        "Tile_X0Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 1536, 1537, 1538, 1539 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1062.11-1062.26"
          }
        },
        "Tile_X0Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1063.11-1063.26"
          }
        },
        "Tile_X0Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1064.11-1064.27"
          }
        },
        "Tile_X0Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1065.12-1065.27"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:87.16-87.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:88.16-88.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:89.16-89.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:90.16-90.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:91.16-91.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:92.16-92.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:93.16-93.44"
          }
        },
        "Tile_X0Y1_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:94.16-94.44"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:71.15-71.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:72.15-72.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:73.15-73.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:74.15-74.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:75.15-75.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:76.15-76.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:77.15-77.43"
          }
        },
        "Tile_X0Y1_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:78.15-78.43"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:63.15-63.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:64.15-64.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:65.15-65.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:66.15-66.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:67.15-67.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:68.15-68.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:69.15-69.44"
          }
        },
        "Tile_X0Y1_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:70.15-70.44"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:79.16-79.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:80.16-80.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:81.16-81.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:82.16-82.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:83.16-83.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:84.16-84.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:85.16-85.43"
          }
        },
        "Tile_X0Y1_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:86.16-86.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:55.15-55.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:56.15-56.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:57.15-57.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:58.15-58.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:59.15-59.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:60.15-60.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:61.15-61.43"
          }
        },
        "Tile_X0Y1_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:62.15-62.43"
          }
        },
        "Tile_X0Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:831.6-831.24"
          }
        },
        "Tile_X0Y2_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:139.16-139.40"
          }
        },
        "Tile_X0Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 1621, 1622, 1623, 1624 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1179.11-1179.26"
          }
        },
        "Tile_X0Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1180.11-1180.26"
          }
        },
        "Tile_X0Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1181.11-1181.27"
          }
        },
        "Tile_X0Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1183.12-1183.27"
          }
        },
        "Tile_X0Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1182.12-1182.28"
          }
        },
        "Tile_X0Y2_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:138.16-138.40"
          }
        },
        "Tile_X0Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:915.29-915.50"
          }
        },
        "Tile_X0Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:975.29-975.52"
          }
        },
        "Tile_X0Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 1500, 1501, 1502, 1503 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1171.11-1171.26"
          }
        },
        "Tile_X0Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1172.11-1172.26"
          }
        },
        "Tile_X0Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1173.11-1173.27"
          }
        },
        "Tile_X0Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1174.12-1174.27"
          }
        },
        "Tile_X0Y2_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:140.16-140.42"
          }
        },
        "Tile_X0Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 1757, 1758, 1759, 1760 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1175.11-1175.26"
          }
        },
        "Tile_X0Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1176.11-1176.26"
          }
        },
        "Tile_X0Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1177.11-1177.27"
          }
        },
        "Tile_X0Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1178.12-1178.27"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:130.16-130.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:131.16-131.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:132.16-132.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:133.16-133.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:134.16-134.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:135.16-135.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:136.16-136.44"
          }
        },
        "Tile_X0Y2_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:137.16-137.44"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:114.15-114.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:115.15-115.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:116.15-116.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:117.15-117.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:118.15-118.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:119.15-119.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:120.15-120.43"
          }
        },
        "Tile_X0Y2_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:121.15-121.43"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:106.15-106.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:107.15-107.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:108.15-108.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:109.15-109.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:110.15-110.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:111.15-111.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:112.15-112.44"
          }
        },
        "Tile_X0Y2_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:113.15-113.44"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:122.16-122.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:123.16-123.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:124.16-124.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:125.16-125.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:126.16-126.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:127.16-127.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:128.16-128.43"
          }
        },
        "Tile_X0Y2_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:129.16-129.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:98.15-98.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:99.15-99.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:100.15-100.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:101.15-101.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:102.15-102.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:103.15-103.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:104.15-104.43"
          }
        },
        "Tile_X0Y2_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:105.15-105.43"
          }
        },
        "Tile_X0Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:837.6-837.24"
          }
        },
        "Tile_X0Y3_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:295.16-295.40"
          }
        },
        "Tile_X0Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 1842, 1843, 1844, 1845 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1290.11-1290.26"
          }
        },
        "Tile_X0Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1291.11-1291.26"
          }
        },
        "Tile_X0Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1292.11-1292.27"
          }
        },
        "Tile_X0Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1294.12-1294.27"
          }
        },
        "Tile_X0Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1293.12-1293.28"
          }
        },
        "Tile_X0Y3_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:294.16-294.40"
          }
        },
        "Tile_X0Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:921.29-921.50"
          }
        },
        "Tile_X0Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:981.29-981.52"
          }
        },
        "Tile_X0Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 1721, 1722, 1723, 1724 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1282.11-1282.26"
          }
        },
        "Tile_X0Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1283.11-1283.26"
          }
        },
        "Tile_X0Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1284.11-1284.27"
          }
        },
        "Tile_X0Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1285.12-1285.27"
          }
        },
        "Tile_X0Y3_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:296.16-296.42"
          }
        },
        "Tile_X0Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 1978, 1979, 1980, 1981 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1286.11-1286.26"
          }
        },
        "Tile_X0Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1287.11-1287.26"
          }
        },
        "Tile_X0Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1288.11-1288.27"
          }
        },
        "Tile_X0Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1289.12-1289.27"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:286.16-286.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:287.16-287.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:288.16-288.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:289.16-289.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:290.16-290.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:291.16-291.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:292.16-292.44"
          }
        },
        "Tile_X0Y3_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:293.16-293.44"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:270.15-270.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:271.15-271.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:272.15-272.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:273.15-273.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:274.15-274.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:275.15-275.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:276.15-276.43"
          }
        },
        "Tile_X0Y3_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:277.15-277.43"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:262.15-262.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:263.15-263.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:264.15-264.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:265.15-265.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:266.15-266.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:267.15-267.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:268.15-268.44"
          }
        },
        "Tile_X0Y3_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:269.15-269.44"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:278.16-278.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:279.16-279.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:280.16-280.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:281.16-281.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:282.16-282.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:283.16-283.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:284.16-284.43"
          }
        },
        "Tile_X0Y3_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:285.16-285.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:254.15-254.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:255.15-255.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:256.15-256.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:257.15-257.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:258.15-258.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:259.15-259.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:260.15-260.43"
          }
        },
        "Tile_X0Y3_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:261.15-261.43"
          }
        },
        "Tile_X0Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:843.6-843.24"
          }
        },
        "Tile_X0Y4_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:381.16-381.40"
          }
        },
        "Tile_X0Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 2063, 2064, 2065, 2066 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1400.11-1400.26"
          }
        },
        "Tile_X0Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1401.11-1401.26"
          }
        },
        "Tile_X0Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1402.11-1402.27"
          }
        },
        "Tile_X0Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1404.12-1404.27"
          }
        },
        "Tile_X0Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1403.12-1403.28"
          }
        },
        "Tile_X0Y4_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:380.16-380.40"
          }
        },
        "Tile_X0Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:927.29-927.50"
          }
        },
        "Tile_X0Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:987.29-987.52"
          }
        },
        "Tile_X0Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 1942, 1943, 1944, 1945 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1392.11-1392.26"
          }
        },
        "Tile_X0Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1393.11-1393.26"
          }
        },
        "Tile_X0Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1394.11-1394.27"
          }
        },
        "Tile_X0Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1395.12-1395.27"
          }
        },
        "Tile_X0Y4_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:382.16-382.42"
          }
        },
        "Tile_X0Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 2199, 2200, 2201, 2202 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1396.11-1396.26"
          }
        },
        "Tile_X0Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1397.11-1397.26"
          }
        },
        "Tile_X0Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1398.11-1398.27"
          }
        },
        "Tile_X0Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1399.12-1399.27"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:372.16-372.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:373.16-373.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:374.16-374.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:375.16-375.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:376.16-376.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:377.16-377.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:378.16-378.44"
          }
        },
        "Tile_X0Y4_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:379.16-379.44"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:356.15-356.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:357.15-357.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:358.15-358.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:359.15-359.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:360.15-360.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:361.15-361.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:362.15-362.43"
          }
        },
        "Tile_X0Y4_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:363.15-363.43"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:348.15-348.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:349.15-349.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:350.15-350.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:351.15-351.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:352.15-352.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:353.15-353.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:354.15-354.44"
          }
        },
        "Tile_X0Y4_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:355.15-355.44"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:364.16-364.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:365.16-365.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:366.16-366.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:367.16-367.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:368.16-368.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:369.16-369.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:370.16-370.43"
          }
        },
        "Tile_X0Y4_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:371.16-371.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:340.15-340.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:341.15-341.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:342.15-342.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:343.15-343.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:344.15-344.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:345.15-345.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:346.15-346.43"
          }
        },
        "Tile_X0Y4_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:347.15-347.43"
          }
        },
        "Tile_X0Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:849.6-849.24"
          }
        },
        "Tile_X0Y5_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:467.16-467.40"
          }
        },
        "Tile_X0Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 2284, 2285, 2286, 2287 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1510.11-1510.26"
          }
        },
        "Tile_X0Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1511.11-1511.26"
          }
        },
        "Tile_X0Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1512.11-1512.27"
          }
        },
        "Tile_X0Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1514.12-1514.27"
          }
        },
        "Tile_X0Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1513.12-1513.28"
          }
        },
        "Tile_X0Y5_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:466.16-466.40"
          }
        },
        "Tile_X0Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:933.29-933.50"
          }
        },
        "Tile_X0Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:993.29-993.52"
          }
        },
        "Tile_X0Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 2163, 2164, 2165, 2166 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1502.11-1502.26"
          }
        },
        "Tile_X0Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1503.11-1503.26"
          }
        },
        "Tile_X0Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1504.11-1504.27"
          }
        },
        "Tile_X0Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1505.12-1505.27"
          }
        },
        "Tile_X0Y5_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:468.16-468.42"
          }
        },
        "Tile_X0Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 2420, 2421, 2422, 2423 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1506.11-1506.26"
          }
        },
        "Tile_X0Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1507.11-1507.26"
          }
        },
        "Tile_X0Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1508.11-1508.27"
          }
        },
        "Tile_X0Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1509.12-1509.27"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:458.16-458.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:459.16-459.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:460.16-460.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:461.16-461.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:462.16-462.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:463.16-463.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:464.16-464.44"
          }
        },
        "Tile_X0Y5_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:465.16-465.44"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:442.15-442.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:443.15-443.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:444.15-444.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:445.15-445.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:446.15-446.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:447.15-447.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:448.15-448.43"
          }
        },
        "Tile_X0Y5_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:449.15-449.43"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:434.15-434.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:435.15-435.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:436.15-436.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:437.15-437.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:438.15-438.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:439.15-439.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:440.15-440.44"
          }
        },
        "Tile_X0Y5_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:441.15-441.44"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:450.16-450.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:451.16-451.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:452.16-452.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:453.16-453.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:454.16-454.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:455.16-455.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:456.16-456.43"
          }
        },
        "Tile_X0Y5_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:457.16-457.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:426.15-426.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:427.15-427.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:428.15-428.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:429.15-429.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:430.15-430.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:431.15-431.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:432.15-432.43"
          }
        },
        "Tile_X0Y5_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:433.15-433.43"
          }
        },
        "Tile_X0Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:855.6-855.24"
          }
        },
        "Tile_X0Y6_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:553.16-553.40"
          }
        },
        "Tile_X0Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 2505, 2506, 2507, 2508 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1620.11-1620.26"
          }
        },
        "Tile_X0Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1621.11-1621.26"
          }
        },
        "Tile_X0Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1622.11-1622.27"
          }
        },
        "Tile_X0Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1624.12-1624.27"
          }
        },
        "Tile_X0Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1623.12-1623.28"
          }
        },
        "Tile_X0Y6_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:552.16-552.40"
          }
        },
        "Tile_X0Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:939.29-939.50"
          }
        },
        "Tile_X0Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:999.29-999.52"
          }
        },
        "Tile_X0Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 2384, 2385, 2386, 2387 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1612.11-1612.26"
          }
        },
        "Tile_X0Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1613.11-1613.26"
          }
        },
        "Tile_X0Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1614.11-1614.27"
          }
        },
        "Tile_X0Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1615.12-1615.27"
          }
        },
        "Tile_X0Y6_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:554.16-554.42"
          }
        },
        "Tile_X0Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 2641, 2642, 2643, 2644 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1616.11-1616.26"
          }
        },
        "Tile_X0Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1617.11-1617.26"
          }
        },
        "Tile_X0Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1618.11-1618.27"
          }
        },
        "Tile_X0Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1619.12-1619.27"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:544.16-544.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:545.16-545.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:546.16-546.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:547.16-547.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:548.16-548.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:549.16-549.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:550.16-550.44"
          }
        },
        "Tile_X0Y6_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:551.16-551.44"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:528.15-528.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:529.15-529.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:530.15-530.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:531.15-531.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:532.15-532.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:533.15-533.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:534.15-534.43"
          }
        },
        "Tile_X0Y6_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:535.15-535.43"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:520.15-520.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:521.15-521.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:522.15-522.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:523.15-523.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:524.15-524.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:525.15-525.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:526.15-526.44"
          }
        },
        "Tile_X0Y6_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:527.15-527.44"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:536.16-536.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:537.16-537.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:538.16-538.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:539.16-539.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:540.16-540.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:541.16-541.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:542.16-542.43"
          }
        },
        "Tile_X0Y6_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:543.16-543.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:512.15-512.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:513.15-513.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:514.15-514.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:515.15-515.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:516.15-516.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:517.15-517.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:518.15-518.43"
          }
        },
        "Tile_X0Y6_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:519.15-519.43"
          }
        },
        "Tile_X0Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:861.6-861.24"
          }
        },
        "Tile_X0Y7_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:639.16-639.40"
          }
        },
        "Tile_X0Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 2726, 2727, 2728, 2729 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1730.11-1730.26"
          }
        },
        "Tile_X0Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1731.11-1731.26"
          }
        },
        "Tile_X0Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1732.11-1732.27"
          }
        },
        "Tile_X0Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1734.12-1734.27"
          }
        },
        "Tile_X0Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1733.12-1733.28"
          }
        },
        "Tile_X0Y7_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:638.16-638.40"
          }
        },
        "Tile_X0Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:945.29-945.50"
          }
        },
        "Tile_X0Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1005.29-1005.52"
          }
        },
        "Tile_X0Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 2605, 2606, 2607, 2608 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1722.11-1722.26"
          }
        },
        "Tile_X0Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1723.11-1723.26"
          }
        },
        "Tile_X0Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1724.11-1724.27"
          }
        },
        "Tile_X0Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1725.12-1725.27"
          }
        },
        "Tile_X0Y7_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:640.16-640.42"
          }
        },
        "Tile_X0Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 2862, 2863, 2864, 2865 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1726.11-1726.26"
          }
        },
        "Tile_X0Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1727.11-1727.26"
          }
        },
        "Tile_X0Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1728.11-1728.27"
          }
        },
        "Tile_X0Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1729.12-1729.27"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:630.16-630.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:631.16-631.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:632.16-632.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:633.16-633.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:634.16-634.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:635.16-635.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:636.16-636.44"
          }
        },
        "Tile_X0Y7_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:637.16-637.44"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:614.15-614.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:615.15-615.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:616.15-616.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:617.15-617.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:618.15-618.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:619.15-619.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:620.15-620.43"
          }
        },
        "Tile_X0Y7_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:621.15-621.43"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:606.15-606.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:607.15-607.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:608.15-608.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:609.15-609.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:610.15-610.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:611.15-611.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:612.15-612.44"
          }
        },
        "Tile_X0Y7_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:613.15-613.44"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:622.16-622.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:623.16-623.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:624.16-624.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:625.16-625.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:626.16-626.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:627.16-627.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:628.16-628.43"
          }
        },
        "Tile_X0Y7_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:629.16-629.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:598.15-598.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:599.15-599.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:600.15-600.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:601.15-601.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:602.15-602.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:603.15-603.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:604.15-604.43"
          }
        },
        "Tile_X0Y7_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:605.15-605.43"
          }
        },
        "Tile_X0Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:867.6-867.24"
          }
        },
        "Tile_X0Y8_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:725.16-725.40"
          }
        },
        "Tile_X0Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 2947, 2948, 2949, 2950 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1840.11-1840.26"
          }
        },
        "Tile_X0Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1841.11-1841.26"
          }
        },
        "Tile_X0Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1842.11-1842.27"
          }
        },
        "Tile_X0Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1844.12-1844.27"
          }
        },
        "Tile_X0Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1843.12-1843.28"
          }
        },
        "Tile_X0Y8_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:724.16-724.40"
          }
        },
        "Tile_X0Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:951.29-951.50"
          }
        },
        "Tile_X0Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1011.29-1011.52"
          }
        },
        "Tile_X0Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 2826, 2827, 2828, 2829 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1832.11-1832.26"
          }
        },
        "Tile_X0Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1833.11-1833.26"
          }
        },
        "Tile_X0Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1834.11-1834.27"
          }
        },
        "Tile_X0Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1835.12-1835.27"
          }
        },
        "Tile_X0Y8_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:726.16-726.42"
          }
        },
        "Tile_X0Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 3083, 3084, 3085, 3086 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1836.11-1836.26"
          }
        },
        "Tile_X0Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1837.11-1837.26"
          }
        },
        "Tile_X0Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1838.11-1838.27"
          }
        },
        "Tile_X0Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1839.12-1839.27"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:716.16-716.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:717.16-717.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:718.16-718.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:719.16-719.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:720.16-720.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:721.16-721.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:722.16-722.44"
          }
        },
        "Tile_X0Y8_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:723.16-723.44"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:700.15-700.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:701.15-701.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:702.15-702.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:703.15-703.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:704.15-704.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:705.15-705.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:706.15-706.43"
          }
        },
        "Tile_X0Y8_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:707.15-707.43"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:692.15-692.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:693.15-693.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:694.15-694.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:695.15-695.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:696.15-696.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:697.15-697.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:698.15-698.44"
          }
        },
        "Tile_X0Y8_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:699.15-699.44"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:708.16-708.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:709.16-709.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:710.16-710.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:711.16-711.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:712.16-712.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:713.16-713.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:714.16-714.43"
          }
        },
        "Tile_X0Y8_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:715.16-715.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:684.15-684.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:685.15-685.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:686.15-686.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:687.15-687.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:688.15-688.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:689.15-689.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:690.15-690.43"
          }
        },
        "Tile_X0Y8_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:691.15-691.43"
          }
        },
        "Tile_X0Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:873.6-873.24"
          }
        },
        "Tile_X0Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:957.29-957.50"
          }
        },
        "Tile_X0Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1017.29-1017.52"
          }
        },
        "Tile_X0Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 3047, 3048, 3049, 3050 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1942.11-1942.26"
          }
        },
        "Tile_X0Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1943.11-1943.26"
          }
        },
        "Tile_X0Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1944.11-1944.27"
          }
        },
        "Tile_X0Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1945.12-1945.27"
          }
        },
        "Tile_X0Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3119 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:879.6-879.24"
          }
        },
        "Tile_X1Y0_A_I_top": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:8.16-8.33"
          }
        },
        "Tile_X1Y0_A_O_top": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:7.15-7.32"
          }
        },
        "Tile_X1Y0_A_T_top": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:9.16-9.33"
          }
        },
        "Tile_X1Y0_B_I_top": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:11.16-11.33"
          }
        },
        "Tile_X1Y0_B_O_top": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:10.15-10.32"
          }
        },
        "Tile_X1Y0_B_T_top": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:12.16-12.33"
          }
        },
        "Tile_X1Y0_C_I_top": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:14.16-14.33"
          }
        },
        "Tile_X1Y0_C_O_top": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:13.15-13.32"
          }
        },
        "Tile_X1Y0_C_T_top": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:15.16-15.33"
          }
        },
        "Tile_X1Y0_D_I_top": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:17.16-17.33"
          }
        },
        "Tile_X1Y0_D_O_top": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:16.15-16.32"
          }
        },
        "Tile_X1Y0_D_T_top": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:18.16-18.33"
          }
        },
        "Tile_X1Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:904.29-904.50"
          }
        },
        "Tile_X1Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:964.29-964.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X1Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 3325, 3326, 3327, 3328 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1034.11-1034.26"
          }
        },
        "Tile_X1Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1035.11-1035.26"
          }
        },
        "Tile_X1Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1036.11-1036.27"
          }
        },
        "Tile_X1Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1037.12-1037.27"
          }
        },
        "Tile_X1Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1038.12-1038.28"
          }
        },
        "Tile_X1Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:826.6-826.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X1Y1_Co": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1091.11-1091.23"
          }
        },
        "Tile_X1Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 3380, 3381, 3382, 3383 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1076.11-1076.26"
          }
        },
        "Tile_X1Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1077.11-1077.26"
          }
        },
        "Tile_X1Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1078.11-1078.27"
          }
        },
        "Tile_X1Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1080.12-1080.27"
          }
        },
        "Tile_X1Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1079.12-1079.28"
          }
        },
        "Tile_X1Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:910.29-910.50"
          }
        },
        "Tile_X1Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:970.29-970.52"
          }
        },
        "Tile_X1Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 3273, 3274, 3275, 3276 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1071.11-1071.26"
          }
        },
        "Tile_X1Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1072.11-1072.26"
          }
        },
        "Tile_X1Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1073.11-1073.27"
          }
        },
        "Tile_X1Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1074.12-1074.27"
          }
        },
        "Tile_X1Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1075.12-1075.28"
          }
        },
        "Tile_X1Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 3532, 3533, 3534, 3535 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1081.11-1081.26"
          }
        },
        "Tile_X1Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1082.11-1082.26"
          }
        },
        "Tile_X1Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1083.11-1083.27"
          }
        },
        "Tile_X1Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1084.12-1084.27"
          }
        },
        "Tile_X1Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1085.12-1085.28"
          }
        },
        "Tile_X1Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3377 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:832.6-832.24"
          }
        },
        "Tile_X1Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 1573, 1574, 1575, 1576 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1086.11-1086.26"
          }
        },
        "Tile_X1Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1087.11-1087.26"
          }
        },
        "Tile_X1Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1088.11-1088.27"
          }
        },
        "Tile_X1Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1090.12-1090.27"
          }
        },
        "Tile_X1Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1089.12-1089.28"
          }
        },
        "Tile_X1Y2_Co": {
          "hide_name": 0,
          "bits": [ 3379 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1204.11-1204.23"
          }
        },
        "Tile_X1Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 3634, 3635, 3636, 3637 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1189.11-1189.26"
          }
        },
        "Tile_X1Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1190.11-1190.26"
          }
        },
        "Tile_X1Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1191.11-1191.27"
          }
        },
        "Tile_X1Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1193.12-1193.27"
          }
        },
        "Tile_X1Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1192.12-1192.28"
          }
        },
        "Tile_X1Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:916.29-916.50"
          }
        },
        "Tile_X1Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:976.29-976.52"
          }
        },
        "Tile_X1Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 3480, 3481, 3482, 3483 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1184.11-1184.26"
          }
        },
        "Tile_X1Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1185.11-1185.26"
          }
        },
        "Tile_X1Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1186.11-1186.27"
          }
        },
        "Tile_X1Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1187.12-1187.27"
          }
        },
        "Tile_X1Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1188.12-1188.28"
          }
        },
        "Tile_X1Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 3786, 3787, 3788, 3789 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1194.11-1194.26"
          }
        },
        "Tile_X1Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1195.11-1195.26"
          }
        },
        "Tile_X1Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1196.11-1196.27"
          }
        },
        "Tile_X1Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1197.12-1197.27"
          }
        },
        "Tile_X1Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1198.12-1198.28"
          }
        },
        "Tile_X1Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3584 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:838.6-838.24"
          }
        },
        "Tile_X1Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 1794, 1795, 1796, 1797 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1199.11-1199.26"
          }
        },
        "Tile_X1Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1200.11-1200.26"
          }
        },
        "Tile_X1Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1201.11-1201.27"
          }
        },
        "Tile_X1Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1203.12-1203.27"
          }
        },
        "Tile_X1Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1202.12-1202.28"
          }
        },
        "Tile_X1Y3_Co": {
          "hide_name": 0,
          "bits": [ 3633 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1315.11-1315.23"
          }
        },
        "Tile_X1Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 3888, 3889, 3890, 3891 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1300.11-1300.26"
          }
        },
        "Tile_X1Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1301.11-1301.26"
          }
        },
        "Tile_X1Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1302.11-1302.27"
          }
        },
        "Tile_X1Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1304.12-1304.27"
          }
        },
        "Tile_X1Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1303.12-1303.28"
          }
        },
        "Tile_X1Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:922.29-922.50"
          }
        },
        "Tile_X1Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:982.29-982.52"
          }
        },
        "Tile_X1Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 3734, 3735, 3736, 3737 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1295.11-1295.26"
          }
        },
        "Tile_X1Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1296.11-1296.26"
          }
        },
        "Tile_X1Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1297.11-1297.27"
          }
        },
        "Tile_X1Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1298.12-1298.27"
          }
        },
        "Tile_X1Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1299.12-1299.28"
          }
        },
        "Tile_X1Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 4040, 4041, 4042, 4043 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1305.11-1305.26"
          }
        },
        "Tile_X1Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1306.11-1306.26"
          }
        },
        "Tile_X1Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1307.11-1307.27"
          }
        },
        "Tile_X1Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1308.12-1308.27"
          }
        },
        "Tile_X1Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1309.12-1309.28"
          }
        },
        "Tile_X1Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 3838 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:844.6-844.24"
          }
        },
        "Tile_X1Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 2015, 2016, 2017, 2018 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1310.11-1310.26"
          }
        },
        "Tile_X1Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1311.11-1311.26"
          }
        },
        "Tile_X1Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1312.11-1312.27"
          }
        },
        "Tile_X1Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1314.12-1314.27"
          }
        },
        "Tile_X1Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1313.12-1313.28"
          }
        },
        "Tile_X1Y4_Co": {
          "hide_name": 0,
          "bits": [ 3887 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1425.11-1425.23"
          }
        },
        "Tile_X1Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 4142, 4143, 4144, 4145 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1410.11-1410.26"
          }
        },
        "Tile_X1Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1411.11-1411.26"
          }
        },
        "Tile_X1Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1412.11-1412.27"
          }
        },
        "Tile_X1Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1414.12-1414.27"
          }
        },
        "Tile_X1Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1413.12-1413.28"
          }
        },
        "Tile_X1Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:928.29-928.50"
          }
        },
        "Tile_X1Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:988.29-988.52"
          }
        },
        "Tile_X1Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 3988, 3989, 3990, 3991 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1405.11-1405.26"
          }
        },
        "Tile_X1Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1406.11-1406.26"
          }
        },
        "Tile_X1Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1407.11-1407.27"
          }
        },
        "Tile_X1Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1408.12-1408.27"
          }
        },
        "Tile_X1Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1409.12-1409.28"
          }
        },
        "Tile_X1Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 4294, 4295, 4296, 4297 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1415.11-1415.26"
          }
        },
        "Tile_X1Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1416.11-1416.26"
          }
        },
        "Tile_X1Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1417.11-1417.27"
          }
        },
        "Tile_X1Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1418.12-1418.27"
          }
        },
        "Tile_X1Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1419.12-1419.28"
          }
        },
        "Tile_X1Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:850.6-850.24"
          }
        },
        "Tile_X1Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 2236, 2237, 2238, 2239 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1420.11-1420.26"
          }
        },
        "Tile_X1Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1421.11-1421.26"
          }
        },
        "Tile_X1Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1422.11-1422.27"
          }
        },
        "Tile_X1Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1424.12-1424.27"
          }
        },
        "Tile_X1Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1423.12-1423.28"
          }
        },
        "Tile_X1Y5_Co": {
          "hide_name": 0,
          "bits": [ 4141 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1535.11-1535.23"
          }
        },
        "Tile_X1Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 4396, 4397, 4398, 4399 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1520.11-1520.26"
          }
        },
        "Tile_X1Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1521.11-1521.26"
          }
        },
        "Tile_X1Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1522.11-1522.27"
          }
        },
        "Tile_X1Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1524.12-1524.27"
          }
        },
        "Tile_X1Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1523.12-1523.28"
          }
        },
        "Tile_X1Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:934.29-934.50"
          }
        },
        "Tile_X1Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:994.29-994.52"
          }
        },
        "Tile_X1Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 4242, 4243, 4244, 4245 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1515.11-1515.26"
          }
        },
        "Tile_X1Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1516.11-1516.26"
          }
        },
        "Tile_X1Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1517.11-1517.27"
          }
        },
        "Tile_X1Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1518.12-1518.27"
          }
        },
        "Tile_X1Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1519.12-1519.28"
          }
        },
        "Tile_X1Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 4548, 4549, 4550, 4551 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1525.11-1525.26"
          }
        },
        "Tile_X1Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1526.11-1526.26"
          }
        },
        "Tile_X1Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1527.11-1527.27"
          }
        },
        "Tile_X1Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1528.12-1528.27"
          }
        },
        "Tile_X1Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1529.12-1529.28"
          }
        },
        "Tile_X1Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4346 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:856.6-856.24"
          }
        },
        "Tile_X1Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 2457, 2458, 2459, 2460 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1530.11-1530.26"
          }
        },
        "Tile_X1Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1531.11-1531.26"
          }
        },
        "Tile_X1Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1532.11-1532.27"
          }
        },
        "Tile_X1Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1534.12-1534.27"
          }
        },
        "Tile_X1Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1533.12-1533.28"
          }
        },
        "Tile_X1Y6_Co": {
          "hide_name": 0,
          "bits": [ 4395 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1645.11-1645.23"
          }
        },
        "Tile_X1Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 4650, 4651, 4652, 4653 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1630.11-1630.26"
          }
        },
        "Tile_X1Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1631.11-1631.26"
          }
        },
        "Tile_X1Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1632.11-1632.27"
          }
        },
        "Tile_X1Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1634.12-1634.27"
          }
        },
        "Tile_X1Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1633.12-1633.28"
          }
        },
        "Tile_X1Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:940.29-940.50"
          }
        },
        "Tile_X1Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1000.29-1000.52"
          }
        },
        "Tile_X1Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 4496, 4497, 4498, 4499 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1625.11-1625.26"
          }
        },
        "Tile_X1Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1626.11-1626.26"
          }
        },
        "Tile_X1Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1627.11-1627.27"
          }
        },
        "Tile_X1Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1628.12-1628.27"
          }
        },
        "Tile_X1Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1629.12-1629.28"
          }
        },
        "Tile_X1Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 4802, 4803, 4804, 4805 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1635.11-1635.26"
          }
        },
        "Tile_X1Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1636.11-1636.26"
          }
        },
        "Tile_X1Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1637.11-1637.27"
          }
        },
        "Tile_X1Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1638.12-1638.27"
          }
        },
        "Tile_X1Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1639.12-1639.28"
          }
        },
        "Tile_X1Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4600 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:862.6-862.24"
          }
        },
        "Tile_X1Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 2678, 2679, 2680, 2681 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1640.11-1640.26"
          }
        },
        "Tile_X1Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1641.11-1641.26"
          }
        },
        "Tile_X1Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1642.11-1642.27"
          }
        },
        "Tile_X1Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1644.12-1644.27"
          }
        },
        "Tile_X1Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1643.12-1643.28"
          }
        },
        "Tile_X1Y7_Co": {
          "hide_name": 0,
          "bits": [ 4649 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1755.11-1755.23"
          }
        },
        "Tile_X1Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 4904, 4905, 4906, 4907 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1740.11-1740.26"
          }
        },
        "Tile_X1Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1741.11-1741.26"
          }
        },
        "Tile_X1Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1742.11-1742.27"
          }
        },
        "Tile_X1Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1744.12-1744.27"
          }
        },
        "Tile_X1Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1743.12-1743.28"
          }
        },
        "Tile_X1Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:946.29-946.50"
          }
        },
        "Tile_X1Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1006.29-1006.52"
          }
        },
        "Tile_X1Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 4750, 4751, 4752, 4753 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1735.11-1735.26"
          }
        },
        "Tile_X1Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1736.11-1736.26"
          }
        },
        "Tile_X1Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1737.11-1737.27"
          }
        },
        "Tile_X1Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1738.12-1738.27"
          }
        },
        "Tile_X1Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1739.12-1739.28"
          }
        },
        "Tile_X1Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 5056, 5057, 5058, 5059 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1745.11-1745.26"
          }
        },
        "Tile_X1Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1746.11-1746.26"
          }
        },
        "Tile_X1Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1747.11-1747.27"
          }
        },
        "Tile_X1Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1748.12-1748.27"
          }
        },
        "Tile_X1Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1749.12-1749.28"
          }
        },
        "Tile_X1Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 4854 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:868.6-868.24"
          }
        },
        "Tile_X1Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 2899, 2900, 2901, 2902 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1750.11-1750.26"
          }
        },
        "Tile_X1Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1751.11-1751.26"
          }
        },
        "Tile_X1Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1752.11-1752.27"
          }
        },
        "Tile_X1Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1754.12-1754.27"
          }
        },
        "Tile_X1Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1753.12-1753.28"
          }
        },
        "Tile_X1Y8_Co": {
          "hide_name": 0,
          "bits": [ 4903 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1865.11-1865.23"
          }
        },
        "Tile_X1Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 5158, 5159, 5160, 5161 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1850.11-1850.26"
          }
        },
        "Tile_X1Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1851.11-1851.26"
          }
        },
        "Tile_X1Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1852.11-1852.27"
          }
        },
        "Tile_X1Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1854.12-1854.27"
          }
        },
        "Tile_X1Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1853.12-1853.28"
          }
        },
        "Tile_X1Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:952.29-952.50"
          }
        },
        "Tile_X1Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1012.29-1012.52"
          }
        },
        "Tile_X1Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 5004, 5005, 5006, 5007 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1845.11-1845.26"
          }
        },
        "Tile_X1Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1846.11-1846.26"
          }
        },
        "Tile_X1Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1847.11-1847.27"
          }
        },
        "Tile_X1Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1848.12-1848.27"
          }
        },
        "Tile_X1Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1849.12-1849.28"
          }
        },
        "Tile_X1Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 5310, 5311, 5312, 5313 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1855.11-1855.26"
          }
        },
        "Tile_X1Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1856.11-1856.26"
          }
        },
        "Tile_X1Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1857.11-1857.27"
          }
        },
        "Tile_X1Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1858.12-1858.27"
          }
        },
        "Tile_X1Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1859.12-1859.28"
          }
        },
        "Tile_X1Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5108 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:874.6-874.24"
          }
        },
        "Tile_X1Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 3120, 3121, 3122, 3123 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1860.11-1860.26"
          }
        },
        "Tile_X1Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1861.11-1861.26"
          }
        },
        "Tile_X1Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1862.11-1862.27"
          }
        },
        "Tile_X1Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1864.12-1864.27"
          }
        },
        "Tile_X1Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1863.12-1863.28"
          }
        },
        "Tile_X1Y9_A_I_top": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:771.16-771.33"
          }
        },
        "Tile_X1Y9_A_O_top": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:770.15-770.32"
          }
        },
        "Tile_X1Y9_A_T_top": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:772.16-772.33"
          }
        },
        "Tile_X1Y9_B_I_top": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:774.16-774.33"
          }
        },
        "Tile_X1Y9_B_O_top": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:773.15-773.32"
          }
        },
        "Tile_X1Y9_B_T_top": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:775.16-775.33"
          }
        },
        "Tile_X1Y9_C_I_top": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:777.16-777.33"
          }
        },
        "Tile_X1Y9_C_O_top": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:776.15-776.32"
          }
        },
        "Tile_X1Y9_C_T_top": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:778.16-778.33"
          }
        },
        "Tile_X1Y9_Co": {
          "hide_name": 0,
          "bits": [ 5157 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1951.11-1951.23"
          }
        },
        "Tile_X1Y9_D_I_top": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:780.16-780.33"
          }
        },
        "Tile_X1Y9_D_O_top": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:779.15-779.32"
          }
        },
        "Tile_X1Y9_D_T_top": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:781.16-781.33"
          }
        },
        "Tile_X1Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:958.29-958.50"
          }
        },
        "Tile_X1Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1018.29-1018.52"
          }
        },
        "Tile_X1Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 5258, 5259, 5260, 5261 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1946.11-1946.26"
          }
        },
        "Tile_X1Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1947.11-1947.26"
          }
        },
        "Tile_X1Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1948.11-1948.27"
          }
        },
        "Tile_X1Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1949.12-1949.27"
          }
        },
        "Tile_X1Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1950.12-1950.28"
          }
        },
        "Tile_X1Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5362 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:880.6-880.24"
          }
        },
        "Tile_X2Y0_A_I_top": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:20.16-20.33"
          }
        },
        "Tile_X2Y0_A_O_top": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:19.15-19.32"
          }
        },
        "Tile_X2Y0_A_T_top": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:21.16-21.33"
          }
        },
        "Tile_X2Y0_B_I_top": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:23.16-23.33"
          }
        },
        "Tile_X2Y0_B_O_top": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:22.15-22.32"
          }
        },
        "Tile_X2Y0_B_T_top": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:24.16-24.33"
          }
        },
        "Tile_X2Y0_C_I_top": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:26.16-26.33"
          }
        },
        "Tile_X2Y0_C_O_top": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:25.15-25.32"
          }
        },
        "Tile_X2Y0_C_T_top": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:27.16-27.33"
          }
        },
        "Tile_X2Y0_D_I_top": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:29.16-29.33"
          }
        },
        "Tile_X2Y0_D_O_top": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:28.15-28.32"
          }
        },
        "Tile_X2Y0_D_T_top": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:30.16-30.33"
          }
        },
        "Tile_X2Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:905.29-905.50"
          }
        },
        "Tile_X2Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:965.29-965.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X2Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 5568, 5569, 5570, 5571 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1039.11-1039.26"
          }
        },
        "Tile_X2Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1040.11-1040.26"
          }
        },
        "Tile_X2Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5580, 5581, 5582, 5583, 5584, 5585, 5586, 5587 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1041.11-1041.27"
          }
        },
        "Tile_X2Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1042.12-1042.27"
          }
        },
        "Tile_X2Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1043.12-1043.28"
          }
        },
        "Tile_X2Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5621 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:827.6-827.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X2Y1_Co": {
          "hide_name": 0,
          "bits": [ 5443 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1112.11-1112.23"
          }
        },
        "Tile_X2Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 5623, 5624, 5625, 5626 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1097.11-1097.26"
          }
        },
        "Tile_X2Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1098.11-1098.26"
          }
        },
        "Tile_X2Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1099.11-1099.27"
          }
        },
        "Tile_X2Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 5643, 5644, 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1101.12-1101.27"
          }
        },
        "Tile_X2Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5655, 5656, 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1100.12-1100.28"
          }
        },
        "Tile_X2Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:911.29-911.50"
          }
        },
        "Tile_X2Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:971.29-971.52"
          }
        },
        "Tile_X2Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 5516, 5517, 5518, 5519 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1092.11-1092.26"
          }
        },
        "Tile_X2Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1093.11-1093.26"
          }
        },
        "Tile_X2Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1094.11-1094.27"
          }
        },
        "Tile_X2Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1095.12-1095.27"
          }
        },
        "Tile_X2Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1096.12-1096.28"
          }
        },
        "Tile_X2Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 5775, 5776, 5777, 5778 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1102.11-1102.26"
          }
        },
        "Tile_X2Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1103.11-1103.26"
          }
        },
        "Tile_X2Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1104.11-1104.27"
          }
        },
        "Tile_X2Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809, 5810 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1105.12-1105.27"
          }
        },
        "Tile_X2Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1106.12-1106.28"
          }
        },
        "Tile_X2Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5620 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:833.6-833.24"
          }
        },
        "Tile_X2Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 3585, 3586, 3587, 3588 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1107.11-1107.26"
          }
        },
        "Tile_X2Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1108.11-1108.26"
          }
        },
        "Tile_X2Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1109.11-1109.27"
          }
        },
        "Tile_X2Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1111.12-1111.27"
          }
        },
        "Tile_X2Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1110.12-1110.28"
          }
        },
        "Tile_X2Y2_Co": {
          "hide_name": 0,
          "bits": [ 5622 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1225.11-1225.23"
          }
        },
        "Tile_X2Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 5877, 5878, 5879, 5880 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1210.11-1210.26"
          }
        },
        "Tile_X2Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 5881, 5882, 5883, 5884, 5885, 5886, 5887, 5888 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1211.11-1211.26"
          }
        },
        "Tile_X2Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 5889, 5890, 5891, 5892, 5893, 5894, 5895, 5896 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1212.11-1212.27"
          }
        },
        "Tile_X2Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1214.12-1214.27"
          }
        },
        "Tile_X2Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1213.12-1213.28"
          }
        },
        "Tile_X2Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 5925, 5926, 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:917.29-917.50"
          }
        },
        "Tile_X2Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5703, 5704, 5705, 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:977.29-977.52"
          }
        },
        "Tile_X2Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 5723, 5724, 5725, 5726 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1205.11-1205.26"
          }
        },
        "Tile_X2Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1206.11-1206.26"
          }
        },
        "Tile_X2Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1207.11-1207.27"
          }
        },
        "Tile_X2Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1208.12-1208.27"
          }
        },
        "Tile_X2Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773, 5774 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1209.12-1209.28"
          }
        },
        "Tile_X2Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 6029, 6030, 6031, 6032 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1215.11-1215.26"
          }
        },
        "Tile_X2Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1216.11-1216.26"
          }
        },
        "Tile_X2Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6041, 6042, 6043, 6044, 6045, 6046, 6047, 6048 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1217.11-1217.27"
          }
        },
        "Tile_X2Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1218.12-1218.27"
          }
        },
        "Tile_X2Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1219.12-1219.28"
          }
        },
        "Tile_X2Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:839.6-839.24"
          }
        },
        "Tile_X2Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 3839, 3840, 3841, 3842 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1220.11-1220.26"
          }
        },
        "Tile_X2Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1221.11-1221.26"
          }
        },
        "Tile_X2Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1222.11-1222.27"
          }
        },
        "Tile_X2Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1224.12-1224.27"
          }
        },
        "Tile_X2Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1223.12-1223.28"
          }
        },
        "Tile_X2Y3_Co": {
          "hide_name": 0,
          "bits": [ 5876 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1336.11-1336.23"
          }
        },
        "Tile_X2Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 6131, 6132, 6133, 6134 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1321.11-1321.26"
          }
        },
        "Tile_X2Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1322.11-1322.26"
          }
        },
        "Tile_X2Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6143, 6144, 6145, 6146, 6147, 6148, 6149, 6150 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1323.11-1323.27"
          }
        },
        "Tile_X2Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 6151, 6152, 6153, 6154, 6155, 6156, 6157, 6158, 6159, 6160, 6161, 6162 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1325.12-1325.27"
          }
        },
        "Tile_X2Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6163, 6164, 6165, 6166, 6167, 6168, 6169, 6170, 6171, 6172, 6173, 6174, 6175, 6176, 6177, 6178 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1324.12-1324.28"
          }
        },
        "Tile_X2Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6179, 6180, 6181, 6182, 6183, 6184, 6185, 6186, 6187, 6188, 6189, 6190, 6191, 6192, 6193, 6194, 6195, 6196, 6197, 6198, 6199, 6200, 6201, 6202, 6203, 6204, 6205, 6206, 6207, 6208, 6209, 6210 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:923.29-923.50"
          }
        },
        "Tile_X2Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 5957, 5958, 5959, 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975, 5976 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:983.29-983.52"
          }
        },
        "Tile_X2Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 5977, 5978, 5979, 5980 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1316.11-1316.26"
          }
        },
        "Tile_X2Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1317.11-1317.26"
          }
        },
        "Tile_X2Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1318.11-1318.27"
          }
        },
        "Tile_X2Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009, 6010, 6011, 6012 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1319.12-1319.27"
          }
        },
        "Tile_X2Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1320.12-1320.28"
          }
        },
        "Tile_X2Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 6283, 6284, 6285, 6286 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1326.11-1326.26"
          }
        },
        "Tile_X2Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 6287, 6288, 6289, 6290, 6291, 6292, 6293, 6294 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1327.11-1327.26"
          }
        },
        "Tile_X2Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6295, 6296, 6297, 6298, 6299, 6300, 6301, 6302 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1328.11-1328.27"
          }
        },
        "Tile_X2Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 6303, 6304, 6305, 6306, 6307, 6308, 6309, 6310, 6311, 6312, 6313, 6314, 6315, 6316, 6317, 6318 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1329.12-1329.27"
          }
        },
        "Tile_X2Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6319, 6320, 6321, 6322, 6323, 6324, 6325, 6326, 6327, 6328, 6329, 6330, 6331, 6332, 6333, 6334 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1330.12-1330.28"
          }
        },
        "Tile_X2Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6081 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:845.6-845.24"
          }
        },
        "Tile_X2Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 4093, 4094, 4095, 4096 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1331.11-1331.26"
          }
        },
        "Tile_X2Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1332.11-1332.26"
          }
        },
        "Tile_X2Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1333.11-1333.27"
          }
        },
        "Tile_X2Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1335.12-1335.27"
          }
        },
        "Tile_X2Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1334.12-1334.28"
          }
        },
        "Tile_X2Y4_Co": {
          "hide_name": 0,
          "bits": [ 6130 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1446.11-1446.23"
          }
        },
        "Tile_X2Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 6385, 6386, 6387, 6388 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1431.11-1431.26"
          }
        },
        "Tile_X2Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 6389, 6390, 6391, 6392, 6393, 6394, 6395, 6396 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1432.11-1432.26"
          }
        },
        "Tile_X2Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6397, 6398, 6399, 6400, 6401, 6402, 6403, 6404 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1433.11-1433.27"
          }
        },
        "Tile_X2Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 6405, 6406, 6407, 6408, 6409, 6410, 6411, 6412, 6413, 6414, 6415, 6416 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1435.12-1435.27"
          }
        },
        "Tile_X2Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6417, 6418, 6419, 6420, 6421, 6422, 6423, 6424, 6425, 6426, 6427, 6428, 6429, 6430, 6431, 6432 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1434.12-1434.28"
          }
        },
        "Tile_X2Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6433, 6434, 6435, 6436, 6437, 6438, 6439, 6440, 6441, 6442, 6443, 6444, 6445, 6446, 6447, 6448, 6449, 6450, 6451, 6452, 6453, 6454, 6455, 6456, 6457, 6458, 6459, 6460, 6461, 6462, 6463, 6464 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:929.29-929.50"
          }
        },
        "Tile_X2Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6211, 6212, 6213, 6214, 6215, 6216, 6217, 6218, 6219, 6220, 6221, 6222, 6223, 6224, 6225, 6226, 6227, 6228, 6229, 6230 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:989.29-989.52"
          }
        },
        "Tile_X2Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 6231, 6232, 6233, 6234 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1426.11-1426.26"
          }
        },
        "Tile_X2Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 6243, 6244, 6245, 6246, 6247, 6248, 6249, 6250 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1427.11-1427.26"
          }
        },
        "Tile_X2Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6235, 6236, 6237, 6238, 6239, 6240, 6241, 6242 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1428.11-1428.27"
          }
        },
        "Tile_X2Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 6251, 6252, 6253, 6254, 6255, 6256, 6257, 6258, 6259, 6260, 6261, 6262, 6263, 6264, 6265, 6266 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1429.12-1429.27"
          }
        },
        "Tile_X2Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6267, 6268, 6269, 6270, 6271, 6272, 6273, 6274, 6275, 6276, 6277, 6278, 6279, 6280, 6281, 6282 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1430.12-1430.28"
          }
        },
        "Tile_X2Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 6537, 6538, 6539, 6540 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1436.11-1436.26"
          }
        },
        "Tile_X2Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 6541, 6542, 6543, 6544, 6545, 6546, 6547, 6548 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1437.11-1437.26"
          }
        },
        "Tile_X2Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6549, 6550, 6551, 6552, 6553, 6554, 6555, 6556 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1438.11-1438.27"
          }
        },
        "Tile_X2Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 6557, 6558, 6559, 6560, 6561, 6562, 6563, 6564, 6565, 6566, 6567, 6568, 6569, 6570, 6571, 6572 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1439.12-1439.27"
          }
        },
        "Tile_X2Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6573, 6574, 6575, 6576, 6577, 6578, 6579, 6580, 6581, 6582, 6583, 6584, 6585, 6586, 6587, 6588 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1440.12-1440.28"
          }
        },
        "Tile_X2Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6335 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:851.6-851.24"
          }
        },
        "Tile_X2Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 4347, 4348, 4349, 4350 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1441.11-1441.26"
          }
        },
        "Tile_X2Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1442.11-1442.26"
          }
        },
        "Tile_X2Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1443.11-1443.27"
          }
        },
        "Tile_X2Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1445.12-1445.27"
          }
        },
        "Tile_X2Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1444.12-1444.28"
          }
        },
        "Tile_X2Y5_Co": {
          "hide_name": 0,
          "bits": [ 6384 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1556.11-1556.23"
          }
        },
        "Tile_X2Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 6639, 6640, 6641, 6642 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1541.11-1541.26"
          }
        },
        "Tile_X2Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 6643, 6644, 6645, 6646, 6647, 6648, 6649, 6650 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1542.11-1542.26"
          }
        },
        "Tile_X2Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6651, 6652, 6653, 6654, 6655, 6656, 6657, 6658 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1543.11-1543.27"
          }
        },
        "Tile_X2Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 6659, 6660, 6661, 6662, 6663, 6664, 6665, 6666, 6667, 6668, 6669, 6670 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1545.12-1545.27"
          }
        },
        "Tile_X2Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6671, 6672, 6673, 6674, 6675, 6676, 6677, 6678, 6679, 6680, 6681, 6682, 6683, 6684, 6685, 6686 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1544.12-1544.28"
          }
        },
        "Tile_X2Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6687, 6688, 6689, 6690, 6691, 6692, 6693, 6694, 6695, 6696, 6697, 6698, 6699, 6700, 6701, 6702, 6703, 6704, 6705, 6706, 6707, 6708, 6709, 6710, 6711, 6712, 6713, 6714, 6715, 6716, 6717, 6718 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:935.29-935.50"
          }
        },
        "Tile_X2Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6465, 6466, 6467, 6468, 6469, 6470, 6471, 6472, 6473, 6474, 6475, 6476, 6477, 6478, 6479, 6480, 6481, 6482, 6483, 6484 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:995.29-995.52"
          }
        },
        "Tile_X2Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 6485, 6486, 6487, 6488 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1536.11-1536.26"
          }
        },
        "Tile_X2Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 6497, 6498, 6499, 6500, 6501, 6502, 6503, 6504 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1537.11-1537.26"
          }
        },
        "Tile_X2Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6489, 6490, 6491, 6492, 6493, 6494, 6495, 6496 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1538.11-1538.27"
          }
        },
        "Tile_X2Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 6505, 6506, 6507, 6508, 6509, 6510, 6511, 6512, 6513, 6514, 6515, 6516, 6517, 6518, 6519, 6520 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1539.12-1539.27"
          }
        },
        "Tile_X2Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6521, 6522, 6523, 6524, 6525, 6526, 6527, 6528, 6529, 6530, 6531, 6532, 6533, 6534, 6535, 6536 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1540.12-1540.28"
          }
        },
        "Tile_X2Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 6791, 6792, 6793, 6794 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1546.11-1546.26"
          }
        },
        "Tile_X2Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 6795, 6796, 6797, 6798, 6799, 6800, 6801, 6802 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1547.11-1547.26"
          }
        },
        "Tile_X2Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 6803, 6804, 6805, 6806, 6807, 6808, 6809, 6810 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1548.11-1548.27"
          }
        },
        "Tile_X2Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 6811, 6812, 6813, 6814, 6815, 6816, 6817, 6818, 6819, 6820, 6821, 6822, 6823, 6824, 6825, 6826 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1549.12-1549.27"
          }
        },
        "Tile_X2Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 6827, 6828, 6829, 6830, 6831, 6832, 6833, 6834, 6835, 6836, 6837, 6838, 6839, 6840, 6841, 6842 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1550.12-1550.28"
          }
        },
        "Tile_X2Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6589 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:857.6-857.24"
          }
        },
        "Tile_X2Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 4601, 4602, 4603, 4604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1551.11-1551.26"
          }
        },
        "Tile_X2Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1552.11-1552.26"
          }
        },
        "Tile_X2Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1553.11-1553.27"
          }
        },
        "Tile_X2Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1555.12-1555.27"
          }
        },
        "Tile_X2Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1554.12-1554.28"
          }
        },
        "Tile_X2Y6_Co": {
          "hide_name": 0,
          "bits": [ 6638 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1666.11-1666.23"
          }
        },
        "Tile_X2Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 6893, 6894, 6895, 6896 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1651.11-1651.26"
          }
        },
        "Tile_X2Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 6897, 6898, 6899, 6900, 6901, 6902, 6903, 6904 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1652.11-1652.26"
          }
        },
        "Tile_X2Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 6905, 6906, 6907, 6908, 6909, 6910, 6911, 6912 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1653.11-1653.27"
          }
        },
        "Tile_X2Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 6913, 6914, 6915, 6916, 6917, 6918, 6919, 6920, 6921, 6922, 6923, 6924 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1655.12-1655.27"
          }
        },
        "Tile_X2Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 6925, 6926, 6927, 6928, 6929, 6930, 6931, 6932, 6933, 6934, 6935, 6936, 6937, 6938, 6939, 6940 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1654.12-1654.28"
          }
        },
        "Tile_X2Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 6941, 6942, 6943, 6944, 6945, 6946, 6947, 6948, 6949, 6950, 6951, 6952, 6953, 6954, 6955, 6956, 6957, 6958, 6959, 6960, 6961, 6962, 6963, 6964, 6965, 6966, 6967, 6968, 6969, 6970, 6971, 6972 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:941.29-941.50"
          }
        },
        "Tile_X2Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6719, 6720, 6721, 6722, 6723, 6724, 6725, 6726, 6727, 6728, 6729, 6730, 6731, 6732, 6733, 6734, 6735, 6736, 6737, 6738 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1001.29-1001.52"
          }
        },
        "Tile_X2Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 6739, 6740, 6741, 6742 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1646.11-1646.26"
          }
        },
        "Tile_X2Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 6751, 6752, 6753, 6754, 6755, 6756, 6757, 6758 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1647.11-1647.26"
          }
        },
        "Tile_X2Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6743, 6744, 6745, 6746, 6747, 6748, 6749, 6750 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1648.11-1648.27"
          }
        },
        "Tile_X2Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 6759, 6760, 6761, 6762, 6763, 6764, 6765, 6766, 6767, 6768, 6769, 6770, 6771, 6772, 6773, 6774 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1649.12-1649.27"
          }
        },
        "Tile_X2Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 6775, 6776, 6777, 6778, 6779, 6780, 6781, 6782, 6783, 6784, 6785, 6786, 6787, 6788, 6789, 6790 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1650.12-1650.28"
          }
        },
        "Tile_X2Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 7045, 7046, 7047, 7048 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1656.11-1656.26"
          }
        },
        "Tile_X2Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 7049, 7050, 7051, 7052, 7053, 7054, 7055, 7056 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1657.11-1657.26"
          }
        },
        "Tile_X2Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7057, 7058, 7059, 7060, 7061, 7062, 7063, 7064 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1658.11-1658.27"
          }
        },
        "Tile_X2Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 7065, 7066, 7067, 7068, 7069, 7070, 7071, 7072, 7073, 7074, 7075, 7076, 7077, 7078, 7079, 7080 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1659.12-1659.27"
          }
        },
        "Tile_X2Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7081, 7082, 7083, 7084, 7085, 7086, 7087, 7088, 7089, 7090, 7091, 7092, 7093, 7094, 7095, 7096 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1660.12-1660.28"
          }
        },
        "Tile_X2Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 6843 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:863.6-863.24"
          }
        },
        "Tile_X2Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 4855, 4856, 4857, 4858 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1661.11-1661.26"
          }
        },
        "Tile_X2Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1662.11-1662.26"
          }
        },
        "Tile_X2Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1663.11-1663.27"
          }
        },
        "Tile_X2Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1665.12-1665.27"
          }
        },
        "Tile_X2Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1664.12-1664.28"
          }
        },
        "Tile_X2Y7_Co": {
          "hide_name": 0,
          "bits": [ 6892 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1776.11-1776.23"
          }
        },
        "Tile_X2Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 7147, 7148, 7149, 7150 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1761.11-1761.26"
          }
        },
        "Tile_X2Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 7151, 7152, 7153, 7154, 7155, 7156, 7157, 7158 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1762.11-1762.26"
          }
        },
        "Tile_X2Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7159, 7160, 7161, 7162, 7163, 7164, 7165, 7166 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1763.11-1763.27"
          }
        },
        "Tile_X2Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 7167, 7168, 7169, 7170, 7171, 7172, 7173, 7174, 7175, 7176, 7177, 7178 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1765.12-1765.27"
          }
        },
        "Tile_X2Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7179, 7180, 7181, 7182, 7183, 7184, 7185, 7186, 7187, 7188, 7189, 7190, 7191, 7192, 7193, 7194 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1764.12-1764.28"
          }
        },
        "Tile_X2Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7195, 7196, 7197, 7198, 7199, 7200, 7201, 7202, 7203, 7204, 7205, 7206, 7207, 7208, 7209, 7210, 7211, 7212, 7213, 7214, 7215, 7216, 7217, 7218, 7219, 7220, 7221, 7222, 7223, 7224, 7225, 7226 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:947.29-947.50"
          }
        },
        "Tile_X2Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 6973, 6974, 6975, 6976, 6977, 6978, 6979, 6980, 6981, 6982, 6983, 6984, 6985, 6986, 6987, 6988, 6989, 6990, 6991, 6992 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1007.29-1007.52"
          }
        },
        "Tile_X2Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 6993, 6994, 6995, 6996 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1756.11-1756.26"
          }
        },
        "Tile_X2Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 7005, 7006, 7007, 7008, 7009, 7010, 7011, 7012 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1757.11-1757.26"
          }
        },
        "Tile_X2Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 6997, 6998, 6999, 7000, 7001, 7002, 7003, 7004 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1758.11-1758.27"
          }
        },
        "Tile_X2Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 7013, 7014, 7015, 7016, 7017, 7018, 7019, 7020, 7021, 7022, 7023, 7024, 7025, 7026, 7027, 7028 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1759.12-1759.27"
          }
        },
        "Tile_X2Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7029, 7030, 7031, 7032, 7033, 7034, 7035, 7036, 7037, 7038, 7039, 7040, 7041, 7042, 7043, 7044 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1760.12-1760.28"
          }
        },
        "Tile_X2Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 7299, 7300, 7301, 7302 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1766.11-1766.26"
          }
        },
        "Tile_X2Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 7303, 7304, 7305, 7306, 7307, 7308, 7309, 7310 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1767.11-1767.26"
          }
        },
        "Tile_X2Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7311, 7312, 7313, 7314, 7315, 7316, 7317, 7318 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1768.11-1768.27"
          }
        },
        "Tile_X2Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 7319, 7320, 7321, 7322, 7323, 7324, 7325, 7326, 7327, 7328, 7329, 7330, 7331, 7332, 7333, 7334 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1769.12-1769.27"
          }
        },
        "Tile_X2Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7335, 7336, 7337, 7338, 7339, 7340, 7341, 7342, 7343, 7344, 7345, 7346, 7347, 7348, 7349, 7350 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1770.12-1770.28"
          }
        },
        "Tile_X2Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7097 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:869.6-869.24"
          }
        },
        "Tile_X2Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 5109, 5110, 5111, 5112 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1771.11-1771.26"
          }
        },
        "Tile_X2Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1772.11-1772.26"
          }
        },
        "Tile_X2Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1773.11-1773.27"
          }
        },
        "Tile_X2Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1775.12-1775.27"
          }
        },
        "Tile_X2Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1774.12-1774.28"
          }
        },
        "Tile_X2Y8_Co": {
          "hide_name": 0,
          "bits": [ 7146 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1886.11-1886.23"
          }
        },
        "Tile_X2Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 7401, 7402, 7403, 7404 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1871.11-1871.26"
          }
        },
        "Tile_X2Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 7405, 7406, 7407, 7408, 7409, 7410, 7411, 7412 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1872.11-1872.26"
          }
        },
        "Tile_X2Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7413, 7414, 7415, 7416, 7417, 7418, 7419, 7420 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1873.11-1873.27"
          }
        },
        "Tile_X2Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 7421, 7422, 7423, 7424, 7425, 7426, 7427, 7428, 7429, 7430, 7431, 7432 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1875.12-1875.27"
          }
        },
        "Tile_X2Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7433, 7434, 7435, 7436, 7437, 7438, 7439, 7440, 7441, 7442, 7443, 7444, 7445, 7446, 7447, 7448 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1874.12-1874.28"
          }
        },
        "Tile_X2Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7449, 7450, 7451, 7452, 7453, 7454, 7455, 7456, 7457, 7458, 7459, 7460, 7461, 7462, 7463, 7464, 7465, 7466, 7467, 7468, 7469, 7470, 7471, 7472, 7473, 7474, 7475, 7476, 7477, 7478, 7479, 7480 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:953.29-953.50"
          }
        },
        "Tile_X2Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7227, 7228, 7229, 7230, 7231, 7232, 7233, 7234, 7235, 7236, 7237, 7238, 7239, 7240, 7241, 7242, 7243, 7244, 7245, 7246 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1013.29-1013.52"
          }
        },
        "Tile_X2Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 7247, 7248, 7249, 7250 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1866.11-1866.26"
          }
        },
        "Tile_X2Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 7259, 7260, 7261, 7262, 7263, 7264, 7265, 7266 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1867.11-1867.26"
          }
        },
        "Tile_X2Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7251, 7252, 7253, 7254, 7255, 7256, 7257, 7258 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1868.11-1868.27"
          }
        },
        "Tile_X2Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 7267, 7268, 7269, 7270, 7271, 7272, 7273, 7274, 7275, 7276, 7277, 7278, 7279, 7280, 7281, 7282 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1869.12-1869.27"
          }
        },
        "Tile_X2Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7283, 7284, 7285, 7286, 7287, 7288, 7289, 7290, 7291, 7292, 7293, 7294, 7295, 7296, 7297, 7298 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1870.12-1870.28"
          }
        },
        "Tile_X2Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 7553, 7554, 7555, 7556 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1876.11-1876.26"
          }
        },
        "Tile_X2Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 7557, 7558, 7559, 7560, 7561, 7562, 7563, 7564 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1877.11-1877.26"
          }
        },
        "Tile_X2Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7565, 7566, 7567, 7568, 7569, 7570, 7571, 7572 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1878.11-1878.27"
          }
        },
        "Tile_X2Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 7573, 7574, 7575, 7576, 7577, 7578, 7579, 7580, 7581, 7582, 7583, 7584, 7585, 7586, 7587, 7588 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1879.12-1879.27"
          }
        },
        "Tile_X2Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7589, 7590, 7591, 7592, 7593, 7594, 7595, 7596, 7597, 7598, 7599, 7600, 7601, 7602, 7603, 7604 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1880.12-1880.28"
          }
        },
        "Tile_X2Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7351 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:875.6-875.24"
          }
        },
        "Tile_X2Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 5363, 5364, 5365, 5366 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1881.11-1881.26"
          }
        },
        "Tile_X2Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1882.11-1882.26"
          }
        },
        "Tile_X2Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1883.11-1883.27"
          }
        },
        "Tile_X2Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1885.12-1885.27"
          }
        },
        "Tile_X2Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1884.12-1884.28"
          }
        },
        "Tile_X2Y9_A_I_top": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:783.16-783.33"
          }
        },
        "Tile_X2Y9_A_O_top": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:782.15-782.32"
          }
        },
        "Tile_X2Y9_A_T_top": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:784.16-784.33"
          }
        },
        "Tile_X2Y9_B_I_top": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:786.16-786.33"
          }
        },
        "Tile_X2Y9_B_O_top": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:785.15-785.32"
          }
        },
        "Tile_X2Y9_B_T_top": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:787.16-787.33"
          }
        },
        "Tile_X2Y9_C_I_top": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:789.16-789.33"
          }
        },
        "Tile_X2Y9_C_O_top": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:788.15-788.32"
          }
        },
        "Tile_X2Y9_C_T_top": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:790.16-790.33"
          }
        },
        "Tile_X2Y9_Co": {
          "hide_name": 0,
          "bits": [ 7400 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1957.11-1957.23"
          }
        },
        "Tile_X2Y9_D_I_top": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:792.16-792.33"
          }
        },
        "Tile_X2Y9_D_O_top": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:791.15-791.32"
          }
        },
        "Tile_X2Y9_D_T_top": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:793.16-793.33"
          }
        },
        "Tile_X2Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7654, 7655, 7656, 7657, 7658, 7659, 7660, 7661, 7662, 7663, 7664, 7665, 7666, 7667, 7668, 7669, 7670, 7671, 7672, 7673, 7674, 7675, 7676, 7677, 7678, 7679, 7680, 7681, 7682, 7683, 7684, 7685 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:959.29-959.50"
          }
        },
        "Tile_X2Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7481, 7482, 7483, 7484, 7485, 7486, 7487, 7488, 7489, 7490, 7491, 7492, 7493, 7494, 7495, 7496, 7497, 7498, 7499, 7500 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1019.29-1019.52"
          }
        },
        "Tile_X2Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 7501, 7502, 7503, 7504 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1952.11-1952.26"
          }
        },
        "Tile_X2Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 7513, 7514, 7515, 7516, 7517, 7518, 7519, 7520 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1953.11-1953.26"
          }
        },
        "Tile_X2Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7505, 7506, 7507, 7508, 7509, 7510, 7511, 7512 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1954.11-1954.27"
          }
        },
        "Tile_X2Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 7521, 7522, 7523, 7524, 7525, 7526, 7527, 7528, 7529, 7530, 7531, 7532, 7533, 7534, 7535, 7536 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1955.12-1955.27"
          }
        },
        "Tile_X2Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7537, 7538, 7539, 7540, 7541, 7542, 7543, 7544, 7545, 7546, 7547, 7548, 7549, 7550, 7551, 7552 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1956.12-1956.28"
          }
        },
        "Tile_X2Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7605 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:881.6-881.24"
          }
        },
        "Tile_X3Y0_A_I_top": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:32.16-32.33"
          }
        },
        "Tile_X3Y0_A_O_top": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:31.15-31.32"
          }
        },
        "Tile_X3Y0_A_T_top": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:33.16-33.33"
          }
        },
        "Tile_X3Y0_B_I_top": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:35.16-35.33"
          }
        },
        "Tile_X3Y0_B_O_top": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:34.15-34.32"
          }
        },
        "Tile_X3Y0_B_T_top": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:36.16-36.33"
          }
        },
        "Tile_X3Y0_C_I_top": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:38.16-38.33"
          }
        },
        "Tile_X3Y0_C_O_top": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:37.15-37.32"
          }
        },
        "Tile_X3Y0_C_T_top": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:39.16-39.33"
          }
        },
        "Tile_X3Y0_D_I_top": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:41.16-41.33"
          }
        },
        "Tile_X3Y0_D_O_top": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:40.15-40.32"
          }
        },
        "Tile_X3Y0_D_T_top": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:42.16-42.33"
          }
        },
        "Tile_X3Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7687, 7688, 7689, 7690, 7691, 7692, 7693, 7694, 7695, 7696, 7697, 7698, 7699, 7700, 7701, 7702, 7703, 7704, 7705, 7706, 7707, 7708, 7709, 7710, 7711, 7712, 7713, 7714, 7715, 7716, 7717, 7718 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:906.29-906.50"
          }
        },
        "Tile_X3Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7739, 7740, 7741, 7742, 7743, 7744, 7745, 7746, 7747, 7748, 7749, 7750, 7751, 7752, 7753, 7754, 7755, 7756, 7757, 7758 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:966.29-966.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X3Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 7811, 7812, 7813, 7814 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1044.11-1044.26"
          }
        },
        "Tile_X3Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 7815, 7816, 7817, 7818, 7819, 7820, 7821, 7822 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1045.11-1045.26"
          }
        },
        "Tile_X3Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 7823, 7824, 7825, 7826, 7827, 7828, 7829, 7830 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1046.11-1046.27"
          }
        },
        "Tile_X3Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 7831, 7832, 7833, 7834, 7835, 7836, 7837, 7838, 7839, 7840, 7841, 7842, 7843, 7844, 7845, 7846 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1047.12-1047.27"
          }
        },
        "Tile_X3Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 7847, 7848, 7849, 7850, 7851, 7852, 7853, 7854, 7855, 7856, 7857, 7858, 7859, 7860, 7861, 7862 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1048.12-1048.28"
          }
        },
        "Tile_X3Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7864 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:828.6-828.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X3Y1_Co": {
          "hide_name": 0,
          "bits": [ 7686 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1133.11-1133.23"
          }
        },
        "Tile_X3Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 7866, 7867, 7868, 7869 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1118.11-1118.26"
          }
        },
        "Tile_X3Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 7870, 7871, 7872, 7873, 7874, 7875, 7876, 7877 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1119.11-1119.26"
          }
        },
        "Tile_X3Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 7878, 7879, 7880, 7881, 7882, 7883, 7884, 7885 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1120.11-1120.27"
          }
        },
        "Tile_X3Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 7886, 7887, 7888, 7889, 7890, 7891, 7892, 7893, 7894, 7895, 7896, 7897 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1122.12-1122.27"
          }
        },
        "Tile_X3Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 7898, 7899, 7900, 7901, 7902, 7903, 7904, 7905, 7906, 7907, 7908, 7909, 7910, 7911, 7912, 7913 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1121.12-1121.28"
          }
        },
        "Tile_X3Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 7914, 7915, 7916, 7917, 7918, 7919, 7920, 7921, 7922, 7923, 7924, 7925, 7926, 7927, 7928, 7929, 7930, 7931, 7932, 7933, 7934, 7935, 7936, 7937, 7938, 7939, 7940, 7941, 7942, 7943, 7944, 7945 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:912.29-912.50"
          }
        },
        "Tile_X3Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7719, 7720, 7721, 7722, 7723, 7724, 7725, 7726, 7727, 7728, 7729, 7730, 7731, 7732, 7733, 7734, 7735, 7736, 7737, 7738 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:972.29-972.52"
          }
        },
        "Tile_X3Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 7759, 7760, 7761, 7762 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1113.11-1113.26"
          }
        },
        "Tile_X3Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 7771, 7772, 7773, 7774, 7775, 7776, 7777, 7778 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1114.11-1114.26"
          }
        },
        "Tile_X3Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7763, 7764, 7765, 7766, 7767, 7768, 7769, 7770 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1115.11-1115.27"
          }
        },
        "Tile_X3Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 7779, 7780, 7781, 7782, 7783, 7784, 7785, 7786, 7787, 7788, 7789, 7790, 7791, 7792, 7793, 7794 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1116.12-1116.27"
          }
        },
        "Tile_X3Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 7795, 7796, 7797, 7798, 7799, 7800, 7801, 7802, 7803, 7804, 7805, 7806, 7807, 7808, 7809, 7810 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1117.12-1117.28"
          }
        },
        "Tile_X3Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 8018, 8019, 8020, 8021 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1123.11-1123.26"
          }
        },
        "Tile_X3Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 8022, 8023, 8024, 8025, 8026, 8027, 8028, 8029 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1124.11-1124.26"
          }
        },
        "Tile_X3Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8030, 8031, 8032, 8033, 8034, 8035, 8036, 8037 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1125.11-1125.27"
          }
        },
        "Tile_X3Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 8038, 8039, 8040, 8041, 8042, 8043, 8044, 8045, 8046, 8047, 8048, 8049, 8050, 8051, 8052, 8053 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1126.12-1126.27"
          }
        },
        "Tile_X3Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8054, 8055, 8056, 8057, 8058, 8059, 8060, 8061, 8062, 8063, 8064, 8065, 8066, 8067, 8068, 8069 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1127.12-1127.28"
          }
        },
        "Tile_X3Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 7863 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:834.6-834.24"
          }
        },
        "Tile_X3Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 5828, 5829, 5830, 5831 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1128.11-1128.26"
          }
        },
        "Tile_X3Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1129.11-1129.26"
          }
        },
        "Tile_X3Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 5832, 5833, 5834, 5835, 5836, 5837, 5838, 5839 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1130.11-1130.27"
          }
        },
        "Tile_X3Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1132.12-1132.27"
          }
        },
        "Tile_X3Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1131.12-1131.28"
          }
        },
        "Tile_X3Y2_Co": {
          "hide_name": 0,
          "bits": [ 7865 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1246.11-1246.23"
          }
        },
        "Tile_X3Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 8120, 8121, 8122, 8123 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1231.11-1231.26"
          }
        },
        "Tile_X3Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 8124, 8125, 8126, 8127, 8128, 8129, 8130, 8131 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1232.11-1232.26"
          }
        },
        "Tile_X3Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8132, 8133, 8134, 8135, 8136, 8137, 8138, 8139 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1233.11-1233.27"
          }
        },
        "Tile_X3Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 8140, 8141, 8142, 8143, 8144, 8145, 8146, 8147, 8148, 8149, 8150, 8151 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1235.12-1235.27"
          }
        },
        "Tile_X3Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8152, 8153, 8154, 8155, 8156, 8157, 8158, 8159, 8160, 8161, 8162, 8163, 8164, 8165, 8166, 8167 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1234.12-1234.28"
          }
        },
        "Tile_X3Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8168, 8169, 8170, 8171, 8172, 8173, 8174, 8175, 8176, 8177, 8178, 8179, 8180, 8181, 8182, 8183, 8184, 8185, 8186, 8187, 8188, 8189, 8190, 8191, 8192, 8193, 8194, 8195, 8196, 8197, 8198, 8199 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:918.29-918.50"
          }
        },
        "Tile_X3Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 7946, 7947, 7948, 7949, 7950, 7951, 7952, 7953, 7954, 7955, 7956, 7957, 7958, 7959, 7960, 7961, 7962, 7963, 7964, 7965 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:978.29-978.52"
          }
        },
        "Tile_X3Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 7966, 7967, 7968, 7969 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1226.11-1226.26"
          }
        },
        "Tile_X3Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 7978, 7979, 7980, 7981, 7982, 7983, 7984, 7985 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1227.11-1227.26"
          }
        },
        "Tile_X3Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 7970, 7971, 7972, 7973, 7974, 7975, 7976, 7977 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1228.11-1228.27"
          }
        },
        "Tile_X3Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 7986, 7987, 7988, 7989, 7990, 7991, 7992, 7993, 7994, 7995, 7996, 7997, 7998, 7999, 8000, 8001 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1229.12-1229.27"
          }
        },
        "Tile_X3Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8002, 8003, 8004, 8005, 8006, 8007, 8008, 8009, 8010, 8011, 8012, 8013, 8014, 8015, 8016, 8017 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1230.12-1230.28"
          }
        },
        "Tile_X3Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 8272, 8273, 8274, 8275 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1236.11-1236.26"
          }
        },
        "Tile_X3Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 8276, 8277, 8278, 8279, 8280, 8281, 8282, 8283 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1237.11-1237.26"
          }
        },
        "Tile_X3Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8284, 8285, 8286, 8287, 8288, 8289, 8290, 8291 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1238.11-1238.27"
          }
        },
        "Tile_X3Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 8292, 8293, 8294, 8295, 8296, 8297, 8298, 8299, 8300, 8301, 8302, 8303, 8304, 8305, 8306, 8307 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1239.12-1239.27"
          }
        },
        "Tile_X3Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8308, 8309, 8310, 8311, 8312, 8313, 8314, 8315, 8316, 8317, 8318, 8319, 8320, 8321, 8322, 8323 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1240.12-1240.28"
          }
        },
        "Tile_X3Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8070 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:840.6-840.24"
          }
        },
        "Tile_X3Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 6082, 6083, 6084, 6085 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1241.11-1241.26"
          }
        },
        "Tile_X3Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1242.11-1242.26"
          }
        },
        "Tile_X3Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1243.11-1243.27"
          }
        },
        "Tile_X3Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1245.12-1245.27"
          }
        },
        "Tile_X3Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6114, 6115, 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1244.12-1244.28"
          }
        },
        "Tile_X3Y3_Co": {
          "hide_name": 0,
          "bits": [ 8119 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1357.11-1357.23"
          }
        },
        "Tile_X3Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 8374, 8375, 8376, 8377 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1342.11-1342.26"
          }
        },
        "Tile_X3Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 8378, 8379, 8380, 8381, 8382, 8383, 8384, 8385 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1343.11-1343.26"
          }
        },
        "Tile_X3Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8386, 8387, 8388, 8389, 8390, 8391, 8392, 8393 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1344.11-1344.27"
          }
        },
        "Tile_X3Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 8394, 8395, 8396, 8397, 8398, 8399, 8400, 8401, 8402, 8403, 8404, 8405 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1346.12-1346.27"
          }
        },
        "Tile_X3Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8406, 8407, 8408, 8409, 8410, 8411, 8412, 8413, 8414, 8415, 8416, 8417, 8418, 8419, 8420, 8421 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1345.12-1345.28"
          }
        },
        "Tile_X3Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8422, 8423, 8424, 8425, 8426, 8427, 8428, 8429, 8430, 8431, 8432, 8433, 8434, 8435, 8436, 8437, 8438, 8439, 8440, 8441, 8442, 8443, 8444, 8445, 8446, 8447, 8448, 8449, 8450, 8451, 8452, 8453 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:924.29-924.50"
          }
        },
        "Tile_X3Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8200, 8201, 8202, 8203, 8204, 8205, 8206, 8207, 8208, 8209, 8210, 8211, 8212, 8213, 8214, 8215, 8216, 8217, 8218, 8219 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:984.29-984.52"
          }
        },
        "Tile_X3Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 8220, 8221, 8222, 8223 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1337.11-1337.26"
          }
        },
        "Tile_X3Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 8232, 8233, 8234, 8235, 8236, 8237, 8238, 8239 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1338.11-1338.26"
          }
        },
        "Tile_X3Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8224, 8225, 8226, 8227, 8228, 8229, 8230, 8231 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1339.11-1339.27"
          }
        },
        "Tile_X3Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 8240, 8241, 8242, 8243, 8244, 8245, 8246, 8247, 8248, 8249, 8250, 8251, 8252, 8253, 8254, 8255 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1340.12-1340.27"
          }
        },
        "Tile_X3Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8256, 8257, 8258, 8259, 8260, 8261, 8262, 8263, 8264, 8265, 8266, 8267, 8268, 8269, 8270, 8271 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1341.12-1341.28"
          }
        },
        "Tile_X3Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 8526, 8527, 8528, 8529 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1347.11-1347.26"
          }
        },
        "Tile_X3Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 8530, 8531, 8532, 8533, 8534, 8535, 8536, 8537 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1348.11-1348.26"
          }
        },
        "Tile_X3Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8538, 8539, 8540, 8541, 8542, 8543, 8544, 8545 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1349.11-1349.27"
          }
        },
        "Tile_X3Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 8546, 8547, 8548, 8549, 8550, 8551, 8552, 8553, 8554, 8555, 8556, 8557, 8558, 8559, 8560, 8561 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1350.12-1350.27"
          }
        },
        "Tile_X3Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8562, 8563, 8564, 8565, 8566, 8567, 8568, 8569, 8570, 8571, 8572, 8573, 8574, 8575, 8576, 8577 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1351.12-1351.28"
          }
        },
        "Tile_X3Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8324 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:846.6-846.24"
          }
        },
        "Tile_X3Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 6336, 6337, 6338, 6339 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1352.11-1352.26"
          }
        },
        "Tile_X3Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 6348, 6349, 6350, 6351, 6352, 6353, 6354, 6355 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1353.11-1353.26"
          }
        },
        "Tile_X3Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6340, 6341, 6342, 6343, 6344, 6345, 6346, 6347 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1354.11-1354.27"
          }
        },
        "Tile_X3Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 6356, 6357, 6358, 6359, 6360, 6361, 6362, 6363, 6364, 6365, 6366, 6367 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1356.12-1356.27"
          }
        },
        "Tile_X3Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6368, 6369, 6370, 6371, 6372, 6373, 6374, 6375, 6376, 6377, 6378, 6379, 6380, 6381, 6382, 6383 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1355.12-1355.28"
          }
        },
        "Tile_X3Y4_Co": {
          "hide_name": 0,
          "bits": [ 8373 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1467.11-1467.23"
          }
        },
        "Tile_X3Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 8628, 8629, 8630, 8631 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1452.11-1452.26"
          }
        },
        "Tile_X3Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 8632, 8633, 8634, 8635, 8636, 8637, 8638, 8639 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1453.11-1453.26"
          }
        },
        "Tile_X3Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8640, 8641, 8642, 8643, 8644, 8645, 8646, 8647 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1454.11-1454.27"
          }
        },
        "Tile_X3Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 8648, 8649, 8650, 8651, 8652, 8653, 8654, 8655, 8656, 8657, 8658, 8659 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1456.12-1456.27"
          }
        },
        "Tile_X3Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8660, 8661, 8662, 8663, 8664, 8665, 8666, 8667, 8668, 8669, 8670, 8671, 8672, 8673, 8674, 8675 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1455.12-1455.28"
          }
        },
        "Tile_X3Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8676, 8677, 8678, 8679, 8680, 8681, 8682, 8683, 8684, 8685, 8686, 8687, 8688, 8689, 8690, 8691, 8692, 8693, 8694, 8695, 8696, 8697, 8698, 8699, 8700, 8701, 8702, 8703, 8704, 8705, 8706, 8707 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:930.29-930.50"
          }
        },
        "Tile_X3Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8454, 8455, 8456, 8457, 8458, 8459, 8460, 8461, 8462, 8463, 8464, 8465, 8466, 8467, 8468, 8469, 8470, 8471, 8472, 8473 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:990.29-990.52"
          }
        },
        "Tile_X3Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 8474, 8475, 8476, 8477 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1447.11-1447.26"
          }
        },
        "Tile_X3Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 8486, 8487, 8488, 8489, 8490, 8491, 8492, 8493 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1448.11-1448.26"
          }
        },
        "Tile_X3Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8478, 8479, 8480, 8481, 8482, 8483, 8484, 8485 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1449.11-1449.27"
          }
        },
        "Tile_X3Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 8494, 8495, 8496, 8497, 8498, 8499, 8500, 8501, 8502, 8503, 8504, 8505, 8506, 8507, 8508, 8509 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1450.12-1450.27"
          }
        },
        "Tile_X3Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8510, 8511, 8512, 8513, 8514, 8515, 8516, 8517, 8518, 8519, 8520, 8521, 8522, 8523, 8524, 8525 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1451.12-1451.28"
          }
        },
        "Tile_X3Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 8780, 8781, 8782, 8783 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1457.11-1457.26"
          }
        },
        "Tile_X3Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 8784, 8785, 8786, 8787, 8788, 8789, 8790, 8791 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1458.11-1458.26"
          }
        },
        "Tile_X3Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 8792, 8793, 8794, 8795, 8796, 8797, 8798, 8799 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1459.11-1459.27"
          }
        },
        "Tile_X3Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 8800, 8801, 8802, 8803, 8804, 8805, 8806, 8807, 8808, 8809, 8810, 8811, 8812, 8813, 8814, 8815 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1460.12-1460.27"
          }
        },
        "Tile_X3Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 8816, 8817, 8818, 8819, 8820, 8821, 8822, 8823, 8824, 8825, 8826, 8827, 8828, 8829, 8830, 8831 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1461.12-1461.28"
          }
        },
        "Tile_X3Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8578 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:852.6-852.24"
          }
        },
        "Tile_X3Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 6590, 6591, 6592, 6593 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1462.11-1462.26"
          }
        },
        "Tile_X3Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 6602, 6603, 6604, 6605, 6606, 6607, 6608, 6609 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1463.11-1463.26"
          }
        },
        "Tile_X3Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6594, 6595, 6596, 6597, 6598, 6599, 6600, 6601 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1464.11-1464.27"
          }
        },
        "Tile_X3Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 6610, 6611, 6612, 6613, 6614, 6615, 6616, 6617, 6618, 6619, 6620, 6621 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1466.12-1466.27"
          }
        },
        "Tile_X3Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6622, 6623, 6624, 6625, 6626, 6627, 6628, 6629, 6630, 6631, 6632, 6633, 6634, 6635, 6636, 6637 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1465.12-1465.28"
          }
        },
        "Tile_X3Y5_Co": {
          "hide_name": 0,
          "bits": [ 8627 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1577.11-1577.23"
          }
        },
        "Tile_X3Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 8882, 8883, 8884, 8885 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1562.11-1562.26"
          }
        },
        "Tile_X3Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 8886, 8887, 8888, 8889, 8890, 8891, 8892, 8893 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1563.11-1563.26"
          }
        },
        "Tile_X3Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 8894, 8895, 8896, 8897, 8898, 8899, 8900, 8901 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1564.11-1564.27"
          }
        },
        "Tile_X3Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 8902, 8903, 8904, 8905, 8906, 8907, 8908, 8909, 8910, 8911, 8912, 8913 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1566.12-1566.27"
          }
        },
        "Tile_X3Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 8914, 8915, 8916, 8917, 8918, 8919, 8920, 8921, 8922, 8923, 8924, 8925, 8926, 8927, 8928, 8929 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1565.12-1565.28"
          }
        },
        "Tile_X3Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 8930, 8931, 8932, 8933, 8934, 8935, 8936, 8937, 8938, 8939, 8940, 8941, 8942, 8943, 8944, 8945, 8946, 8947, 8948, 8949, 8950, 8951, 8952, 8953, 8954, 8955, 8956, 8957, 8958, 8959, 8960, 8961 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:936.29-936.50"
          }
        },
        "Tile_X3Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8708, 8709, 8710, 8711, 8712, 8713, 8714, 8715, 8716, 8717, 8718, 8719, 8720, 8721, 8722, 8723, 8724, 8725, 8726, 8727 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:996.29-996.52"
          }
        },
        "Tile_X3Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 8728, 8729, 8730, 8731 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1557.11-1557.26"
          }
        },
        "Tile_X3Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 8740, 8741, 8742, 8743, 8744, 8745, 8746, 8747 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1558.11-1558.26"
          }
        },
        "Tile_X3Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8732, 8733, 8734, 8735, 8736, 8737, 8738, 8739 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1559.11-1559.27"
          }
        },
        "Tile_X3Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 8748, 8749, 8750, 8751, 8752, 8753, 8754, 8755, 8756, 8757, 8758, 8759, 8760, 8761, 8762, 8763 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1560.12-1560.27"
          }
        },
        "Tile_X3Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 8764, 8765, 8766, 8767, 8768, 8769, 8770, 8771, 8772, 8773, 8774, 8775, 8776, 8777, 8778, 8779 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1561.12-1561.28"
          }
        },
        "Tile_X3Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 9034, 9035, 9036, 9037 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1567.11-1567.26"
          }
        },
        "Tile_X3Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 9038, 9039, 9040, 9041, 9042, 9043, 9044, 9045 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1568.11-1568.26"
          }
        },
        "Tile_X3Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9046, 9047, 9048, 9049, 9050, 9051, 9052, 9053 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1569.11-1569.27"
          }
        },
        "Tile_X3Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 9054, 9055, 9056, 9057, 9058, 9059, 9060, 9061, 9062, 9063, 9064, 9065, 9066, 9067, 9068, 9069 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1570.12-1570.27"
          }
        },
        "Tile_X3Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9070, 9071, 9072, 9073, 9074, 9075, 9076, 9077, 9078, 9079, 9080, 9081, 9082, 9083, 9084, 9085 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1571.12-1571.28"
          }
        },
        "Tile_X3Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 8832 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:858.6-858.24"
          }
        },
        "Tile_X3Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 6844, 6845, 6846, 6847 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1572.11-1572.26"
          }
        },
        "Tile_X3Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 6856, 6857, 6858, 6859, 6860, 6861, 6862, 6863 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1573.11-1573.26"
          }
        },
        "Tile_X3Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 6848, 6849, 6850, 6851, 6852, 6853, 6854, 6855 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1574.11-1574.27"
          }
        },
        "Tile_X3Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 6864, 6865, 6866, 6867, 6868, 6869, 6870, 6871, 6872, 6873, 6874, 6875 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1576.12-1576.27"
          }
        },
        "Tile_X3Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 6876, 6877, 6878, 6879, 6880, 6881, 6882, 6883, 6884, 6885, 6886, 6887, 6888, 6889, 6890, 6891 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1575.12-1575.28"
          }
        },
        "Tile_X3Y6_Co": {
          "hide_name": 0,
          "bits": [ 8881 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1687.11-1687.23"
          }
        },
        "Tile_X3Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 9136, 9137, 9138, 9139 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1672.11-1672.26"
          }
        },
        "Tile_X3Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 9140, 9141, 9142, 9143, 9144, 9145, 9146, 9147 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1673.11-1673.26"
          }
        },
        "Tile_X3Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9148, 9149, 9150, 9151, 9152, 9153, 9154, 9155 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1674.11-1674.27"
          }
        },
        "Tile_X3Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 9156, 9157, 9158, 9159, 9160, 9161, 9162, 9163, 9164, 9165, 9166, 9167 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1676.12-1676.27"
          }
        },
        "Tile_X3Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9168, 9169, 9170, 9171, 9172, 9173, 9174, 9175, 9176, 9177, 9178, 9179, 9180, 9181, 9182, 9183 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1675.12-1675.28"
          }
        },
        "Tile_X3Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9184, 9185, 9186, 9187, 9188, 9189, 9190, 9191, 9192, 9193, 9194, 9195, 9196, 9197, 9198, 9199, 9200, 9201, 9202, 9203, 9204, 9205, 9206, 9207, 9208, 9209, 9210, 9211, 9212, 9213, 9214, 9215 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:942.29-942.50"
          }
        },
        "Tile_X3Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 8962, 8963, 8964, 8965, 8966, 8967, 8968, 8969, 8970, 8971, 8972, 8973, 8974, 8975, 8976, 8977, 8978, 8979, 8980, 8981 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1002.29-1002.52"
          }
        },
        "Tile_X3Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 8982, 8983, 8984, 8985 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1667.11-1667.26"
          }
        },
        "Tile_X3Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 8994, 8995, 8996, 8997, 8998, 8999, 9000, 9001 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1668.11-1668.26"
          }
        },
        "Tile_X3Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 8986, 8987, 8988, 8989, 8990, 8991, 8992, 8993 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1669.11-1669.27"
          }
        },
        "Tile_X3Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 9002, 9003, 9004, 9005, 9006, 9007, 9008, 9009, 9010, 9011, 9012, 9013, 9014, 9015, 9016, 9017 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1670.12-1670.27"
          }
        },
        "Tile_X3Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9018, 9019, 9020, 9021, 9022, 9023, 9024, 9025, 9026, 9027, 9028, 9029, 9030, 9031, 9032, 9033 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1671.12-1671.28"
          }
        },
        "Tile_X3Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 9288, 9289, 9290, 9291 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1677.11-1677.26"
          }
        },
        "Tile_X3Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 9292, 9293, 9294, 9295, 9296, 9297, 9298, 9299 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1678.11-1678.26"
          }
        },
        "Tile_X3Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9300, 9301, 9302, 9303, 9304, 9305, 9306, 9307 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1679.11-1679.27"
          }
        },
        "Tile_X3Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 9308, 9309, 9310, 9311, 9312, 9313, 9314, 9315, 9316, 9317, 9318, 9319, 9320, 9321, 9322, 9323 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1680.12-1680.27"
          }
        },
        "Tile_X3Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9324, 9325, 9326, 9327, 9328, 9329, 9330, 9331, 9332, 9333, 9334, 9335, 9336, 9337, 9338, 9339 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1681.12-1681.28"
          }
        },
        "Tile_X3Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9086 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:864.6-864.24"
          }
        },
        "Tile_X3Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 7098, 7099, 7100, 7101 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1682.11-1682.26"
          }
        },
        "Tile_X3Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 7110, 7111, 7112, 7113, 7114, 7115, 7116, 7117 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1683.11-1683.26"
          }
        },
        "Tile_X3Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7102, 7103, 7104, 7105, 7106, 7107, 7108, 7109 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1684.11-1684.27"
          }
        },
        "Tile_X3Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 7118, 7119, 7120, 7121, 7122, 7123, 7124, 7125, 7126, 7127, 7128, 7129 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1686.12-1686.27"
          }
        },
        "Tile_X3Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7130, 7131, 7132, 7133, 7134, 7135, 7136, 7137, 7138, 7139, 7140, 7141, 7142, 7143, 7144, 7145 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1685.12-1685.28"
          }
        },
        "Tile_X3Y7_Co": {
          "hide_name": 0,
          "bits": [ 9135 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1797.11-1797.23"
          }
        },
        "Tile_X3Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 9390, 9391, 9392, 9393 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1782.11-1782.26"
          }
        },
        "Tile_X3Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 9394, 9395, 9396, 9397, 9398, 9399, 9400, 9401 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1783.11-1783.26"
          }
        },
        "Tile_X3Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9402, 9403, 9404, 9405, 9406, 9407, 9408, 9409 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1784.11-1784.27"
          }
        },
        "Tile_X3Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 9410, 9411, 9412, 9413, 9414, 9415, 9416, 9417, 9418, 9419, 9420, 9421 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1786.12-1786.27"
          }
        },
        "Tile_X3Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9422, 9423, 9424, 9425, 9426, 9427, 9428, 9429, 9430, 9431, 9432, 9433, 9434, 9435, 9436, 9437 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1785.12-1785.28"
          }
        },
        "Tile_X3Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9438, 9439, 9440, 9441, 9442, 9443, 9444, 9445, 9446, 9447, 9448, 9449, 9450, 9451, 9452, 9453, 9454, 9455, 9456, 9457, 9458, 9459, 9460, 9461, 9462, 9463, 9464, 9465, 9466, 9467, 9468, 9469 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:948.29-948.50"
          }
        },
        "Tile_X3Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9216, 9217, 9218, 9219, 9220, 9221, 9222, 9223, 9224, 9225, 9226, 9227, 9228, 9229, 9230, 9231, 9232, 9233, 9234, 9235 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1008.29-1008.52"
          }
        },
        "Tile_X3Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 9236, 9237, 9238, 9239 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1777.11-1777.26"
          }
        },
        "Tile_X3Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 9248, 9249, 9250, 9251, 9252, 9253, 9254, 9255 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1778.11-1778.26"
          }
        },
        "Tile_X3Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9240, 9241, 9242, 9243, 9244, 9245, 9246, 9247 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1779.11-1779.27"
          }
        },
        "Tile_X3Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 9256, 9257, 9258, 9259, 9260, 9261, 9262, 9263, 9264, 9265, 9266, 9267, 9268, 9269, 9270, 9271 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1780.12-1780.27"
          }
        },
        "Tile_X3Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9272, 9273, 9274, 9275, 9276, 9277, 9278, 9279, 9280, 9281, 9282, 9283, 9284, 9285, 9286, 9287 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1781.12-1781.28"
          }
        },
        "Tile_X3Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 9542, 9543, 9544, 9545 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1787.11-1787.26"
          }
        },
        "Tile_X3Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 9546, 9547, 9548, 9549, 9550, 9551, 9552, 9553 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1788.11-1788.26"
          }
        },
        "Tile_X3Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9554, 9555, 9556, 9557, 9558, 9559, 9560, 9561 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1789.11-1789.27"
          }
        },
        "Tile_X3Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 9562, 9563, 9564, 9565, 9566, 9567, 9568, 9569, 9570, 9571, 9572, 9573, 9574, 9575, 9576, 9577 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1790.12-1790.27"
          }
        },
        "Tile_X3Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9578, 9579, 9580, 9581, 9582, 9583, 9584, 9585, 9586, 9587, 9588, 9589, 9590, 9591, 9592, 9593 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1791.12-1791.28"
          }
        },
        "Tile_X3Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9340 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:870.6-870.24"
          }
        },
        "Tile_X3Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 7352, 7353, 7354, 7355 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1792.11-1792.26"
          }
        },
        "Tile_X3Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 7364, 7365, 7366, 7367, 7368, 7369, 7370, 7371 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1793.11-1793.26"
          }
        },
        "Tile_X3Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7356, 7357, 7358, 7359, 7360, 7361, 7362, 7363 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1794.11-1794.27"
          }
        },
        "Tile_X3Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 7372, 7373, 7374, 7375, 7376, 7377, 7378, 7379, 7380, 7381, 7382, 7383 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1796.12-1796.27"
          }
        },
        "Tile_X3Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7384, 7385, 7386, 7387, 7388, 7389, 7390, 7391, 7392, 7393, 7394, 7395, 7396, 7397, 7398, 7399 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1795.12-1795.28"
          }
        },
        "Tile_X3Y8_Co": {
          "hide_name": 0,
          "bits": [ 9389 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1907.11-1907.23"
          }
        },
        "Tile_X3Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 9644, 9645, 9646, 9647 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1892.11-1892.26"
          }
        },
        "Tile_X3Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 9648, 9649, 9650, 9651, 9652, 9653, 9654, 9655 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1893.11-1893.26"
          }
        },
        "Tile_X3Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 9656, 9657, 9658, 9659, 9660, 9661, 9662, 9663 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1894.11-1894.27"
          }
        },
        "Tile_X3Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 9664, 9665, 9666, 9667, 9668, 9669, 9670, 9671, 9672, 9673, 9674, 9675 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1896.12-1896.27"
          }
        },
        "Tile_X3Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 9676, 9677, 9678, 9679, 9680, 9681, 9682, 9683, 9684, 9685, 9686, 9687, 9688, 9689, 9690, 9691 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1895.12-1895.28"
          }
        },
        "Tile_X3Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9692, 9693, 9694, 9695, 9696, 9697, 9698, 9699, 9700, 9701, 9702, 9703, 9704, 9705, 9706, 9707, 9708, 9709, 9710, 9711, 9712, 9713, 9714, 9715, 9716, 9717, 9718, 9719, 9720, 9721, 9722, 9723 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:954.29-954.50"
          }
        },
        "Tile_X3Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9470, 9471, 9472, 9473, 9474, 9475, 9476, 9477, 9478, 9479, 9480, 9481, 9482, 9483, 9484, 9485, 9486, 9487, 9488, 9489 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1014.29-1014.52"
          }
        },
        "Tile_X3Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 9490, 9491, 9492, 9493 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1887.11-1887.26"
          }
        },
        "Tile_X3Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 9502, 9503, 9504, 9505, 9506, 9507, 9508, 9509 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1888.11-1888.26"
          }
        },
        "Tile_X3Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9494, 9495, 9496, 9497, 9498, 9499, 9500, 9501 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1889.11-1889.27"
          }
        },
        "Tile_X3Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 9510, 9511, 9512, 9513, 9514, 9515, 9516, 9517, 9518, 9519, 9520, 9521, 9522, 9523, 9524, 9525 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1890.12-1890.27"
          }
        },
        "Tile_X3Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9526, 9527, 9528, 9529, 9530, 9531, 9532, 9533, 9534, 9535, 9536, 9537, 9538, 9539, 9540, 9541 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1891.12-1891.28"
          }
        },
        "Tile_X3Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 9796, 9797, 9798, 9799 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1897.11-1897.26"
          }
        },
        "Tile_X3Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 9800, 9801, 9802, 9803, 9804, 9805, 9806, 9807 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1898.11-1898.26"
          }
        },
        "Tile_X3Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 9808, 9809, 9810, 9811, 9812, 9813, 9814, 9815 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1899.11-1899.27"
          }
        },
        "Tile_X3Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 9816, 9817, 9818, 9819, 9820, 9821, 9822, 9823, 9824, 9825, 9826, 9827, 9828, 9829, 9830, 9831 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1900.12-1900.27"
          }
        },
        "Tile_X3Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 9832, 9833, 9834, 9835, 9836, 9837, 9838, 9839, 9840, 9841, 9842, 9843, 9844, 9845, 9846, 9847 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1901.12-1901.28"
          }
        },
        "Tile_X3Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9594 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:876.6-876.24"
          }
        },
        "Tile_X3Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 7606, 7607, 7608, 7609 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1902.11-1902.26"
          }
        },
        "Tile_X3Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 7618, 7619, 7620, 7621, 7622, 7623, 7624, 7625 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1903.11-1903.26"
          }
        },
        "Tile_X3Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 7610, 7611, 7612, 7613, 7614, 7615, 7616, 7617 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1904.11-1904.27"
          }
        },
        "Tile_X3Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 7626, 7627, 7628, 7629, 7630, 7631, 7632, 7633, 7634, 7635, 7636, 7637 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1906.12-1906.27"
          }
        },
        "Tile_X3Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 7638, 7639, 7640, 7641, 7642, 7643, 7644, 7645, 7646, 7647, 7648, 7649, 7650, 7651, 7652, 7653 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1905.12-1905.28"
          }
        },
        "Tile_X3Y9_A_I_top": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:795.16-795.33"
          }
        },
        "Tile_X3Y9_A_O_top": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:794.15-794.32"
          }
        },
        "Tile_X3Y9_A_T_top": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:796.16-796.33"
          }
        },
        "Tile_X3Y9_B_I_top": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:798.16-798.33"
          }
        },
        "Tile_X3Y9_B_O_top": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:797.15-797.32"
          }
        },
        "Tile_X3Y9_B_T_top": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:799.16-799.33"
          }
        },
        "Tile_X3Y9_C_I_top": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:801.16-801.33"
          }
        },
        "Tile_X3Y9_C_O_top": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:800.15-800.32"
          }
        },
        "Tile_X3Y9_C_T_top": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:802.16-802.33"
          }
        },
        "Tile_X3Y9_Co": {
          "hide_name": 0,
          "bits": [ 9643 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1963.11-1963.23"
          }
        },
        "Tile_X3Y9_D_I_top": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:804.16-804.33"
          }
        },
        "Tile_X3Y9_D_O_top": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:803.15-803.32"
          }
        },
        "Tile_X3Y9_D_T_top": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:805.16-805.33"
          }
        },
        "Tile_X3Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9897, 9898, 9899, 9900, 9901, 9902, 9903, 9904, 9905, 9906, 9907, 9908, 9909, 9910, 9911, 9912, 9913, 9914, 9915, 9916, 9917, 9918, 9919, 9920, 9921, 9922, 9923, 9924, 9925, 9926, 9927, 9928 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:960.29-960.50"
          }
        },
        "Tile_X3Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9724, 9725, 9726, 9727, 9728, 9729, 9730, 9731, 9732, 9733, 9734, 9735, 9736, 9737, 9738, 9739, 9740, 9741, 9742, 9743 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1020.29-1020.52"
          }
        },
        "Tile_X3Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 9744, 9745, 9746, 9747 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1958.11-1958.26"
          }
        },
        "Tile_X3Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 9756, 9757, 9758, 9759, 9760, 9761, 9762, 9763 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1959.11-1959.26"
          }
        },
        "Tile_X3Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 9748, 9749, 9750, 9751, 9752, 9753, 9754, 9755 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1960.11-1960.27"
          }
        },
        "Tile_X3Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 9764, 9765, 9766, 9767, 9768, 9769, 9770, 9771, 9772, 9773, 9774, 9775, 9776, 9777, 9778, 9779 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1961.12-1961.27"
          }
        },
        "Tile_X3Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 9780, 9781, 9782, 9783, 9784, 9785, 9786, 9787, 9788, 9789, 9790, 9791, 9792, 9793, 9794, 9795 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1962.12-1962.28"
          }
        },
        "Tile_X3Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 9848 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:882.6-882.24"
          }
        },
        "Tile_X4Y0_A_I_top": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:44.16-44.33"
          }
        },
        "Tile_X4Y0_A_O_top": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:43.15-43.32"
          }
        },
        "Tile_X4Y0_A_T_top": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:45.16-45.33"
          }
        },
        "Tile_X4Y0_B_I_top": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:47.16-47.33"
          }
        },
        "Tile_X4Y0_B_O_top": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:46.15-46.32"
          }
        },
        "Tile_X4Y0_B_T_top": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:48.16-48.33"
          }
        },
        "Tile_X4Y0_C_I_top": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:50.16-50.33"
          }
        },
        "Tile_X4Y0_C_O_top": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:49.15-49.32"
          }
        },
        "Tile_X4Y0_C_T_top": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:51.16-51.33"
          }
        },
        "Tile_X4Y0_D_I_top": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:53.16-53.33"
          }
        },
        "Tile_X4Y0_D_O_top": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:52.15-52.32"
          }
        },
        "Tile_X4Y0_D_T_top": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:54.16-54.33"
          }
        },
        "Tile_X4Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 9930, 9931, 9932, 9933, 9934, 9935, 9936, 9937, 9938, 9939, 9940, 9941, 9942, 9943, 9944, 9945, 9946, 9947, 9948, 9949, 9950, 9951, 9952, 9953, 9954, 9955, 9956, 9957, 9958, 9959, 9960, 9961 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:907.29-907.50"
          }
        },
        "Tile_X4Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9982, 9983, 9984, 9985, 9986, 9987, 9988, 9989, 9990, 9991, 9992, 9993, 9994, 9995, 9996, 9997, 9998, 9999, 10000, 10001 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:967.29-967.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X4Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 10054, 10055, 10056, 10057 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1049.11-1049.26"
          }
        },
        "Tile_X4Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 10058, 10059, 10060, 10061, 10062, 10063, 10064, 10065 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1050.11-1050.26"
          }
        },
        "Tile_X4Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10066, 10067, 10068, 10069, 10070, 10071, 10072, 10073 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1051.11-1051.27"
          }
        },
        "Tile_X4Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 10074, 10075, 10076, 10077, 10078, 10079, 10080, 10081, 10082, 10083, 10084, 10085, 10086, 10087, 10088, 10089 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1052.12-1052.27"
          }
        },
        "Tile_X4Y0_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10090, 10091, 10092, 10093, 10094, 10095, 10096, 10097, 10098, 10099, 10100, 10101, 10102, 10103, 10104, 10105 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1053.12-1053.28"
          }
        },
        "Tile_X4Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10107 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:829.6-829.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X4Y1_Co": {
          "hide_name": 0,
          "bits": [ 9929 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1154.11-1154.23"
          }
        },
        "Tile_X4Y1_E1BEG": {
          "hide_name": 0,
          "bits": [ 10109, 10110, 10111, 10112 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1139.11-1139.26"
          }
        },
        "Tile_X4Y1_E2BEG": {
          "hide_name": 0,
          "bits": [ 10113, 10114, 10115, 10116, 10117, 10118, 10119, 10120 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1140.11-1140.26"
          }
        },
        "Tile_X4Y1_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10121, 10122, 10123, 10124, 10125, 10126, 10127, 10128 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1141.11-1141.27"
          }
        },
        "Tile_X4Y1_E6BEG": {
          "hide_name": 0,
          "bits": [ 10129, 10130, 10131, 10132, 10133, 10134, 10135, 10136, 10137, 10138, 10139, 10140 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1143.12-1143.27"
          }
        },
        "Tile_X4Y1_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10141, 10142, 10143, 10144, 10145, 10146, 10147, 10148, 10149, 10150, 10151, 10152, 10153, 10154, 10155, 10156 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1142.12-1142.28"
          }
        },
        "Tile_X4Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10157, 10158, 10159, 10160, 10161, 10162, 10163, 10164, 10165, 10166, 10167, 10168, 10169, 10170, 10171, 10172, 10173, 10174, 10175, 10176, 10177, 10178, 10179, 10180, 10181, 10182, 10183, 10184, 10185, 10186, 10187, 10188 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:913.29-913.50"
          }
        },
        "Tile_X4Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 9962, 9963, 9964, 9965, 9966, 9967, 9968, 9969, 9970, 9971, 9972, 9973, 9974, 9975, 9976, 9977, 9978, 9979, 9980, 9981 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:973.29-973.52"
          }
        },
        "Tile_X4Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 10002, 10003, 10004, 10005 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1134.11-1134.26"
          }
        },
        "Tile_X4Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 10014, 10015, 10016, 10017, 10018, 10019, 10020, 10021 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1135.11-1135.26"
          }
        },
        "Tile_X4Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10006, 10007, 10008, 10009, 10010, 10011, 10012, 10013 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1136.11-1136.27"
          }
        },
        "Tile_X4Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 10022, 10023, 10024, 10025, 10026, 10027, 10028, 10029, 10030, 10031, 10032, 10033, 10034, 10035, 10036, 10037 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1137.12-1137.27"
          }
        },
        "Tile_X4Y1_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10038, 10039, 10040, 10041, 10042, 10043, 10044, 10045, 10046, 10047, 10048, 10049, 10050, 10051, 10052, 10053 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1138.12-1138.28"
          }
        },
        "Tile_X4Y1_S1BEG": {
          "hide_name": 0,
          "bits": [ 10261, 10262, 10263, 10264 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1144.11-1144.26"
          }
        },
        "Tile_X4Y1_S2BEG": {
          "hide_name": 0,
          "bits": [ 10265, 10266, 10267, 10268, 10269, 10270, 10271, 10272 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1145.11-1145.26"
          }
        },
        "Tile_X4Y1_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10273, 10274, 10275, 10276, 10277, 10278, 10279, 10280 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1146.11-1146.27"
          }
        },
        "Tile_X4Y1_S4BEG": {
          "hide_name": 0,
          "bits": [ 10281, 10282, 10283, 10284, 10285, 10286, 10287, 10288, 10289, 10290, 10291, 10292, 10293, 10294, 10295, 10296 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1147.12-1147.27"
          }
        },
        "Tile_X4Y1_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10297, 10298, 10299, 10300, 10301, 10302, 10303, 10304, 10305, 10306, 10307, 10308, 10309, 10310, 10311, 10312 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1148.12-1148.28"
          }
        },
        "Tile_X4Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10106 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:835.6-835.24"
          }
        },
        "Tile_X4Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 8071, 8072, 8073, 8074 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1149.11-1149.26"
          }
        },
        "Tile_X4Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 8083, 8084, 8085, 8086, 8087, 8088, 8089, 8090 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1150.11-1150.26"
          }
        },
        "Tile_X4Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8075, 8076, 8077, 8078, 8079, 8080, 8081, 8082 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1151.11-1151.27"
          }
        },
        "Tile_X4Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 8091, 8092, 8093, 8094, 8095, 8096, 8097, 8098, 8099, 8100, 8101, 8102 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1153.12-1153.27"
          }
        },
        "Tile_X4Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8103, 8104, 8105, 8106, 8107, 8108, 8109, 8110, 8111, 8112, 8113, 8114, 8115, 8116, 8117, 8118 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1152.12-1152.28"
          }
        },
        "Tile_X4Y2_Co": {
          "hide_name": 0,
          "bits": [ 10108 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1267.11-1267.23"
          }
        },
        "Tile_X4Y2_E1BEG": {
          "hide_name": 0,
          "bits": [ 10363, 10364, 10365, 10366 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1252.11-1252.26"
          }
        },
        "Tile_X4Y2_E2BEG": {
          "hide_name": 0,
          "bits": [ 10367, 10368, 10369, 10370, 10371, 10372, 10373, 10374 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1253.11-1253.26"
          }
        },
        "Tile_X4Y2_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10375, 10376, 10377, 10378, 10379, 10380, 10381, 10382 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1254.11-1254.27"
          }
        },
        "Tile_X4Y2_E6BEG": {
          "hide_name": 0,
          "bits": [ 10383, 10384, 10385, 10386, 10387, 10388, 10389, 10390, 10391, 10392, 10393, 10394 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1256.12-1256.27"
          }
        },
        "Tile_X4Y2_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10395, 10396, 10397, 10398, 10399, 10400, 10401, 10402, 10403, 10404, 10405, 10406, 10407, 10408, 10409, 10410 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1255.12-1255.28"
          }
        },
        "Tile_X4Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10411, 10412, 10413, 10414, 10415, 10416, 10417, 10418, 10419, 10420, 10421, 10422, 10423, 10424, 10425, 10426, 10427, 10428, 10429, 10430, 10431, 10432, 10433, 10434, 10435, 10436, 10437, 10438, 10439, 10440, 10441, 10442 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:919.29-919.50"
          }
        },
        "Tile_X4Y2_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10189, 10190, 10191, 10192, 10193, 10194, 10195, 10196, 10197, 10198, 10199, 10200, 10201, 10202, 10203, 10204, 10205, 10206, 10207, 10208 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:979.29-979.52"
          }
        },
        "Tile_X4Y2_N1BEG": {
          "hide_name": 0,
          "bits": [ 10209, 10210, 10211, 10212 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1247.11-1247.26"
          }
        },
        "Tile_X4Y2_N2BEG": {
          "hide_name": 0,
          "bits": [ 10221, 10222, 10223, 10224, 10225, 10226, 10227, 10228 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1248.11-1248.26"
          }
        },
        "Tile_X4Y2_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10213, 10214, 10215, 10216, 10217, 10218, 10219, 10220 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1249.11-1249.27"
          }
        },
        "Tile_X4Y2_N4BEG": {
          "hide_name": 0,
          "bits": [ 10229, 10230, 10231, 10232, 10233, 10234, 10235, 10236, 10237, 10238, 10239, 10240, 10241, 10242, 10243, 10244 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1250.12-1250.27"
          }
        },
        "Tile_X4Y2_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10245, 10246, 10247, 10248, 10249, 10250, 10251, 10252, 10253, 10254, 10255, 10256, 10257, 10258, 10259, 10260 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1251.12-1251.28"
          }
        },
        "Tile_X4Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 10515, 10516, 10517, 10518 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1257.11-1257.26"
          }
        },
        "Tile_X4Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 10519, 10520, 10521, 10522, 10523, 10524, 10525, 10526 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1258.11-1258.26"
          }
        },
        "Tile_X4Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10527, 10528, 10529, 10530, 10531, 10532, 10533, 10534 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1259.11-1259.27"
          }
        },
        "Tile_X4Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 10535, 10536, 10537, 10538, 10539, 10540, 10541, 10542, 10543, 10544, 10545, 10546, 10547, 10548, 10549, 10550 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1260.12-1260.27"
          }
        },
        "Tile_X4Y2_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10551, 10552, 10553, 10554, 10555, 10556, 10557, 10558, 10559, 10560, 10561, 10562, 10563, 10564, 10565, 10566 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1261.12-1261.28"
          }
        },
        "Tile_X4Y2_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10313 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:841.6-841.24"
          }
        },
        "Tile_X4Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 8325, 8326, 8327, 8328 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1262.11-1262.26"
          }
        },
        "Tile_X4Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 8337, 8338, 8339, 8340, 8341, 8342, 8343, 8344 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1263.11-1263.26"
          }
        },
        "Tile_X4Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8329, 8330, 8331, 8332, 8333, 8334, 8335, 8336 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1264.11-1264.27"
          }
        },
        "Tile_X4Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 8345, 8346, 8347, 8348, 8349, 8350, 8351, 8352, 8353, 8354, 8355, 8356 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1266.12-1266.27"
          }
        },
        "Tile_X4Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8357, 8358, 8359, 8360, 8361, 8362, 8363, 8364, 8365, 8366, 8367, 8368, 8369, 8370, 8371, 8372 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1265.12-1265.28"
          }
        },
        "Tile_X4Y3_Co": {
          "hide_name": 0,
          "bits": [ 10362 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1378.11-1378.23"
          }
        },
        "Tile_X4Y3_E1BEG": {
          "hide_name": 0,
          "bits": [ 10617, 10618, 10619, 10620 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1363.11-1363.26"
          }
        },
        "Tile_X4Y3_E2BEG": {
          "hide_name": 0,
          "bits": [ 10621, 10622, 10623, 10624, 10625, 10626, 10627, 10628 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1364.11-1364.26"
          }
        },
        "Tile_X4Y3_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10629, 10630, 10631, 10632, 10633, 10634, 10635, 10636 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1365.11-1365.27"
          }
        },
        "Tile_X4Y3_E6BEG": {
          "hide_name": 0,
          "bits": [ 10637, 10638, 10639, 10640, 10641, 10642, 10643, 10644, 10645, 10646, 10647, 10648 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1367.12-1367.27"
          }
        },
        "Tile_X4Y3_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10649, 10650, 10651, 10652, 10653, 10654, 10655, 10656, 10657, 10658, 10659, 10660, 10661, 10662, 10663, 10664 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1366.12-1366.28"
          }
        },
        "Tile_X4Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10665, 10666, 10667, 10668, 10669, 10670, 10671, 10672, 10673, 10674, 10675, 10676, 10677, 10678, 10679, 10680, 10681, 10682, 10683, 10684, 10685, 10686, 10687, 10688, 10689, 10690, 10691, 10692, 10693, 10694, 10695, 10696 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:925.29-925.50"
          }
        },
        "Tile_X4Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10443, 10444, 10445, 10446, 10447, 10448, 10449, 10450, 10451, 10452, 10453, 10454, 10455, 10456, 10457, 10458, 10459, 10460, 10461, 10462 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:985.29-985.52"
          }
        },
        "Tile_X4Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 10463, 10464, 10465, 10466 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1358.11-1358.26"
          }
        },
        "Tile_X4Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 10475, 10476, 10477, 10478, 10479, 10480, 10481, 10482 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1359.11-1359.26"
          }
        },
        "Tile_X4Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10467, 10468, 10469, 10470, 10471, 10472, 10473, 10474 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1360.11-1360.27"
          }
        },
        "Tile_X4Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 10483, 10484, 10485, 10486, 10487, 10488, 10489, 10490, 10491, 10492, 10493, 10494, 10495, 10496, 10497, 10498 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1361.12-1361.27"
          }
        },
        "Tile_X4Y3_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10499, 10500, 10501, 10502, 10503, 10504, 10505, 10506, 10507, 10508, 10509, 10510, 10511, 10512, 10513, 10514 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1362.12-1362.28"
          }
        },
        "Tile_X4Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 10769, 10770, 10771, 10772 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1368.11-1368.26"
          }
        },
        "Tile_X4Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 10773, 10774, 10775, 10776, 10777, 10778, 10779, 10780 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1369.11-1369.26"
          }
        },
        "Tile_X4Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 10781, 10782, 10783, 10784, 10785, 10786, 10787, 10788 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1370.11-1370.27"
          }
        },
        "Tile_X4Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 10789, 10790, 10791, 10792, 10793, 10794, 10795, 10796, 10797, 10798, 10799, 10800, 10801, 10802, 10803, 10804 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1371.12-1371.27"
          }
        },
        "Tile_X4Y3_SS4BEG": {
          "hide_name": 0,
          "bits": [ 10805, 10806, 10807, 10808, 10809, 10810, 10811, 10812, 10813, 10814, 10815, 10816, 10817, 10818, 10819, 10820 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1372.12-1372.28"
          }
        },
        "Tile_X4Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10567 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:847.6-847.24"
          }
        },
        "Tile_X4Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 8579, 8580, 8581, 8582 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1373.11-1373.26"
          }
        },
        "Tile_X4Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 8591, 8592, 8593, 8594, 8595, 8596, 8597, 8598 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1374.11-1374.26"
          }
        },
        "Tile_X4Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8583, 8584, 8585, 8586, 8587, 8588, 8589, 8590 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1375.11-1375.27"
          }
        },
        "Tile_X4Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 8599, 8600, 8601, 8602, 8603, 8604, 8605, 8606, 8607, 8608, 8609, 8610 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1377.12-1377.27"
          }
        },
        "Tile_X4Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8611, 8612, 8613, 8614, 8615, 8616, 8617, 8618, 8619, 8620, 8621, 8622, 8623, 8624, 8625, 8626 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1376.12-1376.28"
          }
        },
        "Tile_X4Y4_Co": {
          "hide_name": 0,
          "bits": [ 10616 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1488.11-1488.23"
          }
        },
        "Tile_X4Y4_E1BEG": {
          "hide_name": 0,
          "bits": [ 10871, 10872, 10873, 10874 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1473.11-1473.26"
          }
        },
        "Tile_X4Y4_E2BEG": {
          "hide_name": 0,
          "bits": [ 10875, 10876, 10877, 10878, 10879, 10880, 10881, 10882 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1474.11-1474.26"
          }
        },
        "Tile_X4Y4_E2BEGb": {
          "hide_name": 0,
          "bits": [ 10883, 10884, 10885, 10886, 10887, 10888, 10889, 10890 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1475.11-1475.27"
          }
        },
        "Tile_X4Y4_E6BEG": {
          "hide_name": 0,
          "bits": [ 10891, 10892, 10893, 10894, 10895, 10896, 10897, 10898, 10899, 10900, 10901, 10902 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1477.12-1477.27"
          }
        },
        "Tile_X4Y4_EE4BEG": {
          "hide_name": 0,
          "bits": [ 10903, 10904, 10905, 10906, 10907, 10908, 10909, 10910, 10911, 10912, 10913, 10914, 10915, 10916, 10917, 10918 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1476.12-1476.28"
          }
        },
        "Tile_X4Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 10919, 10920, 10921, 10922, 10923, 10924, 10925, 10926, 10927, 10928, 10929, 10930, 10931, 10932, 10933, 10934, 10935, 10936, 10937, 10938, 10939, 10940, 10941, 10942, 10943, 10944, 10945, 10946, 10947, 10948, 10949, 10950 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:931.29-931.50"
          }
        },
        "Tile_X4Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10697, 10698, 10699, 10700, 10701, 10702, 10703, 10704, 10705, 10706, 10707, 10708, 10709, 10710, 10711, 10712, 10713, 10714, 10715, 10716 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:991.29-991.52"
          }
        },
        "Tile_X4Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 10717, 10718, 10719, 10720 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1468.11-1468.26"
          }
        },
        "Tile_X4Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 10729, 10730, 10731, 10732, 10733, 10734, 10735, 10736 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1469.11-1469.26"
          }
        },
        "Tile_X4Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10721, 10722, 10723, 10724, 10725, 10726, 10727, 10728 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1470.11-1470.27"
          }
        },
        "Tile_X4Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 10737, 10738, 10739, 10740, 10741, 10742, 10743, 10744, 10745, 10746, 10747, 10748, 10749, 10750, 10751, 10752 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1471.12-1471.27"
          }
        },
        "Tile_X4Y4_NN4BEG": {
          "hide_name": 0,
          "bits": [ 10753, 10754, 10755, 10756, 10757, 10758, 10759, 10760, 10761, 10762, 10763, 10764, 10765, 10766, 10767, 10768 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1472.12-1472.28"
          }
        },
        "Tile_X4Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 11023, 11024, 11025, 11026 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1478.11-1478.26"
          }
        },
        "Tile_X4Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 11027, 11028, 11029, 11030, 11031, 11032, 11033, 11034 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1479.11-1479.26"
          }
        },
        "Tile_X4Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11035, 11036, 11037, 11038, 11039, 11040, 11041, 11042 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1480.11-1480.27"
          }
        },
        "Tile_X4Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 11043, 11044, 11045, 11046, 11047, 11048, 11049, 11050, 11051, 11052, 11053, 11054, 11055, 11056, 11057, 11058 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1481.12-1481.27"
          }
        },
        "Tile_X4Y4_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11059, 11060, 11061, 11062, 11063, 11064, 11065, 11066, 11067, 11068, 11069, 11070, 11071, 11072, 11073, 11074 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1482.12-1482.28"
          }
        },
        "Tile_X4Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 10821 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:853.6-853.24"
          }
        },
        "Tile_X4Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 8833, 8834, 8835, 8836 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1483.11-1483.26"
          }
        },
        "Tile_X4Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 8845, 8846, 8847, 8848, 8849, 8850, 8851, 8852 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1484.11-1484.26"
          }
        },
        "Tile_X4Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 8837, 8838, 8839, 8840, 8841, 8842, 8843, 8844 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1485.11-1485.27"
          }
        },
        "Tile_X4Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 8853, 8854, 8855, 8856, 8857, 8858, 8859, 8860, 8861, 8862, 8863, 8864 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1487.12-1487.27"
          }
        },
        "Tile_X4Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 8865, 8866, 8867, 8868, 8869, 8870, 8871, 8872, 8873, 8874, 8875, 8876, 8877, 8878, 8879, 8880 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1486.12-1486.28"
          }
        },
        "Tile_X4Y5_Co": {
          "hide_name": 0,
          "bits": [ 10870 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1598.11-1598.23"
          }
        },
        "Tile_X4Y5_E1BEG": {
          "hide_name": 0,
          "bits": [ 11125, 11126, 11127, 11128 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1583.11-1583.26"
          }
        },
        "Tile_X4Y5_E2BEG": {
          "hide_name": 0,
          "bits": [ 11129, 11130, 11131, 11132, 11133, 11134, 11135, 11136 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1584.11-1584.26"
          }
        },
        "Tile_X4Y5_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11137, 11138, 11139, 11140, 11141, 11142, 11143, 11144 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1585.11-1585.27"
          }
        },
        "Tile_X4Y5_E6BEG": {
          "hide_name": 0,
          "bits": [ 11145, 11146, 11147, 11148, 11149, 11150, 11151, 11152, 11153, 11154, 11155, 11156 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1587.12-1587.27"
          }
        },
        "Tile_X4Y5_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11157, 11158, 11159, 11160, 11161, 11162, 11163, 11164, 11165, 11166, 11167, 11168, 11169, 11170, 11171, 11172 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1586.12-1586.28"
          }
        },
        "Tile_X4Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11173, 11174, 11175, 11176, 11177, 11178, 11179, 11180, 11181, 11182, 11183, 11184, 11185, 11186, 11187, 11188, 11189, 11190, 11191, 11192, 11193, 11194, 11195, 11196, 11197, 11198, 11199, 11200, 11201, 11202, 11203, 11204 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:937.29-937.50"
          }
        },
        "Tile_X4Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 10951, 10952, 10953, 10954, 10955, 10956, 10957, 10958, 10959, 10960, 10961, 10962, 10963, 10964, 10965, 10966, 10967, 10968, 10969, 10970 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:997.29-997.52"
          }
        },
        "Tile_X4Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 10971, 10972, 10973, 10974 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1578.11-1578.26"
          }
        },
        "Tile_X4Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 10983, 10984, 10985, 10986, 10987, 10988, 10989, 10990 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1579.11-1579.26"
          }
        },
        "Tile_X4Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 10975, 10976, 10977, 10978, 10979, 10980, 10981, 10982 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1580.11-1580.27"
          }
        },
        "Tile_X4Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 10991, 10992, 10993, 10994, 10995, 10996, 10997, 10998, 10999, 11000, 11001, 11002, 11003, 11004, 11005, 11006 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1581.12-1581.27"
          }
        },
        "Tile_X4Y5_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11007, 11008, 11009, 11010, 11011, 11012, 11013, 11014, 11015, 11016, 11017, 11018, 11019, 11020, 11021, 11022 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1582.12-1582.28"
          }
        },
        "Tile_X4Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 11277, 11278, 11279, 11280 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1588.11-1588.26"
          }
        },
        "Tile_X4Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 11281, 11282, 11283, 11284, 11285, 11286, 11287, 11288 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1589.11-1589.26"
          }
        },
        "Tile_X4Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11289, 11290, 11291, 11292, 11293, 11294, 11295, 11296 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1590.11-1590.27"
          }
        },
        "Tile_X4Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 11297, 11298, 11299, 11300, 11301, 11302, 11303, 11304, 11305, 11306, 11307, 11308, 11309, 11310, 11311, 11312 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1591.12-1591.27"
          }
        },
        "Tile_X4Y5_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11313, 11314, 11315, 11316, 11317, 11318, 11319, 11320, 11321, 11322, 11323, 11324, 11325, 11326, 11327, 11328 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1592.12-1592.28"
          }
        },
        "Tile_X4Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11075 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:859.6-859.24"
          }
        },
        "Tile_X4Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 9087, 9088, 9089, 9090 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1593.11-1593.26"
          }
        },
        "Tile_X4Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 9099, 9100, 9101, 9102, 9103, 9104, 9105, 9106 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1594.11-1594.26"
          }
        },
        "Tile_X4Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9091, 9092, 9093, 9094, 9095, 9096, 9097, 9098 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1595.11-1595.27"
          }
        },
        "Tile_X4Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 9107, 9108, 9109, 9110, 9111, 9112, 9113, 9114, 9115, 9116, 9117, 9118 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1597.12-1597.27"
          }
        },
        "Tile_X4Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9119, 9120, 9121, 9122, 9123, 9124, 9125, 9126, 9127, 9128, 9129, 9130, 9131, 9132, 9133, 9134 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1596.12-1596.28"
          }
        },
        "Tile_X4Y6_Co": {
          "hide_name": 0,
          "bits": [ 11124 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1708.11-1708.23"
          }
        },
        "Tile_X4Y6_E1BEG": {
          "hide_name": 0,
          "bits": [ 11379, 11380, 11381, 11382 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1693.11-1693.26"
          }
        },
        "Tile_X4Y6_E2BEG": {
          "hide_name": 0,
          "bits": [ 11383, 11384, 11385, 11386, 11387, 11388, 11389, 11390 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1694.11-1694.26"
          }
        },
        "Tile_X4Y6_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11391, 11392, 11393, 11394, 11395, 11396, 11397, 11398 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1695.11-1695.27"
          }
        },
        "Tile_X4Y6_E6BEG": {
          "hide_name": 0,
          "bits": [ 11399, 11400, 11401, 11402, 11403, 11404, 11405, 11406, 11407, 11408, 11409, 11410 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1697.12-1697.27"
          }
        },
        "Tile_X4Y6_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11411, 11412, 11413, 11414, 11415, 11416, 11417, 11418, 11419, 11420, 11421, 11422, 11423, 11424, 11425, 11426 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1696.12-1696.28"
          }
        },
        "Tile_X4Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11427, 11428, 11429, 11430, 11431, 11432, 11433, 11434, 11435, 11436, 11437, 11438, 11439, 11440, 11441, 11442, 11443, 11444, 11445, 11446, 11447, 11448, 11449, 11450, 11451, 11452, 11453, 11454, 11455, 11456, 11457, 11458 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:943.29-943.50"
          }
        },
        "Tile_X4Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11205, 11206, 11207, 11208, 11209, 11210, 11211, 11212, 11213, 11214, 11215, 11216, 11217, 11218, 11219, 11220, 11221, 11222, 11223, 11224 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1003.29-1003.52"
          }
        },
        "Tile_X4Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 11225, 11226, 11227, 11228 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1688.11-1688.26"
          }
        },
        "Tile_X4Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 11237, 11238, 11239, 11240, 11241, 11242, 11243, 11244 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1689.11-1689.26"
          }
        },
        "Tile_X4Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11229, 11230, 11231, 11232, 11233, 11234, 11235, 11236 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1690.11-1690.27"
          }
        },
        "Tile_X4Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 11245, 11246, 11247, 11248, 11249, 11250, 11251, 11252, 11253, 11254, 11255, 11256, 11257, 11258, 11259, 11260 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1691.12-1691.27"
          }
        },
        "Tile_X4Y6_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11261, 11262, 11263, 11264, 11265, 11266, 11267, 11268, 11269, 11270, 11271, 11272, 11273, 11274, 11275, 11276 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1692.12-1692.28"
          }
        },
        "Tile_X4Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 11531, 11532, 11533, 11534 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1698.11-1698.26"
          }
        },
        "Tile_X4Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 11535, 11536, 11537, 11538, 11539, 11540, 11541, 11542 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1699.11-1699.26"
          }
        },
        "Tile_X4Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11543, 11544, 11545, 11546, 11547, 11548, 11549, 11550 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1700.11-1700.27"
          }
        },
        "Tile_X4Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 11551, 11552, 11553, 11554, 11555, 11556, 11557, 11558, 11559, 11560, 11561, 11562, 11563, 11564, 11565, 11566 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1701.12-1701.27"
          }
        },
        "Tile_X4Y6_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11567, 11568, 11569, 11570, 11571, 11572, 11573, 11574, 11575, 11576, 11577, 11578, 11579, 11580, 11581, 11582 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1702.12-1702.28"
          }
        },
        "Tile_X4Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11329 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:865.6-865.24"
          }
        },
        "Tile_X4Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 9341, 9342, 9343, 9344 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1703.11-1703.26"
          }
        },
        "Tile_X4Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 9353, 9354, 9355, 9356, 9357, 9358, 9359, 9360 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1704.11-1704.26"
          }
        },
        "Tile_X4Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9345, 9346, 9347, 9348, 9349, 9350, 9351, 9352 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1705.11-1705.27"
          }
        },
        "Tile_X4Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 9361, 9362, 9363, 9364, 9365, 9366, 9367, 9368, 9369, 9370, 9371, 9372 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1707.12-1707.27"
          }
        },
        "Tile_X4Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9373, 9374, 9375, 9376, 9377, 9378, 9379, 9380, 9381, 9382, 9383, 9384, 9385, 9386, 9387, 9388 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1706.12-1706.28"
          }
        },
        "Tile_X4Y7_Co": {
          "hide_name": 0,
          "bits": [ 11378 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1818.11-1818.23"
          }
        },
        "Tile_X4Y7_E1BEG": {
          "hide_name": 0,
          "bits": [ 11633, 11634, 11635, 11636 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1803.11-1803.26"
          }
        },
        "Tile_X4Y7_E2BEG": {
          "hide_name": 0,
          "bits": [ 11637, 11638, 11639, 11640, 11641, 11642, 11643, 11644 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1804.11-1804.26"
          }
        },
        "Tile_X4Y7_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11645, 11646, 11647, 11648, 11649, 11650, 11651, 11652 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1805.11-1805.27"
          }
        },
        "Tile_X4Y7_E6BEG": {
          "hide_name": 0,
          "bits": [ 11653, 11654, 11655, 11656, 11657, 11658, 11659, 11660, 11661, 11662, 11663, 11664 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1807.12-1807.27"
          }
        },
        "Tile_X4Y7_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11665, 11666, 11667, 11668, 11669, 11670, 11671, 11672, 11673, 11674, 11675, 11676, 11677, 11678, 11679, 11680 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1806.12-1806.28"
          }
        },
        "Tile_X4Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11681, 11682, 11683, 11684, 11685, 11686, 11687, 11688, 11689, 11690, 11691, 11692, 11693, 11694, 11695, 11696, 11697, 11698, 11699, 11700, 11701, 11702, 11703, 11704, 11705, 11706, 11707, 11708, 11709, 11710, 11711, 11712 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:949.29-949.50"
          }
        },
        "Tile_X4Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11459, 11460, 11461, 11462, 11463, 11464, 11465, 11466, 11467, 11468, 11469, 11470, 11471, 11472, 11473, 11474, 11475, 11476, 11477, 11478 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1009.29-1009.52"
          }
        },
        "Tile_X4Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 11479, 11480, 11481, 11482 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1798.11-1798.26"
          }
        },
        "Tile_X4Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 11491, 11492, 11493, 11494, 11495, 11496, 11497, 11498 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1799.11-1799.26"
          }
        },
        "Tile_X4Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11483, 11484, 11485, 11486, 11487, 11488, 11489, 11490 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1800.11-1800.27"
          }
        },
        "Tile_X4Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 11499, 11500, 11501, 11502, 11503, 11504, 11505, 11506, 11507, 11508, 11509, 11510, 11511, 11512, 11513, 11514 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1801.12-1801.27"
          }
        },
        "Tile_X4Y7_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11515, 11516, 11517, 11518, 11519, 11520, 11521, 11522, 11523, 11524, 11525, 11526, 11527, 11528, 11529, 11530 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1802.12-1802.28"
          }
        },
        "Tile_X4Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 11785, 11786, 11787, 11788 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1808.11-1808.26"
          }
        },
        "Tile_X4Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 11789, 11790, 11791, 11792, 11793, 11794, 11795, 11796 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1809.11-1809.26"
          }
        },
        "Tile_X4Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 11797, 11798, 11799, 11800, 11801, 11802, 11803, 11804 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1810.11-1810.27"
          }
        },
        "Tile_X4Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 11805, 11806, 11807, 11808, 11809, 11810, 11811, 11812, 11813, 11814, 11815, 11816, 11817, 11818, 11819, 11820 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1811.12-1811.27"
          }
        },
        "Tile_X4Y7_SS4BEG": {
          "hide_name": 0,
          "bits": [ 11821, 11822, 11823, 11824, 11825, 11826, 11827, 11828, 11829, 11830, 11831, 11832, 11833, 11834, 11835, 11836 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1812.12-1812.28"
          }
        },
        "Tile_X4Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11583 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:871.6-871.24"
          }
        },
        "Tile_X4Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 9595, 9596, 9597, 9598 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1813.11-1813.26"
          }
        },
        "Tile_X4Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 9607, 9608, 9609, 9610, 9611, 9612, 9613, 9614 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1814.11-1814.26"
          }
        },
        "Tile_X4Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9599, 9600, 9601, 9602, 9603, 9604, 9605, 9606 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1815.11-1815.27"
          }
        },
        "Tile_X4Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 9615, 9616, 9617, 9618, 9619, 9620, 9621, 9622, 9623, 9624, 9625, 9626 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1817.12-1817.27"
          }
        },
        "Tile_X4Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9627, 9628, 9629, 9630, 9631, 9632, 9633, 9634, 9635, 9636, 9637, 9638, 9639, 9640, 9641, 9642 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1816.12-1816.28"
          }
        },
        "Tile_X4Y8_Co": {
          "hide_name": 0,
          "bits": [ 11632 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1928.11-1928.23"
          }
        },
        "Tile_X4Y8_E1BEG": {
          "hide_name": 0,
          "bits": [ 11887, 11888, 11889, 11890 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1913.11-1913.26"
          }
        },
        "Tile_X4Y8_E2BEG": {
          "hide_name": 0,
          "bits": [ 11891, 11892, 11893, 11894, 11895, 11896, 11897, 11898 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1914.11-1914.26"
          }
        },
        "Tile_X4Y8_E2BEGb": {
          "hide_name": 0,
          "bits": [ 11899, 11900, 11901, 11902, 11903, 11904, 11905, 11906 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1915.11-1915.27"
          }
        },
        "Tile_X4Y8_E6BEG": {
          "hide_name": 0,
          "bits": [ 11907, 11908, 11909, 11910, 11911, 11912, 11913, 11914, 11915, 11916, 11917, 11918 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1917.12-1917.27"
          }
        },
        "Tile_X4Y8_EE4BEG": {
          "hide_name": 0,
          "bits": [ 11919, 11920, 11921, 11922, 11923, 11924, 11925, 11926, 11927, 11928, 11929, 11930, 11931, 11932, 11933, 11934 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1916.12-1916.28"
          }
        },
        "Tile_X4Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 11935, 11936, 11937, 11938, 11939, 11940, 11941, 11942, 11943, 11944, 11945, 11946, 11947, 11948, 11949, 11950, 11951, 11952, 11953, 11954, 11955, 11956, 11957, 11958, 11959, 11960, 11961, 11962, 11963, 11964, 11965, 11966 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:955.29-955.50"
          }
        },
        "Tile_X4Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11713, 11714, 11715, 11716, 11717, 11718, 11719, 11720, 11721, 11722, 11723, 11724, 11725, 11726, 11727, 11728, 11729, 11730, 11731, 11732 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1015.29-1015.52"
          }
        },
        "Tile_X4Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 11733, 11734, 11735, 11736 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1908.11-1908.26"
          }
        },
        "Tile_X4Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 11745, 11746, 11747, 11748, 11749, 11750, 11751, 11752 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1909.11-1909.26"
          }
        },
        "Tile_X4Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11737, 11738, 11739, 11740, 11741, 11742, 11743, 11744 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1910.11-1910.27"
          }
        },
        "Tile_X4Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 11753, 11754, 11755, 11756, 11757, 11758, 11759, 11760, 11761, 11762, 11763, 11764, 11765, 11766, 11767, 11768 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1911.12-1911.27"
          }
        },
        "Tile_X4Y8_NN4BEG": {
          "hide_name": 0,
          "bits": [ 11769, 11770, 11771, 11772, 11773, 11774, 11775, 11776, 11777, 11778, 11779, 11780, 11781, 11782, 11783, 11784 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1912.12-1912.28"
          }
        },
        "Tile_X4Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 12039, 12040, 12041, 12042 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1918.11-1918.26"
          }
        },
        "Tile_X4Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 12043, 12044, 12045, 12046, 12047, 12048, 12049, 12050 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1919.11-1919.26"
          }
        },
        "Tile_X4Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12051, 12052, 12053, 12054, 12055, 12056, 12057, 12058 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1920.11-1920.27"
          }
        },
        "Tile_X4Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 12059, 12060, 12061, 12062, 12063, 12064, 12065, 12066, 12067, 12068, 12069, 12070, 12071, 12072, 12073, 12074 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1921.12-1921.27"
          }
        },
        "Tile_X4Y8_SS4BEG": {
          "hide_name": 0,
          "bits": [ 12075, 12076, 12077, 12078, 12079, 12080, 12081, 12082, 12083, 12084, 12085, 12086, 12087, 12088, 12089, 12090 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1922.12-1922.28"
          }
        },
        "Tile_X4Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 11837 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:877.6-877.24"
          }
        },
        "Tile_X4Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 9849, 9850, 9851, 9852 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1923.11-1923.26"
          }
        },
        "Tile_X4Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 9861, 9862, 9863, 9864, 9865, 9866, 9867, 9868 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1924.11-1924.26"
          }
        },
        "Tile_X4Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 9853, 9854, 9855, 9856, 9857, 9858, 9859, 9860 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1925.11-1925.27"
          }
        },
        "Tile_X4Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 9869, 9870, 9871, 9872, 9873, 9874, 9875, 9876, 9877, 9878, 9879, 9880 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1927.12-1927.27"
          }
        },
        "Tile_X4Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 9881, 9882, 9883, 9884, 9885, 9886, 9887, 9888, 9889, 9890, 9891, 9892, 9893, 9894, 9895, 9896 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1926.12-1926.28"
          }
        },
        "Tile_X4Y9_A_I_top": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:807.16-807.33"
          }
        },
        "Tile_X4Y9_A_O_top": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:806.15-806.32"
          }
        },
        "Tile_X4Y9_A_T_top": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:808.16-808.33"
          }
        },
        "Tile_X4Y9_B_I_top": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:810.16-810.33"
          }
        },
        "Tile_X4Y9_B_O_top": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:809.15-809.32"
          }
        },
        "Tile_X4Y9_B_T_top": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:811.16-811.33"
          }
        },
        "Tile_X4Y9_C_I_top": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:813.16-813.33"
          }
        },
        "Tile_X4Y9_C_O_top": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:812.15-812.32"
          }
        },
        "Tile_X4Y9_C_T_top": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:814.16-814.33"
          }
        },
        "Tile_X4Y9_Co": {
          "hide_name": 0,
          "bits": [ 11886 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1969.11-1969.23"
          }
        },
        "Tile_X4Y9_D_I_top": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:816.16-816.33"
          }
        },
        "Tile_X4Y9_D_O_top": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:815.15-815.32"
          }
        },
        "Tile_X4Y9_D_T_top": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:817.16-817.33"
          }
        },
        "Tile_X4Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12140, 12141, 12142, 12143, 12144, 12145, 12146, 12147, 12148, 12149, 12150, 12151, 12152, 12153, 12154, 12155, 12156, 12157, 12158, 12159, 12160, 12161, 12162, 12163, 12164, 12165, 12166, 12167, 12168, 12169, 12170, 12171 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:961.29-961.50"
          }
        },
        "Tile_X4Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 11967, 11968, 11969, 11970, 11971, 11972, 11973, 11974, 11975, 11976, 11977, 11978, 11979, 11980, 11981, 11982, 11983, 11984, 11985, 11986 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1021.29-1021.52"
          }
        },
        "Tile_X4Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 11987, 11988, 11989, 11990 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1964.11-1964.26"
          }
        },
        "Tile_X4Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 11999, 12000, 12001, 12002, 12003, 12004, 12005, 12006 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1965.11-1965.26"
          }
        },
        "Tile_X4Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 11991, 11992, 11993, 11994, 11995, 11996, 11997, 11998 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1966.11-1966.27"
          }
        },
        "Tile_X4Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 12007, 12008, 12009, 12010, 12011, 12012, 12013, 12014, 12015, 12016, 12017, 12018, 12019, 12020, 12021, 12022 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1967.12-1967.27"
          }
        },
        "Tile_X4Y9_NN4BEG": {
          "hide_name": 0,
          "bits": [ 12023, 12024, 12025, 12026, 12027, 12028, 12029, 12030, 12031, 12032, 12033, 12034, 12035, 12036, 12037, 12038 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1968.12-1968.28"
          }
        },
        "Tile_X4Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12091 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:883.6-883.24"
          }
        },
        "Tile_X5Y0_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12172, 12173, 12174, 12175, 12176, 12177, 12178, 12179, 12180, 12181, 12182, 12183, 12184, 12185, 12186, 12187, 12188, 12189, 12190, 12191, 12192, 12193, 12194, 12195, 12196, 12197, 12198, 12199, 12200, 12201, 12202, 12203 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:908.29-908.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y0_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12224, 12225, 12226, 12227, 12228, 12229, 12230, 12231, 12232, 12233, 12234, 12235, 12236, 12237, 12238, 12239, 12240, 12241, 12242, 12243 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:968.29-968.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "Tile_X5Y0_S1BEG": {
          "hide_name": 0,
          "bits": [ 12280, 12281, 12282, 12283 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1054.11-1054.26"
          }
        },
        "Tile_X5Y0_S2BEG": {
          "hide_name": 0,
          "bits": [ 12284, 12285, 12286, 12287, 12288, 12289, 12290, 12291 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1055.11-1055.26"
          }
        },
        "Tile_X5Y0_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12292, 12293, 12294, 12295, 12296, 12297, 12298, 12299 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1056.11-1056.27"
          }
        },
        "Tile_X5Y0_S4BEG": {
          "hide_name": 0,
          "bits": [ 12300, 12301, 12302, 12303, 12304, 12305, 12306, 12307, 12308, 12309, 12310, 12311, 12312, 12313, 12314, 12315 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1057.12-1057.27"
          }
        },
        "Tile_X5Y0_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12317 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:830.6-830.24",
            "unused_bits": "0 "
          }
        },
        "Tile_X5Y1_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12318, 12319, 12320, 12321, 12322, 12323, 12324, 12325, 12326, 12327, 12328, 12329, 12330, 12331, 12332, 12333, 12334, 12335, 12336, 12337, 12338, 12339, 12340, 12341, 12342, 12343, 12344, 12345, 12346, 12347, 12348, 12349 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:914.29-914.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y1_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12204, 12205, 12206, 12207, 12208, 12209, 12210, 12211, 12212, 12213, 12214, 12215, 12216, 12217, 12218, 12219, 12220, 12221, 12222, 12223 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:974.29-974.52"
          }
        },
        "Tile_X5Y1_N1BEG": {
          "hide_name": 0,
          "bits": [ 12244, 12245, 12246, 12247 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1155.11-1155.26"
          }
        },
        "Tile_X5Y1_N2BEG": {
          "hide_name": 0,
          "bits": [ 12256, 12257, 12258, 12259, 12260, 12261, 12262, 12263 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1156.11-1156.26"
          }
        },
        "Tile_X5Y1_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12248, 12249, 12250, 12251, 12252, 12253, 12254, 12255 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1157.11-1157.27"
          }
        },
        "Tile_X5Y1_N4BEG": {
          "hide_name": 0,
          "bits": [ 12264, 12265, 12266, 12267, 12268, 12269, 12270, 12271, 12272, 12273, 12274, 12275, 12276, 12277, 12278, 12279 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1158.12-1158.27"
          }
        },
        "Tile_X5Y1_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12316 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:836.6-836.24"
          }
        },
        "Tile_X5Y1_W1BEG": {
          "hide_name": 0,
          "bits": [ 10314, 10315, 10316, 10317 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1163.11-1163.26"
          }
        },
        "Tile_X5Y1_W2BEG": {
          "hide_name": 0,
          "bits": [ 10326, 10327, 10328, 10329, 10330, 10331, 10332, 10333 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1164.11-1164.26"
          }
        },
        "Tile_X5Y1_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10318, 10319, 10320, 10321, 10322, 10323, 10324, 10325 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1165.11-1165.27"
          }
        },
        "Tile_X5Y1_W6BEG": {
          "hide_name": 0,
          "bits": [ 10334, 10335, 10336, 10337, 10338, 10339, 10340, 10341, 10342, 10343, 10344, 10345 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1167.12-1167.27"
          }
        },
        "Tile_X5Y1_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10346, 10347, 10348, 10349, 10350, 10351, 10352, 10353, 10354, 10355, 10356, 10357, 10358, 10359, 10360, 10361 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1166.12-1166.28"
          }
        },
        "Tile_X5Y2_ADDR_SRAM0": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:174.16-174.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM1": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:175.16-175.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM2": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:176.16-176.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM3": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:177.16-177.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM4": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:178.16-178.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM5": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:179.16-179.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM6": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:180.16-180.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM7": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:181.16-181.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM8": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:182.16-182.36"
          }
        },
        "Tile_X5Y2_ADDR_SRAM9": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:183.16-183.36"
          }
        },
        "Tile_X5Y2_BM_SRAM0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:216.16-216.34"
          }
        },
        "Tile_X5Y2_BM_SRAM1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:217.16-217.34"
          }
        },
        "Tile_X5Y2_BM_SRAM10": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:226.16-226.35"
          }
        },
        "Tile_X5Y2_BM_SRAM11": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:227.16-227.35"
          }
        },
        "Tile_X5Y2_BM_SRAM12": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:228.16-228.35"
          }
        },
        "Tile_X5Y2_BM_SRAM13": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:229.16-229.35"
          }
        },
        "Tile_X5Y2_BM_SRAM14": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:230.16-230.35"
          }
        },
        "Tile_X5Y2_BM_SRAM15": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:231.16-231.35"
          }
        },
        "Tile_X5Y2_BM_SRAM16": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:232.16-232.35"
          }
        },
        "Tile_X5Y2_BM_SRAM17": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:233.16-233.35"
          }
        },
        "Tile_X5Y2_BM_SRAM18": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:234.16-234.35"
          }
        },
        "Tile_X5Y2_BM_SRAM19": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:235.16-235.35"
          }
        },
        "Tile_X5Y2_BM_SRAM2": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:218.16-218.34"
          }
        },
        "Tile_X5Y2_BM_SRAM20": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:236.16-236.35"
          }
        },
        "Tile_X5Y2_BM_SRAM21": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:237.16-237.35"
          }
        },
        "Tile_X5Y2_BM_SRAM22": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:238.16-238.35"
          }
        },
        "Tile_X5Y2_BM_SRAM23": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:239.16-239.35"
          }
        },
        "Tile_X5Y2_BM_SRAM24": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:240.16-240.35"
          }
        },
        "Tile_X5Y2_BM_SRAM25": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:241.16-241.35"
          }
        },
        "Tile_X5Y2_BM_SRAM26": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:242.16-242.35"
          }
        },
        "Tile_X5Y2_BM_SRAM27": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:243.16-243.35"
          }
        },
        "Tile_X5Y2_BM_SRAM28": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:244.16-244.35"
          }
        },
        "Tile_X5Y2_BM_SRAM29": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:245.16-245.35"
          }
        },
        "Tile_X5Y2_BM_SRAM3": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:219.16-219.34"
          }
        },
        "Tile_X5Y2_BM_SRAM30": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:246.16-246.35"
          }
        },
        "Tile_X5Y2_BM_SRAM31": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:247.16-247.35"
          }
        },
        "Tile_X5Y2_BM_SRAM4": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:220.16-220.34"
          }
        },
        "Tile_X5Y2_BM_SRAM5": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:221.16-221.34"
          }
        },
        "Tile_X5Y2_BM_SRAM6": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:222.16-222.34"
          }
        },
        "Tile_X5Y2_BM_SRAM7": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:223.16-223.34"
          }
        },
        "Tile_X5Y2_BM_SRAM8": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:224.16-224.34"
          }
        },
        "Tile_X5Y2_BM_SRAM9": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:225.16-225.34"
          }
        },
        "Tile_X5Y2_CLK_SRAM": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:251.16-251.34"
          }
        },
        "Tile_X5Y2_CONFIGURED_top": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:173.15-173.39"
          }
        },
        "Tile_X5Y2_DIN_SRAM0": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:184.16-184.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM1": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:185.16-185.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM10": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:194.16-194.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM11": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:195.16-195.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM12": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:196.16-196.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM13": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:197.16-197.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM14": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:198.16-198.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM15": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:199.16-199.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM16": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:200.16-200.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM17": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:201.16-201.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM18": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:202.16-202.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM19": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:203.16-203.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM2": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:186.16-186.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM20": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:204.16-204.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM21": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:205.16-205.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM22": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:206.16-206.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM23": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:207.16-207.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM24": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:208.16-208.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM25": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:209.16-209.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM26": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:210.16-210.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM27": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:211.16-211.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM28": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:212.16-212.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM29": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:213.16-213.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM3": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:187.16-187.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM30": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:214.16-214.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM31": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:215.16-215.36"
          }
        },
        "Tile_X5Y2_DIN_SRAM4": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:188.16-188.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM5": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:189.16-189.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM6": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:190.16-190.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM7": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:191.16-191.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM8": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:192.16-192.35"
          }
        },
        "Tile_X5Y2_DIN_SRAM9": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:193.16-193.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM0": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:141.15-141.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM1": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:142.15-142.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM10": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:151.15-151.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM11": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:152.15-152.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM12": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:153.15-153.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM13": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:154.15-154.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM14": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:155.15-155.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM15": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:156.15-156.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM16": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:157.15-157.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM17": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:158.15-158.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM18": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:159.15-159.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM19": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:160.15-160.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM2": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:143.15-143.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM20": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:161.15-161.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM21": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:162.15-162.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM22": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:163.15-163.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM23": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:164.15-164.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM24": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:165.15-165.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM25": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:166.15-166.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM26": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:167.15-167.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM27": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:168.15-168.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM28": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:169.15-169.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM29": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:170.15-170.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM3": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:144.15-144.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM30": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:171.15-171.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM31": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:172.15-172.36"
          }
        },
        "Tile_X5Y2_DOUT_SRAM4": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:145.15-145.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM5": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:146.15-146.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM6": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:147.15-147.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM7": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:148.15-148.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM8": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:149.15-149.35"
          }
        },
        "Tile_X5Y2_DOUT_SRAM9": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:150.15-150.35"
          }
        },
        "Tile_X5Y2_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12350, 12351, 12352, 12353, 12354, 12355, 12356, 12357, 12358, 12359, 12360, 12361, 12362, 12363, 12364, 12365, 12366, 12367, 12368, 12369, 12370, 12371, 12372, 12373, 12374, 12375, 12376, 12377, 12378, 12379, 12380, 12381 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:920.29-920.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y2_MEN_SRAM": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:249.16-249.34"
          }
        },
        "Tile_X5Y2_REN_SRAM": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:250.16-250.34"
          }
        },
        "Tile_X5Y2_S1BEG": {
          "hide_name": 0,
          "bits": [ 12438, 12439, 12440, 12441 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1272.11-1272.26"
          }
        },
        "Tile_X5Y2_S2BEG": {
          "hide_name": 0,
          "bits": [ 12442, 12443, 12444, 12445, 12446, 12447, 12448, 12449 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1273.11-1273.26"
          }
        },
        "Tile_X5Y2_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12450, 12451, 12452, 12453, 12454, 12455, 12456, 12457 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1274.11-1274.27"
          }
        },
        "Tile_X5Y2_S4BEG": {
          "hide_name": 0,
          "bits": [ 12458, 12459, 12460, 12461, 12462, 12463, 12464, 12465, 12466, 12467, 12468, 12469, 12470, 12471, 12472, 12473 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1275.12-1275.27"
          }
        },
        "Tile_X5Y2_TIE_HIGH_SRAM": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:252.16-252.39"
          }
        },
        "Tile_X5Y2_TIE_LOW_SRAM": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:253.16-253.38"
          }
        },
        "Tile_X5Y2_W1BEG": {
          "hide_name": 0,
          "bits": [ 10568, 10569, 10570, 10571 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1276.11-1276.26"
          }
        },
        "Tile_X5Y2_W2BEG": {
          "hide_name": 0,
          "bits": [ 10580, 10581, 10582, 10583, 10584, 10585, 10586, 10587 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1277.11-1277.26"
          }
        },
        "Tile_X5Y2_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10572, 10573, 10574, 10575, 10576, 10577, 10578, 10579 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1278.11-1278.27"
          }
        },
        "Tile_X5Y2_W6BEG": {
          "hide_name": 0,
          "bits": [ 10588, 10589, 10590, 10591, 10592, 10593, 10594, 10595, 10596, 10597, 10598, 10599 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1280.12-1280.27"
          }
        },
        "Tile_X5Y2_WEN_SRAM": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:248.16-248.34"
          }
        },
        "Tile_X5Y2_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10600, 10601, 10602, 10603, 10604, 10605, 10606, 10607, 10608, 10609, 10610, 10611, 10612, 10613, 10614, 10615 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1279.12-1279.28"
          }
        },
        "Tile_X5Y3_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:338.16-338.40"
          }
        },
        "Tile_X5Y3_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:337.16-337.40"
          }
        },
        "Tile_X5Y3_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12475, 12476, 12477, 12478, 12479, 12480, 12481, 12482, 12483, 12484, 12485, 12486, 12487, 12488, 12489, 12490, 12491, 12492, 12493, 12494, 12495, 12496, 12497, 12498, 12499, 12500, 12501, 12502, 12503, 12504, 12505, 12506 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:926.29-926.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y3_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12382, 12383, 12384, 12385, 12386, 12387, 12388, 12389, 12390, 12391, 12392, 12393, 12394, 12395, 12396, 12397, 12398, 12399, 12400, 12401 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:986.29-986.52"
          }
        },
        "Tile_X5Y3_N1BEG": {
          "hide_name": 0,
          "bits": [ 12402, 12403, 12404, 12405 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1379.11-1379.26"
          }
        },
        "Tile_X5Y3_N2BEG": {
          "hide_name": 0,
          "bits": [ 12414, 12415, 12416, 12417, 12418, 12419, 12420, 12421 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1380.11-1380.26"
          }
        },
        "Tile_X5Y3_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12406, 12407, 12408, 12409, 12410, 12411, 12412, 12413 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1381.11-1381.27"
          }
        },
        "Tile_X5Y3_N4BEG": {
          "hide_name": 0,
          "bits": [ 12422, 12423, 12424, 12425, 12426, 12427, 12428, 12429, 12430, 12431, 12432, 12433, 12434, 12435, 12436, 12437 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1382.12-1382.27"
          }
        },
        "Tile_X5Y3_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:339.16-339.42"
          }
        },
        "Tile_X5Y3_S1BEG": {
          "hide_name": 0,
          "bits": [ 12563, 12564, 12565, 12566 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1383.11-1383.26"
          }
        },
        "Tile_X5Y3_S2BEG": {
          "hide_name": 0,
          "bits": [ 12567, 12568, 12569, 12570, 12571, 12572, 12573, 12574 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1384.11-1384.26"
          }
        },
        "Tile_X5Y3_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12575, 12576, 12577, 12578, 12579, 12580, 12581, 12582 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1385.11-1385.27"
          }
        },
        "Tile_X5Y3_S4BEG": {
          "hide_name": 0,
          "bits": [ 12583, 12584, 12585, 12586, 12587, 12588, 12589, 12590, 12591, 12592, 12593, 12594, 12595, 12596, 12597, 12598 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1386.12-1386.27"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:329.16-329.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:330.16-330.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:331.16-331.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:332.16-332.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:333.16-333.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:334.16-334.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:335.16-335.44"
          }
        },
        "Tile_X5Y3_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:336.16-336.44"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:313.15-313.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:314.15-314.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:315.15-315.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:316.15-316.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:317.15-317.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:318.15-318.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:319.15-319.43"
          }
        },
        "Tile_X5Y3_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:320.15-320.43"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:305.15-305.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:306.15-306.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:307.15-307.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:308.15-308.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:309.15-309.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:310.15-310.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:311.15-311.44"
          }
        },
        "Tile_X5Y3_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:312.15-312.44"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:321.16-321.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:322.16-322.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:323.16-323.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:324.16-324.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:325.16-325.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:326.16-326.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:327.16-327.43"
          }
        },
        "Tile_X5Y3_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:328.16-328.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:297.15-297.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:298.15-298.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:299.15-299.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:300.15-300.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:301.15-301.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:302.15-302.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:303.15-303.43"
          }
        },
        "Tile_X5Y3_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:304.15-304.43"
          }
        },
        "Tile_X5Y3_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12474 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:848.6-848.24"
          }
        },
        "Tile_X5Y3_W1BEG": {
          "hide_name": 0,
          "bits": [ 10822, 10823, 10824, 10825 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1387.11-1387.26"
          }
        },
        "Tile_X5Y3_W2BEG": {
          "hide_name": 0,
          "bits": [ 10834, 10835, 10836, 10837, 10838, 10839, 10840, 10841 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1388.11-1388.26"
          }
        },
        "Tile_X5Y3_W2BEGb": {
          "hide_name": 0,
          "bits": [ 10826, 10827, 10828, 10829, 10830, 10831, 10832, 10833 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1389.11-1389.27"
          }
        },
        "Tile_X5Y3_W6BEG": {
          "hide_name": 0,
          "bits": [ 10842, 10843, 10844, 10845, 10846, 10847, 10848, 10849, 10850, 10851, 10852, 10853 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1391.12-1391.27"
          }
        },
        "Tile_X5Y3_WW4BEG": {
          "hide_name": 0,
          "bits": [ 10854, 10855, 10856, 10857, 10858, 10859, 10860, 10861, 10862, 10863, 10864, 10865, 10866, 10867, 10868, 10869 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1390.12-1390.28"
          }
        },
        "Tile_X5Y4_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:424.16-424.40"
          }
        },
        "Tile_X5Y4_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:423.16-423.40"
          }
        },
        "Tile_X5Y4_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12600, 12601, 12602, 12603, 12604, 12605, 12606, 12607, 12608, 12609, 12610, 12611, 12612, 12613, 12614, 12615, 12616, 12617, 12618, 12619, 12620, 12621, 12622, 12623, 12624, 12625, 12626, 12627, 12628, 12629, 12630, 12631 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:932.29-932.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y4_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12507, 12508, 12509, 12510, 12511, 12512, 12513, 12514, 12515, 12516, 12517, 12518, 12519, 12520, 12521, 12522, 12523, 12524, 12525, 12526 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:992.29-992.52"
          }
        },
        "Tile_X5Y4_N1BEG": {
          "hide_name": 0,
          "bits": [ 12527, 12528, 12529, 12530 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1489.11-1489.26"
          }
        },
        "Tile_X5Y4_N2BEG": {
          "hide_name": 0,
          "bits": [ 12539, 12540, 12541, 12542, 12543, 12544, 12545, 12546 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1490.11-1490.26"
          }
        },
        "Tile_X5Y4_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12531, 12532, 12533, 12534, 12535, 12536, 12537, 12538 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1491.11-1491.27"
          }
        },
        "Tile_X5Y4_N4BEG": {
          "hide_name": 0,
          "bits": [ 12547, 12548, 12549, 12550, 12551, 12552, 12553, 12554, 12555, 12556, 12557, 12558, 12559, 12560, 12561, 12562 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1492.12-1492.27"
          }
        },
        "Tile_X5Y4_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:425.16-425.42"
          }
        },
        "Tile_X5Y4_S1BEG": {
          "hide_name": 0,
          "bits": [ 12688, 12689, 12690, 12691 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1493.11-1493.26"
          }
        },
        "Tile_X5Y4_S2BEG": {
          "hide_name": 0,
          "bits": [ 12692, 12693, 12694, 12695, 12696, 12697, 12698, 12699 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1494.11-1494.26"
          }
        },
        "Tile_X5Y4_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12700, 12701, 12702, 12703, 12704, 12705, 12706, 12707 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1495.11-1495.27"
          }
        },
        "Tile_X5Y4_S4BEG": {
          "hide_name": 0,
          "bits": [ 12708, 12709, 12710, 12711, 12712, 12713, 12714, 12715, 12716, 12717, 12718, 12719, 12720, 12721, 12722, 12723 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1496.12-1496.27"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:415.16-415.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:416.16-416.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:417.16-417.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:418.16-418.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:419.16-419.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:420.16-420.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:421.16-421.44"
          }
        },
        "Tile_X5Y4_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:422.16-422.44"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:399.15-399.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:400.15-400.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:401.15-401.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:402.15-402.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:403.15-403.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:404.15-404.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:405.15-405.43"
          }
        },
        "Tile_X5Y4_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:406.15-406.43"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:391.15-391.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:392.15-392.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:393.15-393.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:394.15-394.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:395.15-395.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:396.15-396.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:397.15-397.44"
          }
        },
        "Tile_X5Y4_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:398.15-398.44"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:407.16-407.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:408.16-408.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:409.16-409.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:410.16-410.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:411.16-411.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:412.16-412.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:413.16-413.43"
          }
        },
        "Tile_X5Y4_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:414.16-414.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:383.15-383.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:384.15-384.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:385.15-385.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:386.15-386.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:387.15-387.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:388.15-388.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:389.15-389.43"
          }
        },
        "Tile_X5Y4_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:390.15-390.43"
          }
        },
        "Tile_X5Y4_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12599 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:854.6-854.24"
          }
        },
        "Tile_X5Y4_W1BEG": {
          "hide_name": 0,
          "bits": [ 11076, 11077, 11078, 11079 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1497.11-1497.26"
          }
        },
        "Tile_X5Y4_W2BEG": {
          "hide_name": 0,
          "bits": [ 11088, 11089, 11090, 11091, 11092, 11093, 11094, 11095 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1498.11-1498.26"
          }
        },
        "Tile_X5Y4_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11080, 11081, 11082, 11083, 11084, 11085, 11086, 11087 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1499.11-1499.27"
          }
        },
        "Tile_X5Y4_W6BEG": {
          "hide_name": 0,
          "bits": [ 11096, 11097, 11098, 11099, 11100, 11101, 11102, 11103, 11104, 11105, 11106, 11107 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1501.12-1501.27"
          }
        },
        "Tile_X5Y4_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11108, 11109, 11110, 11111, 11112, 11113, 11114, 11115, 11116, 11117, 11118, 11119, 11120, 11121, 11122, 11123 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1500.12-1500.28"
          }
        },
        "Tile_X5Y5_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:510.16-510.40"
          }
        },
        "Tile_X5Y5_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:509.16-509.40"
          }
        },
        "Tile_X5Y5_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12725, 12726, 12727, 12728, 12729, 12730, 12731, 12732, 12733, 12734, 12735, 12736, 12737, 12738, 12739, 12740, 12741, 12742, 12743, 12744, 12745, 12746, 12747, 12748, 12749, 12750, 12751, 12752, 12753, 12754, 12755, 12756 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:938.29-938.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y5_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12632, 12633, 12634, 12635, 12636, 12637, 12638, 12639, 12640, 12641, 12642, 12643, 12644, 12645, 12646, 12647, 12648, 12649, 12650, 12651 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:998.29-998.52"
          }
        },
        "Tile_X5Y5_N1BEG": {
          "hide_name": 0,
          "bits": [ 12652, 12653, 12654, 12655 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1599.11-1599.26"
          }
        },
        "Tile_X5Y5_N2BEG": {
          "hide_name": 0,
          "bits": [ 12664, 12665, 12666, 12667, 12668, 12669, 12670, 12671 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1600.11-1600.26"
          }
        },
        "Tile_X5Y5_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12656, 12657, 12658, 12659, 12660, 12661, 12662, 12663 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1601.11-1601.27"
          }
        },
        "Tile_X5Y5_N4BEG": {
          "hide_name": 0,
          "bits": [ 12672, 12673, 12674, 12675, 12676, 12677, 12678, 12679, 12680, 12681, 12682, 12683, 12684, 12685, 12686, 12687 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1602.12-1602.27"
          }
        },
        "Tile_X5Y5_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:511.16-511.42"
          }
        },
        "Tile_X5Y5_S1BEG": {
          "hide_name": 0,
          "bits": [ 12813, 12814, 12815, 12816 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1603.11-1603.26"
          }
        },
        "Tile_X5Y5_S2BEG": {
          "hide_name": 0,
          "bits": [ 12817, 12818, 12819, 12820, 12821, 12822, 12823, 12824 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1604.11-1604.26"
          }
        },
        "Tile_X5Y5_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12825, 12826, 12827, 12828, 12829, 12830, 12831, 12832 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1605.11-1605.27"
          }
        },
        "Tile_X5Y5_S4BEG": {
          "hide_name": 0,
          "bits": [ 12833, 12834, 12835, 12836, 12837, 12838, 12839, 12840, 12841, 12842, 12843, 12844, 12845, 12846, 12847, 12848 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1606.12-1606.27"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:501.16-501.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:502.16-502.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:503.16-503.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:504.16-504.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:505.16-505.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:506.16-506.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:507.16-507.44"
          }
        },
        "Tile_X5Y5_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:508.16-508.44"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:485.15-485.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:486.15-486.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:487.15-487.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:488.15-488.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:489.15-489.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:490.15-490.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:491.15-491.43"
          }
        },
        "Tile_X5Y5_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:492.15-492.43"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:477.15-477.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:478.15-478.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:479.15-479.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:480.15-480.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:481.15-481.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:482.15-482.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:483.15-483.44"
          }
        },
        "Tile_X5Y5_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:484.15-484.44"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:493.16-493.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:494.16-494.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:495.16-495.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:496.16-496.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:497.16-497.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:498.16-498.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:499.16-499.43"
          }
        },
        "Tile_X5Y5_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:500.16-500.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:469.15-469.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:470.15-470.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:471.15-471.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:472.15-472.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:473.15-473.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:474.15-474.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:475.15-475.43"
          }
        },
        "Tile_X5Y5_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:476.15-476.43"
          }
        },
        "Tile_X5Y5_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12724 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:860.6-860.24"
          }
        },
        "Tile_X5Y5_W1BEG": {
          "hide_name": 0,
          "bits": [ 11330, 11331, 11332, 11333 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1607.11-1607.26"
          }
        },
        "Tile_X5Y5_W2BEG": {
          "hide_name": 0,
          "bits": [ 11342, 11343, 11344, 11345, 11346, 11347, 11348, 11349 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1608.11-1608.26"
          }
        },
        "Tile_X5Y5_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11334, 11335, 11336, 11337, 11338, 11339, 11340, 11341 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1609.11-1609.27"
          }
        },
        "Tile_X5Y5_W6BEG": {
          "hide_name": 0,
          "bits": [ 11350, 11351, 11352, 11353, 11354, 11355, 11356, 11357, 11358, 11359, 11360, 11361 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1611.12-1611.27"
          }
        },
        "Tile_X5Y5_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11362, 11363, 11364, 11365, 11366, 11367, 11368, 11369, 11370, 11371, 11372, 11373, 11374, 11375, 11376, 11377 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1610.12-1610.28"
          }
        },
        "Tile_X5Y6_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:596.16-596.40"
          }
        },
        "Tile_X5Y6_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:595.16-595.40"
          }
        },
        "Tile_X5Y6_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12850, 12851, 12852, 12853, 12854, 12855, 12856, 12857, 12858, 12859, 12860, 12861, 12862, 12863, 12864, 12865, 12866, 12867, 12868, 12869, 12870, 12871, 12872, 12873, 12874, 12875, 12876, 12877, 12878, 12879, 12880, 12881 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:944.29-944.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y6_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12757, 12758, 12759, 12760, 12761, 12762, 12763, 12764, 12765, 12766, 12767, 12768, 12769, 12770, 12771, 12772, 12773, 12774, 12775, 12776 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1004.29-1004.52"
          }
        },
        "Tile_X5Y6_N1BEG": {
          "hide_name": 0,
          "bits": [ 12777, 12778, 12779, 12780 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1709.11-1709.26"
          }
        },
        "Tile_X5Y6_N2BEG": {
          "hide_name": 0,
          "bits": [ 12789, 12790, 12791, 12792, 12793, 12794, 12795, 12796 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1710.11-1710.26"
          }
        },
        "Tile_X5Y6_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12781, 12782, 12783, 12784, 12785, 12786, 12787, 12788 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1711.11-1711.27"
          }
        },
        "Tile_X5Y6_N4BEG": {
          "hide_name": 0,
          "bits": [ 12797, 12798, 12799, 12800, 12801, 12802, 12803, 12804, 12805, 12806, 12807, 12808, 12809, 12810, 12811, 12812 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1712.12-1712.27"
          }
        },
        "Tile_X5Y6_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:597.16-597.42"
          }
        },
        "Tile_X5Y6_S1BEG": {
          "hide_name": 0,
          "bits": [ 12938, 12939, 12940, 12941 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1713.11-1713.26"
          }
        },
        "Tile_X5Y6_S2BEG": {
          "hide_name": 0,
          "bits": [ 12942, 12943, 12944, 12945, 12946, 12947, 12948, 12949 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1714.11-1714.26"
          }
        },
        "Tile_X5Y6_S2BEGb": {
          "hide_name": 0,
          "bits": [ 12950, 12951, 12952, 12953, 12954, 12955, 12956, 12957 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1715.11-1715.27"
          }
        },
        "Tile_X5Y6_S4BEG": {
          "hide_name": 0,
          "bits": [ 12958, 12959, 12960, 12961, 12962, 12963, 12964, 12965, 12966, 12967, 12968, 12969, 12970, 12971, 12972, 12973 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1716.12-1716.27"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:587.16-587.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:588.16-588.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:589.16-589.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:590.16-590.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:591.16-591.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:592.16-592.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:593.16-593.44"
          }
        },
        "Tile_X5Y6_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:594.16-594.44"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:571.15-571.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:572.15-572.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:573.15-573.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:574.15-574.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:575.15-575.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:576.15-576.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:577.15-577.43"
          }
        },
        "Tile_X5Y6_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:578.15-578.43"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:563.15-563.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:564.15-564.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:565.15-565.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:566.15-566.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:567.15-567.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:568.15-568.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:569.15-569.44"
          }
        },
        "Tile_X5Y6_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:570.15-570.44"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:579.16-579.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:580.16-580.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:581.16-581.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:582.16-582.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:583.16-583.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:584.16-584.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:585.16-585.43"
          }
        },
        "Tile_X5Y6_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:586.16-586.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:555.15-555.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:556.15-556.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:557.15-557.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:558.15-558.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:559.15-559.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:560.15-560.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:561.15-561.43"
          }
        },
        "Tile_X5Y6_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:562.15-562.43"
          }
        },
        "Tile_X5Y6_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12849 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:866.6-866.24"
          }
        },
        "Tile_X5Y6_W1BEG": {
          "hide_name": 0,
          "bits": [ 11584, 11585, 11586, 11587 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1717.11-1717.26"
          }
        },
        "Tile_X5Y6_W2BEG": {
          "hide_name": 0,
          "bits": [ 11596, 11597, 11598, 11599, 11600, 11601, 11602, 11603 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1718.11-1718.26"
          }
        },
        "Tile_X5Y6_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11588, 11589, 11590, 11591, 11592, 11593, 11594, 11595 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1719.11-1719.27"
          }
        },
        "Tile_X5Y6_W6BEG": {
          "hide_name": 0,
          "bits": [ 11604, 11605, 11606, 11607, 11608, 11609, 11610, 11611, 11612, 11613, 11614, 11615 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1721.12-1721.27"
          }
        },
        "Tile_X5Y6_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11616, 11617, 11618, 11619, 11620, 11621, 11622, 11623, 11624, 11625, 11626, 11627, 11628, 11629, 11630, 11631 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1720.12-1720.28"
          }
        },
        "Tile_X5Y7_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:682.16-682.40"
          }
        },
        "Tile_X5Y7_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:681.16-681.40"
          }
        },
        "Tile_X5Y7_FrameData_O": {
          "hide_name": 0,
          "bits": [ 12975, 12976, 12977, 12978, 12979, 12980, 12981, 12982, 12983, 12984, 12985, 12986, 12987, 12988, 12989, 12990, 12991, 12992, 12993, 12994, 12995, 12996, 12997, 12998, 12999, 13000, 13001, 13002, 13003, 13004, 13005, 13006 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:950.29-950.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y7_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 12882, 12883, 12884, 12885, 12886, 12887, 12888, 12889, 12890, 12891, 12892, 12893, 12894, 12895, 12896, 12897, 12898, 12899, 12900, 12901 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1010.29-1010.52"
          }
        },
        "Tile_X5Y7_N1BEG": {
          "hide_name": 0,
          "bits": [ 12902, 12903, 12904, 12905 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1819.11-1819.26"
          }
        },
        "Tile_X5Y7_N2BEG": {
          "hide_name": 0,
          "bits": [ 12914, 12915, 12916, 12917, 12918, 12919, 12920, 12921 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1820.11-1820.26"
          }
        },
        "Tile_X5Y7_N2BEGb": {
          "hide_name": 0,
          "bits": [ 12906, 12907, 12908, 12909, 12910, 12911, 12912, 12913 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1821.11-1821.27"
          }
        },
        "Tile_X5Y7_N4BEG": {
          "hide_name": 0,
          "bits": [ 12922, 12923, 12924, 12925, 12926, 12927, 12928, 12929, 12930, 12931, 12932, 12933, 12934, 12935, 12936, 12937 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1822.12-1822.27"
          }
        },
        "Tile_X5Y7_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:683.16-683.42"
          }
        },
        "Tile_X5Y7_S1BEG": {
          "hide_name": 0,
          "bits": [ 13063, 13064, 13065, 13066 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1823.11-1823.26"
          }
        },
        "Tile_X5Y7_S2BEG": {
          "hide_name": 0,
          "bits": [ 13067, 13068, 13069, 13070, 13071, 13072, 13073, 13074 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1824.11-1824.26"
          }
        },
        "Tile_X5Y7_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13075, 13076, 13077, 13078, 13079, 13080, 13081, 13082 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1825.11-1825.27"
          }
        },
        "Tile_X5Y7_S4BEG": {
          "hide_name": 0,
          "bits": [ 13083, 13084, 13085, 13086, 13087, 13088, 13089, 13090, 13091, 13092, 13093, 13094, 13095, 13096, 13097, 13098 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1826.12-1826.27"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:673.16-673.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:674.16-674.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:675.16-675.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:676.16-676.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:677.16-677.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:678.16-678.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:679.16-679.44"
          }
        },
        "Tile_X5Y7_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:680.16-680.44"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:657.15-657.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:658.15-658.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:659.15-659.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:660.15-660.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:661.15-661.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:662.15-662.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:663.15-663.43"
          }
        },
        "Tile_X5Y7_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:664.15-664.43"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:649.15-649.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:650.15-650.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:651.15-651.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:652.15-652.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:653.15-653.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:654.15-654.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:655.15-655.44"
          }
        },
        "Tile_X5Y7_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:656.15-656.44"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:665.16-665.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:666.16-666.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:667.16-667.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:668.16-668.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:669.16-669.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:670.16-670.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:671.16-671.43"
          }
        },
        "Tile_X5Y7_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:672.16-672.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:641.15-641.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:642.15-642.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:643.15-643.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:644.15-644.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:645.15-645.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:646.15-646.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:647.15-647.43"
          }
        },
        "Tile_X5Y7_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:648.15-648.43"
          }
        },
        "Tile_X5Y7_UserCLKo": {
          "hide_name": 0,
          "bits": [ 12974 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:872.6-872.24"
          }
        },
        "Tile_X5Y7_W1BEG": {
          "hide_name": 0,
          "bits": [ 11838, 11839, 11840, 11841 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1827.11-1827.26"
          }
        },
        "Tile_X5Y7_W2BEG": {
          "hide_name": 0,
          "bits": [ 11850, 11851, 11852, 11853, 11854, 11855, 11856, 11857 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1828.11-1828.26"
          }
        },
        "Tile_X5Y7_W2BEGb": {
          "hide_name": 0,
          "bits": [ 11842, 11843, 11844, 11845, 11846, 11847, 11848, 11849 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1829.11-1829.27"
          }
        },
        "Tile_X5Y7_W6BEG": {
          "hide_name": 0,
          "bits": [ 11858, 11859, 11860, 11861, 11862, 11863, 11864, 11865, 11866, 11867, 11868, 11869 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1831.12-1831.27"
          }
        },
        "Tile_X5Y7_WW4BEG": {
          "hide_name": 0,
          "bits": [ 11870, 11871, 11872, 11873, 11874, 11875, 11876, 11877, 11878, 11879, 11880, 11881, 11882, 11883, 11884, 11885 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1830.12-1830.28"
          }
        },
        "Tile_X5Y8_CLK_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:768.16-768.40"
          }
        },
        "Tile_X5Y8_ENA_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:767.16-767.40"
          }
        },
        "Tile_X5Y8_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13100, 13101, 13102, 13103, 13104, 13105, 13106, 13107, 13108, 13109, 13110, 13111, 13112, 13113, 13114, 13115, 13116, 13117, 13118, 13119, 13120, 13121, 13122, 13123, 13124, 13125, 13126, 13127, 13128, 13129, 13130, 13131 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:956.29-956.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y8_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13007, 13008, 13009, 13010, 13011, 13012, 13013, 13014, 13015, 13016, 13017, 13018, 13019, 13020, 13021, 13022, 13023, 13024, 13025, 13026 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1016.29-1016.52"
          }
        },
        "Tile_X5Y8_N1BEG": {
          "hide_name": 0,
          "bits": [ 13027, 13028, 13029, 13030 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1929.11-1929.26"
          }
        },
        "Tile_X5Y8_N2BEG": {
          "hide_name": 0,
          "bits": [ 13039, 13040, 13041, 13042, 13043, 13044, 13045, 13046 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1930.11-1930.26"
          }
        },
        "Tile_X5Y8_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13031, 13032, 13033, 13034, 13035, 13036, 13037, 13038 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1931.11-1931.27"
          }
        },
        "Tile_X5Y8_N4BEG": {
          "hide_name": 0,
          "bits": [ 13047, 13048, 13049, 13050, 13051, 13052, 13053, 13054, 13055, 13056, 13057, 13058, 13059, 13060, 13061, 13062 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1932.12-1932.27"
          }
        },
        "Tile_X5Y8_RST_N_TT_PROJECT": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:769.16-769.42"
          }
        },
        "Tile_X5Y8_S1BEG": {
          "hide_name": 0,
          "bits": [ 13188, 13189, 13190, 13191 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1933.11-1933.26"
          }
        },
        "Tile_X5Y8_S2BEG": {
          "hide_name": 0,
          "bits": [ 13192, 13193, 13194, 13195, 13196, 13197, 13198, 13199 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1934.11-1934.26"
          }
        },
        "Tile_X5Y8_S2BEGb": {
          "hide_name": 0,
          "bits": [ 13200, 13201, 13202, 13203, 13204, 13205, 13206, 13207 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1935.11-1935.27"
          }
        },
        "Tile_X5Y8_S4BEG": {
          "hide_name": 0,
          "bits": [ 13208, 13209, 13210, 13211, 13212, 13213, 13214, 13215, 13216, 13217, 13218, 13219, 13220, 13221, 13222, 13223 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1936.12-1936.27"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:759.16-759.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:760.16-760.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:761.16-761.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:762.16-762.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:763.16-763.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:764.16-764.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:765.16-765.44"
          }
        },
        "Tile_X5Y8_UIO_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:766.16-766.44"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:743.15-743.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:744.15-744.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:745.15-745.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:746.15-746.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:747.15-747.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:748.15-748.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:749.15-749.43"
          }
        },
        "Tile_X5Y8_UIO_OE_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:750.15-750.43"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:735.15-735.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:736.15-736.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:737.15-737.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:738.15-738.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:739.15-739.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:740.15-740.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:741.15-741.44"
          }
        },
        "Tile_X5Y8_UIO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:742.15-742.44"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:751.16-751.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:752.16-752.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:753.16-753.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:754.16-754.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:755.16-755.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:756.16-756.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:757.16-757.43"
          }
        },
        "Tile_X5Y8_UI_IN_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:758.16-758.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT0": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:727.15-727.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT1": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:728.15-728.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT2": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:729.15-729.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT3": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:730.15-730.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT4": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:731.15-731.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT5": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:732.15-732.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT6": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:733.15-733.43"
          }
        },
        "Tile_X5Y8_UO_OUT_TT_PROJECT7": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:734.15-734.43"
          }
        },
        "Tile_X5Y8_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13099 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:878.6-878.24"
          }
        },
        "Tile_X5Y8_W1BEG": {
          "hide_name": 0,
          "bits": [ 12092, 12093, 12094, 12095 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1937.11-1937.26"
          }
        },
        "Tile_X5Y8_W2BEG": {
          "hide_name": 0,
          "bits": [ 12104, 12105, 12106, 12107, 12108, 12109, 12110, 12111 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1938.11-1938.26"
          }
        },
        "Tile_X5Y8_W2BEGb": {
          "hide_name": 0,
          "bits": [ 12096, 12097, 12098, 12099, 12100, 12101, 12102, 12103 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1939.11-1939.27"
          }
        },
        "Tile_X5Y8_W6BEG": {
          "hide_name": 0,
          "bits": [ 12112, 12113, 12114, 12115, 12116, 12117, 12118, 12119, 12120, 12121, 12122, 12123 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1941.12-1941.27"
          }
        },
        "Tile_X5Y8_WW4BEG": {
          "hide_name": 0,
          "bits": [ 12124, 12125, 12126, 12127, 12128, 12129, 12130, 12131, 12132, 12133, 12134, 12135, 12136, 12137, 12138, 12139 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1940.12-1940.28"
          }
        },
        "Tile_X5Y9_FrameData_O": {
          "hide_name": 0,
          "bits": [ 13225, 13226, 13227, 13228, 13229, 13230, 13231, 13232, 13233, 13234, 13235, 13236, 13237, 13238, 13239, 13240, 13241, 13242, 13243, 13244, 13245, 13246, 13247, 13248, 13249, 13250, 13251, 13252, 13253, 13254, 13255, 13256 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:962.29-962.50",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Tile_X5Y9_FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 13132, 13133, 13134, 13135, 13136, 13137, 13138, 13139, 13140, 13141, 13142, 13143, 13144, 13145, 13146, 13147, 13148, 13149, 13150, 13151 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1022.29-1022.52"
          }
        },
        "Tile_X5Y9_N1BEG": {
          "hide_name": 0,
          "bits": [ 13152, 13153, 13154, 13155 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1970.11-1970.26"
          }
        },
        "Tile_X5Y9_N2BEG": {
          "hide_name": 0,
          "bits": [ 13164, 13165, 13166, 13167, 13168, 13169, 13170, 13171 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1971.11-1971.26"
          }
        },
        "Tile_X5Y9_N2BEGb": {
          "hide_name": 0,
          "bits": [ 13156, 13157, 13158, 13159, 13160, 13161, 13162, 13163 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1972.11-1972.27"
          }
        },
        "Tile_X5Y9_N4BEG": {
          "hide_name": 0,
          "bits": [ 13172, 13173, 13174, 13175, 13176, 13177, 13178, 13179, 13180, 13181, 13182, 13183, 13184, 13185, 13186, 13187 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:1973.12-1973.27"
          }
        },
        "Tile_X5Y9_UserCLKo": {
          "hide_name": 0,
          "bits": [ 13224 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:884.6-884.24"
          }
        },
        "UserCLK": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/home/leo/Repositories/heichips25-tapeout/ip/fabric/runs/RUN_2025-07-25_19-51-04/eFPGA.v:820.15-820.22"
          }
        }
      }
    }
  }
}
