
;; Function int main(int, char**) (main, funcdef_no=2, decl_uid=5468, cgraph_uid=2)

      Creating newreg=367
Removing SCRATCH in insn #5 (nop 2)
rescanning insn with uid = 5.
deleting insn with uid = 5.
      Creating newreg=368
Removing SCRATCH in insn #1014 (nop 3)
rescanning insn with uid = 1014.
deleting insn with uid = 1014.

********** Local #1: **********

          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=8,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =m  (1) i  (2) =&r {stack_tls_protect_set_di}
      Change to class INDEX_REGS for r367
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 8:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 15:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 16:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 17:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 18:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 23:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) rzw {*call}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 29:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 30:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 31:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 32:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 33:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) rzw {*call}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 41:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 44:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 45:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 46:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 47:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 48:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 49:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 50:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 51:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 52:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 53:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 54:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 67:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 79:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 80:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 81
	 Choosing alt 0 in insn 81:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 83:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 94:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 104:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 114:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 124:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 134:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 144:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 154:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 164:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 174:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 184:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 191:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 194:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 204:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 220:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 227:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 230:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 232:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 240:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 242:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 250:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 255:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 258:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) rzw {*call}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 263:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 268:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 269:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 270:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 273:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 274:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 277:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 280:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 281:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 282:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 285:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 290:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 294:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 295:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 298:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 304:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 307:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 308:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 311:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 315:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 320:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 322:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 323:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 324:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 325:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 331:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 333:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 334:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 337:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 338:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 339:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 342:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 345:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 346:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 347:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 348:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 349:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 350:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 351:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 358:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 360:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 361:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 362:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 368:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 369:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 370:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 373:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 378:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 381:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 382:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 383:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 384:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 388:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 393:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 396:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 397:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 398:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 399:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 403:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 408:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 409:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 412:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 413:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=369 from oldreg=222, assigning class GENERAL_REGS to r369
  413: {r369:SI=r369:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
 1090: r369:SI=r82:SI
    Inserting insn reload after:
 1091: r222:SI=r369:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 414
	 Choosing alt 0 in insn 414:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 415:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 417:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 418:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 422:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 423:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 427:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 430:  (0) rzw {*call}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 433:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 434:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 435:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 438:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 440:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 443:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 444:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 445:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 447:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 449:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 452:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 453:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 454:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 456:  (1) rzw {*call_value}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 458:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 459:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 460:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 463:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 464:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 465:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 468:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 471:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 472:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 475:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 480:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 481:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 484:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 489:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 490:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 491:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 492:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 493:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 494:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 495:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 501:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 503:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 505:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 508:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 509:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 510:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 513:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 516:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 517:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 520:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 523:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 527:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 528:  (1) rzw {*call_value}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 529:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 530:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 531:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 535:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 538:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 539:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 542:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 543:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 544:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 547:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 549:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 552:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 553:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 554:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 555:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 556:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 557:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 558:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 559:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 560:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 561:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 562:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 563:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 564:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 565:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 566:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 567:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 568:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 569:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 570:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 571:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 572:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 573:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 574:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 575:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 576:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 577:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 578:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=38,losers=4,rld_nregs=4
	 Choosing alt 0 in insn 579:  (0) =D  (1) =S  (2) =c  (3) 0  (4) 1  (5) 2 {*rep_movdi_rex64}
      Creating newreg=370 from oldreg=262, assigning class DIREG to r370
      Creating newreg=371 from oldreg=264, assigning class CREG to r371
  579: {r371:DI=0;r370:DI=r371:DI<<0x3+r370:DI;r263:DI=r371:DI<<0x3+r263:DI;[r370:DI]=[r263:DI];use r371:DI;}
      REG_UNUSED r264:DI
      REG_UNUSED r263:DI
      REG_UNUSED r262:DI
    Inserting insn reload before:
 1092: r370:DI=r262:DI
 1093: r371:DI=r264:DI

          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 580:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 581:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 582:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 583:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 584:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 585:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 586:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 587:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 588:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 589:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 590:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 591:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 592:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 593:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 596:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 599:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 600:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 601:  (1) rzw {*call_value}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 602:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 603:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 604:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 605:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 606:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 607:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 611:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 616:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 617:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 618:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 619:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 620:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 621:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 622:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 623:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 624:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 625:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 626:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 627:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 634:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 636:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 637:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 638:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 641:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 644:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 645:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 646:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 649:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 654:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 657:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 658:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 659:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 660:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 661:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 665:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 670:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 673:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 674:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 675:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 676:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 677:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 681:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 684:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 685:  (1) rzw {*call_value}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 686:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 687:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 688:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 689:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 690:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 691:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 695:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 700:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 701:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 704:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 705:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 708:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 709:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 710:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 711:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 714:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 716:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 719:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 720:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 721:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 723:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 725:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 728:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 729:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 730:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 735:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 738:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 739:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 740:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 745:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 746:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 749:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 750:  (0) =r  (1) qm {*zero_extendqisi2}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 751:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 752:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 753:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 754:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 755:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 756:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 757:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 758:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 759:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 760:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 761:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 762:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 763:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 764:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 765:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 766:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 767:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 774:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 775:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 779:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 783:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 784:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 785:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 786:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 787:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 788:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 789
	 Choosing alt 0 in insn 789:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 790:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 791:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 792:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 793:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 794:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 795:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 796:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 797:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 798:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 799:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 800:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 801:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 802:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 803:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 804:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 805
	 Choosing alt 0 in insn 805:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 806:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 807:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 808:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 809:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 810:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 811:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 812:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 813:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 814:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 815:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 818:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 819:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 820:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 821:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 822:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 823
	 Choosing alt 0 in insn 823:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 824:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 825:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 826:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 828:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 831:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 834:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 836:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 839:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 840:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 843:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 844:  (1) rzw {*call_value}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 847:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 848:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 849:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 850:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 851:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 857:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 858:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 859:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 860:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 861:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 864:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 865:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 868:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 869:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 872:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 873:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 876:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 879:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 883:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 884:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 885:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 886:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 887:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 888:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 889:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 890:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 892:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 897:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 898:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 899:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 902:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 903:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 905:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 906:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 907:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 910:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 913:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 917:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 918:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 919:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 920:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 921:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 922:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 923:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 924:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 925:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 926:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 927:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 928:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 930:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 935:  (0) rzw {*call}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 936:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 937:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 940:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 941:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 943:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 944:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 945:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 948:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 949:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 950:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 954:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 955:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 956:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 957:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 960:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 961:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 962:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 964:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 967:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 971:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 974:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 976:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 977:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 979:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 980:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 982:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 983:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 985:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 986:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 987:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 990:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 992:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 993:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 995:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 996:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 998:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 999:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1001:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1004:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=7,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1014:  (1) m  (2) i  (3) =r {stack_tls_protect_test_di}
      Change to class INDEX_REGS for r368
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1016:  (0) rzw {*call}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47
EBB 48
EBB 49
EBB 50
EBB 51
EBB 52
EBB 53
EBB 54
EBB 55
EBB 56
EBB 57
EBB 58
EBB 59
EBB 60
EBB 61
EBB 62
EBB 63
EBB 64
EBB 65
EBB 66
EBB 67
EBB 68
EBB 69
EBB 70
EBB 71
EBB 72
EBB 73
EBB 74
EBB 75
EBB 76
EBB 77
EBB 78
EBB 79
EBB 80
EBB 81
EBB 82
EBB 83
EBB 84
EBB 85
EBB 86
EBB 87
EBB 88
EBB 89
EBB 90
EBB 91
EBB 92
EBB 93
EBB 94
EBB 95
EBB 96
EBB 97
EBB 98
EBB 99
EBB 100
EBB 101
EBB 102
EBB 103
EBB 104
EBB 105
EBB 106
EBB 107
EBB 108
EBB 109
EBB 110
EBB 111
EBB 112
EBB 113
EBB 114
EBB 115
EBB 116
EBB 117
EBB 118
EBB 119
EBB 120
EBB 121
EBB 122
EBB 123
EBB 124
EBB 125
EBB 126
EBB 127
EBB 128
EBB 129

********** Pseudo live ranges #1: **********

  BB 128
   Insn 1016: point = 0
  BB 129
   Insn 1019: point = 0
  BB 127
   Insn 1015: point = 0
   Insn 1014: point = 0
   Insn 1011: point = 1
   Insn 1007: point = 2
   Insn 1004: point = 4
  BB 126
   Insn 1001: point = 5
   Insn 1000: point = 5
   Insn 999: point = 6
   Insn 998: point = 7
   Insn 997: point = 7
   Insn 996: point = 8
   Insn 995: point = 9
   Insn 994: point = 9
   Insn 993: point = 10
   Insn 992: point = 11
   Insn 991: point = 11
   Insn 990: point = 12
  BB 125
   Insn 988: point = 13
   Insn 987: point = 13
   Insn 986: point = 14
   Insn 985: point = 15
   Insn 984: point = 15
   Insn 983: point = 16
   Insn 982: point = 17
   Insn 981: point = 17
   Insn 980: point = 18
   Insn 979: point = 19
   Insn 978: point = 19
   Insn 977: point = 20
   Insn 976: point = 21
   Insn 975: point = 21
   Insn 974: point = 22
  BB 124
   Insn 972: point = 23
   Insn 971: point = 23
  BB 120
   Insn 1088: point = 23
   Insn 950: point = 23
   Insn 949: point = 23
   Insn 948: point = 23
  BB 119
   Insn 945: point = 23
   Insn 944: point = 23
   Insn 943: point = 23
   Insn 942: point = 23
   Insn 941: point = 24
   Insn 940: point = 26
  BB 118
   Insn 938: point = 27
   Insn 937: point = 27
   Insn 936: point = 28
   Insn 935: point = 29
   Insn 934: point = 29
   Insn 933: point = 30
   Insn 932: point = 31
   Insn 931: point = 32
   Insn 930: point = 33
   Insn 929: point = 33
   Insn 928: point = 34
   Insn 927: point = 35
   Insn 926: point = 37
   Insn 925: point = 38
   Insn 924: point = 40
   Insn 923: point = 41
   Insn 922: point = 43
   Insn 921: point = 44
   Insn 920: point = 46
   Insn 919: point = 47
   Insn 918: point = 49
   Insn 917: point = 50
  BB 117
   Insn 914: point = 51
   Insn 913: point = 51
  BB 116
   Insn 911: point = 51
   Insn 910: point = 51
  BB 115
   Insn 907: point = 51
   Insn 906: point = 51
   Insn 905: point = 51
   Insn 904: point = 51
   Insn 903: point = 52
   Insn 902: point = 54
  BB 114
   Insn 900: point = 55
   Insn 899: point = 55
   Insn 898: point = 56
   Insn 897: point = 57
   Insn 896: point = 57
   Insn 895: point = 58
   Insn 894: point = 59
   Insn 893: point = 60
   Insn 892: point = 61
   Insn 891: point = 61
   Insn 890: point = 62
   Insn 889: point = 63
   Insn 888: point = 64
   Insn 887: point = 66
   Insn 886: point = 67
   Insn 885: point = 68
   Insn 884: point = 69
   Insn 883: point = 70
  BB 113
   Insn 880: point = 71
   Insn 879: point = 71
  BB 112
   Insn 877: point = 71
   Insn 876: point = 71
  BB 111
   Insn 873: point = 71
   Insn 872: point = 71
  BB 110
   Insn 870: point = 71
   Insn 869: point = 71
   Insn 868: point = 72
  BB 109
   Insn 865: point = 73
   Insn 864: point = 73
  BB 108
   Insn 862: point = 73
   Insn 861: point = 73
   Insn 860: point = 74
   Insn 859: point = 75
   Insn 858: point = 75
   Insn 857: point = 75
   Insn 856: point = 75
   Insn 855: point = 76
   Insn 854: point = 77
   Insn 853: point = 78
   Insn 852: point = 79
   Insn 851: point = 80
   Insn 850: point = 81
   Insn 849: point = 82
   Insn 848: point = 83
   Insn 847: point = 84
  BB 107
   Insn 844: point = 85
   Insn 843: point = 85
  BB 106
   Insn 841: point = 85
   Insn 840: point = 85
   Insn 839: point = 86
  BB 105
   Insn 837: point = 87
   Insn 836: point = 87
   Insn 834: point = 88
  BB 100
   Insn 1084: point = 89
   Insn 775: point = 89
   Insn 774: point = 89
   Insn 773: point = 89
   Insn 772: point = 90
   Insn 771: point = 91
   Insn 770: point = 92
   Insn 769: point = 93
   Insn 768: point = 94
   Insn 767: point = 95
   Insn 766: point = 96
   Insn 765: point = 97
   Insn 764: point = 98
   Insn 763: point = 99
   Insn 762: point = 100
   Insn 761: point = 101
   Insn 760: point = 102
   Insn 759: point = 103
   Insn 758: point = 104
   Insn 757: point = 105
   Insn 756: point = 106
   Insn 755: point = 107
   Insn 754: point = 108
   Insn 753: point = 109
   Insn 752: point = 110
   Insn 751: point = 111
   Insn 750: point = 112
   Insn 749: point = 114
  BB 98
   Insn 1082: point = 115
   Insn 740: point = 115
   Insn 739: point = 116
   Insn 738: point = 118
  BB 96
   Insn 1080: point = 119
   Insn 730: point = 119
   Insn 729: point = 120
   Insn 728: point = 122
  BB 99
   Insn 746: point = 123
   Insn 745: point = 124
  BB 97
   Insn 736: point = 125
   Insn 735: point = 125
  BB 95
   Insn 726: point = 125
   Insn 725: point = 125
   Insn 724: point = 126
   Insn 723: point = 127
   Insn 722: point = 127
   Insn 721: point = 128
   Insn 720: point = 128
   Insn 719: point = 130
  BB 94
   Insn 717: point = 131
   Insn 716: point = 131
   Insn 715: point = 132
   Insn 714: point = 133
   Insn 713: point = 133
   Insn 712: point = 134
   Insn 711: point = 135
   Insn 710: point = 136
   Insn 709: point = 138
   Insn 708: point = 139
  BB 93
   Insn 705: point = 139
   Insn 704: point = 139
  BB 92
   Insn 702: point = 139
   Insn 701: point = 139
   Insn 700: point = 140
  BB 83
   Insn 1074: point = 141
   Insn 611: point = 141
   Insn 610: point = 141
   Insn 609: point = 142
   Insn 608: point = 143
   Insn 607: point = 144
   Insn 606: point = 146
   Insn 605: point = 147
   Insn 604: point = 149
   Insn 603: point = 150
   Insn 602: point = 152
   Insn 601: point = 153
   Insn 600: point = 153
   Insn 599: point = 153
  BB 82
   Insn 597: point = 153
   Insn 596: point = 153
  BB 81
   Insn 594: point = 153
   Insn 593: point = 153
   Insn 592: point = 154
   Insn 591: point = 155
   Insn 590: point = 156
   Insn 589: point = 157
   Insn 588: point = 158
   Insn 587: point = 159
   Insn 586: point = 160
   Insn 585: point = 161
   Insn 584: point = 162
   Insn 583: point = 163
   Insn 582: point = 164
   Insn 581: point = 165
   Insn 580: point = 166
   Insn 579: point = 167
   Insn 1093: point = 168
	Hard reg 0 is preferable by r371 with profit 1
   Insn 1092: point = 170
	Hard reg 1 is preferable by r370 with profit 1
   Insn 578: point = 172
   Insn 577: point = 173
   Insn 576: point = 174
   Insn 575: point = 175
   Insn 574: point = 176
   Insn 573: point = 177
   Insn 572: point = 178
   Insn 571: point = 179
   Insn 570: point = 180
   Insn 569: point = 181
   Insn 568: point = 182
   Insn 567: point = 183
   Insn 566: point = 184
   Insn 565: point = 185
   Insn 564: point = 186
   Insn 563: point = 187
   Insn 562: point = 188
   Insn 561: point = 189
   Insn 560: point = 190
   Insn 559: point = 191
   Insn 558: point = 192
   Insn 557: point = 193
   Insn 556: point = 194
   Insn 555: point = 195
   Insn 554: point = 196
   Insn 553: point = 197
   Insn 552: point = 198
  BB 91
   Insn 695: point = 199
   Insn 694: point = 199
   Insn 693: point = 200
   Insn 692: point = 201
   Insn 691: point = 202
   Insn 690: point = 204
   Insn 689: point = 205
   Insn 688: point = 207
   Insn 687: point = 208
   Insn 686: point = 210
   Insn 685: point = 211
   Insn 684: point = 211
  BB 88
   Insn 1078: point = 211
   Insn 665: point = 211
   Insn 664: point = 211
   Insn 663: point = 212
   Insn 662: point = 213
   Insn 661: point = 214
   Insn 660: point = 215
   Insn 659: point = 217
   Insn 658: point = 218
   Insn 657: point = 220
  BB 90
   Insn 681: point = 221
   Insn 680: point = 221
   Insn 679: point = 222
   Insn 678: point = 223
   Insn 677: point = 224
   Insn 676: point = 225
   Insn 675: point = 227
   Insn 674: point = 228
   Insn 673: point = 230
  BB 89
   Insn 671: point = 231
   Insn 670: point = 231
  BB 87
   Insn 655: point = 231
   Insn 654: point = 231
  BB 86
   Insn 1076: point = 231
   Insn 649: point = 231
   Insn 648: point = 231
   Insn 647: point = 232
   Insn 646: point = 233
   Insn 645: point = 234
   Insn 644: point = 236
  BB 85
   Insn 642: point = 237
   Insn 641: point = 237
  BB 84
   Insn 639: point = 237
   Insn 638: point = 237
   Insn 637: point = 237
   Insn 636: point = 237
   Insn 635: point = 238
   Insn 634: point = 239
   Insn 633: point = 239
   Insn 632: point = 240
   Insn 631: point = 241
   Insn 630: point = 242
   Insn 629: point = 243
   Insn 628: point = 244
   Insn 627: point = 245
   Insn 626: point = 247
   Insn 625: point = 248
   Insn 624: point = 250
   Insn 623: point = 251
   Insn 622: point = 252
   Insn 621: point = 254
   Insn 620: point = 255
   Insn 619: point = 257
   Insn 618: point = 258
   Insn 617: point = 259
   Insn 616: point = 259
  BB 80
   Insn 550: point = 259
   Insn 549: point = 259
   Insn 548: point = 260
   Insn 547: point = 261
   Insn 546: point = 261
   Insn 545: point = 262
   Insn 544: point = 263
   Insn 543: point = 264
   Insn 542: point = 266
  BB 79
   Insn 540: point = 267
   Insn 539: point = 267
   Insn 538: point = 268
  BB 78
   Insn 535: point = 269
   Insn 534: point = 269
   Insn 533: point = 270
   Insn 532: point = 271
   Insn 531: point = 272
   Insn 530: point = 273
   Insn 529: point = 274
   Insn 528: point = 275
   Insn 527: point = 275
  BB 77
   Insn 524: point = 275
   Insn 523: point = 275
  BB 76
   Insn 521: point = 275
   Insn 520: point = 275
  BB 75
   Insn 518: point = 275
   Insn 517: point = 275
   Insn 516: point = 276
  BB 72
   Insn 1072: point = 277
   Insn 484: point = 277
  BB 74
   Insn 513: point = 277
   Insn 512: point = 277
   Insn 511: point = 278
   Insn 510: point = 279
   Insn 509: point = 280
   Insn 508: point = 282
  BB 73
   Insn 506: point = 283
   Insn 505: point = 283
   Insn 504: point = 284
   Insn 503: point = 286
   Insn 502: point = 288
   Insn 501: point = 289
   Insn 500: point = 289
   Insn 499: point = 290
   Insn 498: point = 291
   Insn 497: point = 292
   Insn 496: point = 293
   Insn 495: point = 294
   Insn 494: point = 295
   Insn 493: point = 296
   Insn 492: point = 298
   Insn 491: point = 299
   Insn 490: point = 300
   Insn 489: point = 302
  BB 71
   Insn 482: point = 303
   Insn 481: point = 303
   Insn 480: point = 304
  BB 70
   Insn 1070: point = 305
   Insn 475: point = 305
  BB 69
   Insn 473: point = 305
   Insn 472: point = 305
   Insn 471: point = 306
  BB 68
   Insn 468: point = 307
   Insn 467: point = 307
   Insn 466: point = 308
   Insn 465: point = 309
   Insn 464: point = 310
   Insn 463: point = 312
  BB 67
   Insn 461: point = 313
   Insn 460: point = 313
   Insn 459: point = 314
   Insn 458: point = 315
   Insn 457: point = 316
   Insn 456: point = 317
   Insn 455: point = 317
   Insn 454: point = 318
   Insn 453: point = 318
   Insn 452: point = 320
  BB 66
   Insn 450: point = 321
   Insn 449: point = 321
   Insn 448: point = 322
   Insn 447: point = 323
   Insn 446: point = 323
   Insn 445: point = 324
   Insn 444: point = 324
   Insn 443: point = 326
  BB 65
   Insn 441: point = 327
   Insn 440: point = 327
   Insn 439: point = 328
   Insn 438: point = 329
   Insn 437: point = 329
   Insn 436: point = 330
   Insn 435: point = 331
   Insn 434: point = 332
   Insn 433: point = 334
  BB 60
   Insn 1068: point = 335
   Insn 403: point = 335
   Insn 402: point = 335
   Insn 401: point = 336
   Insn 400: point = 337
   Insn 399: point = 338
   Insn 398: point = 339
   Insn 397: point = 341
   Insn 396: point = 342
  BB 58
   Insn 1066: point = 343
   Insn 388: point = 343
   Insn 387: point = 343
   Insn 386: point = 344
   Insn 385: point = 345
   Insn 384: point = 346
   Insn 383: point = 347
   Insn 382: point = 349
   Insn 381: point = 350
  BB 59
   Insn 394: point = 351
   Insn 393: point = 351
  BB 57
   Insn 379: point = 351
   Insn 378: point = 351
  BB 64
   Insn 430: point = 351
   Insn 429: point = 351
   Insn 428: point = 352
   Insn 427: point = 353
   Insn 426: point = 354
  BB 63
   Insn 424: point = 355
   Insn 423: point = 355
   Insn 422: point = 356
  BB 62
   Insn 419: point = 357
   Insn 418: point = 357
   Insn 417: point = 358
   Insn 416: point = 359
   Insn 415: point = 361
   Insn 414: point = 363
   Insn 1091: point = 365
	Hard reg 1 is preferable by r369 with profit 1
   Insn 413: point = 367
   Insn 1090: point = 367
   Insn 412: point = 368
  BB 61
   Insn 410: point = 369
   Insn 409: point = 369
   Insn 408: point = 370
  BB 56
   Insn 1064: point = 371
   Insn 373: point = 371
   Insn 372: point = 371
   Insn 371: point = 372
   Insn 370: point = 373
   Insn 369: point = 374
   Insn 368: point = 376
  BB 55
   Insn 366: point = 377
   Insn 365: point = 377
  BB 54
   Insn 363: point = 377
   Insn 362: point = 377
   Insn 361: point = 377
   Insn 360: point = 377
   Insn 359: point = 378
   Insn 358: point = 379
   Insn 357: point = 379
   Insn 356: point = 380
   Insn 355: point = 381
   Insn 354: point = 382
   Insn 353: point = 383
   Insn 352: point = 384
   Insn 351: point = 385
   Insn 350: point = 386
   Insn 349: point = 388
   Insn 348: point = 389
   Insn 347: point = 390
   Insn 346: point = 391
   Insn 345: point = 392
  BB 51
   Insn 1062: point = 393
   Insn 315: point = 393
  BB 50
   Insn 312: point = 393
   Insn 311: point = 393
  BB 49
   Insn 309: point = 393
   Insn 308: point = 393
   Insn 307: point = 394
  BB 47
   Insn 1060: point = 395
   Insn 298: point = 395
  BB 46
   Insn 295: point = 395
   Insn 294: point = 395
  BB 45
   Insn 292: point = 395
   Insn 291: point = 395
   Insn 290: point = 396
  BB 53
   Insn 342: point = 397
   Insn 341: point = 397
   Insn 340: point = 398
   Insn 339: point = 399
   Insn 338: point = 400
   Insn 337: point = 402
  BB 52
   Insn 335: point = 403
   Insn 334: point = 403
   Insn 333: point = 403
   Insn 332: point = 404
   Insn 331: point = 405
   Insn 330: point = 405
   Insn 329: point = 406
   Insn 328: point = 407
   Insn 327: point = 408
   Insn 326: point = 409
   Insn 325: point = 410
   Insn 324: point = 411
   Insn 323: point = 412
   Insn 322: point = 413
   Insn 321: point = 414
   Insn 320: point = 416
  BB 48
   Insn 305: point = 417
   Insn 304: point = 417
   Insn 303: point = 418
  BB 44
   Insn 288: point = 419
   Insn 287: point = 419
   Insn 286: point = 420
   Insn 285: point = 421
   Insn 284: point = 421
   Insn 283: point = 422
   Insn 282: point = 423
   Insn 281: point = 424
   Insn 280: point = 426
  BB 43
   Insn 277: point = 427
   Insn 276: point = 427
   Insn 275: point = 428
   Insn 274: point = 429
   Insn 273: point = 430
  BB 42
   Insn 271: point = 431
   Insn 270: point = 431
   Insn 269: point = 432
   Insn 268: point = 433
   Insn 267: point = 434
   Insn 266: point = 435
   Insn 265: point = 435
   Insn 264: point = 436
   Insn 263: point = 436
   Insn 262: point = 437
   Insn 261: point = 437
   Insn 260: point = 438
   Insn 259: point = 439
   Insn 258: point = 440
   Insn 257: point = 441
   Insn 256: point = 442
   Insn 255: point = 444
  BB 39
   Insn 1058: point = 445
   Insn 242: point = 445
   Insn 241: point = 445
   Insn 240: point = 446
  BB 37
   Insn 1056: point = 447
   Insn 232: point = 447
   Insn 231: point = 447
   Insn 230: point = 448
  BB 35
   Insn 1054: point = 449
   Insn 222: point = 449
   Insn 221: point = 449
   Insn 220: point = 450
  BB 33
   Insn 1052: point = 451
   Insn 212: point = 451
  BB 31
   Insn 1050: point = 451
   Insn 204: point = 451
  BB 29
   Insn 1048: point = 451
   Insn 196: point = 451
   Insn 195: point = 451
   Insn 194: point = 452
  BB 27
   Insn 1046: point = 453
   Insn 186: point = 453
   Insn 185: point = 453
   Insn 184: point = 454
  BB 25
   Insn 1044: point = 455
   Insn 176: point = 455
   Insn 175: point = 455
   Insn 174: point = 456
  BB 23
   Insn 1042: point = 457
   Insn 166: point = 457
   Insn 165: point = 457
   Insn 164: point = 458
  BB 21
   Insn 1040: point = 459
   Insn 156: point = 459
   Insn 155: point = 459
   Insn 154: point = 460
  BB 19
   Insn 1038: point = 461
   Insn 146: point = 461
   Insn 145: point = 461
   Insn 144: point = 462
  BB 17
   Insn 1036: point = 463
   Insn 136: point = 463
   Insn 135: point = 463
   Insn 134: point = 464
  BB 15
   Insn 1034: point = 465
   Insn 126: point = 465
   Insn 125: point = 465
   Insn 124: point = 466
  BB 13
   Insn 1032: point = 467
   Insn 116: point = 467
   Insn 115: point = 467
   Insn 114: point = 468
  BB 11
   Insn 1030: point = 469
   Insn 106: point = 469
   Insn 105: point = 469
   Insn 104: point = 470
  BB 9
   Insn 1028: point = 471
   Insn 96: point = 471
   Insn 95: point = 471
   Insn 94: point = 472
  BB 7
   Insn 1026: point = 473
   Insn 86: point = 473
   Insn 85: point = 473
   Insn 84: point = 474
   Insn 83: point = 475
   Insn 82: point = 476
   Insn 81: point = 478
   Insn 80: point = 480
   Insn 79: point = 481
   Insn 78: point = 483
   Insn 77: point = 485
  BB 5
   Insn 1024: point = 486
   Insn 69: point = 486
   Insn 68: point = 486
   Insn 67: point = 487
  BB 41
   Insn 252: point = 488
   Insn 251: point = 488
   Insn 250: point = 489
  BB 40
   Insn 248: point = 490
   Insn 247: point = 490
  BB 38
   Insn 238: point = 490
   Insn 237: point = 490
  BB 36
   Insn 228: point = 490
   Insn 227: point = 490
  BB 34
   Insn 218: point = 490
   Insn 217: point = 490
  BB 32
   Insn 210: point = 490
   Insn 209: point = 490
  BB 30
   Insn 202: point = 490
   Insn 201: point = 490
  BB 28
   Insn 192: point = 490
   Insn 191: point = 490
  BB 26
   Insn 182: point = 490
   Insn 181: point = 490
  BB 24
   Insn 172: point = 490
   Insn 171: point = 490
  BB 22
   Insn 162: point = 490
   Insn 161: point = 490
  BB 20
   Insn 152: point = 490
   Insn 151: point = 490
  BB 18
   Insn 142: point = 490
   Insn 141: point = 490
  BB 16
   Insn 132: point = 490
   Insn 131: point = 490
  BB 14
   Insn 122: point = 490
   Insn 121: point = 490
  BB 12
   Insn 112: point = 490
   Insn 111: point = 490
  BB 10
   Insn 102: point = 490
   Insn 101: point = 490
  BB 8
   Insn 92: point = 490
   Insn 91: point = 490
  BB 6
   Insn 75: point = 490
   Insn 74: point = 490
  BB 4
   Insn 65: point = 490
   Insn 64: point = 490
   Insn 63: point = 490
   Insn 62: point = 491
   Insn 61: point = 492
   Insn 60: point = 492
   Insn 59: point = 493
   Insn 58: point = 494
   Insn 57: point = 495
   Insn 56: point = 496
   Insn 55: point = 497
   Insn 54: point = 498
   Insn 53: point = 499
   Insn 52: point = 500
   Insn 51: point = 501
   Insn 50: point = 502
   Insn 49: point = 503
   Insn 48: point = 504
   Insn 47: point = 505
   Insn 46: point = 506
   Insn 45: point = 507
   Insn 44: point = 508
   Insn 43: point = 509
   Insn 42: point = 510
   Insn 41: point = 511
   Insn 40: point = 512
   Insn 39: point = 512
   Insn 38: point = 513
   Insn 37: point = 514
   Insn 36: point = 515
   Insn 35: point = 516
   Insn 34: point = 517
   Insn 33: point = 518
   Insn 32: point = 519
   Insn 31: point = 520
   Insn 30: point = 521
   Insn 29: point = 522
   Insn 28: point = 523
  BB 3
   Insn 25: point = 524
   Insn 24: point = 524
   Insn 23: point = 525
  BB 2
   Insn 21: point = 526
   Insn 20: point = 526
   Insn 19: point = 526
   Insn 18: point = 526
   Insn 17: point = 526
   Insn 16: point = 526
   Insn 15: point = 526
   Insn 14: point = 526
   Insn 13: point = 526
   Insn 12: point = 526
   Insn 11: point = 526
   Insn 10: point = 526
   Insn 9: point = 526
   Insn 8: point = 526
   Insn 5: point = 526
   Insn 3: point = 528
   Insn 2: point = 528
  BB 104
   Insn 831: point = 528
  BB 103
   Insn 829: point = 528
   Insn 828: point = 528
   Insn 826: point = 529
   Insn 825: point = 531
   Insn 824: point = 533
   Insn 823: point = 535
   Insn 822: point = 537
   Insn 821: point = 539
   Insn 820: point = 541
   Insn 819: point = 542
   Insn 818: point = 544
  BB 101
   Insn 1086: point = 545
   Insn 779: point = 545
  BB 102
   Insn 815: point = 545
   Insn 814: point = 545
   Insn 813: point = 546
   Insn 812: point = 548
   Insn 811: point = 550
   Insn 810: point = 552
   Insn 809: point = 554
   Insn 808: point = 555
   Insn 807: point = 557
   Insn 806: point = 559
   Insn 805: point = 560
   Insn 804: point = 562
   Insn 803: point = 564
   Insn 802: point = 566
   Insn 801: point = 567
   Insn 800: point = 569
   Insn 799: point = 571
   Insn 798: point = 572
   Insn 797: point = 573
   Insn 796: point = 575
   Insn 795: point = 577
   Insn 794: point = 579
   Insn 793: point = 581
   Insn 792: point = 582
   Insn 791: point = 584
   Insn 790: point = 586
   Insn 789: point = 587
   Insn 788: point = 589
   Insn 787: point = 591
   Insn 786: point = 593
   Insn 785: point = 594
   Insn 784: point = 596
   Insn 783: point = 598
  BB 123
   Insn 967: point = 599
  BB 122
   Insn 964: point = 599
   Insn 963: point = 599
   Insn 962: point = 600
   Insn 961: point = 602
   Insn 960: point = 604
  BB 121
   Insn 958: point = 605
   Insn 957: point = 605
   Insn 956: point = 606
   Insn 955: point = 608
   Insn 954: point = 610
 r59: [490..491]
 r60: [484..485]
 r61: [482..483]
 r62: [479..481]
 r63: [477..478]
 r64: [474..476]
 r65: [443..444]
 r66: [438..442]
 r67: [433..434]
 r68: [431..432]
 r69: [425..426]
 r70: [422..424]
 r71: [419..420]
 r72: [395..396]
 r73: [417..418]
 r74: [393..394]
 r75: [415..416]
 r76: [409..414]
 r77: [405..413]
 r78: [403..404]
 r79: [381..392]
 r80: [377..378]
 r81: [369..370]
 r82: [364..368]
 r83: [357..359]
 r84: [357..358]
 r85: [355..356]
 r86: [352..354]
 r87: [327..328]
 r88: [321..322]
 r89: [315..316]
 r90: [313..314]
 r91: [305..306]
 r92: [303..304]
 r93: [301..302]
 r94: [293..300]
 r95: [289..299]
 r96: [287..288]
 r97: [283..284]
 r98: [275..276]
 r99: [267..268]
 r100: [259..260]
 r101: [157..158]
 r102: [155..156]
 r103: [153..154]
 r104: [241..258]
 r105: [237..238]
 r106: [139..140]
 r107: [131..132]
 r108: [125..126]
 r109: [121..122]
 r110: [119..120]
 r111: [117..118]
 r112: [115..116]
 r113: [123..124]
 r114: [113..114]
 r115: [103..112]
 r116: [87..88]
 r117: [528..542]
 r118: [530..531]
 r119: [528..529]
 r120: [588..594]
 r121: [590..591]
 r122: [588..589]
 r123: [572..587]
 r124: [576..582]
 r125: [578..579]
 r126: [576..577]
 r127: [574..575]
 r128: [572..573]
 r129: [561..567]
 r130: [563..564]
 r131: [561..562]
 r132: [545..560]
 r133: [549..555]
 r134: [551..552]
 r135: [549..550]
 r136: [547..548]
 r137: [545..546]
 r138: [85..86]
 r139: [73..74]
 r140: [71..72]
 r141: [58..70]
 r142: [55..56]
 r143: [30..50]
 r144: [27..28]
 r145: [605..606]
 r146: [599..600]
 r147: [21..22]
 r148: [19..20]
 r149: [17..18]
 r150: [15..16]
 r151: [13..14]
 r152: [11..12]
 r153: [9..10]
 r154: [7..8]
 r155: [5..6]
 r156: [3..4]
 r157: [1..2]
 r158: [524..525]
 r159: [517..523]
 r160: [516..522]
 r161: [515..521]
 r162: [514..520]
 r163: [513..519]
 r164: [512..518]
 r165: [497..511]
 r166: [496..510]
 r167: [495..509]
 r168: [494..508]
 r169: [493..507]
 r170: [492..506]
 r171: [504..505]
 r172: [502..503]
 r173: [500..501]
 r174: [498..499]
 r175: [486..487]
 r176: [479..480]
 r177: [473..475]
 r178: [471..472]
 r179: [469..470]
 r180: [467..468]
 r181: [465..466]
 r182: [463..464]
 r183: [461..462]
 r184: [459..460]
 r185: [457..458]
 r186: [455..456]
 r187: [453..454]
 r188: [451..452]
 r189: [449..450]
 r190: [447..448]
 r191: [445..446]
 r192: [488..489]
 r193: [439..441]
 r194: [437..440]
 r195: [435..436]
 r196: [428..430]
 r197: [427..429]
 r198: [421..423]
 r199: [408..412]
 r200: [407..411]
 r201: [406..410]
 r202: [401..402]
 r203: [398..400]
 r204: [397..399]
 r205: [384..391]
 r206: [383..390]
 r207: [382..389]
 r208: [387..388]
 r209: [380..386]
 r210: [379..385]
 r211: [375..376]
 r212: [372..374]
 r213: [371..373]
 r214: [345..350]
 r215: [348..349]
 r216: [344..347]
 r217: [343..346]
 r218: [337..342]
 r219: [340..341]
 r220: [336..339]
 r221: [335..338]
 r222: [364..365]
 r223: [362..363]
 r224: [360..361]
 r225: [351..353]
 r226: [333..334]
 r227: [330..332]
 r228: [329..331]
 r229: [325..326]
 r230: [323..324]
 r231: [319..320]
 r232: [317..318]
 r233: [311..312]
 r234: [308..310]
 r235: [307..309]
 r236: [297..298]
 r237: [292..296]
 r238: [291..295]
 r239: [290..294]
 r240: [285..286]
 r241: [281..282]
 r242: [278..280]
 r243: [277..279]
 r244: [271..274]
 r245: [270..273]
 r246: [269..272]
 r247: [265..266]
 r248: [262..264]
 r249: [261..263]
 r250: [197..198]
 r251: [195..196]
 r252: [193..194]
 r253: [191..192]
 r254: [189..190]
 r255: [187..188]
 r256: [185..186]
 r257: [183..184]
 r258: [181..182]
 r259: [179..180]
 r260: [177..178]
 r261: [175..176]
 r262: [171..174]
 r263: [167..173]
 r264: [169..172]
 r265: [165..166]
 r266: [163..164]
 r267: [161..162]
 r268: [159..160]
 r269: [151..152]
 r270: [143..150]
 r271: [148..149]
 r272: [142..147]
 r273: [145..146]
 r274: [141..144]
 r275: [256..257]
 r276: [244..255]
 r277: [253..254]
 r278: [243..252]
 r279: [242..251]
 r280: [249..250]
 r281: [240..248]
 r282: [246..247]
 r283: [239..245]
 r284: [235..236]
 r285: [232..234]
 r286: [231..233]
 r287: [219..220]
 r288: [213..218]
 r289: [216..217]
 r290: [212..215]
 r291: [211..214]
 r292: [229..230]
 r293: [223..228]
 r294: [226..227]
 r295: [222..225]
 r296: [221..224]
 r297: [209..210]
 r298: [201..208]
 r299: [206..207]
 r300: [200..205]
 r301: [203..204]
 r302: [199..202]
 r303: [137..138]
 r304: [134..136]
 r305: [133..135]
 r306: [129..130]
 r307: [127..128]
 r308: [94..111]
 r309: [93..110]
 r310: [92..109]
 r311: [91..108]
 r312: [90..107]
 r313: [89..106]
 r314: [104..105]
 r315: [101..102]
 r316: [99..100]
 r317: [97..98]
 r318: [95..96]
 r319: [595..596]
 r320: [597..598]
 r321: [592..593]
 r322: [583..584]
 r323: [585..586]
 r324: [580..581]
 r325: [568..569]
 r326: [570..571]
 r327: [565..566]
 r328: [556..557]
 r329: [558..559]
 r330: [553..554]
 r331: [543..544]
 r332: [538..539]
 r333: [540..541]
 r334: [536..537]
 r335: [534..535]
 r336: [532..533]
 r337: [79..84]
 r338: [78..83]
 r339: [77..82]
 r340: [76..81]
 r341: [75..80]
 r342: [61..69]
 r343: [60..68]
 r344: [59..67]
 r345: [65..66]
 r346: [57..64]
 r347: [62..63]
 r348: [53..54]
 r349: [51..52]
 r350: [48..49]
 r351: [33..47]
 r352: [45..46]
 r353: [32..44]
 r354: [42..43]
 r355: [31..41]
 r356: [39..40]
 r357: [29..38]
 r358: [36..37]
 r359: [34..35]
 r360: [25..26]
 r361: [23..24]
 r362: [607..608]
 r363: [609..610]
 r364: [601..602]
 r365: [603..604]
 r367: [526..527]
 r368: [0..0]
 r369: [366..367]
 r370: [167..170]
 r371: [167..168]
Compressing live ranges: from 611 to 443 - 72%
Ranges after the compression:
 r59: [351..352]
 r60: [345..346]
 r61: [343..344]
 r62: [341..342]
 r63: [339..340]
 r64: [337..338]
 r65: [307..308]
 r66: [305..306]
 r67: [301..302]
 r68: [299..300]
 r69: [295..296]
 r70: [293..294]
 r71: [291..292]
 r72: [277..278]
 r73: [289..290]
 r74: [275..276]
 r75: [287..288]
 r76: [285..286]
 r77: [285..286]
 r78: [283..284]
 r79: [271..274]
 r80: [269..270]
 r81: [263..264]
 r82: [259..262]
 r83: [253..254]
 r84: [253..254]
 r85: [251..252]
 r86: [249..250]
 r87: [235..236]
 r88: [229..230]
 r89: [223..224]
 r90: [221..222]
 r91: [215..216]
 r92: [213..214]
 r93: [211..212]
 r94: [207..210]
 r95: [207..210]
 r96: [205..206]
 r97: [201..202]
 r98: [195..196]
 r99: [191..192]
 r100: [185..186]
 r101: [109..110]
 r102: [107..108]
 r103: [105..106]
 r104: [175..184]
 r105: [173..174]
 r106: [95..96]
 r107: [89..90]
 r108: [83..84]
 r109: [79..80]
 r110: [77..78]
 r111: [75..76]
 r112: [73..74]
 r113: [81..82]
 r114: [71..72]
 r115: [69..70]
 r116: [59..60]
 r117: [367..380]
 r118: [369..370]
 r119: [367..368]
 r120: [421..426]
 r121: [423..424]
 r122: [421..422]
 r123: [407..420]
 r124: [411..416]
 r125: [413..414]
 r126: [411..412]
 r127: [409..410]
 r128: [407..408]
 r129: [397..402]
 r130: [399..400]
 r131: [397..398]
 r132: [383..396]
 r133: [387..392]
 r134: [389..390]
 r135: [387..388]
 r136: [385..386]
 r137: [383..384]
 r138: [57..58]
 r139: [53..54]
 r140: [51..52]
 r141: [47..50]
 r142: [45..46]
 r143: [29..40]
 r144: [27..28]
 r145: [437..438]
 r146: [431..432]
 r147: [21..22]
 r148: [19..20]
 r149: [17..18]
 r150: [15..16]
 r151: [13..14]
 r152: [11..12]
 r153: [9..10]
 r154: [7..8]
 r155: [5..6]
 r156: [3..4]
 r157: [1..2]
 r158: [363..364]
 r159: [361..362]
 r160: [361..362]
 r161: [361..362]
 r162: [361..362]
 r163: [361..362]
 r164: [361..362]
 r165: [353..360]
 r166: [353..360]
 r167: [353..360]
 r168: [353..360]
 r169: [353..360]
 r170: [353..360]
 r171: [359..360]
 r172: [357..358]
 r173: [355..356]
 r174: [353..354]
 r175: [347..348]
 r176: [341..342]
 r177: [337..338]
 r178: [335..336]
 r179: [333..334]
 r180: [331..332]
 r181: [329..330]
 r182: [327..328]
 r183: [325..326]
 r184: [323..324]
 r185: [321..322]
 r186: [319..320]
 r187: [317..318]
 r188: [315..316]
 r189: [313..314]
 r190: [311..312]
 r191: [309..310]
 r192: [349..350]
 r193: [305..306]
 r194: [305..306]
 r195: [303..304]
 r196: [297..298]
 r197: [297..298]
 r198: [293..294]
 r199: [285..286]
 r200: [285..286]
 r201: [285..286]
 r202: [281..282]
 r203: [279..280]
 r204: [279..280]
 r205: [271..274]
 r206: [271..274]
 r207: [271..274]
 r208: [273..274]
 r209: [271..272]
 r210: [271..272]
 r211: [267..268]
 r212: [265..266]
 r213: [265..266]
 r214: [245..248]
 r215: [247..248]
 r216: [245..246]
 r217: [245..246]
 r218: [241..244]
 r219: [243..244]
 r220: [241..242]
 r221: [241..242]
 r222: [259..260]
 r223: [257..258]
 r224: [255..256]
 r225: [249..250]
 r226: [239..240]
 r227: [237..238]
 r228: [237..238]
 r229: [233..234]
 r230: [231..232]
 r231: [227..228]
 r232: [225..226]
 r233: [219..220]
 r234: [217..218]
 r235: [217..218]
 r236: [209..210]
 r237: [207..208]
 r238: [207..208]
 r239: [207..208]
 r240: [203..204]
 r241: [199..200]
 r242: [197..198]
 r243: [197..198]
 r244: [193..194]
 r245: [193..194]
 r246: [193..194]
 r247: [189..190]
 r248: [187..188]
 r249: [187..188]
 r250: [147..148]
 r251: [145..146]
 r252: [143..144]
 r253: [141..142]
 r254: [139..140]
 r255: [137..138]
 r256: [135..136]
 r257: [133..134]
 r258: [131..132]
 r259: [129..130]
 r260: [127..128]
 r261: [125..126]
 r262: [123..124]
 r263: [119..124]
 r264: [121..124]
 r265: [117..118]
 r266: [115..116]
 r267: [113..114]
 r268: [111..112]
 r269: [103..104]
 r270: [97..102]
 r271: [101..102]
 r272: [97..100]
 r273: [99..100]
 r274: [97..98]
 r275: [183..184]
 r276: [175..182]
 r277: [181..182]
 r278: [175..180]
 r279: [175..180]
 r280: [179..180]
 r281: [175..178]
 r282: [177..178]
 r283: [175..176]
 r284: [171..172]
 r285: [169..170]
 r286: [169..170]
 r287: [161..162]
 r288: [157..160]
 r289: [159..160]
 r290: [157..158]
 r291: [157..158]
 r292: [167..168]
 r293: [163..166]
 r294: [165..166]
 r295: [163..164]
 r296: [163..164]
 r297: [155..156]
 r298: [149..154]
 r299: [153..154]
 r300: [149..152]
 r301: [151..152]
 r302: [149..150]
 r303: [93..94]
 r304: [91..92]
 r305: [91..92]
 r306: [87..88]
 r307: [85..86]
 r308: [61..70]
 r309: [61..70]
 r310: [61..70]
 r311: [61..70]
 r312: [61..70]
 r313: [61..70]
 r314: [69..70]
 r315: [67..68]
 r316: [65..66]
 r317: [63..64]
 r318: [61..62]
 r319: [427..428]
 r320: [429..430]
 r321: [425..426]
 r322: [417..418]
 r323: [419..420]
 r324: [415..416]
 r325: [403..404]
 r326: [405..406]
 r327: [401..402]
 r328: [393..394]
 r329: [395..396]
 r330: [391..392]
 r331: [381..382]
 r332: [377..378]
 r333: [379..380]
 r334: [375..376]
 r335: [373..374]
 r336: [371..372]
 r337: [55..56]
 r338: [55..56]
 r339: [55..56]
 r340: [55..56]
 r341: [55..56]
 r342: [47..50]
 r343: [47..50]
 r344: [47..50]
 r345: [49..50]
 r346: [47..48]
 r347: [47..48]
 r348: [43..44]
 r349: [41..42]
 r350: [39..40]
 r351: [29..38]
 r352: [37..38]
 r353: [29..36]
 r354: [35..36]
 r355: [29..34]
 r356: [33..34]
 r357: [29..32]
 r358: [31..32]
 r359: [29..30]
 r360: [25..26]
 r361: [23..24]
 r362: [439..440]
 r363: [441..442]
 r364: [433..434]
 r365: [435..436]
 r367: [365..366]
 r368: [0..0]
 r369: [261..262]
 r370: [119..122]
 r371: [119..120]
	 Assigning to 370 (cl=DIREG, orig=262, freq=2, tfirst=370, tfreq=2)...
	   Assign 5 to reload r370 (freq=2)
	 Assigning to 371 (cl=CREG, orig=264, freq=2, tfirst=371, tfreq=2)...
	   Assign 2 to reload r371 (freq=2)
	 Assigning to 369 (cl=GENERAL_REGS, orig=222, freq=3, tfirst=369, tfreq=3)...
	   Assign 1 to reload r369 (freq=3)
	 Assigning to 367 (cl=INDEX_REGS, orig=367, freq=1, tfirst=367, tfreq=1)...
	   Assign 0 to reload r367 (freq=1)
	 Assigning to 368 (cl=INDEX_REGS, orig=368, freq=1, tfirst=368, tfreq=1)...
	   Assign 3 to reload r368 (freq=1)

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=3488, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=3456, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=0,overall=6,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1014:  (1) m  (2) i  (3) =r {stack_tls_protect_test_di}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 999:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 996:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 993:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 990:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 986:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 983:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 980:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 977:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 974:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 971:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 967:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 962:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 960:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 956:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 954:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 950:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 940:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 936:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 926:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 924:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 922:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 920:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 918:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 917:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 913:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 910:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 902:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 898:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 889:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 887:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 886:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 885:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 884:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 883:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 879:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 876:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 868:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 860:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 851:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 850:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 849:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 848:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 847:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 839:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 836:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 834:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 831:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 823:  (0) =r  (1) %0  (2) rme {*adddi_1}
      Creating newreg=372, assigning class GENERAL_REGS to r372
  823: {r335:DI=r334:DI+r372:DI;clobber flags:CC;}
      REG_DEAD r334:DI
    Inserting insn reload before:
 1094: {r372:DI=frame:DI-0x10;clobber flags:CC;}

          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=17,losers=2,rld_nregs=2
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=1,losers=0,rld_nregs=0
          alt=0,overall=18,losers=2 -- reject
          alt=1,overall=18,losers=2 -- reject
          alt=2,overall=10,losers=1 -- reject
          alt=3,overall=10,losers=1 -- reject
	 Choosing alt 3 in insn 1094:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 820:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 818:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 815:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 809:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 808:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 806:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 802:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 801:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 799:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 793:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 792:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 790:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 786:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 785:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 783:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 779:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 775:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 766:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 764:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 762:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 760:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 757:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 756:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 755:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 754:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 753:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 752:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 751:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 749:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 746:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 745:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 740:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 738:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 735:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 730:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 728:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 719:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 711:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 709:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 708:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 700:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 690:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 688:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 686:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 677:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 675:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 673:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 670:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 661:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 659:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 657:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 654:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 646:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 644:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 641:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 638:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 637:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 636:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 626:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 624:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 623:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 621:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 619:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 618:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 606:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 604:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 602:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 599:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 596:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 592:  (0) q  (1) qm {*movqi_internal}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 591:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 590:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 589:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 588:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 587:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 586:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 585:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 584:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 583:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 582:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 581:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 580:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 577:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 576:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 575:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 574:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 573:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 572:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 571:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 570:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 569:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 568:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 567:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 566:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 565:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 564:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 563:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 562:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 561:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 560:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 559:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 558:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 557:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 556:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 555:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 554:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 553:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 552:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 544:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 542:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 538:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 531:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 530:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 529:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 523:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 520:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 516:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 510:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 508:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 495:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 494:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 492:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 491:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 489:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 484:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 480:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 475:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 471:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 465:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 463:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 459:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 458:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 452:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 443:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 435:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 433:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 427:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 422:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 417:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 412:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 408:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 399:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 397:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 396:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 393:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 384:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 382:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 381:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 378:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 370:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 368:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 362:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 361:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 360:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 351:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 349:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 348:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 347:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 346:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 345:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 339:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 337:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 334:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 333:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 325:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 324:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 323:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 322:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 320:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 315:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 307:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 303:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 298:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 290:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 282:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 280:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 274:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 273:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 269:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 268:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 263:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 258:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 255:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 250:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 240:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 230:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 227:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 220:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 204:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 194:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 191:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 184:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 174:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 164:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 154:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 144:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 134:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 131:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 124:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 114:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 104:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 94:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 83:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 80:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 67:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 53:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 51:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 49:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 47:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 46:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 45:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 44:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 41:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 33:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 32:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 31:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 30:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 29:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 23:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 18:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 17:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 16:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 15:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 8:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=7,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 5:  (0) =m  (1) i  (2) =&r {stack_tls_protect_set_di}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2:  (0) m  (1) re {*movsi_internal}

********** Inheritance #2: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47
EBB 48
EBB 49
EBB 50
EBB 51
EBB 52
EBB 53
EBB 54
EBB 55
EBB 56
EBB 57
EBB 58
EBB 59
EBB 60
EBB 61
EBB 62
EBB 63
EBB 64
EBB 65
EBB 66
EBB 67
EBB 68
EBB 69
EBB 70
EBB 71
EBB 72
EBB 73
EBB 74
EBB 75
EBB 76
EBB 77
EBB 78
EBB 79
EBB 80
EBB 81
EBB 82
EBB 83
EBB 84
EBB 85
EBB 86
EBB 87
EBB 88
EBB 89
EBB 90
EBB 91
EBB 92
EBB 93
EBB 94
EBB 95
EBB 96
EBB 97
EBB 98
EBB 99
EBB 100
EBB 101
EBB 102
EBB 103
EBB 104
EBB 105
EBB 106
EBB 107
EBB 108
EBB 109
EBB 110
EBB 111
EBB 112
EBB 113
EBB 114
EBB 115
EBB 116
EBB 117
EBB 118
EBB 119
EBB 120
EBB 121
EBB 122
EBB 123
EBB 124
EBB 125
EBB 126
EBB 127
EBB 128
EBB 129

********** Pseudo live ranges #2: **********

  BB 128
   Insn 1016: point = 0
  BB 129
   Insn 1019: point = 0
  BB 127
   Insn 1015: point = 0
   Insn 1014: point = 0
   Insn 1011: point = 1
   Insn 1007: point = 2
   Insn 1004: point = 4
  BB 126
   Insn 1001: point = 5
   Insn 1000: point = 5
   Insn 999: point = 6
   Insn 998: point = 7
   Insn 997: point = 7
   Insn 996: point = 8
   Insn 995: point = 9
   Insn 994: point = 9
   Insn 993: point = 10
   Insn 992: point = 11
   Insn 991: point = 11
   Insn 990: point = 12
  BB 125
   Insn 988: point = 13
   Insn 987: point = 13
   Insn 986: point = 14
   Insn 985: point = 15
   Insn 984: point = 15
   Insn 983: point = 16
   Insn 982: point = 17
   Insn 981: point = 17
   Insn 980: point = 18
   Insn 979: point = 19
   Insn 978: point = 19
   Insn 977: point = 20
   Insn 976: point = 21
   Insn 975: point = 21
   Insn 974: point = 22
  BB 124
   Insn 972: point = 23
   Insn 971: point = 23
  BB 120
   Insn 1088: point = 23
   Insn 950: point = 23
   Insn 949: point = 23
   Insn 948: point = 23
  BB 119
   Insn 945: point = 23
   Insn 944: point = 23
   Insn 943: point = 23
   Insn 942: point = 23
   Insn 941: point = 24
   Insn 940: point = 26
  BB 118
   Insn 938: point = 27
   Insn 937: point = 27
   Insn 936: point = 28
   Insn 935: point = 29
   Insn 934: point = 29
   Insn 933: point = 30
   Insn 932: point = 31
   Insn 931: point = 32
   Insn 930: point = 33
   Insn 929: point = 33
   Insn 928: point = 34
   Insn 927: point = 35
   Insn 926: point = 37
   Insn 925: point = 38
   Insn 924: point = 40
   Insn 923: point = 41
   Insn 922: point = 43
   Insn 921: point = 44
   Insn 920: point = 46
   Insn 919: point = 47
   Insn 918: point = 49
   Insn 917: point = 50
  BB 117
   Insn 914: point = 51
   Insn 913: point = 51
  BB 116
   Insn 911: point = 51
   Insn 910: point = 51
  BB 115
   Insn 907: point = 51
   Insn 906: point = 51
   Insn 905: point = 51
   Insn 904: point = 51
   Insn 903: point = 52
   Insn 902: point = 54
  BB 114
   Insn 900: point = 55
   Insn 899: point = 55
   Insn 898: point = 56
   Insn 897: point = 57
   Insn 896: point = 57
   Insn 895: point = 58
   Insn 894: point = 59
   Insn 893: point = 60
   Insn 892: point = 61
   Insn 891: point = 61
   Insn 890: point = 62
   Insn 889: point = 63
   Insn 888: point = 64
   Insn 887: point = 66
   Insn 886: point = 67
   Insn 885: point = 68
   Insn 884: point = 69
   Insn 883: point = 70
  BB 113
   Insn 880: point = 71
   Insn 879: point = 71
  BB 112
   Insn 877: point = 71
   Insn 876: point = 71
  BB 111
   Insn 873: point = 71
   Insn 872: point = 71
  BB 110
   Insn 870: point = 71
   Insn 869: point = 71
   Insn 868: point = 72
  BB 109
   Insn 865: point = 73
   Insn 864: point = 73
  BB 108
   Insn 862: point = 73
   Insn 861: point = 73
   Insn 860: point = 74
   Insn 859: point = 75
   Insn 858: point = 75
   Insn 857: point = 75
   Insn 856: point = 75
   Insn 855: point = 76
   Insn 854: point = 77
   Insn 853: point = 78
   Insn 852: point = 79
   Insn 851: point = 80
   Insn 850: point = 81
   Insn 849: point = 82
   Insn 848: point = 83
   Insn 847: point = 84
  BB 107
   Insn 844: point = 85
   Insn 843: point = 85
  BB 106
   Insn 841: point = 85
   Insn 840: point = 85
   Insn 839: point = 86
  BB 105
   Insn 837: point = 87
   Insn 836: point = 87
   Insn 834: point = 88
  BB 100
   Insn 1084: point = 89
   Insn 775: point = 89
   Insn 774: point = 89
   Insn 773: point = 89
   Insn 772: point = 90
   Insn 771: point = 91
   Insn 770: point = 92
   Insn 769: point = 93
   Insn 768: point = 94
   Insn 767: point = 95
   Insn 766: point = 96
   Insn 765: point = 97
   Insn 764: point = 98
   Insn 763: point = 99
   Insn 762: point = 100
   Insn 761: point = 101
   Insn 760: point = 102
   Insn 759: point = 103
   Insn 758: point = 104
   Insn 757: point = 105
   Insn 756: point = 106
   Insn 755: point = 107
   Insn 754: point = 108
   Insn 753: point = 109
   Insn 752: point = 110
   Insn 751: point = 111
   Insn 750: point = 112
   Insn 749: point = 114
  BB 98
   Insn 1082: point = 115
   Insn 740: point = 115
   Insn 739: point = 116
   Insn 738: point = 118
  BB 96
   Insn 1080: point = 119
   Insn 730: point = 119
   Insn 729: point = 120
   Insn 728: point = 122
  BB 99
   Insn 746: point = 123
   Insn 745: point = 124
  BB 97
   Insn 736: point = 125
   Insn 735: point = 125
  BB 95
   Insn 726: point = 125
   Insn 725: point = 125
   Insn 724: point = 126
   Insn 723: point = 127
   Insn 722: point = 127
   Insn 721: point = 128
   Insn 720: point = 128
   Insn 719: point = 130
  BB 94
   Insn 717: point = 131
   Insn 716: point = 131
   Insn 715: point = 132
   Insn 714: point = 133
   Insn 713: point = 133
   Insn 712: point = 134
   Insn 711: point = 135
   Insn 710: point = 136
   Insn 709: point = 138
   Insn 708: point = 139
  BB 93
   Insn 705: point = 139
   Insn 704: point = 139
  BB 92
   Insn 702: point = 139
   Insn 701: point = 139
   Insn 700: point = 140
  BB 83
   Insn 1074: point = 141
   Insn 611: point = 141
   Insn 610: point = 141
   Insn 609: point = 142
   Insn 608: point = 143
   Insn 607: point = 144
   Insn 606: point = 146
   Insn 605: point = 147
   Insn 604: point = 149
   Insn 603: point = 150
   Insn 602: point = 152
   Insn 601: point = 153
   Insn 600: point = 153
   Insn 599: point = 153
  BB 82
   Insn 597: point = 153
   Insn 596: point = 153
  BB 81
   Insn 594: point = 153
   Insn 593: point = 153
   Insn 592: point = 154
   Insn 591: point = 155
   Insn 590: point = 156
   Insn 589: point = 157
   Insn 588: point = 158
   Insn 587: point = 159
   Insn 586: point = 160
   Insn 585: point = 161
   Insn 584: point = 162
   Insn 583: point = 163
   Insn 582: point = 164
   Insn 581: point = 165
   Insn 580: point = 166
   Insn 579: point = 167
   Insn 1093: point = 168
	Hard reg 0 is preferable by r371 with profit 1
   Insn 1092: point = 170
	Hard reg 1 is preferable by r370 with profit 1
   Insn 578: point = 172
   Insn 577: point = 173
   Insn 576: point = 174
   Insn 575: point = 175
   Insn 574: point = 176
   Insn 573: point = 177
   Insn 572: point = 178
   Insn 571: point = 179
   Insn 570: point = 180
   Insn 569: point = 181
   Insn 568: point = 182
   Insn 567: point = 183
   Insn 566: point = 184
   Insn 565: point = 185
   Insn 564: point = 186
   Insn 563: point = 187
   Insn 562: point = 188
   Insn 561: point = 189
   Insn 560: point = 190
   Insn 559: point = 191
   Insn 558: point = 192
   Insn 557: point = 193
   Insn 556: point = 194
   Insn 555: point = 195
   Insn 554: point = 196
   Insn 553: point = 197
   Insn 552: point = 198
  BB 91
   Insn 695: point = 199
   Insn 694: point = 199
   Insn 693: point = 200
   Insn 692: point = 201
   Insn 691: point = 202
   Insn 690: point = 204
   Insn 689: point = 205
   Insn 688: point = 207
   Insn 687: point = 208
   Insn 686: point = 210
   Insn 685: point = 211
   Insn 684: point = 211
  BB 88
   Insn 1078: point = 211
   Insn 665: point = 211
   Insn 664: point = 211
   Insn 663: point = 212
   Insn 662: point = 213
   Insn 661: point = 214
   Insn 660: point = 215
   Insn 659: point = 217
   Insn 658: point = 218
   Insn 657: point = 220
  BB 90
   Insn 681: point = 221
   Insn 680: point = 221
   Insn 679: point = 222
   Insn 678: point = 223
   Insn 677: point = 224
   Insn 676: point = 225
   Insn 675: point = 227
   Insn 674: point = 228
   Insn 673: point = 230
  BB 89
   Insn 671: point = 231
   Insn 670: point = 231
  BB 87
   Insn 655: point = 231
   Insn 654: point = 231
  BB 86
   Insn 1076: point = 231
   Insn 649: point = 231
   Insn 648: point = 231
   Insn 647: point = 232
   Insn 646: point = 233
   Insn 645: point = 234
   Insn 644: point = 236
  BB 85
   Insn 642: point = 237
   Insn 641: point = 237
  BB 84
   Insn 639: point = 237
   Insn 638: point = 237
   Insn 637: point = 237
   Insn 636: point = 237
   Insn 635: point = 238
   Insn 634: point = 239
   Insn 633: point = 239
   Insn 632: point = 240
   Insn 631: point = 241
   Insn 630: point = 242
   Insn 629: point = 243
   Insn 628: point = 244
   Insn 627: point = 245
   Insn 626: point = 247
   Insn 625: point = 248
   Insn 624: point = 250
   Insn 623: point = 251
   Insn 622: point = 252
   Insn 621: point = 254
   Insn 620: point = 255
   Insn 619: point = 257
   Insn 618: point = 258
   Insn 617: point = 259
   Insn 616: point = 259
  BB 80
   Insn 550: point = 259
   Insn 549: point = 259
   Insn 548: point = 260
   Insn 547: point = 261
   Insn 546: point = 261
   Insn 545: point = 262
   Insn 544: point = 263
   Insn 543: point = 264
   Insn 542: point = 266
  BB 79
   Insn 540: point = 267
   Insn 539: point = 267
   Insn 538: point = 268
  BB 78
   Insn 535: point = 269
   Insn 534: point = 269
   Insn 533: point = 270
   Insn 532: point = 271
   Insn 531: point = 272
   Insn 530: point = 273
   Insn 529: point = 274
   Insn 528: point = 275
   Insn 527: point = 275
  BB 77
   Insn 524: point = 275
   Insn 523: point = 275
  BB 76
   Insn 521: point = 275
   Insn 520: point = 275
  BB 75
   Insn 518: point = 275
   Insn 517: point = 275
   Insn 516: point = 276
  BB 72
   Insn 1072: point = 277
   Insn 484: point = 277
  BB 74
   Insn 513: point = 277
   Insn 512: point = 277
   Insn 511: point = 278
   Insn 510: point = 279
   Insn 509: point = 280
   Insn 508: point = 282
  BB 73
   Insn 506: point = 283
   Insn 505: point = 283
   Insn 504: point = 284
   Insn 503: point = 286
   Insn 502: point = 288
   Insn 501: point = 289
   Insn 500: point = 289
   Insn 499: point = 290
   Insn 498: point = 291
   Insn 497: point = 292
   Insn 496: point = 293
   Insn 495: point = 294
   Insn 494: point = 295
   Insn 493: point = 296
   Insn 492: point = 298
   Insn 491: point = 299
   Insn 490: point = 300
   Insn 489: point = 302
  BB 71
   Insn 482: point = 303
   Insn 481: point = 303
   Insn 480: point = 304
  BB 70
   Insn 1070: point = 305
   Insn 475: point = 305
  BB 69
   Insn 473: point = 305
   Insn 472: point = 305
   Insn 471: point = 306
  BB 68
   Insn 468: point = 307
   Insn 467: point = 307
   Insn 466: point = 308
   Insn 465: point = 309
   Insn 464: point = 310
   Insn 463: point = 312
  BB 67
   Insn 461: point = 313
   Insn 460: point = 313
   Insn 459: point = 314
   Insn 458: point = 315
   Insn 457: point = 316
   Insn 456: point = 317
   Insn 455: point = 317
   Insn 454: point = 318
   Insn 453: point = 318
   Insn 452: point = 320
  BB 66
   Insn 450: point = 321
   Insn 449: point = 321
   Insn 448: point = 322
   Insn 447: point = 323
   Insn 446: point = 323
   Insn 445: point = 324
   Insn 444: point = 324
   Insn 443: point = 326
  BB 65
   Insn 441: point = 327
   Insn 440: point = 327
   Insn 439: point = 328
   Insn 438: point = 329
   Insn 437: point = 329
   Insn 436: point = 330
   Insn 435: point = 331
   Insn 434: point = 332
   Insn 433: point = 334
  BB 60
   Insn 1068: point = 335
   Insn 403: point = 335
   Insn 402: point = 335
   Insn 401: point = 336
   Insn 400: point = 337
   Insn 399: point = 338
   Insn 398: point = 339
   Insn 397: point = 341
   Insn 396: point = 342
  BB 58
   Insn 1066: point = 343
   Insn 388: point = 343
   Insn 387: point = 343
   Insn 386: point = 344
   Insn 385: point = 345
   Insn 384: point = 346
   Insn 383: point = 347
   Insn 382: point = 349
   Insn 381: point = 350
  BB 59
   Insn 394: point = 351
   Insn 393: point = 351
  BB 57
   Insn 379: point = 351
   Insn 378: point = 351
  BB 64
   Insn 430: point = 351
   Insn 429: point = 351
   Insn 428: point = 352
   Insn 427: point = 353
   Insn 426: point = 354
  BB 63
   Insn 424: point = 355
   Insn 423: point = 355
   Insn 422: point = 356
  BB 62
   Insn 419: point = 357
   Insn 418: point = 357
   Insn 417: point = 358
   Insn 416: point = 359
   Insn 415: point = 361
   Insn 414: point = 363
   Insn 1091: point = 365
	Hard reg 1 is preferable by r369 with profit 1
   Insn 413: point = 367
   Insn 1090: point = 367
   Insn 412: point = 368
  BB 61
   Insn 410: point = 369
   Insn 409: point = 369
   Insn 408: point = 370
  BB 56
   Insn 1064: point = 371
   Insn 373: point = 371
   Insn 372: point = 371
   Insn 371: point = 372
   Insn 370: point = 373
   Insn 369: point = 374
   Insn 368: point = 376
  BB 55
   Insn 366: point = 377
   Insn 365: point = 377
  BB 54
   Insn 363: point = 377
   Insn 362: point = 377
   Insn 361: point = 377
   Insn 360: point = 377
   Insn 359: point = 378
   Insn 358: point = 379
   Insn 357: point = 379
   Insn 356: point = 380
   Insn 355: point = 381
   Insn 354: point = 382
   Insn 353: point = 383
   Insn 352: point = 384
   Insn 351: point = 385
   Insn 350: point = 386
   Insn 349: point = 388
   Insn 348: point = 389
   Insn 347: point = 390
   Insn 346: point = 391
   Insn 345: point = 392
  BB 51
   Insn 1062: point = 393
   Insn 315: point = 393
  BB 50
   Insn 312: point = 393
   Insn 311: point = 393
  BB 49
   Insn 309: point = 393
   Insn 308: point = 393
   Insn 307: point = 394
  BB 47
   Insn 1060: point = 395
   Insn 298: point = 395
  BB 46
   Insn 295: point = 395
   Insn 294: point = 395
  BB 45
   Insn 292: point = 395
   Insn 291: point = 395
   Insn 290: point = 396
  BB 53
   Insn 342: point = 397
   Insn 341: point = 397
   Insn 340: point = 398
   Insn 339: point = 399
   Insn 338: point = 400
   Insn 337: point = 402
  BB 52
   Insn 335: point = 403
   Insn 334: point = 403
   Insn 333: point = 403
   Insn 332: point = 404
   Insn 331: point = 405
   Insn 330: point = 405
   Insn 329: point = 406
   Insn 328: point = 407
   Insn 327: point = 408
   Insn 326: point = 409
   Insn 325: point = 410
   Insn 324: point = 411
   Insn 323: point = 412
   Insn 322: point = 413
   Insn 321: point = 414
   Insn 320: point = 416
  BB 48
   Insn 305: point = 417
   Insn 304: point = 417
   Insn 303: point = 418
  BB 44
   Insn 288: point = 419
   Insn 287: point = 419
   Insn 286: point = 420
   Insn 285: point = 421
   Insn 284: point = 421
   Insn 283: point = 422
   Insn 282: point = 423
   Insn 281: point = 424
   Insn 280: point = 426
  BB 43
   Insn 277: point = 427
   Insn 276: point = 427
   Insn 275: point = 428
   Insn 274: point = 429
   Insn 273: point = 430
  BB 42
   Insn 271: point = 431
   Insn 270: point = 431
   Insn 269: point = 432
   Insn 268: point = 433
   Insn 267: point = 434
   Insn 266: point = 435
   Insn 265: point = 435
   Insn 264: point = 436
   Insn 263: point = 436
   Insn 262: point = 437
   Insn 261: point = 437
   Insn 260: point = 438
   Insn 259: point = 439
   Insn 258: point = 440
   Insn 257: point = 441
   Insn 256: point = 442
   Insn 255: point = 444
  BB 39
   Insn 1058: point = 445
   Insn 242: point = 445
   Insn 241: point = 445
   Insn 240: point = 446
  BB 37
   Insn 1056: point = 447
   Insn 232: point = 447
   Insn 231: point = 447
   Insn 230: point = 448
  BB 35
   Insn 1054: point = 449
   Insn 222: point = 449
   Insn 221: point = 449
   Insn 220: point = 450
  BB 33
   Insn 1052: point = 451
   Insn 212: point = 451
  BB 31
   Insn 1050: point = 451
   Insn 204: point = 451
  BB 29
   Insn 1048: point = 451
   Insn 196: point = 451
   Insn 195: point = 451
   Insn 194: point = 452
  BB 27
   Insn 1046: point = 453
   Insn 186: point = 453
   Insn 185: point = 453
   Insn 184: point = 454
  BB 25
   Insn 1044: point = 455
   Insn 176: point = 455
   Insn 175: point = 455
   Insn 174: point = 456
  BB 23
   Insn 1042: point = 457
   Insn 166: point = 457
   Insn 165: point = 457
   Insn 164: point = 458
  BB 21
   Insn 1040: point = 459
   Insn 156: point = 459
   Insn 155: point = 459
   Insn 154: point = 460
  BB 19
   Insn 1038: point = 461
   Insn 146: point = 461
   Insn 145: point = 461
   Insn 144: point = 462
  BB 17
   Insn 1036: point = 463
   Insn 136: point = 463
   Insn 135: point = 463
   Insn 134: point = 464
  BB 15
   Insn 1034: point = 465
   Insn 126: point = 465
   Insn 125: point = 465
   Insn 124: point = 466
  BB 13
   Insn 1032: point = 467
   Insn 116: point = 467
   Insn 115: point = 467
   Insn 114: point = 468
  BB 11
   Insn 1030: point = 469
   Insn 106: point = 469
   Insn 105: point = 469
   Insn 104: point = 470
  BB 9
   Insn 1028: point = 471
   Insn 96: point = 471
   Insn 95: point = 471
   Insn 94: point = 472
  BB 7
   Insn 1026: point = 473
   Insn 86: point = 473
   Insn 85: point = 473
   Insn 84: point = 474
   Insn 83: point = 475
   Insn 82: point = 476
   Insn 81: point = 478
   Insn 80: point = 480
   Insn 79: point = 481
   Insn 78: point = 483
   Insn 77: point = 485
  BB 5
   Insn 1024: point = 486
   Insn 69: point = 486
   Insn 68: point = 486
   Insn 67: point = 487
  BB 41
   Insn 252: point = 488
   Insn 251: point = 488
   Insn 250: point = 489
  BB 40
   Insn 248: point = 490
   Insn 247: point = 490
  BB 38
   Insn 238: point = 490
   Insn 237: point = 490
  BB 36
   Insn 228: point = 490
   Insn 227: point = 490
  BB 34
   Insn 218: point = 490
   Insn 217: point = 490
  BB 32
   Insn 210: point = 490
   Insn 209: point = 490
  BB 30
   Insn 202: point = 490
   Insn 201: point = 490
  BB 28
   Insn 192: point = 490
   Insn 191: point = 490
  BB 26
   Insn 182: point = 490
   Insn 181: point = 490
  BB 24
   Insn 172: point = 490
   Insn 171: point = 490
  BB 22
   Insn 162: point = 490
   Insn 161: point = 490
  BB 20
   Insn 152: point = 490
   Insn 151: point = 490
  BB 18
   Insn 142: point = 490
   Insn 141: point = 490
  BB 16
   Insn 132: point = 490
   Insn 131: point = 490
  BB 14
   Insn 122: point = 490
   Insn 121: point = 490
  BB 12
   Insn 112: point = 490
   Insn 111: point = 490
  BB 10
   Insn 102: point = 490
   Insn 101: point = 490
  BB 8
   Insn 92: point = 490
   Insn 91: point = 490
  BB 6
   Insn 75: point = 490
   Insn 74: point = 490
  BB 4
   Insn 65: point = 490
   Insn 64: point = 490
   Insn 63: point = 490
   Insn 62: point = 491
   Insn 61: point = 492
   Insn 60: point = 492
   Insn 59: point = 493
   Insn 58: point = 494
   Insn 57: point = 495
   Insn 56: point = 496
   Insn 55: point = 497
   Insn 54: point = 498
   Insn 53: point = 499
   Insn 52: point = 500
   Insn 51: point = 501
   Insn 50: point = 502
   Insn 49: point = 503
   Insn 48: point = 504
   Insn 47: point = 505
   Insn 46: point = 506
   Insn 45: point = 507
   Insn 44: point = 508
   Insn 43: point = 509
   Insn 42: point = 510
   Insn 41: point = 511
   Insn 40: point = 512
   Insn 39: point = 512
   Insn 38: point = 513
   Insn 37: point = 514
   Insn 36: point = 515
   Insn 35: point = 516
   Insn 34: point = 517
   Insn 33: point = 518
   Insn 32: point = 519
   Insn 31: point = 520
   Insn 30: point = 521
   Insn 29: point = 522
   Insn 28: point = 523
  BB 3
   Insn 25: point = 524
   Insn 24: point = 524
   Insn 23: point = 525
  BB 2
   Insn 21: point = 526
   Insn 20: point = 526
   Insn 19: point = 526
   Insn 18: point = 526
   Insn 17: point = 526
   Insn 16: point = 526
   Insn 15: point = 526
   Insn 14: point = 526
   Insn 13: point = 526
   Insn 12: point = 526
   Insn 11: point = 526
   Insn 10: point = 526
   Insn 9: point = 526
   Insn 8: point = 526
   Insn 5: point = 526
   Insn 3: point = 528
   Insn 2: point = 528
  BB 104
   Insn 831: point = 528
  BB 103
   Insn 829: point = 528
   Insn 828: point = 528
   Insn 826: point = 529
   Insn 825: point = 531
   Insn 824: point = 533
   Insn 823: point = 535
   Insn 1094: point = 537
   Insn 822: point = 538
   Insn 821: point = 540
   Insn 820: point = 542
   Insn 819: point = 543
   Insn 818: point = 545
  BB 101
   Insn 1086: point = 546
   Insn 779: point = 546
  BB 102
   Insn 815: point = 546
   Insn 814: point = 546
   Insn 813: point = 547
   Insn 812: point = 549
   Insn 811: point = 551
   Insn 810: point = 553
   Insn 809: point = 555
   Insn 808: point = 556
   Insn 807: point = 558
   Insn 806: point = 560
   Insn 805: point = 561
   Insn 804: point = 563
   Insn 803: point = 565
   Insn 802: point = 567
   Insn 801: point = 568
   Insn 800: point = 570
   Insn 799: point = 572
   Insn 798: point = 573
   Insn 797: point = 574
   Insn 796: point = 576
   Insn 795: point = 578
   Insn 794: point = 580
   Insn 793: point = 582
   Insn 792: point = 583
   Insn 791: point = 585
   Insn 790: point = 587
   Insn 789: point = 588
   Insn 788: point = 590
   Insn 787: point = 592
   Insn 786: point = 594
   Insn 785: point = 595
   Insn 784: point = 597
   Insn 783: point = 599
  BB 123
   Insn 967: point = 600
  BB 122
   Insn 964: point = 600
   Insn 963: point = 600
   Insn 962: point = 601
   Insn 961: point = 603
   Insn 960: point = 605
  BB 121
   Insn 958: point = 606
   Insn 957: point = 606
   Insn 956: point = 607
   Insn 955: point = 609
   Insn 954: point = 611
 r59: [490..491]
 r60: [484..485]
 r61: [482..483]
 r62: [479..481]
 r63: [477..478]
 r64: [474..476]
 r65: [443..444]
 r66: [438..442]
 r67: [433..434]
 r68: [431..432]
 r69: [425..426]
 r70: [422..424]
 r71: [419..420]
 r72: [395..396]
 r73: [417..418]
 r74: [393..394]
 r75: [415..416]
 r76: [409..414]
 r77: [405..413]
 r78: [403..404]
 r79: [381..392]
 r80: [377..378]
 r81: [369..370]
 r82: [364..368]
 r83: [357..359]
 r84: [357..358]
 r85: [355..356]
 r86: [352..354]
 r87: [327..328]
 r88: [321..322]
 r89: [315..316]
 r90: [313..314]
 r91: [305..306]
 r92: [303..304]
 r93: [301..302]
 r94: [293..300]
 r95: [289..299]
 r96: [287..288]
 r97: [283..284]
 r98: [275..276]
 r99: [267..268]
 r100: [259..260]
 r101: [157..158]
 r102: [155..156]
 r103: [153..154]
 r104: [241..258]
 r105: [237..238]
 r106: [139..140]
 r107: [131..132]
 r108: [125..126]
 r109: [121..122]
 r110: [119..120]
 r111: [117..118]
 r112: [115..116]
 r113: [123..124]
 r114: [113..114]
 r115: [103..112]
 r116: [87..88]
 r117: [528..543]
 r118: [530..531]
 r119: [528..529]
 r120: [589..595]
 r121: [591..592]
 r122: [589..590]
 r123: [573..588]
 r124: [577..583]
 r125: [579..580]
 r126: [577..578]
 r127: [575..576]
 r128: [573..574]
 r129: [562..568]
 r130: [564..565]
 r131: [562..563]
 r132: [546..561]
 r133: [550..556]
 r134: [552..553]
 r135: [550..551]
 r136: [548..549]
 r137: [546..547]
 r138: [85..86]
 r139: [73..74]
 r140: [71..72]
 r141: [58..70]
 r142: [55..56]
 r143: [30..50]
 r144: [27..28]
 r145: [606..607]
 r146: [600..601]
 r147: [21..22]
 r148: [19..20]
 r149: [17..18]
 r150: [15..16]
 r151: [13..14]
 r152: [11..12]
 r153: [9..10]
 r154: [7..8]
 r155: [5..6]
 r156: [3..4]
 r157: [1..2]
 r158: [524..525]
 r159: [517..523]
 r160: [516..522]
 r161: [515..521]
 r162: [514..520]
 r163: [513..519]
 r164: [512..518]
 r165: [497..511]
 r166: [496..510]
 r167: [495..509]
 r168: [494..508]
 r169: [493..507]
 r170: [492..506]
 r171: [504..505]
 r172: [502..503]
 r173: [500..501]
 r174: [498..499]
 r175: [486..487]
 r176: [479..480]
 r177: [473..475]
 r178: [471..472]
 r179: [469..470]
 r180: [467..468]
 r181: [465..466]
 r182: [463..464]
 r183: [461..462]
 r184: [459..460]
 r185: [457..458]
 r186: [455..456]
 r187: [453..454]
 r188: [451..452]
 r189: [449..450]
 r190: [447..448]
 r191: [445..446]
 r192: [488..489]
 r193: [439..441]
 r194: [437..440]
 r195: [435..436]
 r196: [428..430]
 r197: [427..429]
 r198: [421..423]
 r199: [408..412]
 r200: [407..411]
 r201: [406..410]
 r202: [401..402]
 r203: [398..400]
 r204: [397..399]
 r205: [384..391]
 r206: [383..390]
 r207: [382..389]
 r208: [387..388]
 r209: [380..386]
 r210: [379..385]
 r211: [375..376]
 r212: [372..374]
 r213: [371..373]
 r214: [345..350]
 r215: [348..349]
 r216: [344..347]
 r217: [343..346]
 r218: [337..342]
 r219: [340..341]
 r220: [336..339]
 r221: [335..338]
 r222: [364..365]
 r223: [362..363]
 r224: [360..361]
 r225: [351..353]
 r226: [333..334]
 r227: [330..332]
 r228: [329..331]
 r229: [325..326]
 r230: [323..324]
 r231: [319..320]
 r232: [317..318]
 r233: [311..312]
 r234: [308..310]
 r235: [307..309]
 r236: [297..298]
 r237: [292..296]
 r238: [291..295]
 r239: [290..294]
 r240: [285..286]
 r241: [281..282]
 r242: [278..280]
 r243: [277..279]
 r244: [271..274]
 r245: [270..273]
 r246: [269..272]
 r247: [265..266]
 r248: [262..264]
 r249: [261..263]
 r250: [197..198]
 r251: [195..196]
 r252: [193..194]
 r253: [191..192]
 r254: [189..190]
 r255: [187..188]
 r256: [185..186]
 r257: [183..184]
 r258: [181..182]
 r259: [179..180]
 r260: [177..178]
 r261: [175..176]
 r262: [171..174]
 r263: [167..173]
 r264: [169..172]
 r265: [165..166]
 r266: [163..164]
 r267: [161..162]
 r268: [159..160]
 r269: [151..152]
 r270: [143..150]
 r271: [148..149]
 r272: [142..147]
 r273: [145..146]
 r274: [141..144]
 r275: [256..257]
 r276: [244..255]
 r277: [253..254]
 r278: [243..252]
 r279: [242..251]
 r280: [249..250]
 r281: [240..248]
 r282: [246..247]
 r283: [239..245]
 r284: [235..236]
 r285: [232..234]
 r286: [231..233]
 r287: [219..220]
 r288: [213..218]
 r289: [216..217]
 r290: [212..215]
 r291: [211..214]
 r292: [229..230]
 r293: [223..228]
 r294: [226..227]
 r295: [222..225]
 r296: [221..224]
 r297: [209..210]
 r298: [201..208]
 r299: [206..207]
 r300: [200..205]
 r301: [203..204]
 r302: [199..202]
 r303: [137..138]
 r304: [134..136]
 r305: [133..135]
 r306: [129..130]
 r307: [127..128]
 r308: [94..111]
 r309: [93..110]
 r310: [92..109]
 r311: [91..108]
 r312: [90..107]
 r313: [89..106]
 r314: [104..105]
 r315: [101..102]
 r316: [99..100]
 r317: [97..98]
 r318: [95..96]
 r319: [596..597]
 r320: [598..599]
 r321: [593..594]
 r322: [584..585]
 r323: [586..587]
 r324: [581..582]
 r325: [569..570]
 r326: [571..572]
 r327: [566..567]
 r328: [557..558]
 r329: [559..560]
 r330: [554..555]
 r331: [544..545]
 r332: [539..540]
 r333: [541..542]
 r334: [536..538]
 r335: [534..535]
 r336: [532..533]
 r337: [79..84]
 r338: [78..83]
 r339: [77..82]
 r340: [76..81]
 r341: [75..80]
 r342: [61..69]
 r343: [60..68]
 r344: [59..67]
 r345: [65..66]
 r346: [57..64]
 r347: [62..63]
 r348: [53..54]
 r349: [51..52]
 r350: [48..49]
 r351: [33..47]
 r352: [45..46]
 r353: [32..44]
 r354: [42..43]
 r355: [31..41]
 r356: [39..40]
 r357: [29..38]
 r358: [36..37]
 r359: [34..35]
 r360: [25..26]
 r361: [23..24]
 r362: [608..609]
 r363: [610..611]
 r364: [602..603]
 r365: [604..605]
 r367: [526..527]
 r368: [0..0]
 r369: [366..367]
 r370: [167..170]
 r371: [167..168]
 r372: [536..537]
Compressing live ranges: from 612 to 443 - 72%
Ranges after the compression:
 r59: [351..352]
 r60: [345..346]
 r61: [343..344]
 r62: [341..342]
 r63: [339..340]
 r64: [337..338]
 r65: [307..308]
 r66: [305..306]
 r67: [301..302]
 r68: [299..300]
 r69: [295..296]
 r70: [293..294]
 r71: [291..292]
 r72: [277..278]
 r73: [289..290]
 r74: [275..276]
 r75: [287..288]
 r76: [285..286]
 r77: [285..286]
 r78: [283..284]
 r79: [271..274]
 r80: [269..270]
 r81: [263..264]
 r82: [259..262]
 r83: [253..254]
 r84: [253..254]
 r85: [251..252]
 r86: [249..250]
 r87: [235..236]
 r88: [229..230]
 r89: [223..224]
 r90: [221..222]
 r91: [215..216]
 r92: [213..214]
 r93: [211..212]
 r94: [207..210]
 r95: [207..210]
 r96: [205..206]
 r97: [201..202]
 r98: [195..196]
 r99: [191..192]
 r100: [185..186]
 r101: [109..110]
 r102: [107..108]
 r103: [105..106]
 r104: [175..184]
 r105: [173..174]
 r106: [95..96]
 r107: [89..90]
 r108: [83..84]
 r109: [79..80]
 r110: [77..78]
 r111: [75..76]
 r112: [73..74]
 r113: [81..82]
 r114: [71..72]
 r115: [69..70]
 r116: [59..60]
 r117: [367..380]
 r118: [369..370]
 r119: [367..368]
 r120: [421..426]
 r121: [423..424]
 r122: [421..422]
 r123: [407..420]
 r124: [411..416]
 r125: [413..414]
 r126: [411..412]
 r127: [409..410]
 r128: [407..408]
 r129: [397..402]
 r130: [399..400]
 r131: [397..398]
 r132: [383..396]
 r133: [387..392]
 r134: [389..390]
 r135: [387..388]
 r136: [385..386]
 r137: [383..384]
 r138: [57..58]
 r139: [53..54]
 r140: [51..52]
 r141: [47..50]
 r142: [45..46]
 r143: [29..40]
 r144: [27..28]
 r145: [437..438]
 r146: [431..432]
 r147: [21..22]
 r148: [19..20]
 r149: [17..18]
 r150: [15..16]
 r151: [13..14]
 r152: [11..12]
 r153: [9..10]
 r154: [7..8]
 r155: [5..6]
 r156: [3..4]
 r157: [1..2]
 r158: [363..364]
 r159: [361..362]
 r160: [361..362]
 r161: [361..362]
 r162: [361..362]
 r163: [361..362]
 r164: [361..362]
 r165: [353..360]
 r166: [353..360]
 r167: [353..360]
 r168: [353..360]
 r169: [353..360]
 r170: [353..360]
 r171: [359..360]
 r172: [357..358]
 r173: [355..356]
 r174: [353..354]
 r175: [347..348]
 r176: [341..342]
 r177: [337..338]
 r178: [335..336]
 r179: [333..334]
 r180: [331..332]
 r181: [329..330]
 r182: [327..328]
 r183: [325..326]
 r184: [323..324]
 r185: [321..322]
 r186: [319..320]
 r187: [317..318]
 r188: [315..316]
 r189: [313..314]
 r190: [311..312]
 r191: [309..310]
 r192: [349..350]
 r193: [305..306]
 r194: [305..306]
 r195: [303..304]
 r196: [297..298]
 r197: [297..298]
 r198: [293..294]
 r199: [285..286]
 r200: [285..286]
 r201: [285..286]
 r202: [281..282]
 r203: [279..280]
 r204: [279..280]
 r205: [271..274]
 r206: [271..274]
 r207: [271..274]
 r208: [273..274]
 r209: [271..272]
 r210: [271..272]
 r211: [267..268]
 r212: [265..266]
 r213: [265..266]
 r214: [245..248]
 r215: [247..248]
 r216: [245..246]
 r217: [245..246]
 r218: [241..244]
 r219: [243..244]
 r220: [241..242]
 r221: [241..242]
 r222: [259..260]
 r223: [257..258]
 r224: [255..256]
 r225: [249..250]
 r226: [239..240]
 r227: [237..238]
 r228: [237..238]
 r229: [233..234]
 r230: [231..232]
 r231: [227..228]
 r232: [225..226]
 r233: [219..220]
 r234: [217..218]
 r235: [217..218]
 r236: [209..210]
 r237: [207..208]
 r238: [207..208]
 r239: [207..208]
 r240: [203..204]
 r241: [199..200]
 r242: [197..198]
 r243: [197..198]
 r244: [193..194]
 r245: [193..194]
 r246: [193..194]
 r247: [189..190]
 r248: [187..188]
 r249: [187..188]
 r250: [147..148]
 r251: [145..146]
 r252: [143..144]
 r253: [141..142]
 r254: [139..140]
 r255: [137..138]
 r256: [135..136]
 r257: [133..134]
 r258: [131..132]
 r259: [129..130]
 r260: [127..128]
 r261: [125..126]
 r262: [123..124]
 r263: [119..124]
 r264: [121..124]
 r265: [117..118]
 r266: [115..116]
 r267: [113..114]
 r268: [111..112]
 r269: [103..104]
 r270: [97..102]
 r271: [101..102]
 r272: [97..100]
 r273: [99..100]
 r274: [97..98]
 r275: [183..184]
 r276: [175..182]
 r277: [181..182]
 r278: [175..180]
 r279: [175..180]
 r280: [179..180]
 r281: [175..178]
 r282: [177..178]
 r283: [175..176]
 r284: [171..172]
 r285: [169..170]
 r286: [169..170]
 r287: [161..162]
 r288: [157..160]
 r289: [159..160]
 r290: [157..158]
 r291: [157..158]
 r292: [167..168]
 r293: [163..166]
 r294: [165..166]
 r295: [163..164]
 r296: [163..164]
 r297: [155..156]
 r298: [149..154]
 r299: [153..154]
 r300: [149..152]
 r301: [151..152]
 r302: [149..150]
 r303: [93..94]
 r304: [91..92]
 r305: [91..92]
 r306: [87..88]
 r307: [85..86]
 r308: [61..70]
 r309: [61..70]
 r310: [61..70]
 r311: [61..70]
 r312: [61..70]
 r313: [61..70]
 r314: [69..70]
 r315: [67..68]
 r316: [65..66]
 r317: [63..64]
 r318: [61..62]
 r319: [427..428]
 r320: [429..430]
 r321: [425..426]
 r322: [417..418]
 r323: [419..420]
 r324: [415..416]
 r325: [403..404]
 r326: [405..406]
 r327: [401..402]
 r328: [393..394]
 r329: [395..396]
 r330: [391..392]
 r331: [381..382]
 r332: [377..378]
 r333: [379..380]
 r334: [375..376]
 r335: [373..374]
 r336: [371..372]
 r337: [55..56]
 r338: [55..56]
 r339: [55..56]
 r340: [55..56]
 r341: [55..56]
 r342: [47..50]
 r343: [47..50]
 r344: [47..50]
 r345: [49..50]
 r346: [47..48]
 r347: [47..48]
 r348: [43..44]
 r349: [41..42]
 r350: [39..40]
 r351: [29..38]
 r352: [37..38]
 r353: [29..36]
 r354: [35..36]
 r355: [29..34]
 r356: [33..34]
 r357: [29..32]
 r358: [31..32]
 r359: [29..30]
 r360: [25..26]
 r361: [23..24]
 r362: [439..440]
 r363: [441..442]
 r364: [433..434]
 r365: [435..436]
 r367: [365..366]
 r368: [0..0]
 r369: [261..262]
 r370: [119..122]
 r371: [119..120]
 r372: [375..376]
	 Assigning to 372 (cl=GENERAL_REGS, orig=372, freq=2, tfirst=372, tfreq=2)...
	   Assign 3 to reload r372 (freq=2)

********** Undoing inheritance #2: **********


********** Local #3: **********

New elimination table:
Can't eliminate 16 to 7 (offset=3488, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=3456, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 62
changing reg in insn 63
changing reg in insn 77
changing reg in insn 78
changing reg in insn 78
changing reg in insn 79
changing reg in insn 79
changing reg in insn 81
changing reg in insn 81
changing reg in insn 82
changing reg in insn 82
changing reg in insn 84
changing reg in insn 255
changing reg in insn 256
changing reg in insn 256
changing reg in insn 260
changing reg in insn 267
changing reg in insn 268
changing reg in insn 269
changing reg in insn 270
changing reg in insn 280
changing reg in insn 281
changing reg in insn 281
changing reg in insn 283
changing reg in insn 286
changing reg in insn 287
changing reg in insn 290
changing reg in insn 291
changing reg in insn 303
changing reg in insn 304
changing reg in insn 307
changing reg in insn 308
changing reg in insn 320
changing reg in insn 321
changing reg in insn 321
changing reg in insn 326
changing reg in insn 322
changing reg in insn 330
changing reg in insn 332
changing reg in insn 333
changing reg in insn 345
changing reg in insn 355
changing reg in insn 359
changing reg in insn 360
changing reg in insn 408
changing reg in insn 409
changing reg in insn 412
changing reg in insn 416
changing reg in insn 418
changing reg in insn 417
changing reg in insn 418
changing reg in insn 422
changing reg in insn 423
changing reg in insn 426
changing reg in insn 428
changing reg in insn 439
changing reg in insn 440
changing reg in insn 448
changing reg in insn 449
changing reg in insn 457
changing reg in insn 458
changing reg in insn 459
changing reg in insn 460
changing reg in insn 471
changing reg in insn 472
changing reg in insn 480
changing reg in insn 481
changing reg in insn 489
changing reg in insn 490
changing reg in insn 490
changing reg in insn 496
changing reg in insn 491
changing reg in insn 500
changing reg in insn 502
changing reg in insn 503
changing reg in insn 504
changing reg in insn 505
changing reg in insn 516
changing reg in insn 517
changing reg in insn 538
changing reg in insn 539
changing reg in insn 548
changing reg in insn 549
changing reg in insn 588
changing reg in insn 589
changing reg in insn 590
changing reg in insn 591
changing reg in insn 592
changing reg in insn 593
changing reg in insn 618
changing reg in insn 631
changing reg in insn 635
changing reg in insn 636
changing reg in insn 700
changing reg in insn 701
changing reg in insn 715
changing reg in insn 716
changing reg in insn 724
changing reg in insn 725
changing reg in insn 728
changing reg in insn 729
changing reg in insn 729
changing reg in insn 730
changing reg in insn 738
changing reg in insn 739
changing reg in insn 739
changing reg in insn 740
changing reg in insn 745
changing reg in insn 746
changing reg in insn 749
changing reg in insn 750
changing reg in insn 750
changing reg in insn 759
changing reg in insn 834
changing reg in insn 836
changing reg in insn 819
changing reg in insn 828
changing reg in insn 825
changing reg in insn 826
changing reg in insn 826
changing reg in insn 828
changing reg in insn 785
changing reg in insn 787
changing reg in insn 788
changing reg in insn 788
changing reg in insn 789
changing reg in insn 798
changing reg in insn 792
changing reg in insn 796
changing reg in insn 794
changing reg in insn 795
changing reg in insn 795
changing reg in insn 796
changing reg in insn 796
changing reg in insn 797
changing reg in insn 797
changing reg in insn 798
changing reg in insn 801
changing reg in insn 803
changing reg in insn 804
changing reg in insn 804
changing reg in insn 805
changing reg in insn 814
changing reg in insn 808
changing reg in insn 812
changing reg in insn 810
changing reg in insn 811
changing reg in insn 811
changing reg in insn 812
changing reg in insn 812
changing reg in insn 813
changing reg in insn 813
changing reg in insn 814
changing reg in insn 839
changing reg in insn 840
changing reg in insn 860
changing reg in insn 861
changing reg in insn 868
changing reg in insn 869
changing reg in insn 883
changing reg in insn 895
changing reg in insn 898
changing reg in insn 899
changing reg in insn 917
changing reg in insn 933
changing reg in insn 936
changing reg in insn 937
changing reg in insn 956
changing reg in insn 957
changing reg in insn 962
changing reg in insn 963
changing reg in insn 974
changing reg in insn 975
changing reg in insn 977
changing reg in insn 978
changing reg in insn 980
changing reg in insn 981
changing reg in insn 983
changing reg in insn 984
changing reg in insn 986
changing reg in insn 987
changing reg in insn 990
changing reg in insn 991
changing reg in insn 993
changing reg in insn 994
changing reg in insn 996
changing reg in insn 997
changing reg in insn 999
changing reg in insn 1000
changing reg in insn 1004
changing reg in insn 1007
changing reg in insn 1007
changing reg in insn 1011
changing reg in insn 23
changing reg in insn 24
changing reg in insn 28
changing reg in insn 34
changing reg in insn 29
changing reg in insn 35
changing reg in insn 30
changing reg in insn 36
changing reg in insn 31
changing reg in insn 37
changing reg in insn 32
changing reg in insn 38
changing reg in insn 33
changing reg in insn 39
changing reg in insn 41
changing reg in insn 55
changing reg in insn 42
changing reg in insn 56
changing reg in insn 43
changing reg in insn 57
changing reg in insn 44
changing reg in insn 58
changing reg in insn 45
changing reg in insn 59
changing reg in insn 46
changing reg in insn 60
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 51
changing reg in insn 52
changing reg in insn 53
changing reg in insn 54
changing reg in insn 67
changing reg in insn 68
changing reg in insn 80
changing reg in insn 83
changing reg in insn 85
changing reg in insn 94
changing reg in insn 95
changing reg in insn 104
changing reg in insn 105
changing reg in insn 114
changing reg in insn 115
changing reg in insn 124
changing reg in insn 125
changing reg in insn 134
changing reg in insn 135
changing reg in insn 144
changing reg in insn 145
changing reg in insn 154
changing reg in insn 155
changing reg in insn 164
changing reg in insn 165
changing reg in insn 174
changing reg in insn 175
changing reg in insn 184
changing reg in insn 185
changing reg in insn 194
changing reg in insn 195
changing reg in insn 220
changing reg in insn 221
changing reg in insn 230
changing reg in insn 231
changing reg in insn 240
changing reg in insn 241
changing reg in insn 250
changing reg in insn 251
changing reg in insn 257
changing reg in insn 259
changing reg in insn 258
changing reg in insn 261
changing reg in insn 263
changing reg in insn 265
changing reg in insn 273
changing reg in insn 275
changing reg in insn 274
changing reg in insn 276
changing reg in insn 282
changing reg in insn 284
changing reg in insn 323
changing reg in insn 327
changing reg in insn 324
changing reg in insn 328
changing reg in insn 325
changing reg in insn 329
changing reg in insn 337
changing reg in insn 338
changing reg in insn 338
changing reg in insn 340
changing reg in insn 339
changing reg in insn 341
changing reg in insn 346
changing reg in insn 352
changing reg in insn 347
changing reg in insn 353
changing reg in insn 348
changing reg in insn 354
changing reg in insn 349
changing reg in insn 350
changing reg in insn 350
changing reg in insn 356
changing reg in insn 351
changing reg in insn 357
changing reg in insn 368
changing reg in insn 369
changing reg in insn 369
changing reg in insn 371
changing reg in insn 370
changing reg in insn 372
changing reg in insn 381
changing reg in insn 385
changing reg in insn 382
changing reg in insn 383
changing reg in insn 383
changing reg in insn 386
changing reg in insn 384
changing reg in insn 387
changing reg in insn 396
changing reg in insn 400
changing reg in insn 397
changing reg in insn 398
changing reg in insn 398
changing reg in insn 401
changing reg in insn 399
changing reg in insn 402
changing reg in insn 414
changing reg in insn 415
changing reg in insn 415
changing reg in insn 416
changing reg in insn 427
changing reg in insn 429
changing reg in insn 433
changing reg in insn 434
changing reg in insn 434
changing reg in insn 436
changing reg in insn 435
changing reg in insn 437
changing reg in insn 443
changing reg in insn 444
changing reg in insn 444
changing reg in insn 446
changing reg in insn 452
changing reg in insn 453
changing reg in insn 453
changing reg in insn 455
changing reg in insn 463
changing reg in insn 464
changing reg in insn 464
changing reg in insn 466
changing reg in insn 465
changing reg in insn 467
changing reg in insn 492
changing reg in insn 493
changing reg in insn 493
changing reg in insn 497
changing reg in insn 494
changing reg in insn 498
changing reg in insn 495
changing reg in insn 499
changing reg in insn 503
changing reg in insn 508
changing reg in insn 509
changing reg in insn 509
changing reg in insn 511
changing reg in insn 510
changing reg in insn 512
changing reg in insn 529
changing reg in insn 532
changing reg in insn 530
changing reg in insn 533
changing reg in insn 531
changing reg in insn 534
changing reg in insn 542
changing reg in insn 543
changing reg in insn 543
changing reg in insn 545
changing reg in insn 544
changing reg in insn 546
changing reg in insn 552
changing reg in insn 553
changing reg in insn 554
changing reg in insn 555
changing reg in insn 556
changing reg in insn 557
changing reg in insn 558
changing reg in insn 559
changing reg in insn 560
changing reg in insn 561
changing reg in insn 562
changing reg in insn 563
changing reg in insn 564
changing reg in insn 565
changing reg in insn 566
changing reg in insn 567
changing reg in insn 568
changing reg in insn 569
changing reg in insn 570
changing reg in insn 571
changing reg in insn 572
changing reg in insn 573
changing reg in insn 574
changing reg in insn 575
changing reg in insn 576
changing reg in insn 579
changing reg in insn 577
changing reg in insn 579
changing reg in insn 579
changing reg in insn 578
changing reg in insn 580
changing reg in insn 581
changing reg in insn 582
changing reg in insn 583
changing reg in insn 584
changing reg in insn 585
changing reg in insn 586
changing reg in insn 587
changing reg in insn 602
changing reg in insn 603
changing reg in insn 603
changing reg in insn 608
changing reg in insn 604
changing reg in insn 605
changing reg in insn 605
changing reg in insn 609
changing reg in insn 606
changing reg in insn 607
changing reg in insn 607
changing reg in insn 610
changing reg in insn 619
changing reg in insn 620
changing reg in insn 620
changing reg in insn 628
changing reg in insn 621
changing reg in insn 622
changing reg in insn 622
changing reg in insn 629
changing reg in insn 623
changing reg in insn 630
changing reg in insn 624
changing reg in insn 625
changing reg in insn 625
changing reg in insn 632
changing reg in insn 626
changing reg in insn 627
changing reg in insn 627
changing reg in insn 633
changing reg in insn 644
changing reg in insn 645
changing reg in insn 645
changing reg in insn 647
changing reg in insn 646
changing reg in insn 648
changing reg in insn 657
changing reg in insn 658
changing reg in insn 658
changing reg in insn 662
changing reg in insn 659
changing reg in insn 660
changing reg in insn 660
changing reg in insn 663
changing reg in insn 661
changing reg in insn 664
changing reg in insn 673
changing reg in insn 674
changing reg in insn 674
changing reg in insn 678
changing reg in insn 675
changing reg in insn 676
changing reg in insn 676
changing reg in insn 679
changing reg in insn 677
changing reg in insn 680
changing reg in insn 686
changing reg in insn 687
changing reg in insn 687
changing reg in insn 692
changing reg in insn 688
changing reg in insn 689
changing reg in insn 689
changing reg in insn 693
changing reg in insn 690
changing reg in insn 691
changing reg in insn 691
changing reg in insn 694
changing reg in insn 709
changing reg in insn 710
changing reg in insn 710
changing reg in insn 712
changing reg in insn 711
changing reg in insn 713
changing reg in insn 719
changing reg in insn 720
changing reg in insn 720
changing reg in insn 722
changing reg in insn 751
changing reg in insn 768
changing reg in insn 752
changing reg in insn 769
changing reg in insn 753
changing reg in insn 770
changing reg in insn 754
changing reg in insn 771
changing reg in insn 755
changing reg in insn 772
changing reg in insn 756
changing reg in insn 773
changing reg in insn 757
changing reg in insn 758
changing reg in insn 760
changing reg in insn 761
changing reg in insn 762
changing reg in insn 763
changing reg in insn 764
changing reg in insn 765
changing reg in insn 766
changing reg in insn 767
changing reg in insn 784
changing reg in insn 785
changing reg in insn 783
changing reg in insn 784
changing reg in insn 786
changing reg in insn 787
changing reg in insn 791
changing reg in insn 792
changing reg in insn 790
changing reg in insn 791
changing reg in insn 793
changing reg in insn 794
changing reg in insn 800
changing reg in insn 801
changing reg in insn 799
changing reg in insn 800
changing reg in insn 802
changing reg in insn 803
changing reg in insn 807
changing reg in insn 808
changing reg in insn 806
changing reg in insn 807
changing reg in insn 809
changing reg in insn 810
changing reg in insn 818
changing reg in insn 819
changing reg in insn 821
changing reg in insn 822
changing reg in insn 820
changing reg in insn 821
changing reg in insn 822
changing reg in insn 823
changing reg in insn 824
changing reg in insn 824
changing reg in insn 825
changing reg in insn 847
changing reg in insn 852
changing reg in insn 848
changing reg in insn 853
changing reg in insn 849
changing reg in insn 854
changing reg in insn 850
changing reg in insn 855
changing reg in insn 851
changing reg in insn 856
changing reg in insn 884
changing reg in insn 891
changing reg in insn 885
changing reg in insn 893
changing reg in insn 886
changing reg in insn 894
changing reg in insn 887
changing reg in insn 888
changing reg in insn 888
changing reg in insn 896
changing reg in insn 889
changing reg in insn 890
changing reg in insn 902
changing reg in insn 903
changing reg in insn 903
changing reg in insn 904
changing reg in insn 918
changing reg in insn 919
changing reg in insn 919
changing reg in insn 929
changing reg in insn 920
changing reg in insn 921
changing reg in insn 921
changing reg in insn 931
changing reg in insn 922
changing reg in insn 923
changing reg in insn 923
changing reg in insn 932
changing reg in insn 924
changing reg in insn 925
changing reg in insn 925
changing reg in insn 934
changing reg in insn 926
changing reg in insn 927
changing reg in insn 927
changing reg in insn 928
changing reg in insn 940
changing reg in insn 941
changing reg in insn 941
changing reg in insn 942
changing reg in insn 955
changing reg in insn 956
changing reg in insn 954
changing reg in insn 955
changing reg in insn 961
changing reg in insn 962
changing reg in insn 960
changing reg in insn 961
changing reg in insn 5
changing reg in insn 1014
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 61.
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 96.
verify found no changes in insn with uid = 106.
verify found no changes in insn with uid = 116.
verify found no changes in insn with uid = 126.
verify found no changes in insn with uid = 136.
verify found no changes in insn with uid = 146.
verify found no changes in insn with uid = 156.
verify found no changes in insn with uid = 166.
verify found no changes in insn with uid = 176.
verify found no changes in insn with uid = 186.
verify found no changes in insn with uid = 196.
verify found no changes in insn with uid = 222.
verify found no changes in insn with uid = 232.
verify found no changes in insn with uid = 242.
verify found no changes in insn with uid = 252.
verify found no changes in insn with uid = 262.
verify found no changes in insn with uid = 266.
verify found no changes in insn with uid = 277.
verify found no changes in insn with uid = 285.
verify found no changes in insn with uid = 295.
verify found no changes in insn with uid = 312.
verify found no changes in insn with uid = 331.
verify found no changes in insn with uid = 342.
verify found no changes in insn with uid = 358.
verify found no changes in insn with uid = 373.
verify found no changes in insn with uid = 388.
verify found no changes in insn with uid = 403.
verify found no changes in insn with uid = 430.
verify found no changes in insn with uid = 438.
verify found no changes in insn with uid = 447.
verify found no changes in insn with uid = 456.
verify found no changes in insn with uid = 468.
verify found no changes in insn with uid = 501.
verify found no changes in insn with uid = 513.
verify found no changes in insn with uid = 528.
verify found no changes in insn with uid = 535.
verify found no changes in insn with uid = 547.
verify found no changes in insn with uid = 601.
verify found no changes in insn with uid = 611.
verify found no changes in insn with uid = 617.
verify found no changes in insn with uid = 634.
verify found no changes in insn with uid = 649.
verify found no changes in insn with uid = 665.
verify found no changes in insn with uid = 681.
verify found no changes in insn with uid = 685.
verify found no changes in insn with uid = 695.
verify found no changes in insn with uid = 705.
verify found no changes in insn with uid = 714.
verify found no changes in insn with uid = 723.
verify found no changes in insn with uid = 774.
verify found no changes in insn with uid = 844.
verify found no changes in insn with uid = 857.
verify found no changes in insn with uid = 859.
verify found no changes in insn with uid = 865.
verify found no changes in insn with uid = 873.
verify found no changes in insn with uid = 897.
verify found no changes in insn with uid = 907.
verify found no changes in insn with uid = 935.
verify found no changes in insn with uid = 945.
verify found no changes in insn with uid = 949.
verify found no changes in insn with uid = 964.
verify found no changes in insn with uid = 976.
verify found no changes in insn with uid = 979.
verify found no changes in insn with uid = 982.
verify found no changes in insn with uid = 985.
verify found no changes in insn with uid = 992.
verify found no changes in insn with uid = 995.
verify found no changes in insn with uid = 998.
verify found no changes in insn with uid = 1001.
verify found no changes in insn with uid = 1016.


int main(int, char**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9] 39[r10]
;;  ref usage 	r0={265d,202u} r1={151d,75u,1e} r2={113d,38u} r3={2d,1u} r4={127d,52u} r5={169d,94u} r6={1d,442u} r7={1d,228u} r8={75d} r9={75d} r10={75d} r11={75d} r12={75d} r13={75d} r14={75d} r15={75d} r17={330d,69u} r18={75d} r19={75d} r20={1d,1u,11e} r21={76d} r22={76d} r23={76d} r24={76d} r25={76d} r26={76d} r27={76d} r28={76d} r29={75d} r30={75d} r31={75d} r32={75d} r33={75d} r34={75d} r35={75d} r36={75d} r37={93d,17u} r38={86d,10u} r39={76d,1u} r40={75d} r45={75d} r46={75d} r47={75d} r48={75d} r49={75d} r50={75d} r51={75d} r52={75d} 
;;    total ref usage 5290{4048d,1230u,12e} in 790{715 regular + 75 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3412 [0xfffffffffffff2ac])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) sim2fitman.cpp:30 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ argc ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3424 [0xfffffffffffff2a0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) sim2fitman.cpp:30 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ argv ])
        (nil)))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 D.5812+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [367])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:30 968 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:DI 0 ax [367])
        (nil)))
(insn 8 5 9 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3352 [0xfffffffffffff2e8])) [0 maxval+0 S8 A64])
        (const_int 16384 [0x4000])) sim2fitman.cpp:54 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:56 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:57 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3400 [0xfffffffffffff2b8])) [0 arg_read+0 S4 A64])
        (const_int 0 [0])) sim2fitman.cpp:58 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3360 [0xfffffffffffff2e0])) [0 forced_swap+0 S4 A64])
        (const_int 0 [0])) sim2fitman.cpp:59 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3356 [0xfffffffffffff2e4])) [0 forced_swap+4 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:59 89 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:64 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman.cpp:69 91 {*movqi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])
        (const_int 1 [0x1])) sim2fitman.cpp:70 91 {*movqi_internal}
     (nil))
(insn 17 16 18 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3405 [0xfffffffffffff2b3])) [0 overwrite+0 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:71 91 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])
        (const_int 0 [0])) sim2fitman.cpp:77 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])
        (const_int 0 [0])) sim2fitman.cpp:78 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3412 [0xfffffffffffff2ac])) [0 argc+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman.cpp:81 7 {*cmpsi_1}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) sim2fitman.cpp:81 612 {*jcc_1}
     (nil)
 -> 26)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 158
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (parallel [
            (set (reg:DI 0 ax [158])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:82 274 {*adddi_1}
     (nil))
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [158])) sim2fitman.cpp:82 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [158])
        (nil)))
(call_insn 25 24 26 3 (call (mem:QI (symbol_ref:DI ("_Z7exit_01PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c517a00 exit_01>) [0 exit_01 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:82 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174
(code_label 26 25 27 4 2 "" [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (parallel [
            (set (reg:DI 37 r8 [159])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 29 28 30 4 (parallel [
            (set (reg:DI 5 di [160])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 30 29 31 4 (parallel [
            (set (reg:DI 2 cx [161])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 31 30 32 4 (parallel [
            (set (reg:DI 1 dx [162])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg:DI 4 si [163])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 33 32 34 4 (parallel [
            (set (reg:DI 0 ax [164])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:86 274 {*adddi_1}
     (nil))
(insn 34 33 35 4 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [159])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [159])
        (nil)))
(insn 35 34 36 4 (set (reg:DI 37 r8)
        (reg:DI 5 di [160])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [160])
        (nil)))
(insn 36 35 37 4 (set (reg:DI 2 cx)
        (reg:DI 2 cx [161])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [161])
        (nil)))
(insn 37 36 38 4 (set (reg:DI 1 dx)
        (reg:DI 1 dx [162])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [162])
        (nil)))
(insn 38 37 39 4 (set (reg:DI 4 si)
        (reg:DI 4 si [163])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [163])
        (nil)))
(insn 39 38 40 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [164])) sim2fitman.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [164])
        (nil)))
(call_insn 40 39 41 4 (call (mem:QI (symbol_ref:DI ("_Z4initP16Data_file_headerP17Data_block_headerP12Procpar_infoP10PreprocessP7IOFilesP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c517400 init>) [0 init S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:86 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 41 40 42 4 (parallel [
            (set (reg:DI 38 r9 [165])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3404 [0xfffffffffffff2b4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 42 41 43 4 (set (reg:DI 37 r8 [166])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3424 [0xfffffffffffff2a0])) [0 argv+0 S8 A64])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (nil))
(insn 43 42 44 4 (set (reg:SI 2 cx [167])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3412 [0xfffffffffffff2ac])) [0 argc+0 S4 A32])) sim2fitman.cpp:92 89 {*movsi_internal}
     (nil))
(insn 44 43 45 4 (parallel [
            (set (reg:DI 1 dx [168])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 45 44 46 4 (parallel [
            (set (reg:DI 4 si [169])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 46 45 47 4 (parallel [
            (set (reg:DI 0 ax [170])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 47 46 48 4 (parallel [
            (set (reg:DI 5 di [171])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3406 [0xfffffffffffff2b2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 48 47 49 4 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S8 A64])
        (reg:DI 5 di [171])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [171])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3390 [0xfffffffffffff2c2]))
            (nil))))
(insn 49 48 50 4 (parallel [
            (set (reg:DI 5 di [172])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3405 [0xfffffffffffff2b3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 50 49 51 4 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A64])
        (reg:DI 5 di [172])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [172])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3389 [0xfffffffffffff2c3]))
            (nil))))
(insn 51 50 52 4 (parallel [
            (set (reg:DI 5 di [173])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3360 [0xfffffffffffff2e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 52 51 53 4 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg:DI 5 di [173])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [173])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3344 [0xfffffffffffff2f0]))
            (nil))))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 5 di [174])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3400 [0xfffffffffffff2b8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:92 274 {*adddi_1}
     (nil))
(insn 54 53 55 4 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 5 di [174])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [174])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3384 [0xfffffffffffff2c8]))
            (nil))))
(insn 55 54 56 4 (set (reg:DI 38 r9)
        (reg:DI 38 r9 [165])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [165])
        (nil)))
(insn 56 55 57 4 (set (reg:DI 37 r8)
        (reg:DI 37 r8 [166])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [166])
        (nil)))
(insn 57 56 58 4 (set (reg:SI 2 cx)
        (reg:SI 2 cx [167])) sim2fitman.cpp:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [167])
        (nil)))
(insn 58 57 59 4 (set (reg:DI 1 dx)
        (reg:DI 1 dx [168])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [168])
        (nil)))
(insn 59 58 60 4 (set (reg:DI 4 si)
        (reg:DI 4 si [169])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [169])
        (nil)))
(insn 60 59 61 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [170])) sim2fitman.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [170])
        (nil)))
(call_insn 61 60 62 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12command_lineP10PreprocessP7IOFilesP12Procpar_infoiPPcPiS7_S7_PbS8_") [flags 0x41]  <function_decl 0x7f506c4e8d00 command_line>) [0 command_line S1 A8])
            (const_int 32 [0x20]))) sim2fitman.cpp:92 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 16 [0x10])) [0  S8 A64]))
                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [0  S8 A64]))
                                            (nil))))))))))))
(insn 62 61 63 4 (set (reg:SI 0 ax [orig:59 D.5803 ] [59])
        (reg:SI 0 ax)) sim2fitman.cpp:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 63 62 64 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
        (reg:SI 0 ax [orig:59 D.5803 ] [59])) sim2fitman.cpp:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.5803 ] [59])
        (nil)))
(insn 64 63 65 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) sim2fitman.cpp:93 7 {*cmpsi_1}
     (nil))
(jump_insn 65 64 66 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) sim2fitman.cpp:93 612 {*jcc_1}
     (nil)
 -> 72)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 175
(note 66 65 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 5 (parallel [
            (set (reg:DI 0 ax [175])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:95 274 {*adddi_1}
     (nil))
(insn 68 67 69 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [175])) sim2fitman.cpp:95 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [175])
        (nil)))
(call_insn 69 68 1024 5 (call (mem:QI (symbol_ref:DI ("_Z7exit_05PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c517e00 exit_05>) [0 exit_05 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:95 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1024 69 1025 5 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1025 1024 72)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 72 1025 73 6 3 "" [1 uses])
(note 73 72 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) sim2fitman.cpp:96 7 {*cmpsi_1}
     (nil))
(jump_insn 75 74 76 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) sim2fitman.cpp:96 612 {*jcc_1}
     (nil)
 -> 89)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 62 63 64 176 177
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 7 (set (reg:SI 0 ax [orig:60 arg_read.0 ] [60])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3400 [0xfffffffffffff2b8])) [0 arg_read+0 S4 A64])) sim2fitman.cpp:98 89 {*movsi_internal}
     (nil))
(insn 78 77 79 7 (set (reg:DI 0 ax [orig:61 D.5804 ] [61])
        (sign_extend:DI (reg:SI 0 ax [orig:60 arg_read.0 ] [60]))) sim2fitman.cpp:98 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:60 arg_read.0 ] [60])
        (nil)))
(insn 79 78 80 7 (parallel [
            (set (reg:DI 1 dx [orig:62 D.5804 ] [62])
                (ashift:DI (reg:DI 0 ax [orig:61 D.5804 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:98 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:61 D.5804 ] [61])
        (nil)))
(insn 80 79 81 7 (set (reg/f:DI 0 ax [176])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3424 [0xfffffffffffff2a0])) [0 argv+0 S8 A64])) sim2fitman.cpp:98 87 {*movdi_internal_rex64}
     (nil))
(insn 81 80 82 7 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.5805 ] [63])
                (plus:DI (reg/f:DI 0 ax [176])
                    (reg:DI 1 dx [orig:62 D.5804 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:98 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [176])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.5804 ] [62])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3408 [0xfffffffffffff2b0])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:62 D.5804 ] [62]))
                (nil)))))
(insn 82 81 83 7 (set (reg/f:DI 1 dx [orig:64 D.5806 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.5805 ] [63]) [0 *_15+0 S8 A64])) sim2fitman.cpp:98 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.5805 ] [63])
        (nil)))
(insn 83 82 84 7 (parallel [
            (set (reg:DI 0 ax [177])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:98 274 {*adddi_1}
     (nil))
(insn 84 83 85 7 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:64 D.5806 ] [64])) sim2fitman.cpp:98 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:64 D.5806 ] [64])
        (nil)))
(insn 85 84 86 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [177])) sim2fitman.cpp:98 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [177])
        (nil)))
(call_insn 86 85 1026 7 (call (mem:QI (symbol_ref:DI ("_Z7exit_04PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c517d00 exit_04>) [0 exit_04 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:98 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(jump_insn 1026 86 1027 7 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1027 1026 89)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 89 1027 90 8 5 "" [1 uses])
(note 90 89 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) sim2fitman.cpp:99 7 {*cmpsi_1}
     (nil))
(jump_insn 92 91 93 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) sim2fitman.cpp:99 612 {*jcc_1}
     (nil)
 -> 99)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 178
(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 9 (parallel [
            (set (reg:DI 0 ax [178])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:101 274 {*adddi_1}
     (nil))
(insn 95 94 96 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [178])) sim2fitman.cpp:101 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [178])
        (nil)))
(call_insn 96 95 1028 9 (call (mem:QI (symbol_ref:DI ("_Z7exit_11PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b400 exit_11>) [0 exit_11 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:101 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1028 96 1029 9 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1029 1028 99)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 99 1029 100 10 6 "" [1 uses])
(note 100 99 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -4 [0xfffffffffffffffc]))) sim2fitman.cpp:102 7 {*cmpsi_1}
     (nil))
(jump_insn 102 101 103 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) sim2fitman.cpp:102 612 {*jcc_1}
     (nil)
 -> 109)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 179
(note 103 102 104 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 104 103 105 11 (parallel [
            (set (reg:DI 0 ax [179])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:104 274 {*adddi_1}
     (nil))
(insn 105 104 106 11 (set (reg:DI 5 di)
        (reg:DI 0 ax [179])) sim2fitman.cpp:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [179])
        (nil)))
(call_insn 106 105 1030 11 (call (mem:QI (symbol_ref:DI ("_Z7exit_12PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b500 exit_12>) [0 exit_12 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:104 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1030 106 1031 11 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1031 1030 109)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 109 1031 110 12 7 "" [1 uses])
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -5 [0xfffffffffffffffb]))) sim2fitman.cpp:105 7 {*cmpsi_1}
     (nil))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) sim2fitman.cpp:105 612 {*jcc_1}
     (nil)
 -> 119)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 180
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 13 (parallel [
            (set (reg:DI 0 ax [180])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:107 274 {*adddi_1}
     (nil))
(insn 115 114 116 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [180])) sim2fitman.cpp:107 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [180])
        (nil)))
(call_insn 116 115 1032 13 (call (mem:QI (symbol_ref:DI ("_Z7exit_13PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b600 exit_13>) [0 exit_13 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:107 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1032 116 1033 13 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1033 1032 119)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 119 1033 120 14 8 "" [1 uses])
(note 120 119 121 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -6 [0xfffffffffffffffa]))) sim2fitman.cpp:108 7 {*cmpsi_1}
     (nil))
(jump_insn 122 121 123 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) sim2fitman.cpp:108 612 {*jcc_1}
     (nil)
 -> 129)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 181
(note 123 122 124 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 15 (parallel [
            (set (reg:DI 0 ax [181])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:110 274 {*adddi_1}
     (nil))
(insn 125 124 126 15 (set (reg:DI 5 di)
        (reg:DI 0 ax [181])) sim2fitman.cpp:110 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [181])
        (nil)))
(call_insn 126 125 1034 15 (call (mem:QI (symbol_ref:DI ("_Z7exit_14PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b700 exit_14>) [0 exit_14 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:110 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1034 126 1035 15 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1035 1034 129)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 129 1035 130 16 9 "" [1 uses])
(note 130 129 131 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -7 [0xfffffffffffffff9]))) sim2fitman.cpp:111 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) sim2fitman.cpp:111 612 {*jcc_1}
     (nil)
 -> 139)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 182
(note 133 132 134 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 134 133 135 17 (parallel [
            (set (reg:DI 0 ax [182])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:113 274 {*adddi_1}
     (nil))
(insn 135 134 136 17 (set (reg:DI 5 di)
        (reg:DI 0 ax [182])) sim2fitman.cpp:113 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [182])
        (nil)))
(call_insn 136 135 1036 17 (call (mem:QI (symbol_ref:DI ("_Z7exit_15PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b800 exit_15>) [0 exit_15 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:113 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1036 136 1037 17 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1037 1036 139)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 139 1037 140 18 10 "" [1 uses])
(note 140 139 141 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -8 [0xfffffffffffffff8]))) sim2fitman.cpp:114 7 {*cmpsi_1}
     (nil))
(jump_insn 142 141 143 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) sim2fitman.cpp:114 612 {*jcc_1}
     (nil)
 -> 149)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 183
(note 143 142 144 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 19 (parallel [
            (set (reg:DI 0 ax [183])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:116 274 {*adddi_1}
     (nil))
(insn 145 144 146 19 (set (reg:DI 5 di)
        (reg:DI 0 ax [183])) sim2fitman.cpp:116 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [183])
        (nil)))
(call_insn 146 145 1038 19 (call (mem:QI (symbol_ref:DI ("_Z7exit_19PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51bc00 exit_19>) [0 exit_19 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:116 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1038 146 1039 19 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1039 1038 149)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 149 1039 150 20 11 "" [1 uses])
(note 150 149 151 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -9 [0xfffffffffffffff7]))) sim2fitman.cpp:117 7 {*cmpsi_1}
     (nil))
(jump_insn 152 151 153 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) sim2fitman.cpp:117 612 {*jcc_1}
     (nil)
 -> 159)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 184
(note 153 152 154 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 154 153 155 21 (parallel [
            (set (reg:DI 0 ax [184])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:119 274 {*adddi_1}
     (nil))
(insn 155 154 156 21 (set (reg:DI 5 di)
        (reg:DI 0 ax [184])) sim2fitman.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [184])
        (nil)))
(call_insn 156 155 1040 21 (call (mem:QI (symbol_ref:DI ("_Z7exit_16PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51b900 exit_16>) [0 exit_16 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:119 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1040 156 1041 21 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1041 1040 159)
;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 159 1041 160 22 12 "" [1 uses])
(note 160 159 161 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 161 160 162 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -10 [0xfffffffffffffff6]))) sim2fitman.cpp:120 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) sim2fitman.cpp:120 612 {*jcc_1}
     (nil)
 -> 169)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 185
(note 163 162 164 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 23 (parallel [
            (set (reg:DI 0 ax [185])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:122 274 {*adddi_1}
     (nil))
(insn 165 164 166 23 (set (reg:DI 5 di)
        (reg:DI 0 ax [185])) sim2fitman.cpp:122 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [185])
        (nil)))
(call_insn 166 165 1042 23 (call (mem:QI (symbol_ref:DI ("_Z7exit_17PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51ba00 exit_17>) [0 exit_17 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:122 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1042 166 1043 23 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1043 1042 169)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 169 1043 170 24 13 "" [1 uses])
(note 170 169 171 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -11 [0xfffffffffffffff5]))) sim2fitman.cpp:123 7 {*cmpsi_1}
     (nil))
(jump_insn 172 171 173 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) sim2fitman.cpp:123 612 {*jcc_1}
     (nil)
 -> 179)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 186
(note 173 172 174 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 25 (parallel [
            (set (reg:DI 0 ax [186])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:125 274 {*adddi_1}
     (nil))
(insn 175 174 176 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [186])) sim2fitman.cpp:125 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [186])
        (nil)))
(call_insn 176 175 1044 25 (call (mem:QI (symbol_ref:DI ("_Z7exit_18PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51bb00 exit_18>) [0 exit_18 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:125 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1044 176 1045 25 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1045 1044 179)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 179 1045 180 26 14 "" [1 uses])
(note 180 179 181 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))) sim2fitman.cpp:126 7 {*cmpsi_1}
     (nil))
(jump_insn 182 181 183 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 189)
            (pc))) sim2fitman.cpp:126 612 {*jcc_1}
     (nil)
 -> 189)
;;  succ:       27 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 187
(note 183 182 184 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 185 27 (parallel [
            (set (reg:DI 0 ax [187])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:128 274 {*adddi_1}
     (nil))
(insn 185 184 186 27 (set (reg:DI 5 di)
        (reg:DI 0 ax [187])) sim2fitman.cpp:128 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [187])
        (nil)))
(call_insn 186 185 1046 27 (call (mem:QI (symbol_ref:DI ("_Z7exit_20PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51bd00 exit_20>) [0 exit_20 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:128 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1046 186 1047 27 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1047 1046 189)
;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 189 1047 190 28 15 "" [1 uses])
(note 190 189 191 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -13 [0xfffffffffffffff3]))) sim2fitman.cpp:129 7 {*cmpsi_1}
     (nil))
(jump_insn 192 191 193 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 199)
            (pc))) sim2fitman.cpp:129 612 {*jcc_1}
     (nil)
 -> 199)
;;  succ:       29 (FALLTHRU)
;;              30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 188
(note 193 192 194 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 195 29 (parallel [
            (set (reg:DI 0 ax [188])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:131 274 {*adddi_1}
     (nil))
(insn 195 194 196 29 (set (reg:DI 5 di)
        (reg:DI 0 ax [188])) sim2fitman.cpp:131 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [188])
        (nil)))
(call_insn 196 195 1048 29 (call (mem:QI (symbol_ref:DI ("_Z7exit_22PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51bf00 exit_22>) [0 exit_22 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:131 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1048 196 1049 29 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1049 1048 199)
;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 199 1049 200 30 16 "" [1 uses])
(note 200 199 201 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman.cpp:132 7 {*cmpsi_1}
     (nil))
(jump_insn 202 201 203 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) sim2fitman.cpp:132 612 {*jcc_1}
     (nil)
 -> 207)
;;  succ:       31 (FALLTHRU)
;;              32
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 203 202 204 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 1050 31 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman.cpp:134 89 {*movsi_internal}
     (nil))
(jump_insn 1050 204 1051 31 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1051 1050 207)
;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 207 1051 208 32 17 "" [1 uses])
(note 208 207 209 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman.cpp:135 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 211 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 215)
            (pc))) sim2fitman.cpp:135 612 {*jcc_1}
     (nil)
 -> 215)
;;  succ:       33 (FALLTHRU)
;;              34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 211 210 212 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 1052 33 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
        (const_int 2 [0x2])) sim2fitman.cpp:137 89 {*movsi_internal}
     (nil))
(jump_insn 1052 212 1053 33 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1053 1052 215)
;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 215 1053 216 34 18 "" [1 uses])
(note 216 215 217 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -14 [0xfffffffffffffff2]))) sim2fitman.cpp:138 7 {*cmpsi_1}
     (nil))
(jump_insn 218 217 219 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 225)
            (pc))) sim2fitman.cpp:138 612 {*jcc_1}
     (nil)
 -> 225)
;;  succ:       35 (FALLTHRU)
;;              36
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 189
(note 219 218 220 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 35 (parallel [
            (set (reg:DI 0 ax [189])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:140 274 {*adddi_1}
     (nil))
(insn 221 220 222 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [189])) sim2fitman.cpp:140 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [189])
        (nil)))
(call_insn 222 221 1054 35 (call (mem:QI (symbol_ref:DI ("_Z7exit_25PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51e200 exit_25>) [0 exit_25 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:140 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1054 222 1055 35 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1055 1054 225)
;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 225 1055 226 36 19 "" [1 uses])
(note 226 225 227 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -15 [0xfffffffffffffff1]))) sim2fitman.cpp:141 7 {*cmpsi_1}
     (nil))
(jump_insn 228 227 229 36 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 235)
            (pc))) sim2fitman.cpp:141 612 {*jcc_1}
     (nil)
 -> 235)
;;  succ:       37 (FALLTHRU)
;;              38
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 190
(note 229 228 230 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 230 229 231 37 (parallel [
            (set (reg:DI 0 ax [190])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:143 274 {*adddi_1}
     (nil))
(insn 231 230 232 37 (set (reg:DI 5 di)
        (reg:DI 0 ax [190])) sim2fitman.cpp:143 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [190])
        (nil)))
(call_insn 232 231 1056 37 (call (mem:QI (symbol_ref:DI ("_Z7exit_26PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51e300 exit_26>) [0 exit_26 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:143 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1056 232 1057 37 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1057 1056 235)
;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 235 1057 236 38 20 "" [1 uses])
(note 236 235 237 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 237 236 238 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -16 [0xfffffffffffffff0]))) sim2fitman.cpp:144 7 {*cmpsi_1}
     (nil))
(jump_insn 238 237 239 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) sim2fitman.cpp:144 612 {*jcc_1}
     (nil)
 -> 245)
;;  succ:       39 (FALLTHRU)
;;              40
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 191
(note 239 238 240 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 240 239 241 39 (parallel [
            (set (reg:DI 0 ax [191])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:146 274 {*adddi_1}
     (nil))
(insn 241 240 242 39 (set (reg:DI 5 di)
        (reg:DI 0 ax [191])) sim2fitman.cpp:146 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [191])
        (nil)))
(call_insn 242 241 1058 39 (call (mem:QI (symbol_ref:DI ("_Z7exit_27PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51e400 exit_27>) [0 exit_27 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:146 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1058 242 1059 39 (set (pc)
        (label_ref 253)) 650 {jump}
     (nil)
 -> 253)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1059 1058 245)
;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 245 1059 246 40 21 "" [1 uses])
(note 246 245 247 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -17 [0xffffffffffffffef]))) sim2fitman.cpp:147 7 {*cmpsi_1}
     (nil))
(jump_insn 248 247 249 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 253)
            (pc))) sim2fitman.cpp:147 612 {*jcc_1}
     (nil)
 -> 253)
;;  succ:       41 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 192
(note 249 248 250 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 250 249 251 41 (parallel [
            (set (reg:DI 0 ax [192])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:149 274 {*adddi_1}
     (nil))
(insn 251 250 252 41 (set (reg:DI 5 di)
        (reg:DI 0 ax [192])) sim2fitman.cpp:149 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [192])
        (nil)))
(call_insn 252 251 253 41 (call (mem:QI (symbol_ref:DI ("_Z7exit_28PP8_IO_FILE") [flags 0x41]  <function_decl 0x7f506c51e500 exit_28>) [0 exit_28 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:149 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 (FALLTHRU)
;;              5 [100.0%] 
;;              7 [100.0%] 
;;              9 [100.0%] 
;;              11 [100.0%] 
;;              13 [100.0%] 
;;              15 [100.0%] 
;;              17 [100.0%] 
;;              19 [100.0%] 
;;              21 [100.0%] 
;;              23 [100.0%] 
;;              25 [100.0%] 
;;              27 [100.0%] 
;;              29 [100.0%] 
;;              31 [100.0%] 
;;              33 [100.0%] 
;;              35 [100.0%] 
;;              37 [100.0%] 
;;              40
;;              39 [100.0%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 65 66 67 68 193 194 195
(code_label 253 252 254 42 4 "" [19 uses])
(note 254 253 255 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 255 254 256 42 (set (reg:QI 0 ax [orig:65 overwrite.1 ] [65])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3405 [0xfffffffffffff2b3])) [0 overwrite+0 S1 A8])) sim2fitman.cpp:153 91 {*movqi_internal}
     (nil))
(insn 256 255 257 42 (set (reg:SI 2 cx [orig:66 D.5803 ] [66])
        (zero_extend:SI (reg:QI 0 ax [orig:65 overwrite.1 ] [65]))) sim2fitman.cpp:153 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:65 overwrite.1 ] [65])
        (nil)))
(insn 257 256 258 42 (set (reg:SI 1 dx [193])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])) sim2fitman.cpp:153 89 {*movsi_internal}
     (nil))
(insn 258 257 259 42 (parallel [
            (set (reg:DI 0 ax [194])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:153 274 {*adddi_1}
     (nil))
(insn 259 258 260 42 (set (reg:SI 1 dx)
        (reg:SI 1 dx [193])) sim2fitman.cpp:153 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [193])
        (nil)))
(insn 260 259 261 42 (set (reg:SI 4 si)
        (reg:SI 2 cx [orig:66 D.5803 ] [66])) sim2fitman.cpp:153 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [orig:66 D.5803 ] [66])
        (nil)))
(insn 261 260 262 42 (set (reg:DI 5 di)
        (reg:DI 0 ax [194])) sim2fitman.cpp:153 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [194])
        (nil)))
(call_insn 262 261 263 42 (call (mem:QI (symbol_ref:DI ("_Z13check_outfileP7IOFilesbi") [flags 0x41]  <function_decl 0x7f506c517500 check_outfile>) [0 check_outfile S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:153 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 263 262 264 42 (parallel [
            (set (reg:DI 0 ax [195])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:156 274 {*adddi_1}
     (nil))
(insn 264 263 265 42 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f506c155980 *.LC0>)) sim2fitman.cpp:156 87 {*movdi_internal_rex64}
     (nil))
(insn 265 264 266 42 (set (reg:DI 5 di)
        (reg:DI 0 ax [195])) sim2fitman.cpp:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [195])
        (nil)))
(call_insn 266 265 267 42 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f506c3c7700 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:156 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 267 266 268 42 (set (reg/f:DI 0 ax [orig:67 D.5807 ] [67])
        (reg:DI 0 ax)) sim2fitman.cpp:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 268 267 269 42 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])
        (reg/f:DI 0 ax [orig:67 D.5807 ] [67])) sim2fitman.cpp:156 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.5807 ] [67])
        (nil)))
(insn 269 268 270 42 (set (reg/f:DI 0 ax [orig:68 D.5807 ] [68])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])) sim2fitman.cpp:157 87 {*movdi_internal_rex64}
     (nil))
(insn 270 269 271 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:68 D.5807 ] [68])
            (const_int 0 [0]))) sim2fitman.cpp:157 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:68 D.5807 ] [68])
        (nil)))
(jump_insn 271 270 272 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) sim2fitman.cpp:157 612 {*jcc_1}
     (nil)
 -> 278)
;;  succ:       43 (FALLTHRU)
;;              44
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 196 197
(note 272 271 273 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 273 272 274 43 (parallel [
            (set (reg:DI 1 dx [196])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:158 274 {*adddi_1}
     (nil))
(insn 274 273 275 43 (parallel [
            (set (reg:DI 0 ax [197])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:158 274 {*adddi_1}
     (nil))
(insn 275 274 276 43 (set (reg:DI 4 si)
        (reg:DI 1 dx [196])) sim2fitman.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [196])
        (nil)))
(insn 276 275 277 43 (set (reg:DI 5 di)
        (reg:DI 0 ax [197])) sim2fitman.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [197])
        (nil)))
(call_insn 277 276 278 43 (call (mem:QI (symbol_ref:DI ("_Z7exit_02PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c517b00 exit_02>) [0 exit_02 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:158 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       44 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42
;;              43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 69 70 71 198
(code_label 278 277 279 44 22 "" [1 uses])
(note 279 278 280 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 44 (set (reg:QI 0 ax [orig:69 verbose.2 ] [69])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:162 91 {*movqi_internal}
     (nil))
(insn 281 280 282 44 (set (reg:SI 1 dx [orig:70 D.5803 ] [70])
        (zero_extend:SI (reg:QI 0 ax [orig:69 verbose.2 ] [69]))) sim2fitman.cpp:162 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:69 verbose.2 ] [69])
        (nil)))
(insn 282 281 283 44 (parallel [
            (set (reg:DI 0 ax [198])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3376 [0xfffffffffffff2d0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:162 274 {*adddi_1}
     (nil))
(insn 283 282 284 44 (set (reg:SI 4 si)
        (reg:SI 1 dx [orig:70 D.5803 ] [70])) sim2fitman.cpp:162 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:70 D.5803 ] [70])
        (nil)))
(insn 284 283 285 44 (set (reg:DI 5 di)
        (reg:DI 0 ax [198])) sim2fitman.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [198])
        (nil)))
(call_insn 285 284 286 44 (call (mem:QI (symbol_ref:DI ("_Z18endianCheck_systemP12Endian_Checkb") [flags 0x41]  <function_decl 0x7f506c511d00 endianCheck_system>) [0 endianCheck_system S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:162 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
(insn 286 285 287 44 (set (reg:SI 0 ax [orig:71 D.5803 ] [71])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3360 [0xfffffffffffff2e0])) [0 forced_swap+0 S4 A64])) sim2fitman.cpp:164 89 {*movsi_internal}
     (nil))
(insn 287 286 288 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:71 D.5803 ] [71])
            (const_int 1 [0x1]))) sim2fitman.cpp:164 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:71 D.5803 ] [71])
        (nil)))
(jump_insn 288 287 289 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 301)
            (pc))) sim2fitman.cpp:164 612 {*jcc_1}
     (nil)
 -> 301)
;;  succ:       45 (FALLTHRU)
;;              48
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 72
(note 289 288 290 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 290 289 291 45 (set (reg:QI 0 ax [orig:72 verbose.3 ] [72])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:166 91 {*movqi_internal}
     (nil))
(insn 291 290 292 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:72 verbose.3 ] [72])
            (const_int 0 [0]))) sim2fitman.cpp:166 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:72 verbose.3 ] [72])
        (nil)))
(jump_insn 292 291 293 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) sim2fitman.cpp:166 612 {*jcc_1}
     (nil)
 -> 296)
;;  succ:       46 (FALLTHRU)
;;              47
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 293 292 294 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 294 293 295 46 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f506c155a18 *.LC1>)) sim2fitman.cpp:167 87 {*movdi_internal_rex64}
     (nil))
(call_insn 295 294 296 46 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:167 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       47 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45
;;              46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 296 295 297 47 24 "" [1 uses])
(note 297 296 298 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 298 297 1060 47 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman.cpp:169 91 {*movqi_internal}
     (nil))
(jump_insn 1060 298 1061 47 (set (pc)
        (label_ref 343)) 650 {jump}
     (nil)
 -> 343)
;;  succ:       54 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1061 1060 301)
;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 73
(code_label 301 1061 302 48 23 "" [1 uses])
(note 302 301 303 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 303 302 304 48 (set (reg:SI 0 ax [orig:73 D.5803 ] [73])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3360 [0xfffffffffffff2e0])) [0 forced_swap+0 S4 A64])) sim2fitman.cpp:170 89 {*movsi_internal}
     (nil))
(insn 304 303 305 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:73 D.5803 ] [73])
            (const_int 2 [0x2]))) sim2fitman.cpp:170 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:73 D.5803 ] [73])
        (nil)))
(jump_insn 305 304 306 48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 318)
            (pc))) sim2fitman.cpp:170 612 {*jcc_1}
     (nil)
 -> 318)
;;  succ:       49 (FALLTHRU)
;;              52
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 74
(note 306 305 307 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 307 306 308 49 (set (reg:QI 0 ax [orig:74 verbose.4 ] [74])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:172 91 {*movqi_internal}
     (nil))
(insn 308 307 309 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:74 verbose.4 ] [74])
            (const_int 0 [0]))) sim2fitman.cpp:172 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:74 verbose.4 ] [74])
        (nil)))
(jump_insn 309 308 310 49 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 313)
            (pc))) sim2fitman.cpp:172 612 {*jcc_1}
     (nil)
 -> 313)
;;  succ:       50 (FALLTHRU)
;;              51
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 310 309 311 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 311 310 312 50 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f506c155ab0 *.LC2>)) sim2fitman.cpp:173 87 {*movdi_internal_rex64}
     (nil))
(call_insn 312 311 313 50 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:173 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       51 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 51, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49
;;              50 (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 313 312 314 51 27 "" [1 uses])
(note 314 313 315 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 315 314 1062 51 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:175 91 {*movqi_internal}
     (nil))
(jump_insn 1062 315 1063 51 (set (pc)
        (label_ref 343)) 650 {jump}
     (nil)
 -> 343)
;;  succ:       54 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1063 1062 318)
;; basic block 52, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75 76 77 78 199 200 201
(code_label 318 1063 319 52 26 "" [1 uses])
(note 319 318 320 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 320 319 321 52 (set (reg:QI 0 ax [orig:75 verbose.5 ] [75])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:179 91 {*movqi_internal}
     (nil))
(insn 321 320 322 52 (set (reg:SI 5 di [orig:76 D.5803 ] [76])
        (zero_extend:SI (reg:QI 0 ax [orig:75 verbose.5 ] [75]))) sim2fitman.cpp:179 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:75 verbose.5 ] [75])
        (nil)))
(insn 322 321 323 52 (set (reg/f:DI 0 ax [orig:77 D.5807 ] [77])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])) sim2fitman.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 323 322 324 52 (parallel [
            (set (reg:DI 2 cx [199])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:179 274 {*adddi_1}
     (nil))
(insn 324 323 325 52 (parallel [
            (set (reg:DI 1 dx [200])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3407 [0xfffffffffffff2b1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:179 274 {*adddi_1}
     (nil))
(insn 325 324 326 52 (parallel [
            (set (reg:DI 4 si [201])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3376 [0xfffffffffffff2d0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:179 274 {*adddi_1}
     (nil))
(insn 326 325 327 52 (set (reg:SI 37 r8)
        (reg:SI 5 di [orig:76 D.5803 ] [76])) sim2fitman.cpp:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:76 D.5803 ] [76])
        (nil)))
(insn 327 326 328 52 (set (reg:DI 2 cx)
        (reg:DI 2 cx [199])) sim2fitman.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [199])
        (nil)))
(insn 328 327 329 52 (set (reg:DI 1 dx)
        (reg:DI 1 dx [200])) sim2fitman.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [200])
        (nil)))
(insn 329 328 330 52 (set (reg:DI 4 si)
        (reg:DI 4 si [201])) sim2fitman.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [201])
        (nil)))
(insn 330 329 331 52 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:77 D.5807 ] [77])) sim2fitman.cpp:179 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:77 D.5807 ] [77])
        (nil)))
(call_insn 331 330 332 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16endianCheck_fileP8_IO_FILEP12Endian_CheckPbPcb") [flags 0x41]  <function_decl 0x7f506c511e00 endianCheck_file>) [0 endianCheck_file S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:179 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (nil)))))))
(insn 332 331 333 52 (set (reg:SI 0 ax [orig:78 D.5803 ] [78])
        (reg:SI 0 ax)) sim2fitman.cpp:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 333 332 334 52 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
        (reg:SI 0 ax [orig:78 D.5803 ] [78])) sim2fitman.cpp:179 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:78 D.5803 ] [78])
        (nil)))
(insn 334 333 335 52 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:180 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 335 334 336 52 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 343)
            (pc))) sim2fitman.cpp:180 612 {*jcc_1}
     (nil)
 -> 343)
;;  succ:       53 (FALLTHRU)
;;              54
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 53, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 202 203 204
(note 336 335 337 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 337 336 338 53 (parallel [
            (set (reg:DI 0 ax [202])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:181 274 {*adddi_1}
     (nil))
(insn 338 337 339 53 (parallel [
            (set (reg:DI 1 dx [203])
                (plus:DI (reg:DI 0 ax [202])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:181 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [202])
        (nil)))
(insn 339 338 340 53 (parallel [
            (set (reg:DI 0 ax [204])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:181 274 {*adddi_1}
     (nil))
(insn 340 339 341 53 (set (reg:DI 4 si)
        (reg:DI 1 dx [203])) sim2fitman.cpp:181 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [203])
        (nil)))
(insn 341 340 342 53 (set (reg:DI 5 di)
        (reg:DI 0 ax [204])) sim2fitman.cpp:181 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [204])
        (nil)))
(call_insn 342 341 343 53 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c51b000 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:181 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       54 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 54, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 (FALLTHRU)
;;              47 [100.0%] 
;;              52
;;              51 [100.0%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79 80 205 206 207 208 209 210
(code_label 343 342 344 54 25 "" [3 uses])
(note 344 343 345 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 345 344 346 54 (set (reg/f:DI 1 dx [orig:79 D.5807 ] [79])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 346 345 347 54 (parallel [
            (set (reg:DI 37 r8 [205])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (nil))
(insn 347 346 348 54 (parallel [
            (set (reg:DI 5 di [206])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (nil))
(insn 348 347 349 54 (parallel [
            (set (reg:DI 2 cx [207])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3407 [0xfffffffffffff2b1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (nil))
(insn 349 348 350 54 (parallel [
            (set (reg:DI 0 ax [208])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (nil))
(insn 350 349 351 54 (parallel [
            (set (reg:DI 4 si [209])
                (plus:DI (reg:DI 0 ax [208])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [208])
        (nil)))
(insn 351 350 352 54 (parallel [
            (set (reg:DI 0 ax [210])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:190 274 {*adddi_1}
     (nil))
(insn 352 351 353 54 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [205])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [205])
        (nil)))
(insn 353 352 354 54 (set (reg:DI 37 r8)
        (reg:DI 5 di [206])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [206])
        (nil)))
(insn 354 353 355 54 (set (reg:DI 2 cx)
        (reg:DI 2 cx [207])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [207])
        (nil)))
(insn 355 354 356 54 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:79 D.5807 ] [79])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:79 D.5807 ] [79])
        (nil)))
(insn 356 355 357 54 (set (reg:DI 4 si)
        (reg:DI 4 si [209])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [209])
        (nil)))
(insn 357 356 358 54 (set (reg:DI 5 di)
        (reg:DI 0 ax [210])) sim2fitman.cpp:190 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [210])
        (nil)))
(call_insn 358 357 359 54 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPcP8_IO_FILEPbP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x7f506c4e8e00 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:190 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 359 358 360 54 (set (reg:SI 0 ax [orig:80 D.5803 ] [80])
        (reg:SI 0 ax)) sim2fitman.cpp:190 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 360 359 361 54 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
        (reg:SI 0 ax [orig:80 D.5803 ] [80])) sim2fitman.cpp:190 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:80 D.5803 ] [80])
        (nil)))
(insn 361 360 362 54 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3196 [0xfffffffffffff384])) [0 infile_struct[0].num_unsup_sets+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:193 89 {*movsi_internal}
     (nil))
(insn 362 361 363 54 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:195 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 363 362 364 54 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) sim2fitman.cpp:195 612 {*jcc_1}
     (nil)
 -> 406)
;;  succ:       55 (FALLTHRU)
;;              61
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 55, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 364 363 365 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 365 364 366 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) sim2fitman.cpp:196 7 {*cmpsi_1}
     (nil))
(jump_insn 366 365 367 55 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) sim2fitman.cpp:196 612 {*jcc_1}
     (nil)
 -> 376)
;;  succ:       56 (FALLTHRU)
;;              57
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 56, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55 (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 211 212 213
(note 367 366 368 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 56 (parallel [
            (set (reg:DI 0 ax [211])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:197 274 {*adddi_1}
     (nil))
(insn 369 368 370 56 (parallel [
            (set (reg:DI 1 dx [212])
                (plus:DI (reg:DI 0 ax [211])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:197 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [211])
        (nil)))
(insn 370 369 371 56 (parallel [
            (set (reg:DI 0 ax [213])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:197 274 {*adddi_1}
     (nil))
(insn 371 370 372 56 (set (reg:DI 4 si)
        (reg:DI 1 dx [212])) sim2fitman.cpp:197 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [212])
        (nil)))
(insn 372 371 373 56 (set (reg:DI 5 di)
        (reg:DI 0 ax [213])) sim2fitman.cpp:197 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [213])
        (nil)))
(call_insn 373 372 1064 56 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c51b000 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:197 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(jump_insn 1064 373 1065 56 (set (pc)
        (label_ref 431)) 650 {jump}
     (nil)
 -> 431)
;;  succ:       65 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1065 1064 376)
;; basic block 57, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 376 1065 377 57 29 "" [1 uses])
(note 377 376 378 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 378 377 379 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) sim2fitman.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 379 378 380 57 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 391)
            (pc))) sim2fitman.cpp:198 612 {*jcc_1}
     (nil)
 -> 391)
;;  succ:       58 (FALLTHRU)
;;              59
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 58, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 214 215 216 217
(note 380 379 381 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 381 380 382 58 (parallel [
            (set (reg:DI 1 dx [214])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:199 274 {*adddi_1}
     (nil))
(insn 382 381 383 58 (parallel [
            (set (reg:DI 0 ax [215])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:199 274 {*adddi_1}
     (nil))
(insn 383 382 384 58 (parallel [
            (set (reg:DI 2 cx [216])
                (plus:DI (reg:DI 0 ax [215])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:199 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [215])
        (nil)))
(insn 384 383 385 58 (parallel [
            (set (reg:DI 0 ax [217])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:199 274 {*adddi_1}
     (nil))
(insn 385 384 386 58 (set (reg:DI 1 dx)
        (reg:DI 1 dx [214])) sim2fitman.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [214])
        (nil)))
(insn 386 385 387 58 (set (reg:DI 4 si)
        (reg:DI 2 cx [216])) sim2fitman.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [216])
        (nil)))
(insn 387 386 388 58 (set (reg:DI 5 di)
        (reg:DI 0 ax [217])) sim2fitman.cpp:199 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [217])
        (nil)))
(call_insn 388 387 1066 58 (call (mem:QI (symbol_ref:DI ("_Z7exit_09PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c51b200 exit_09>) [0 exit_09 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:199 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1066 388 1067 58 (set (pc)
        (label_ref 431)) 650 {jump}
     (nil)
 -> 431)
;;  succ:       65 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1067 1066 391)
;; basic block 59, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 391 1067 392 59 31 "" [1 uses])
(note 392 391 393 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 394 59 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) sim2fitman.cpp:200 7 {*cmpsi_1}
     (nil))
(jump_insn 394 393 395 59 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 431)
            (pc))) sim2fitman.cpp:200 612 {*jcc_1}
     (nil)
 -> 431)
;;  succ:       60 (FALLTHRU)
;;              65
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 60, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 218 219 220 221
(note 395 394 396 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 396 395 397 60 (parallel [
            (set (reg:DI 1 dx [218])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:201 274 {*adddi_1}
     (nil))
(insn 397 396 398 60 (parallel [
            (set (reg:DI 0 ax [219])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:201 274 {*adddi_1}
     (nil))
(insn 398 397 399 60 (parallel [
            (set (reg:DI 2 cx [220])
                (plus:DI (reg:DI 0 ax [219])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:201 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [219])
        (nil)))
(insn 399 398 400 60 (parallel [
            (set (reg:DI 0 ax [221])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:201 274 {*adddi_1}
     (nil))
(insn 400 399 401 60 (set (reg:DI 1 dx)
        (reg:DI 1 dx [218])) sim2fitman.cpp:201 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [218])
        (nil)))
(insn 401 400 402 60 (set (reg:DI 4 si)
        (reg:DI 2 cx [220])) sim2fitman.cpp:201 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [220])
        (nil)))
(insn 402 401 403 60 (set (reg:DI 5 di)
        (reg:DI 0 ax [221])) sim2fitman.cpp:201 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [221])
        (nil)))
(call_insn 403 402 1068 60 (call (mem:QI (symbol_ref:DI ("_Z7exit_10PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c51b300 exit_10>) [0 exit_10 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:201 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1068 403 1069 60 (set (pc)
        (label_ref 431)) 650 {jump}
     (nil)
 -> 431)
;;  succ:       65 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1069 1068 406)
;; basic block 61, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 81
(code_label 406 1069 407 61 28 "" [1 uses])
(note 407 406 408 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 408 407 409 61 (set (reg:SI 0 ax [orig:81 D.5803 ] [81])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2964 [0xfffffffffffff46c])) [0 preprocess[0].pre_quecc_points+0 S4 A32])) sim2fitman.cpp:203 89 {*movsi_internal}
     (nil))
(insn 409 408 410 61 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:81 D.5803 ] [81])
            (const_int 0 [0]))) sim2fitman.cpp:203 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:81 D.5803 ] [81])
        (nil)))
(jump_insn 410 409 411 61 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 420)
            (pc))) sim2fitman.cpp:203 612 {*jcc_1}
     (nil)
 -> 420)
;;  succ:       63
;;              62 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61 (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 82 83 84 222 223 224
(note 411 410 412 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 412 411 1090 62 (set (reg:SI 0 ax [orig:82 D.5803 ] [82])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2964 [0xfffffffffffff46c])) [0 preprocess[0].pre_quecc_points+0 S4 A32])) sim2fitman.cpp:204 89 {*movsi_internal}
     (nil))
(insn 1090 412 413 62 (set (reg:SI 1 dx [222])
        (reg:SI 0 ax [orig:82 D.5803 ] [82])) sim2fitman.cpp:204 89 {*movsi_internal}
     (nil))
(insn 413 1090 1091 62 (parallel [
            (set (reg:SI 1 dx [222])
                (lshiftrt:SI (reg:SI 1 dx [222])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:204 545 {*lshrsi3_1}
     (nil))
(insn 1091 413 414 62 (set (reg:SI 1 dx [222])
        (reg:SI 1 dx [222])) sim2fitman.cpp:204 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [222])
        (nil)))
(insn 414 1091 415 62 (parallel [
            (set (reg:SI 0 ax [223])
                (plus:SI (reg:SI 0 ax [orig:82 D.5803 ] [82])
                    (reg:SI 1 dx [222])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:204 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 1 dx [222])
        (expr_list:REG_DEAD (reg:SI 0 ax [orig:82 D.5803 ] [82])
            (nil))))
(insn 415 414 416 62 (parallel [
            (set (reg:SI 0 ax [224])
                (ashiftrt:SI (reg:SI 0 ax [223])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:204 546 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [223])
        (nil)))
(insn 416 415 417 62 (set (reg:SI 1 dx [orig:83 D.5803 ] [83])
        (reg:SI 0 ax [224])) sim2fitman.cpp:204 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [224])
        (nil)))
(insn 417 416 418 62 (set (reg:SI 0 ax [orig:84 D.5803 ] [84])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2520 [0xfffffffffffff628])) [0 procpar_info[0].num_points+0 S4 A64])) sim2fitman.cpp:204 89 {*movsi_internal}
     (nil))
(insn 418 417 419 62 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 1 dx [orig:83 D.5803 ] [83])
            (reg:SI 0 ax [orig:84 D.5803 ] [84]))) sim2fitman.cpp:203 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:84 D.5803 ] [84])
        (expr_list:REG_DEAD (reg:SI 1 dx [orig:83 D.5803 ] [83])
            (nil))))
(jump_insn 419 418 420 62 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 431)
            (pc))) sim2fitman.cpp:203 612 {*jcc_1}
     (nil)
 -> 431)
;;  succ:       63 (FALLTHRU)
;;              65
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 63, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61
;;              62 (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 85
(code_label 420 419 421 63 32 "" [1 uses])
(note 421 420 422 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 422 421 423 63 (set (reg:SI 0 ax [orig:85 D.5803 ] [85])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2968 [0xfffffffffffff468])) [0 preprocess[0].pre_quecc+0 S4 A64])) sim2fitman.cpp:205 89 {*movsi_internal}
     (nil))
(insn 423 422 424 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:85 D.5803 ] [85])
            (const_int 1 [0x1]))) sim2fitman.cpp:204 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:85 D.5803 ] [85])
        (nil)))
(jump_insn 424 423 425 63 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 431)
            (pc))) sim2fitman.cpp:204 612 {*jcc_1}
     (nil)
 -> 431)
;;  succ:       64 (FALLTHRU)
;;              65
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 64, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63 (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 225
(note 425 424 426 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 426 425 427 64 (set (reg:SI 1 dx [orig:86 D.5803 ] [86])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2520 [0xfffffffffffff628])) [0 procpar_info[0].num_points+0 S4 A64])) sim2fitman.cpp:207 89 {*movsi_internal}
     (nil))
(insn 427 426 428 64 (parallel [
            (set (reg:DI 0 ax [225])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:207 274 {*adddi_1}
     (nil))
(insn 428 427 429 64 (set (reg:SI 4 si)
        (reg:SI 1 dx [orig:86 D.5803 ] [86])) sim2fitman.cpp:207 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [orig:86 D.5803 ] [86])
        (nil)))
(insn 429 428 430 64 (set (reg:DI 5 di)
        (reg:DI 0 ax [225])) sim2fitman.cpp:207 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [225])
        (nil)))
(call_insn 430 429 431 64 (call (mem:QI (symbol_ref:DI ("_Z7exit_24PP8_IO_FILEi") [flags 0x41]  <function_decl 0x7f506c51e100 exit_24>) [0 exit_24 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:207 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (nil))))
;;  succ:       65 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 65, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [100.0%] 
;;              62
;;              63
;;              64 (FALLTHRU)
;;              59
;;              58 [100.0%] 
;;              60 [100.0%] 
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87 226 227 228
(code_label 431 430 432 65 30 "" [6 uses])
(note 432 431 433 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 433 432 434 65 (parallel [
            (set (reg:DI 0 ax [226])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:221 274 {*adddi_1}
     (nil))
(insn 434 433 435 65 (parallel [
            (set (reg:DI 1 dx [227])
                (plus:DI (reg:DI 0 ax [226])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:221 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [226])
        (nil)))
(insn 435 434 436 65 (parallel [
            (set (reg:DI 0 ax [228])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:221 274 {*adddi_1}
     (nil))
(insn 436 435 437 65 (set (reg:DI 4 si)
        (reg:DI 1 dx [227])) sim2fitman.cpp:221 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [227])
        (nil)))
(insn 437 436 438 65 (set (reg:DI 5 di)
        (reg:DI 0 ax [228])) sim2fitman.cpp:221 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [228])
        (nil)))
(call_insn/i 438 437 439 65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f506c603100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:221 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 439 438 440 65 (set (reg:SI 0 ax [orig:87 D.5803 ] [87])
        (reg:SI 0 ax)) sim2fitman.cpp:221 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 440 439 441 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 D.5803 ] [87])
            (const_int 0 [0]))) sim2fitman.cpp:221 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:87 D.5803 ] [87])
        (nil)))
(jump_insn 441 440 442 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 514)
            (pc))) sim2fitman.cpp:221 612 {*jcc_1}
     (nil)
 -> 514)
;;  succ:       66 (FALLTHRU)
;;              75
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 88 229 230
(note 442 441 443 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 444 66 (parallel [
            (set (reg:DI 0 ax [229])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:222 274 {*adddi_1}
     (nil))
(insn 444 443 445 66 (parallel [
            (set (reg:DI 0 ax [230])
                (plus:DI (reg:DI 0 ax [229])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:222 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [229])
        (nil)))
(insn 445 444 446 66 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f506c155b48 *.LC3>)) sim2fitman.cpp:222 87 {*movdi_internal_rex64}
     (nil))
(insn 446 445 447 66 (set (reg:DI 5 di)
        (reg:DI 0 ax [230])) sim2fitman.cpp:222 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [230])
        (nil)))
(call_insn/i 447 446 448 66 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f506c603100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:222 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 448 447 449 66 (set (reg:SI 0 ax [orig:88 D.5803 ] [88])
        (reg:SI 0 ax)) sim2fitman.cpp:222 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 449 448 450 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:88 D.5803 ] [88])
            (const_int 0 [0]))) sim2fitman.cpp:221 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:88 D.5803 ] [88])
        (nil)))
(jump_insn 450 449 451 66 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 514)
            (pc))) sim2fitman.cpp:221 612 {*jcc_1}
     (nil)
 -> 514)
;;  succ:       67 (FALLTHRU)
;;              75
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 67, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       66 (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 231 232
(note 451 450 452 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 452 451 453 67 (parallel [
            (set (reg:DI 0 ax [231])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:224 274 {*adddi_1}
     (nil))
(insn 453 452 454 67 (parallel [
            (set (reg:DI 0 ax [232])
                (plus:DI (reg:DI 0 ax [231])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:224 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [231])
        (nil)))
(insn 454 453 455 67 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f506c155980 *.LC0>)) sim2fitman.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 455 454 456 67 (set (reg:DI 5 di)
        (reg:DI 0 ax [232])) sim2fitman.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [232])
        (nil)))
(call_insn 456 455 457 67 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f506c3c7700 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:224 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 457 456 458 67 (set (reg/f:DI 0 ax [orig:89 D.5807 ] [89])
        (reg:DI 0 ax)) sim2fitman.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 458 457 459 67 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])
        (reg/f:DI 0 ax [orig:89 D.5807 ] [89])) sim2fitman.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.5807 ] [89])
        (nil)))
(insn 459 458 460 67 (set (reg/f:DI 0 ax [orig:90 D.5807 ] [90])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])) sim2fitman.cpp:225 87 {*movdi_internal_rex64}
     (nil))
(insn 460 459 461 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:90 D.5807 ] [90])
            (const_int 0 [0]))) sim2fitman.cpp:225 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:90 D.5807 ] [90])
        (nil)))
(jump_insn 461 460 462 67 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) sim2fitman.cpp:225 612 {*jcc_1}
     (nil)
 -> 469)
;;  succ:       68 (FALLTHRU)
;;              69
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 68, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 233 234 235
(note 462 461 463 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 463 462 464 68 (parallel [
            (set (reg:DI 0 ax [233])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:226 274 {*adddi_1}
     (nil))
(insn 464 463 465 68 (parallel [
            (set (reg:DI 1 dx [234])
                (plus:DI (reg:DI 0 ax [233])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:226 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [233])
        (nil)))
(insn 465 464 466 68 (parallel [
            (set (reg:DI 0 ax [235])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:226 274 {*adddi_1}
     (nil))
(insn 466 465 467 68 (set (reg:DI 4 si)
        (reg:DI 1 dx [234])) sim2fitman.cpp:226 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [234])
        (nil)))
(insn 467 466 468 68 (set (reg:DI 5 di)
        (reg:DI 0 ax [235])) sim2fitman.cpp:226 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [235])
        (nil)))
(call_insn 468 467 469 68 (call (mem:QI (symbol_ref:DI ("_Z7exit_02PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c517b00 exit_02>) [0 exit_02 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:226 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       69 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 69, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67
;;              68 (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
(code_label 469 468 470 69 34 "" [1 uses])
(note 470 469 471 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 472 69 (set (reg:SI 0 ax [orig:91 D.5803 ] [91])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3356 [0xfffffffffffff2e4])) [0 forced_swap+4 S4 A32])) sim2fitman.cpp:228 89 {*movsi_internal}
     (nil))
(insn 472 471 473 69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:91 D.5803 ] [91])
            (const_int 1 [0x1]))) sim2fitman.cpp:228 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:91 D.5803 ] [91])
        (nil)))
(jump_insn 473 472 474 69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 478)
            (pc))) sim2fitman.cpp:228 612 {*jcc_1}
     (nil)
 -> 478)
;;  succ:       70 (FALLTHRU)
;;              71
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 70, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69 (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 474 473 475 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 475 474 1070 70 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman.cpp:230 91 {*movqi_internal}
     (nil))
(jump_insn 1070 475 1071 70 (set (pc)
        (label_ref 514)) 650 {jump}
     (nil)
 -> 514)
;;  succ:       75 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1071 1070 478)
;; basic block 71, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92
(code_label 478 1071 479 71 35 "" [1 uses])
(note 479 478 480 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 480 479 481 71 (set (reg:SI 0 ax [orig:92 D.5803 ] [92])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3356 [0xfffffffffffff2e4])) [0 forced_swap+4 S4 A32])) sim2fitman.cpp:231 89 {*movsi_internal}
     (nil))
(insn 481 480 482 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.5803 ] [92])
            (const_int 2 [0x2]))) sim2fitman.cpp:231 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:92 D.5803 ] [92])
        (nil)))
(jump_insn 482 481 483 71 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 487)
            (pc))) sim2fitman.cpp:231 612 {*jcc_1}
     (nil)
 -> 487)
;;  succ:       72 (FALLTHRU)
;;              73
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 72, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 483 482 484 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 1072 72 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:233 91 {*movqi_internal}
     (nil))
(jump_insn 1072 484 1073 72 (set (pc)
        (label_ref 514)) 650 {jump}
     (nil)
 -> 514)
;;  succ:       75 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1073 1072 487)
;; basic block 73, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 93 94 95 96 97 236 237 238 239 240
(code_label 487 1073 488 73 36 "" [1 uses])
(note 488 487 489 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 489 488 490 73 (set (reg:QI 0 ax [orig:93 verbose.7 ] [93])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:237 91 {*movqi_internal}
     (nil))
(insn 490 489 491 73 (set (reg:SI 5 di [orig:94 D.5803 ] [94])
        (zero_extend:SI (reg:QI 0 ax [orig:93 verbose.7 ] [93]))) sim2fitman.cpp:237 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:93 verbose.7 ] [93])
        (nil)))
(insn 491 490 492 73 (set (reg/f:DI 0 ax [orig:95 D.5807 ] [95])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])) sim2fitman.cpp:237 87 {*movdi_internal_rex64}
     (nil))
(insn 492 491 493 73 (parallel [
            (set (reg:DI 1 dx [236])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:237 274 {*adddi_1}
     (nil))
(insn 493 492 494 73 (parallel [
            (set (reg:DI 2 cx [237])
                (plus:DI (reg:DI 1 dx [236])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [236])
        (nil)))
(insn 494 493 495 73 (parallel [
            (set (reg:DI 1 dx [238])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3407 [0xfffffffffffff2b1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:237 274 {*adddi_1}
     (nil))
(insn 495 494 496 73 (parallel [
            (set (reg:DI 4 si [239])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3376 [0xfffffffffffff2d0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:237 274 {*adddi_1}
     (nil))
(insn 496 495 497 73 (set (reg:SI 37 r8)
        (reg:SI 5 di [orig:94 D.5803 ] [94])) sim2fitman.cpp:237 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:94 D.5803 ] [94])
        (nil)))
(insn 497 496 498 73 (set (reg:DI 2 cx)
        (reg:DI 2 cx [237])) sim2fitman.cpp:237 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [237])
        (nil)))
(insn 498 497 499 73 (set (reg:DI 1 dx)
        (reg:DI 1 dx [238])) sim2fitman.cpp:237 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [238])
        (nil)))
(insn 499 498 500 73 (set (reg:DI 4 si)
        (reg:DI 4 si [239])) sim2fitman.cpp:237 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [239])
        (nil)))
(insn 500 499 501 73 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:95 D.5807 ] [95])) sim2fitman.cpp:237 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:95 D.5807 ] [95])
        (nil)))
(call_insn 501 500 502 73 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16endianCheck_fileP8_IO_FILEP12Endian_CheckPbPcb") [flags 0x41]  <function_decl 0x7f506c511e00 endianCheck_file>) [0 endianCheck_file S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:237 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (nil)))))))
(insn 502 501 503 73 (set (reg:SI 0 ax [orig:96 D.5803 ] [96])
        (reg:SI 0 ax)) sim2fitman.cpp:237 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 503 502 504 73 (parallel [
            (set (reg:SI 0 ax [240])
                (lshiftrt:SI (reg:SI 0 ax [orig:96 D.5803 ] [96])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:236 545 {*lshrsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:96 D.5803 ] [96])
        (nil)))
(insn 504 503 505 73 (set (reg:QI 0 ax [orig:97 retval.6 ] [97])
        (reg:QI 0 ax [240])) sim2fitman.cpp:236 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [240])
        (nil)))
(insn 505 504 506 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:97 retval.6 ] [97])
            (const_int 0 [0]))) sim2fitman.cpp:236 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:97 retval.6 ] [97])
        (nil)))
(jump_insn 506 505 507 73 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 514)
            (pc))) sim2fitman.cpp:236 612 {*jcc_1}
     (nil)
 -> 514)
;;  succ:       74 (FALLTHRU)
;;              75
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 74, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 241 242 243
(note 507 506 508 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 508 507 509 74 (parallel [
            (set (reg:DI 0 ax [241])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:238 274 {*adddi_1}
     (nil))
(insn 509 508 510 74 (parallel [
            (set (reg:DI 1 dx [242])
                (plus:DI (reg:DI 0 ax [241])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:238 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [241])
        (nil)))
(insn 510 509 511 74 (parallel [
            (set (reg:DI 0 ax [243])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:238 274 {*adddi_1}
     (nil))
(insn 511 510 512 74 (set (reg:DI 4 si)
        (reg:DI 1 dx [242])) sim2fitman.cpp:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [242])
        (nil)))
(insn 512 511 513 74 (set (reg:DI 5 di)
        (reg:DI 0 ax [243])) sim2fitman.cpp:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [243])
        (nil)))
(call_insn 513 512 514 74 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c51b000 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:238 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
;;  succ:       75 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 75, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65
;;              66
;;              70 [100.0%] 
;;              73
;;              74 (FALLTHRU)
;;              72 [100.0%] 
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 98
(code_label 514 513 515 75 33 "" [5 uses])
(note 515 514 516 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 516 515 517 75 (set (reg:QI 0 ax [orig:98 verbose.8 ] [98])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:244 91 {*movqi_internal}
     (nil))
(insn 517 516 518 75 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:98 verbose.8 ] [98])
            (const_int 0 [0]))) sim2fitman.cpp:244 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:98 verbose.8 ] [98])
        (nil)))
(jump_insn 518 517 519 75 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) sim2fitman.cpp:244 612 {*jcc_1}
     (nil)
 -> 536)
;;  succ:       76 (FALLTHRU)
;;              79
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 519 518 520 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 520 519 521 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:244 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 521 520 522 76 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) sim2fitman.cpp:244 612 {*jcc_1}
     (nil)
 -> 525)
;;  succ:       78
;;              77 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 77, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 522 521 523 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 523 522 524 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman.cpp:244 7 {*cmpsi_1}
     (nil))
(jump_insn 524 523 525 77 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 536)
            (pc))) sim2fitman.cpp:244 612 {*jcc_1}
     (nil)
 -> 536)
;;  succ:       78 (FALLTHRU)
;;              79
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 78, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76
;;              77 (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 244 245 246
(code_label 525 524 526 78 38 "" [1 uses])
(note 526 525 527 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 528 78 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f506c155be0 *.LC4>)) sim2fitman.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(call_insn 528 527 529 78 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:246 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 529 528 530 78 (parallel [
            (set (reg:DI 1 dx [244])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:247 274 {*adddi_1}
     (nil))
(insn 530 529 531 78 (parallel [
            (set (reg:DI 2 cx [245])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:247 274 {*adddi_1}
     (nil))
(insn 531 530 532 78 (parallel [
            (set (reg:DI 0 ax [246])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:247 274 {*adddi_1}
     (nil))
(insn 532 531 533 78 (set (reg:DI 1 dx)
        (reg:DI 1 dx [244])) sim2fitman.cpp:247 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [244])
        (nil)))
(insn 533 532 534 78 (set (reg:DI 4 si)
        (reg:DI 2 cx [245])) sim2fitman.cpp:247 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [245])
        (nil)))
(insn 534 533 535 78 (set (reg:DI 5 di)
        (reg:DI 0 ax [246])) sim2fitman.cpp:247 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [246])
        (nil)))
(call_insn 535 534 536 78 (call (mem:QI (symbol_ref:DI ("_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x7f506c517600 infile_stats>) [0 infile_stats S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:247 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       79 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 79, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75
;;              77
;;              78 (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
(code_label 536 535 537 79 37 "" [2 uses])
(note 537 536 538 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 538 537 539 79 (set (reg:SI 0 ax [orig:99 fid.9 ] [99])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])) sim2fitman.cpp:252 89 {*movsi_internal}
     (nil))
(insn 539 538 540 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:99 fid.9 ] [99])
            (const_int 1 [0x1]))) sim2fitman.cpp:252 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:99 fid.9 ] [99])
        (nil)))
(jump_insn 540 539 541 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 698)
            (pc))) sim2fitman.cpp:252 612 {*jcc_1}
     (nil)
 -> 698)
;;  succ:       80 (FALLTHRU)
;;              92
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 80, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 100 247 248 249
(note 541 540 542 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 542 541 543 80 (parallel [
            (set (reg:DI 0 ax [247])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:254 274 {*adddi_1}
     (nil))
(insn 543 542 544 80 (parallel [
            (set (reg:DI 1 dx [248])
                (plus:DI (reg:DI 0 ax [247])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:254 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [247])
        (nil)))
(insn 544 543 545 80 (parallel [
            (set (reg:DI 0 ax [249])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:254 274 {*adddi_1}
     (nil))
(insn 545 544 546 80 (set (reg:DI 4 si)
        (reg:DI 1 dx [248])) sim2fitman.cpp:254 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [248])
        (nil)))
(insn 546 545 547 80 (set (reg:DI 5 di)
        (reg:DI 0 ax [249])) sim2fitman.cpp:254 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [249])
        (nil)))
(call_insn/i 547 546 548 80 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f506c603100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:254 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 548 547 549 80 (set (reg:SI 0 ax [orig:100 D.5803 ] [100])
        (reg:SI 0 ax)) sim2fitman.cpp:254 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 549 548 550 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:100 D.5803 ] [100])
            (const_int 0 [0]))) sim2fitman.cpp:254 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:100 D.5803 ] [100])
        (nil)))
(jump_insn 550 549 551 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) sim2fitman.cpp:254 612 {*jcc_1}
     (nil)
 -> 614)
;;  succ:       81 (FALLTHRU)
;;              84
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 81, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80 (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101 102 103 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268
(note 551 550 552 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 81 (set (reg:DI 0 ax [250])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3136 [0xfffffffffffff3c0])) [0 main_header+0 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 553 552 554 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3072 [0xfffffffffffff400])) [0 main_header+64 S8 A64])
        (reg:DI 0 ax [250])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [250])
        (nil)))
(insn 554 553 555 81 (set (reg:DI 0 ax [251])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3128 [0xfffffffffffff3c8])) [0 main_header+8 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 555 554 556 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3064 [0xfffffffffffff408])) [0 main_header+72 S8 A64])
        (reg:DI 0 ax [251])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [251])
        (nil)))
(insn 556 555 557 81 (set (reg:DI 0 ax [252])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3120 [0xfffffffffffff3d0])) [0 main_header+16 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 557 556 558 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3056 [0xfffffffffffff410])) [0 main_header+80 S8 A64])
        (reg:DI 0 ax [252])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [252])
        (nil)))
(insn 558 557 559 81 (set (reg:DI 0 ax [253])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3112 [0xfffffffffffff3d8])) [0 main_header+24 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 559 558 560 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3048 [0xfffffffffffff418])) [0 main_header+88 S8 A64])
        (reg:DI 0 ax [253])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [253])
        (nil)))
(insn 560 559 561 81 (set (reg:DI 0 ax [254])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3104 [0xfffffffffffff3e0])) [0 main_header+32 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 561 560 562 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3040 [0xfffffffffffff420])) [0 main_header+96 S8 A64])
        (reg:DI 0 ax [254])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [254])
        (nil)))
(insn 562 561 563 81 (set (reg:DI 0 ax [255])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3096 [0xfffffffffffff3e8])) [0 main_header+40 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 563 562 564 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3032 [0xfffffffffffff428])) [0 main_header+104 S8 A64])
        (reg:DI 0 ax [255])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [255])
        (nil)))
(insn 564 563 565 81 (set (reg:DI 0 ax [256])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3088 [0xfffffffffffff3f0])) [0 main_header+48 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 565 564 566 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3024 [0xfffffffffffff430])) [0 main_header+112 S8 A64])
        (reg:DI 0 ax [256])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [256])
        (nil)))
(insn 566 565 567 81 (set (reg:DI 0 ax [257])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3080 [0xfffffffffffff3f8])) [0 main_header+56 S8 A64])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 567 566 568 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3016 [0xfffffffffffff438])) [0 main_header+120 S8 A64])
        (reg:DI 0 ax [257])) sim2fitman.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [257])
        (nil)))
(insn 568 567 569 81 (set (reg:DI 0 ax [258])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3264 [0xfffffffffffff340])) [0 block_header+0 S8 A64])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (nil))
(insn 569 568 570 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3232 [0xfffffffffffff360])) [0 block_header+32 S8 A64])
        (reg:DI 0 ax [258])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [258])
        (nil)))
(insn 570 569 571 81 (set (reg:DI 0 ax [259])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3256 [0xfffffffffffff348])) [0 block_header+8 S8 A64])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (nil))
(insn 571 570 572 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3224 [0xfffffffffffff368])) [0 block_header+40 S8 A64])
        (reg:DI 0 ax [259])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [259])
        (nil)))
(insn 572 571 573 81 (set (reg:DI 0 ax [260])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3248 [0xfffffffffffff350])) [0 block_header+16 S8 A64])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (nil))
(insn 573 572 574 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3216 [0xfffffffffffff370])) [0 block_header+48 S8 A64])
        (reg:DI 0 ax [260])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [260])
        (nil)))
(insn 574 573 575 81 (set (reg:DI 0 ax [261])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3240 [0xfffffffffffff358])) [0 block_header+24 S8 A64])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (nil))
(insn 575 574 576 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3208 [0xfffffffffffff378])) [0 block_header+56 S8 A64])
        (reg:DI 0 ax [261])) sim2fitman.cpp:263 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [261])
        (nil)))
(insn 576 575 577 81 (parallel [
            (set (reg:DI 1 dx [262])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2336 [0xfffffffffffff6e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:264 274 {*adddi_1}
     (nil))
(insn 577 576 578 81 (parallel [
            (set (reg:DI 4 si [263])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:264 274 {*adddi_1}
     (nil))
(insn 578 577 1092 81 (set (reg:DI 0 ax [264])
        (const_int 64 [0x40])) sim2fitman.cpp:264 87 {*movdi_internal_rex64}
     (nil))
(insn 1092 578 1093 81 (set (reg:DI 5 di [262])
        (reg:DI 1 dx [262])) sim2fitman.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [262])
        (nil)))
(insn 1093 1092 579 81 (set (reg:DI 2 cx [264])
        (reg:DI 0 ax [264])) sim2fitman.cpp:264 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [264])
        (nil)))
(insn 579 1093 580 81 (parallel [
            (set (reg:DI 2 cx [264])
                (const_int 0 [0]))
            (set (reg:DI 5 di [262])
                (plus:DI (ashift:DI (reg:DI 2 cx [264])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [262])))
            (set (reg:DI 4 si [263])
                (plus:DI (ashift:DI (reg:DI 2 cx [264])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [263])))
            (set (mem/j/c:BLK (reg:DI 5 di [262]) [0 procpar_info+512 S512 A64])
                (mem/j/c:BLK (reg:DI 4 si [263]) [0 procpar_info+0 S512 A64]))
            (use (reg:DI 2 cx [264]))
        ]) sim2fitman.cpp:264 903 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [264])
        (expr_list:REG_UNUSED (reg:DI 5 di [262])
            (expr_list:REG_UNUSED (reg:DI 4 si [263])
                (nil)))))
(insn 580 579 581 81 (set (reg:DI 0 ax [265])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3200 [0xfffffffffffff380])) [0 infile_struct+0 S8 A64])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (nil))
(insn 581 580 582 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3168 [0xfffffffffffff3a0])) [0 infile_struct+32 S8 A64])
        (reg:DI 0 ax [265])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [265])
        (nil)))
(insn 582 581 583 81 (set (reg:DI 0 ax [266])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3192 [0xfffffffffffff388])) [0 infile_struct+8 S8 A64])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (nil))
(insn 583 582 584 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3160 [0xfffffffffffff3a8])) [0 infile_struct+40 S8 A64])
        (reg:DI 0 ax [266])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [266])
        (nil)))
(insn 584 583 585 81 (set (reg:DI 0 ax [267])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3184 [0xfffffffffffff390])) [0 infile_struct+16 S8 A64])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (nil))
(insn 585 584 586 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3152 [0xfffffffffffff3b0])) [0 infile_struct+48 S8 A64])
        (reg:DI 0 ax [267])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [267])
        (nil)))
(insn 586 585 587 81 (set (reg:DI 0 ax [268])
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3176 [0xfffffffffffff398])) [0 infile_struct+24 S8 A64])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (nil))
(insn 587 586 588 81 (set (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3144 [0xfffffffffffff3b8])) [0 infile_struct+56 S8 A64])
        (reg:DI 0 ax [268])) sim2fitman.cpp:265 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [268])
        (nil)))
(insn 588 587 589 81 (set (reg:SI 0 ax [orig:101 D.5803 ] [101])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3360 [0xfffffffffffff2e0])) [0 forced_swap+0 S4 A64])) sim2fitman.cpp:266 89 {*movsi_internal}
     (nil))
(insn 589 588 590 81 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3356 [0xfffffffffffff2e4])) [0 forced_swap+4 S4 A32])
        (reg:SI 0 ax [orig:101 D.5803 ] [101])) sim2fitman.cpp:266 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:101 D.5803 ] [101])
        (nil)))
(insn 590 589 591 81 (set (reg/f:DI 0 ax [orig:102 D.5807 ] [102])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3280 [0xfffffffffffff330])) [0 in_file+0 S8 A64])) sim2fitman.cpp:267 87 {*movdi_internal_rex64}
     (nil))
(insn 591 590 592 81 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])
        (reg/f:DI 0 ax [orig:102 D.5807 ] [102])) sim2fitman.cpp:267 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:102 D.5807 ] [102])
        (nil)))
(insn 592 591 593 81 (set (reg:QI 0 ax [orig:103 verbose.10 ] [103])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:269 91 {*movqi_internal}
     (nil))
(insn 593 592 594 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:103 verbose.10 ] [103])
            (const_int 0 [0]))) sim2fitman.cpp:269 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:103 verbose.10 ] [103])
        (nil)))
(jump_insn 594 593 595 81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 698)
            (pc))) sim2fitman.cpp:269 612 {*jcc_1}
     (nil)
 -> 698)
;;  succ:       82 (FALLTHRU)
;;              92
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 82, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 595 594 596 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 596 595 597 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman.cpp:269 7 {*cmpsi_1}
     (nil))
(jump_insn 597 596 598 82 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 698)
            (pc))) sim2fitman.cpp:269 612 {*jcc_1}
     (nil)
 -> 698)
;;  succ:       83 (FALLTHRU)
;;              92
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 83, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       82 (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 269 270 271 272 273 274
(note 598 597 599 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 599 598 600 83 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3164 [0xfffffffffffff3a4])) [0 infile_struct[1].num_unsup_sets+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman.cpp:271 89 {*movsi_internal}
     (nil))
(insn 600 599 601 83 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f506c155c78 *.LC5>)) sim2fitman.cpp:272 87 {*movdi_internal_rex64}
     (nil))
(call_insn 601 600 602 83 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:272 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 602 601 603 83 (parallel [
            (set (reg:DI 0 ax [269])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (nil))
(insn 603 602 604 83 (parallel [
            (set (reg:DI 1 dx [270])
                (plus:DI (reg:DI 0 ax [269])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [269])
        (nil)))
(insn 604 603 605 83 (parallel [
            (set (reg:DI 0 ax [271])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (nil))
(insn 605 604 606 83 (parallel [
            (set (reg:DI 2 cx [272])
                (plus:DI (reg:DI 0 ax [271])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [271])
        (nil)))
(insn 606 605 607 83 (parallel [
            (set (reg:DI 0 ax [273])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (nil))
(insn 607 606 608 83 (parallel [
            (set (reg:DI 0 ax [274])
                (plus:DI (reg:DI 0 ax [273])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:273 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [273])
        (nil)))
(insn 608 607 609 83 (set (reg:DI 1 dx)
        (reg:DI 1 dx [270])) sim2fitman.cpp:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [270])
        (nil)))
(insn 609 608 610 83 (set (reg:DI 4 si)
        (reg:DI 2 cx [272])) sim2fitman.cpp:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [272])
        (nil)))
(insn 610 609 611 83 (set (reg:DI 5 di)
        (reg:DI 0 ax [274])) sim2fitman.cpp:273 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [274])
        (nil)))
(call_insn 611 610 1074 83 (call (mem:QI (symbol_ref:DI ("_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x7f506c517600 infile_stats>) [0 infile_stats S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:273 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1074 611 1075 83 (set (pc)
        (label_ref 698)) 650 {jump}
     (nil)
 -> 698)
;;  succ:       92 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1075 1074 614)
;; basic block 84, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 105 275 276 277 278 279 280 281 282 283
(code_label 614 1075 615 84 40 "" [1 uses])
(note 615 614 616 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 616 615 617 84 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f506c155d10 *.LC6>)) sim2fitman.cpp:278 87 {*movdi_internal_rex64}
     (nil))
(call_insn 617 616 618 84 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:278 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 618 617 619 84 (set (reg/f:DI 0 ax [orig:104 D.5807 ] [104])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3272 [0xfffffffffffff338])) [0 in_file+8 S8 A64])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (nil))
(insn 619 618 620 84 (parallel [
            (set (reg:DI 1 dx [275])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (nil))
(insn 620 619 621 84 (parallel [
            (set (reg:DI 38 r9 [276])
                (plus:DI (reg:DI 1 dx [275])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [275])
        (nil)))
(insn 621 620 622 84 (parallel [
            (set (reg:DI 1 dx [277])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (nil))
(insn 622 621 623 84 (parallel [
            (set (reg:DI 37 r8 [278])
                (plus:DI (reg:DI 1 dx [277])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [277])
        (nil)))
(insn 623 622 624 84 (parallel [
            (set (reg:DI 1 dx [279])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3407 [0xfffffffffffff2b1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (nil))
(insn 624 623 625 84 (parallel [
            (set (reg:DI 2 cx [280])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (nil))
(insn 625 624 626 84 (parallel [
            (set (reg:DI 4 si [281])
                (plus:DI (reg:DI 2 cx [280])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [280])
        (nil)))
(insn 626 625 627 84 (parallel [
            (set (reg:DI 2 cx [282])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (nil))
(insn 627 626 628 84 (parallel [
            (set (reg:DI 5 di [283])
                (plus:DI (reg:DI 2 cx [282])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:282 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [282])
        (nil)))
(insn 628 627 629 84 (set (reg:DI 38 r9)
        (reg:DI 38 r9 [276])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [276])
        (nil)))
(insn 629 628 630 84 (set (reg:DI 37 r8)
        (reg:DI 37 r8 [278])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [278])
        (nil)))
(insn 630 629 631 84 (set (reg:DI 2 cx)
        (reg:DI 1 dx [279])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [279])
        (nil)))
(insn 631 630 632 84 (set (reg:DI 1 dx)
        (reg/f:DI 0 ax [orig:104 D.5807 ] [104])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.5807 ] [104])
        (nil)))
(insn 632 631 633 84 (set (reg:DI 4 si)
        (reg:DI 4 si [281])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [281])
        (nil)))
(insn 633 632 634 84 (set (reg:DI 5 di)
        (reg:DI 5 di [283])) sim2fitman.cpp:282 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [283])
        (nil)))
(call_insn 634 633 635 84 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPcP8_IO_FILEPbP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x7f506c4e8e00 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:282 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 635 634 636 84 (set (reg:SI 0 ax [orig:105 D.5803 ] [105])
        (reg:SI 0 ax)) sim2fitman.cpp:282 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 636 635 637 84 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
        (reg:SI 0 ax [orig:105 D.5803 ] [105])) sim2fitman.cpp:282 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:105 D.5803 ] [105])
        (nil)))
(insn 637 636 638 84 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3164 [0xfffffffffffff3a4])) [0 infile_struct[1].num_unsup_sets+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman.cpp:285 89 {*movsi_internal}
     (nil))
(insn 638 637 639 84 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:287 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 639 638 640 84 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 682)
            (pc))) sim2fitman.cpp:287 612 {*jcc_1}
     (nil)
 -> 682)
;;  succ:       85 (FALLTHRU)
;;              91
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 85, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 84, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       84 (FALLTHRU)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 640 639 641 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 641 640 642 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) sim2fitman.cpp:288 7 {*cmpsi_1}
     (nil))
(jump_insn 642 641 643 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 652)
            (pc))) sim2fitman.cpp:288 612 {*jcc_1}
     (nil)
 -> 652)
;;  succ:       86 (FALLTHRU)
;;              87
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 86, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85 (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 284 285 286
(note 643 642 644 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 644 643 645 86 (parallel [
            (set (reg:DI 0 ax [284])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:289 274 {*adddi_1}
     (nil))
(insn 645 644 646 86 (parallel [
            (set (reg:DI 1 dx [285])
                (plus:DI (reg:DI 0 ax [284])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:289 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [284])
        (nil)))
(insn 646 645 647 86 (parallel [
            (set (reg:DI 0 ax [286])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:289 274 {*adddi_1}
     (nil))
(insn 647 646 648 86 (set (reg:DI 4 si)
        (reg:DI 1 dx [285])) sim2fitman.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [285])
        (nil)))
(insn 648 647 649 86 (set (reg:DI 5 di)
        (reg:DI 0 ax [286])) sim2fitman.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [286])
        (nil)))
(call_insn 649 648 1076 86 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x7f506c51b000 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:289 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(jump_insn 1076 649 1077 86 (set (pc)
        (label_ref 682)) 650 {jump}
     (nil)
 -> 682)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1077 1076 652)
;; basic block 87, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 86, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 652 1077 653 87 43 "" [1 uses])
(note 653 652 654 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 654 653 655 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) sim2fitman.cpp:290 7 {*cmpsi_1}
     (nil))
(jump_insn 655 654 656 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) sim2fitman.cpp:290 612 {*jcc_1}
     (nil)
 -> 668)
;;  succ:       88 (FALLTHRU)
;;              89
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 88, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87 (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 287 288 289 290 291
(note 656 655 657 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 657 656 658 88 (parallel [
            (set (reg:DI 0 ax [287])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:291 274 {*adddi_1}
     (nil))
(insn 658 657 659 88 (parallel [
            (set (reg:DI 1 dx [288])
                (plus:DI (reg:DI 0 ax [287])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [287])
        (nil)))
(insn 659 658 660 88 (parallel [
            (set (reg:DI 0 ax [289])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:291 274 {*adddi_1}
     (nil))
(insn 660 659 661 88 (parallel [
            (set (reg:DI 2 cx [290])
                (plus:DI (reg:DI 0 ax [289])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:291 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [289])
        (nil)))
(insn 661 660 662 88 (parallel [
            (set (reg:DI 0 ax [291])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:291 274 {*adddi_1}
     (nil))
(insn 662 661 663 88 (set (reg:DI 1 dx)
        (reg:DI 1 dx [288])) sim2fitman.cpp:291 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [288])
        (nil)))
(insn 663 662 664 88 (set (reg:DI 4 si)
        (reg:DI 2 cx [290])) sim2fitman.cpp:291 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [290])
        (nil)))
(insn 664 663 665 88 (set (reg:DI 5 di)
        (reg:DI 0 ax [291])) sim2fitman.cpp:291 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [291])
        (nil)))
(call_insn 665 664 1078 88 (call (mem:QI (symbol_ref:DI ("_Z7exit_09PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c51b200 exit_09>) [0 exit_09 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:291 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1078 665 1079 88 (set (pc)
        (label_ref 682)) 650 {jump}
     (nil)
 -> 682)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1079 1078 668)
;; basic block 89, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 668 1079 669 89 44 "" [1 uses])
(note 669 668 670 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 670 669 671 89 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) sim2fitman.cpp:292 7 {*cmpsi_1}
     (nil))
(jump_insn 671 670 672 89 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 682)
            (pc))) sim2fitman.cpp:292 612 {*jcc_1}
     (nil)
 -> 682)
;;  succ:       90 (FALLTHRU)
;;              91
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 90, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       89 (FALLTHRU)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 292 293 294 295 296
(note 672 671 673 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 673 672 674 90 (parallel [
            (set (reg:DI 0 ax [292])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:293 274 {*adddi_1}
     (nil))
(insn 674 673 675 90 (parallel [
            (set (reg:DI 1 dx [293])
                (plus:DI (reg:DI 0 ax [292])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:293 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [292])
        (nil)))
(insn 675 674 676 90 (parallel [
            (set (reg:DI 0 ax [294])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:293 274 {*adddi_1}
     (nil))
(insn 676 675 677 90 (parallel [
            (set (reg:DI 2 cx [295])
                (plus:DI (reg:DI 0 ax [294])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:293 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [294])
        (nil)))
(insn 677 676 678 90 (parallel [
            (set (reg:DI 0 ax [296])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:293 274 {*adddi_1}
     (nil))
(insn 678 677 679 90 (set (reg:DI 1 dx)
        (reg:DI 1 dx [293])) sim2fitman.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [293])
        (nil)))
(insn 679 678 680 90 (set (reg:DI 4 si)
        (reg:DI 2 cx [295])) sim2fitman.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [295])
        (nil)))
(insn 680 679 681 90 (set (reg:DI 5 di)
        (reg:DI 0 ax [296])) sim2fitman.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [296])
        (nil)))
(call_insn 681 680 682 90 (call (mem:QI (symbol_ref:DI ("_Z7exit_10PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c51b300 exit_10>) [0 exit_10 S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:293 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       91 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 91, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       84
;;              86 [100.0%] 
;;              89
;;              90 (FALLTHRU)
;;              88 [100.0%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 297 298 299 300 301 302
(code_label 682 681 683 91 42 "" [4 uses])
(note 683 682 684 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 684 683 685 91 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f506c155c78 *.LC5>)) sim2fitman.cpp:298 87 {*movdi_internal_rex64}
     (nil))
(call_insn 685 684 686 91 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:298 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 686 685 687 91 (parallel [
            (set (reg:DI 0 ax [297])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (nil))
(insn 687 686 688 91 (parallel [
            (set (reg:DI 1 dx [298])
                (plus:DI (reg:DI 0 ax [297])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [297])
        (nil)))
(insn 688 687 689 91 (parallel [
            (set (reg:DI 0 ax [299])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (nil))
(insn 689 688 690 91 (parallel [
            (set (reg:DI 2 cx [300])
                (plus:DI (reg:DI 0 ax [299])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [299])
        (nil)))
(insn 690 689 691 91 (parallel [
            (set (reg:DI 0 ax [301])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (nil))
(insn 691 690 692 91 (parallel [
            (set (reg:DI 0 ax [302])
                (plus:DI (reg:DI 0 ax [301])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:299 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [301])
        (nil)))
(insn 692 691 693 91 (set (reg:DI 1 dx)
        (reg:DI 1 dx [298])) sim2fitman.cpp:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [298])
        (nil)))
(insn 693 692 694 91 (set (reg:DI 4 si)
        (reg:DI 2 cx [300])) sim2fitman.cpp:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [300])
        (nil)))
(insn 694 693 695 91 (set (reg:DI 5 di)
        (reg:DI 0 ax [302])) sim2fitman.cpp:299 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [302])
        (nil)))
(call_insn 695 694 698 91 (call (mem:QI (symbol_ref:DI ("_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x7f506c517600 infile_stats>) [0 infile_stats S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:299 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       92 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 92, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79
;;              91 (FALLTHRU)
;;              81
;;              82
;;              83 [100.0%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
(code_label 698 695 699 92 39 "" [4 uses])
(note 699 698 700 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 700 699 701 92 (set (reg:QI 0 ax [orig:106 verbose.11 ] [106])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:305 91 {*movqi_internal}
     (nil))
(insn 701 700 702 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:106 verbose.11 ] [106])
            (const_int 0 [0]))) sim2fitman.cpp:305 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:106 verbose.11 ] [106])
        (nil)))
(jump_insn 702 701 703 92 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 706)
            (pc))) sim2fitman.cpp:305 612 {*jcc_1}
     (nil)
 -> 706)
;;  succ:       93 (FALLTHRU)
;;              94
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 93, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 703 702 704 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 704 703 705 93 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f506c155da8 *.LC7>)) sim2fitman.cpp:306 87 {*movdi_internal_rex64}
     (nil))
(call_insn 705 704 706 93 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:306 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       94 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 94, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92
;;              93 (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 107 303 304 305
(code_label 706 705 707 94 45 "" [1 uses])
(note 707 706 708 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 708 707 709 94 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3396 [0xfffffffffffff2bc])) [0 fidlimit+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:309 89 {*movsi_internal}
     (nil))
(insn 709 708 710 94 (parallel [
            (set (reg:DI 0 ax [303])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:320 274 {*adddi_1}
     (nil))
(insn 710 709 711 94 (parallel [
            (set (reg:DI 1 dx [304])
                (plus:DI (reg:DI 0 ax [303])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:320 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [303])
        (nil)))
(insn 711 710 712 94 (parallel [
            (set (reg:DI 0 ax [305])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:320 274 {*adddi_1}
     (nil))
(insn 712 711 713 94 (set (reg:DI 4 si)
        (reg:DI 1 dx [304])) sim2fitman.cpp:320 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [304])
        (nil)))
(insn 713 712 714 94 (set (reg:DI 5 di)
        (reg:DI 0 ax [305])) sim2fitman.cpp:320 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [305])
        (nil)))
(call_insn/i 714 713 715 94 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f506c603100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:320 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 715 714 716 94 (set (reg:SI 0 ax [orig:107 D.5803 ] [107])
        (reg:SI 0 ax)) sim2fitman.cpp:320 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 716 715 717 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:107 D.5803 ] [107])
            (const_int 0 [0]))) sim2fitman.cpp:320 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:107 D.5803 ] [107])
        (nil)))
(jump_insn 717 716 718 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 733)
            (pc))) sim2fitman.cpp:320 612 {*jcc_1}
     (nil)
 -> 733)
;;  succ:       95 (FALLTHRU)
;;              97
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 95, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 108 306 307
(note 718 717 719 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 719 718 720 95 (parallel [
            (set (reg:DI 0 ax [306])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:321 274 {*adddi_1}
     (nil))
(insn 720 719 721 95 (parallel [
            (set (reg:DI 0 ax [307])
                (plus:DI (reg:DI 0 ax [306])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:321 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [306])
        (nil)))
(insn 721 720 722 95 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f506c155b48 *.LC3>)) sim2fitman.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 722 721 723 95 (set (reg:DI 5 di)
        (reg:DI 0 ax [307])) sim2fitman.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [307])
        (nil)))
(call_insn/i 723 722 724 95 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f506c603100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:321 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 724 723 725 95 (set (reg:SI 0 ax [orig:108 D.5803 ] [108])
        (reg:SI 0 ax)) sim2fitman.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 725 724 726 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:108 D.5803 ] [108])
            (const_int 0 [0]))) sim2fitman.cpp:320 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:108 D.5803 ] [108])
        (nil)))
(jump_insn 726 725 727 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 733)
            (pc))) sim2fitman.cpp:320 612 {*jcc_1}
     (nil)
 -> 733)
;;  succ:       96 (FALLTHRU)
;;              97
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 96, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 109 110
(note 727 726 728 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 728 727 729 96 (set (reg:SI 0 ax [orig:109 fid.12 ] [109])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])) sim2fitman.cpp:322 89 {*movsi_internal}
     (nil))
(insn 729 728 730 96 (parallel [
            (set (reg:SI 0 ax [orig:110 fidlimit.13 ] [110])
                (plus:SI (reg:SI 0 ax [orig:109 fid.12 ] [109])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:322 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:109 fid.12 ] [109])
        (nil)))
(insn 730 729 1080 96 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3396 [0xfffffffffffff2bc])) [0 fidlimit+0 S4 A32])
        (reg:SI 0 ax [orig:110 fidlimit.13 ] [110])) sim2fitman.cpp:322 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:110 fidlimit.13 ] [110])
        (nil)))
(jump_insn 1080 730 1081 96 (set (pc)
        (label_ref 747)) sim2fitman.cpp:322 650 {jump}
     (nil)
 -> 747)
;;  succ:       100 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1081 1080 733)
;; basic block 97, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94
;;              95
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 733 1081 734 97 46 "" [2 uses])
(note 734 733 735 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 735 734 736 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman.cpp:325 7 {*cmpsi_1}
     (nil))
(jump_insn 736 735 737 97 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 743)
            (pc))) sim2fitman.cpp:325 612 {*jcc_1}
     (nil)
 -> 743)
;;  succ:       98 (FALLTHRU)
;;              99
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 98, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       97 (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 111 112
(note 737 736 738 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 738 737 739 98 (set (reg:SI 0 ax [orig:111 fid.14 ] [111])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])) sim2fitman.cpp:326 89 {*movsi_internal}
     (nil))
(insn 739 738 740 98 (parallel [
            (set (reg:SI 0 ax [orig:112 fidlimit.15 ] [112])
                (plus:SI (reg:SI 0 ax [orig:111 fid.14 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:326 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:111 fid.14 ] [111])
        (nil)))
(insn 740 739 1082 98 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3396 [0xfffffffffffff2bc])) [0 fidlimit+0 S4 A32])
        (reg:SI 0 ax [orig:112 fidlimit.15 ] [112])) sim2fitman.cpp:326 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:112 fidlimit.15 ] [112])
        (nil)))
(jump_insn 1082 740 1083 98 (set (pc)
        (label_ref 747)) 650 {jump}
     (nil)
 -> 747)
;;  succ:       100 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1083 1082 743)
;; basic block 99, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 98, next block 100, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       97
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
(code_label 743 1083 744 99 48 "" [1 uses])
(note 744 743 745 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 745 744 746 99 (set (reg:SI 0 ax [orig:113 fid.16 ] [113])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])) sim2fitman.cpp:330 89 {*movsi_internal}
     (nil))
(insn 746 745 747 99 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3396 [0xfffffffffffff2bc])) [0 fidlimit+0 S4 A32])
        (reg:SI 0 ax [orig:113 fid.16 ] [113])) sim2fitman.cpp:330 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:113 fid.16 ] [113])
        (nil)))
;;  succ:       100 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 100, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 99, next block 101, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       99 (FALLTHRU)
;;              96 [100.0%] 
;;              98 [100.0%] 
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 115 308 309 310 311 312 313 314 315 316 317 318
(code_label 747 746 748 100 47 "" [2 uses])
(note 748 747 749 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 749 748 750 100 (set (reg:QI 0 ax [orig:114 swap_bytes.17 ] [114])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3407 [0xfffffffffffff2b1])) [0 swap_bytes+0 S1 A8])) sim2fitman.cpp:341 91 {*movqi_internal}
     (nil))
(insn 750 749 751 100 (set (reg:SI 5 di [orig:115 D.5803 ] [115])
        (zero_extend:SI (reg:QI 0 ax [orig:114 swap_bytes.17 ] [114]))) sim2fitman.cpp:341 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:114 swap_bytes.17 ] [114])
        (nil)))
(insn 751 750 752 100 (parallel [
            (set (reg:DI 38 r9 [308])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3328 [0xfffffffffffff300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 752 751 753 100 (parallel [
            (set (reg:DI 39 r10 [309])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 753 752 754 100 (parallel [
            (set (reg:DI 2 cx [310])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 754 753 755 100 (parallel [
            (set (reg:DI 1 dx [311])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 755 754 756 100 (parallel [
            (set (reg:DI 4 si [312])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 756 755 757 100 (parallel [
            (set (reg:DI 0 ax [313])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3396 [0xfffffffffffff2bc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 757 756 758 100 (parallel [
            (set (reg:DI 37 r8 [314])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3200 [0xfffffffffffff380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 758 757 759 100 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0  S8 A64])
        (reg:DI 37 r8 [314])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [314])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3184 [0xfffffffffffff390]))
            (nil))))
(insn 759 758 760 100 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0  S4 A64])
        (reg:SI 5 di [orig:115 D.5803 ] [115])) sim2fitman.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [orig:115 D.5803 ] [115])
        (nil)))
(insn 760 759 761 100 (parallel [
            (set (reg:DI 5 di [315])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3296 [0xfffffffffffff320])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 761 760 762 100 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S8 A64])
        (reg:DI 5 di [315])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [315])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3280 [0xfffffffffffff330]))
            (nil))))
(insn 762 761 763 100 (parallel [
            (set (reg:DI 5 di [316])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3312 [0xfffffffffffff310])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 763 762 764 100 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A64])
        (reg:DI 5 di [316])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [316])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3296 [0xfffffffffffff320]))
            (nil))))
(insn 764 763 765 100 (parallel [
            (set (reg:DI 5 di [317])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3344 [0xfffffffffffff2f0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 765 764 766 100 (set (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S8 A64])
        (reg:DI 5 di [317])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [317])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3328 [0xfffffffffffff300]))
            (nil))))
(insn 766 765 767 100 (parallel [
            (set (reg:DI 5 di [318])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:341 274 {*adddi_1}
     (nil))
(insn 767 766 768 100 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 5 di [318])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [318])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -3264 [0xfffffffffffff340]))
            (nil))))
(insn 768 767 769 100 (set (reg:DI 38 r9)
        (reg:DI 38 r9 [308])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [308])
        (nil)))
(insn 769 768 770 100 (set (reg:DI 37 r8)
        (reg:DI 39 r10 [309])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 39 r10 [309])
        (nil)))
(insn 770 769 771 100 (set (reg:DI 2 cx)
        (reg:DI 2 cx [310])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [310])
        (nil)))
(insn 771 770 772 100 (set (reg:DI 1 dx)
        (reg:DI 1 dx [311])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [311])
        (nil)))
(insn 772 771 773 100 (set (reg:DI 4 si)
        (reg:DI 4 si [312])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [312])
        (nil)))
(insn 773 772 774 100 (set (reg:DI 5 di)
        (reg:DI 0 ax [313])) sim2fitman.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [313])
        (nil)))
(call_insn 774 773 775 100 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9read_dataPiP10PreprocessP7IOFilesP16Data_file_headerP17Data_block_headerP10Precision2PP8_IO_FILEP10Precision1PPfSG_iP13InFile_struct") [flags 0x41]  <function_decl 0x7f506c511000 read_data>) [0 read_data S1 A8])
            (const_int 48 [0x30]))) sim2fitman.cpp:341 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_UNUSED (reg:SI 0 ax)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                (const_int 8 [0x8])) [0  S8 A64]))
                                    (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                    (const_int 16 [0x10])) [0  S8 A64]))
                                        (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                        (const_int 24 [0x18])) [0  S8 A64]))
                                            (expr_list:REG_BR_PRED (use (mem:SI (plus:DI (reg/f:DI 7 sp)
                                                            (const_int 32 [0x20])) [0  S4 A64]))
                                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (plus:DI (reg/f:DI 7 sp)
                                                                (const_int 40 [0x28])) [0  S8 A64]))
                                                    (nil))))))))))))))
(insn 775 774 1084 100 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:353 89 {*movsi_internal}
     (nil))
(jump_insn 1084 775 1085 100 (set (pc)
        (label_ref 832)) sim2fitman.cpp:353 650 {jump}
     (nil)
 -> 832)
;;  succ:       105 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1085 1084 835)
;; basic block 101, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 100, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       105
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 835 1085 778 101 52 "" [1 uses])
(note 778 835 779 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 779 778 1086 101 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:359 89 {*movsi_internal}
     (nil))
(jump_insn 1086 779 1087 101 (set (pc)
        (label_ref 816)) sim2fitman.cpp:359 650 {jump}
     (nil)
 -> 816)
;;  succ:       103 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1087 1086 827)
;; basic block 102, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 319 320 321 322 323 324 325 326 327 328 329 330
(code_label 827 1087 782 102 51 "" [1 uses])
(note 782 827 783 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 783 782 784 102 (set (reg:SI 0 ax [320])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:361 89 {*movsi_internal}
     (nil))
(insn 784 783 785 102 (set (reg:DI 0 ax [319])
        (sign_extend:DI (reg:SI 0 ax [320]))) sim2fitman.cpp:361 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [320])
        (nil)))
(insn 785 784 786 102 (set (reg/f:DI 0 ax [orig:120 D.5809 ] [120])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [319])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3312 [0xfffffffffffff310])) [0 out_data S8 A64])) sim2fitman.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [319])
        (nil)))
(insn 786 785 787 102 (set (reg:SI 1 dx [321])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])) sim2fitman.cpp:361 89 {*movsi_internal}
     (nil))
(insn 787 786 788 102 (set (reg:DI 1 dx [orig:121 D.5804 ] [121])
        (sign_extend:DI (reg:SI 1 dx [321]))) sim2fitman.cpp:361 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [321])
        (nil)))
(insn 788 787 789 102 (parallel [
            (set (reg:DI 1 dx [orig:122 D.5804 ] [122])
                (ashift:DI (reg:DI 1 dx [orig:121 D.5804 ] [121])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:361 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:121 D.5804 ] [121])
        (nil)))
(insn 789 788 790 102 (parallel [
            (set (reg/f:DI 1 dx [orig:123 D.5809 ] [123])
                (plus:DI (reg:DI 1 dx [orig:122 D.5804 ] [122])
                    (reg/f:DI 0 ax [orig:120 D.5809 ] [120])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:122 D.5804 ] [122])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:120 D.5809 ] [120])
            (nil))))
(insn 790 789 791 102 (set (reg:SI 0 ax [323])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:361 89 {*movsi_internal}
     (nil))
(insn 791 790 792 102 (set (reg:DI 0 ax [322])
        (sign_extend:DI (reg:SI 0 ax [323]))) sim2fitman.cpp:361 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [323])
        (nil)))
(insn 792 791 793 102 (set (reg/f:DI 0 ax [orig:124 D.5809 ] [124])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [322])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3328 [0xfffffffffffff300])) [0 switch_data[i_1].fl+0 S8 A64])) sim2fitman.cpp:361 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [322])
        (nil)))
(insn 793 792 794 102 (set (reg:SI 2 cx [324])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])) sim2fitman.cpp:361 89 {*movsi_internal}
     (nil))
(insn 794 793 795 102 (set (reg:DI 2 cx [orig:125 D.5804 ] [125])
        (sign_extend:DI (reg:SI 2 cx [324]))) sim2fitman.cpp:361 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [324])
        (nil)))
(insn 795 794 796 102 (parallel [
            (set (reg:DI 2 cx [orig:126 D.5804 ] [126])
                (ashift:DI (reg:DI 2 cx [orig:125 D.5804 ] [125])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:361 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:125 D.5804 ] [125])
        (nil)))
(insn 796 795 797 102 (parallel [
            (set (reg/f:DI 0 ax [orig:127 D.5809 ] [127])
                (plus:DI (reg/f:DI 0 ax [orig:124 D.5809 ] [124])
                    (reg:DI 2 cx [orig:126 D.5804 ] [126])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:126 D.5804 ] [126])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:124 D.5809 ] [124])
            (nil))))
(insn 797 796 798 102 (set (reg:SF 0 ax [orig:128 D.5810 ] [128])
        (mem:SF (reg/f:DI 0 ax [orig:127 D.5809 ] [127]) [0 *_89+0 S4 A32])) sim2fitman.cpp:361 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:127 D.5809 ] [127])
        (nil)))
(insn 798 797 799 102 (set (mem:SF (reg/f:DI 1 dx [orig:123 D.5809 ] [123]) [0 *_85+0 S4 A32])
        (reg:SF 0 ax [orig:128 D.5810 ] [128])) sim2fitman.cpp:361 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [orig:128 D.5810 ] [128])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:123 D.5809 ] [123])
            (nil))))
(insn 799 798 800 102 (set (reg:SI 0 ax [326])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:368 89 {*movsi_internal}
     (nil))
(insn 800 799 801 102 (set (reg:DI 0 ax [325])
        (sign_extend:DI (reg:SI 0 ax [326]))) sim2fitman.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [326])
        (nil)))
(insn 801 800 802 102 (set (reg/f:DI 0 ax [orig:129 D.5809 ] [129])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [325])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3296 [0xfffffffffffff320])) [0 scratch_data S8 A64])) sim2fitman.cpp:368 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [325])
        (nil)))
(insn 802 801 803 102 (set (reg:SI 1 dx [327])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])) sim2fitman.cpp:368 89 {*movsi_internal}
     (nil))
(insn 803 802 804 102 (set (reg:DI 1 dx [orig:130 D.5804 ] [130])
        (sign_extend:DI (reg:SI 1 dx [327]))) sim2fitman.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [327])
        (nil)))
(insn 804 803 805 102 (parallel [
            (set (reg:DI 1 dx [orig:131 D.5804 ] [131])
                (ashift:DI (reg:DI 1 dx [orig:130 D.5804 ] [130])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:130 D.5804 ] [130])
        (nil)))
(insn 805 804 806 102 (parallel [
            (set (reg/f:DI 1 dx [orig:132 D.5809 ] [132])
                (plus:DI (reg:DI 1 dx [orig:131 D.5804 ] [131])
                    (reg/f:DI 0 ax [orig:129 D.5809 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:131 D.5804 ] [131])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:129 D.5809 ] [129])
            (nil))))
(insn 806 805 807 102 (set (reg:SI 0 ax [329])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:368 89 {*movsi_internal}
     (nil))
(insn 807 806 808 102 (set (reg:DI 0 ax [328])
        (sign_extend:DI (reg:SI 0 ax [329]))) sim2fitman.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [329])
        (nil)))
(insn 808 807 809 102 (set (reg/f:DI 0 ax [orig:133 D.5809 ] [133])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [328])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3328 [0xfffffffffffff300])) [0 switch_data[i_1].fl+0 S8 A64])) sim2fitman.cpp:368 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [328])
        (nil)))
(insn 809 808 810 102 (set (reg:SI 2 cx [330])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])) sim2fitman.cpp:368 89 {*movsi_internal}
     (nil))
(insn 810 809 811 102 (set (reg:DI 2 cx [orig:134 D.5804 ] [134])
        (sign_extend:DI (reg:SI 2 cx [330]))) sim2fitman.cpp:368 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [330])
        (nil)))
(insn 811 810 812 102 (parallel [
            (set (reg:DI 2 cx [orig:135 D.5804 ] [135])
                (ashift:DI (reg:DI 2 cx [orig:134 D.5804 ] [134])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:368 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:134 D.5804 ] [134])
        (nil)))
(insn 812 811 813 102 (parallel [
            (set (reg/f:DI 0 ax [orig:136 D.5809 ] [136])
                (plus:DI (reg/f:DI 0 ax [orig:133 D.5809 ] [133])
                    (reg:DI 2 cx [orig:135 D.5804 ] [135])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:368 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [orig:135 D.5804 ] [135])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:133 D.5809 ] [133])
            (nil))))
(insn 813 812 814 102 (set (reg:SF 0 ax [orig:137 D.5810 ] [137])
        (mem:SF (reg/f:DI 0 ax [orig:136 D.5809 ] [136]) [0 *_98+0 S4 A32])) sim2fitman.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:136 D.5809 ] [136])
        (nil)))
(insn 814 813 815 102 (set (mem:SF (reg/f:DI 1 dx [orig:132 D.5809 ] [132]) [0 *_94+0 S4 A32])
        (reg:SF 0 ax [orig:137 D.5810 ] [137])) sim2fitman.cpp:368 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [orig:137 D.5810 ] [137])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:132 D.5809 ] [132])
            (nil))))
(insn 815 814 816 102 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 273 {*addsi_1}
     (nil))
;;  succ:       103 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 103, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102 (FALLTHRU,DFS_BACK)
;;              101 [100.0%] 
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 117 118 119 331 332 333 334 335 336
(code_label 816 815 817 103 50 "" [1 uses])
(note 817 816 818 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 818 817 819 103 (set (reg:SI 0 ax [331])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3388 [0xfffffffffffff2c4])) [0 j+0 S4 A32])) sim2fitman.cpp:359 89 {*movsi_internal}
     (nil))
(insn 819 818 820 103 (set (reg:DI 0 ax [orig:117 D.5808 ] [117])
        (sign_extend:DI (reg:SI 0 ax [331]))) sim2fitman.cpp:359 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [331])
        (nil)))
(insn 820 819 821 103 (set (reg:SI 1 dx [333])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:359 89 {*movsi_internal}
     (nil))
(insn 821 820 822 103 (set (reg:DI 1 dx [332])
        (sign_extend:DI (reg:SI 1 dx [333]))) sim2fitman.cpp:359 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [333])
        (nil)))
(insn 822 821 1094 103 (parallel [
            (set (reg:DI 1 dx [334])
                (ashift:DI (reg:DI 1 dx [332])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [332])
        (nil)))
(insn 1094 822 823 103 (parallel [
            (set (reg:DI 3 bx [372])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 274 {*adddi_1}
     (nil))
(insn 823 1094 824 103 (parallel [
            (set (reg:DI 1 dx [335])
                (plus:DI (reg:DI 1 dx [334])
                    (reg:DI 3 bx [372])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 3 bx [372])
        (expr_list:REG_DEAD (reg:DI 1 dx [334])
            (nil))))
(insn 824 823 825 103 (parallel [
            (set (reg/f:DI 1 dx [336])
                (plus:DI (reg:DI 1 dx [335])
                    (const_int -3104 [0xfffffffffffff3e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [335])
        (nil)))
(insn 825 824 826 103 (set (reg:DI 1 dx [orig:118 D.5808 ] [118])
        (mem/j:DI (reg/f:DI 1 dx [336]) [0 main_header[i_1].np.number+0 S8 A64])) sim2fitman.cpp:359 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [336])
        (nil)))
(insn 826 825 828 103 (parallel [
            (set (reg:DI 1 dx [orig:119 D.5808 ] [119])
                (ashift:DI (reg:DI 1 dx [orig:118 D.5808 ] [118])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:359 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:118 D.5808 ] [118])
        (nil)))
(insn 828 826 829 103 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:117 D.5808 ] [117])
            (reg:DI 1 dx [orig:119 D.5808 ] [119]))) sim2fitman.cpp:359 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:119 D.5808 ] [119])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:117 D.5808 ] [117])
            (nil))))
(jump_insn 829 828 830 103 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 827)
            (pc))) sim2fitman.cpp:359 612 {*jcc_1}
     (nil)
 -> 827)
;;  succ:       102
;;              104 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 104, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 103, next block 105, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 (FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 830 829 831 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 831 830 832 104 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:353 273 {*addsi_1}
     (nil))
;;  succ:       105 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 105, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 104, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       104 (FALLTHRU,DFS_BACK)
;;              100 [100.0%] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 116
(code_label 832 831 833 105 49 "" [1 uses])
(note 833 832 834 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 834 833 836 105 (set (reg:SI 0 ax [orig:116 fidlimit.18 ] [116])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3396 [0xfffffffffffff2bc])) [0 fidlimit+0 S4 A32])) sim2fitman.cpp:353 89 {*movsi_internal}
     (nil))
(insn 836 834 837 105 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
            (reg:SI 0 ax [orig:116 fidlimit.18 ] [116]))) sim2fitman.cpp:353 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:116 fidlimit.18 ] [116])
        (nil)))
(jump_insn 837 836 838 105 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 835)
            (pc))) sim2fitman.cpp:353 612 {*jcc_1}
     (nil)
 -> 835)
;;  succ:       101
;;              106 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 106, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 105, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       105 (FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 138
(note 838 837 839 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 839 838 840 106 (set (reg:QI 0 ax [orig:138 verbose.19 ] [138])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:385 91 {*movqi_internal}
     (nil))
(insn 840 839 841 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:138 verbose.19 ] [138])
            (const_int 0 [0]))) sim2fitman.cpp:385 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:138 verbose.19 ] [138])
        (nil)))
(jump_insn 841 840 842 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 845)
            (pc))) sim2fitman.cpp:385 612 {*jcc_1}
     (nil)
 -> 845)
;;  succ:       107 (FALLTHRU)
;;              108
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 107, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       106 (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 842 841 843 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 843 842 844 107 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f506c155ed8 *.LC8>)) sim2fitman.cpp:386 87 {*movdi_internal_rex64}
     (nil))
(call_insn 844 843 845 107 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:386 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       108 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 108, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       106
;;              107 (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 139 337 338 339 340 341
(code_label 845 844 846 108 53 "" [1 uses])
(note 846 845 847 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 847 846 848 108 (parallel [
            (set (reg:DI 5 di [337])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3296 [0xfffffffffffff320])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:389 274 {*adddi_1}
     (nil))
(insn 848 847 849 108 (parallel [
            (set (reg:DI 2 cx [338])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3312 [0xfffffffffffff310])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:389 274 {*adddi_1}
     (nil))
(insn 849 848 850 108 (parallel [
            (set (reg:DI 1 dx [339])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:389 274 {*adddi_1}
     (nil))
(insn 850 849 851 108 (parallel [
            (set (reg:DI 4 si [340])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:389 274 {*adddi_1}
     (nil))
(insn 851 850 852 108 (parallel [
            (set (reg:DI 0 ax [341])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3396 [0xfffffffffffff2bc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:389 274 {*adddi_1}
     (nil))
(insn 852 851 853 108 (set (reg:DI 37 r8)
        (reg:DI 5 di [337])) sim2fitman.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [337])
        (nil)))
(insn 853 852 854 108 (set (reg:DI 2 cx)
        (reg:DI 2 cx [338])) sim2fitman.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [338])
        (nil)))
(insn 854 853 855 108 (set (reg:DI 1 dx)
        (reg:DI 1 dx [339])) sim2fitman.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [339])
        (nil)))
(insn 855 854 856 108 (set (reg:DI 4 si)
        (reg:DI 4 si [340])) sim2fitman.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [340])
        (nil)))
(insn 856 855 857 108 (set (reg:DI 5 di)
        (reg:DI 0 ax [341])) sim2fitman.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [341])
        (nil)))
(call_insn 857 856 858 108 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_") [flags 0x41]  <function_decl 0x7f506c511200 pre_process>) [0 pre_process S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:389 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (nil)))))))
(insn 858 857 859 108 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f506c19a000 *.LC9>)) sim2fitman.cpp:391 87 {*movdi_internal_rex64}
     (nil))
(call_insn 859 858 860 108 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:391 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 860 859 861 108 (set (reg:QI 0 ax [orig:139 verbose.20 ] [139])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:400 91 {*movqi_internal}
     (nil))
(insn 861 860 862 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:139 verbose.20 ] [139])
            (const_int 0 [0]))) sim2fitman.cpp:400 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:139 verbose.20 ] [139])
        (nil)))
(jump_insn 862 861 863 108 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 866)
            (pc))) sim2fitman.cpp:400 612 {*jcc_1}
     (nil)
 -> 866)
;;  succ:       109 (FALLTHRU)
;;              110
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 109, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108 (FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 863 862 864 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 864 863 865 109 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f506c19a098 *.LC10>)) sim2fitman.cpp:401 87 {*movdi_internal_rex64}
     (nil))
(call_insn 865 864 866 109 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:401 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       110 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 110, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108
;;              109 (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 140
(code_label 866 865 867 110 54 "" [1 uses])
(note 867 866 868 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 868 867 869 110 (set (reg:QI 0 ax [orig:140 verbose.21 ] [140])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:405 91 {*movqi_internal}
     (nil))
(insn 869 868 870 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:140 verbose.21 ] [140])
            (const_int 0 [0]))) sim2fitman.cpp:405 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:140 verbose.21 ] [140])
        (nil)))
(jump_insn 870 869 871 110 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 874)
            (pc))) sim2fitman.cpp:405 612 {*jcc_1}
     (nil)
 -> 874)
;;  succ:       111 (FALLTHRU)
;;              112
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 111, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 110, next block 112, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       110 (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 871 870 872 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 872 871 873 111 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f506c19a130 *.LC11>)) sim2fitman.cpp:406 87 {*movdi_internal_rex64}
     (nil))
(call_insn 873 872 874 111 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:406 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       112 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 112, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 111, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       110
;;              111 (FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 874 873 875 112 55 "" [1 uses])
(note 875 874 876 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 876 875 877 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:408 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 877 876 878 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 881)
            (pc))) sim2fitman.cpp:408 612 {*jcc_1}
     (nil)
 -> 881)
;;  succ:       114
;;              113 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 113, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 112, next block 114, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112 (FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 878 877 879 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 879 878 880 113 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman.cpp:408 7 {*cmpsi_1}
     (nil))
(jump_insn 880 879 881 113 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 908)
            (pc))) sim2fitman.cpp:408 612 {*jcc_1}
     (nil)
 -> 908)
;;  succ:       114 (FALLTHRU)
;;              116
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 114, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 113, next block 115, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112
;;              113 (FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 141 142 342 343 344 345 346 347
(code_label 881 880 882 114 56 "" [1 uses])
(note 882 881 883 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 883 882 884 114 (set (reg/f:DI 0 ax [orig:141 D.5809 ] [141])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3312 [0xfffffffffffff310])) [0 out_data+0 S8 A64])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (nil))
(insn 884 883 885 114 (parallel [
            (set (reg:DI 37 r8 [342])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (nil))
(insn 885 884 886 114 (parallel [
            (set (reg:DI 2 cx [343])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (nil))
(insn 886 885 887 114 (parallel [
            (set (reg:DI 1 dx [344])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (nil))
(insn 887 886 888 114 (parallel [
            (set (reg:DI 4 si [345])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (nil))
(insn 888 887 889 114 (parallel [
            (set (reg:DI 5 di [346])
                (plus:DI (reg:DI 4 si [345])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [345])
        (nil)))
(insn 889 888 890 114 (parallel [
            (set (reg:DI 4 si [347])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:411 274 {*adddi_1}
     (nil))
(insn 890 889 891 114 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 4 si [347])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [347])
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -2992 [0xfffffffffffff450]))
            (nil))))
(insn 891 890 892 114 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [342])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [342])
        (nil)))
(insn 892 891 893 114 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) sim2fitman.cpp:411 89 {*movsi_internal}
     (nil))
(insn 893 892 894 114 (set (reg:DI 2 cx)
        (reg:DI 2 cx [343])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [343])
        (nil)))
(insn 894 893 895 114 (set (reg:DI 1 dx)
        (reg:DI 1 dx [344])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [344])
        (nil)))
(insn 895 894 896 114 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:141 D.5809 ] [141])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:141 D.5809 ] [141])
        (nil)))
(insn 896 895 897 114 (set (reg:DI 5 di)
        (reg:DI 5 di [346])) sim2fitman.cpp:411 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [346])
        (nil)))
(call_insn 897 896 898 114 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x7f506c511100 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 8 [0x8])) sim2fitman.cpp:411 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (nil)))))))))
(insn 898 897 899 114 (set (reg:QI 0 ax [orig:142 verbose.22 ] [142])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:412 91 {*movqi_internal}
     (nil))
(insn 899 898 900 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:142 verbose.22 ] [142])
            (const_int 0 [0]))) sim2fitman.cpp:412 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:142 verbose.22 ] [142])
        (nil)))
(jump_insn 900 899 901 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 908)
            (pc))) sim2fitman.cpp:412 612 {*jcc_1}
     (nil)
 -> 908)
;;  succ:       115 (FALLTHRU)
;;              116
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 115, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 114, next block 116, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       114 (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 348 349
(note 901 900 902 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 902 901 903 115 (parallel [
            (set (reg:DI 0 ax [348])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:413 274 {*adddi_1}
     (nil))
(insn 903 902 904 115 (parallel [
            (set (reg:DI 0 ax [349])
                (plus:DI (reg:DI 0 ax [348])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:413 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [348])
        (nil)))
(insn 904 903 905 115 (set (reg:DI 4 si)
        (reg:DI 0 ax [349])) sim2fitman.cpp:413 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [349])
        (nil)))
(insn 905 904 906 115 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f506c19a1c8 *.LC12>)) sim2fitman.cpp:413 87 {*movdi_internal_rex64}
     (nil))
(insn 906 905 907 115 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman.cpp:413 91 {*movqi_internal}
     (nil))
(call_insn 907 906 908 115 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f506c60ec00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:413 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
;;  succ:       116 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 116, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 115, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       113
;;              114
;;              115 (FALLTHRU)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 908 907 909 116 57 "" [2 uses])
(note 909 908 910 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 910 909 911 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 0 [0]))) sim2fitman.cpp:416 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 911 910 912 116 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 915)
            (pc))) sim2fitman.cpp:416 612 {*jcc_1}
     (nil)
 -> 915)
;;  succ:       118
;;              117 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 117, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 116, next block 118, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       116 (FALLTHRU)
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 912 911 913 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 913 912 914 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3384 [0xfffffffffffff2c8])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman.cpp:416 7 {*cmpsi_1}
     (nil))
(jump_insn 914 913 915 117 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 946)
            (pc))) sim2fitman.cpp:416 612 {*jcc_1}
     (nil)
 -> 946)
;;  succ:       118 (FALLTHRU)
;;              120
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 118, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       116
;;              117 (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 143 144 350 351 352 353 354 355 356 357 358 359
(code_label 915 914 916 118 58 "" [1 uses])
(note 916 915 917 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 917 916 918 118 (set (reg/f:DI 0 ax [orig:143 D.5809 ] [143])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3304 [0xfffffffffffff318])) [0 out_data+8 S8 A64])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (nil))
(insn 918 917 919 118 (parallel [
            (set (reg:DI 1 dx [350])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -2848 [0xfffffffffffff4e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (nil))
(insn 919 918 920 118 (parallel [
            (set (reg:DI 37 r8 [351])
                (plus:DI (reg:DI 1 dx [350])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [350])
        (nil)))
(insn 920 919 921 118 (parallel [
            (set (reg:DI 1 dx [352])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (nil))
(insn 921 920 922 118 (parallel [
            (set (reg:DI 2 cx [353])
                (plus:DI (reg:DI 1 dx [352])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [352])
        (nil)))
(insn 922 921 923 118 (parallel [
            (set (reg:DI 1 dx [354])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3136 [0xfffffffffffff3c0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (nil))
(insn 923 922 924 118 (parallel [
            (set (reg:DI 1 dx [355])
                (plus:DI (reg:DI 1 dx [354])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [354])
        (nil)))
(insn 924 923 925 118 (parallel [
            (set (reg:DI 4 si [356])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (nil))
(insn 925 924 926 118 (parallel [
            (set (reg:DI 5 di [357])
                (plus:DI (reg:DI 4 si [356])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [356])
        (nil)))
(insn 926 925 927 118 (parallel [
            (set (reg:DI 4 si [358])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -3008 [0xfffffffffffff440])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (nil))
(insn 927 926 928 118 (parallel [
            (set (reg:DI 4 si [359])
                (plus:DI (reg:DI 4 si [358])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:419 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 4 si [358])
        (nil)))
(insn 928 927 929 118 (set (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 4 si [359])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [359])
        (nil)))
(insn 929 928 930 118 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [351])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [351])
        (nil)))
(insn 930 929 931 118 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) sim2fitman.cpp:419 89 {*movsi_internal}
     (nil))
(insn 931 930 932 118 (set (reg:DI 2 cx)
        (reg:DI 2 cx [353])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [353])
        (nil)))
(insn 932 931 933 118 (set (reg:DI 1 dx)
        (reg:DI 1 dx [355])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [355])
        (nil)))
(insn 933 932 934 118 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:143 D.5809 ] [143])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:143 D.5809 ] [143])
        (nil)))
(insn 934 933 935 118 (set (reg:DI 5 di)
        (reg:DI 5 di [357])) sim2fitman.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [357])
        (nil)))
(call_insn 935 934 936 118 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x7f506c511100 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 8 [0x8])) sim2fitman.cpp:419 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (mem/f:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                (nil)))))))))
(insn 936 935 937 118 (set (reg:QI 0 ax [orig:144 verbose.23 ] [144])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -3406 [0xfffffffffffff2b2])) [0 verbose+0 S1 A16])) sim2fitman.cpp:420 91 {*movqi_internal}
     (nil))
(insn 937 936 938 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:144 verbose.23 ] [144])
            (const_int 0 [0]))) sim2fitman.cpp:420 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:144 verbose.23 ] [144])
        (nil)))
(jump_insn 938 937 939 118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 946)
            (pc))) sim2fitman.cpp:420 612 {*jcc_1}
     (nil)
 -> 946)
;;  succ:       119 (FALLTHRU)
;;              120
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 119, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       118 (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 360 361
(note 939 938 940 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 940 939 941 119 (parallel [
            (set (reg:DI 0 ax [360])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -1824 [0xfffffffffffff8e0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:421 274 {*adddi_1}
     (nil))
(insn 941 940 942 119 (parallel [
            (set (reg:DI 0 ax [361])
                (plus:DI (reg:DI 0 ax [360])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:421 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [360])
        (nil)))
(insn 942 941 943 119 (set (reg:DI 4 si)
        (reg:DI 0 ax [361])) sim2fitman.cpp:421 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [361])
        (nil)))
(insn 943 942 944 119 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7f506c19a260 *.LC13>)) sim2fitman.cpp:421 87 {*movdi_internal_rex64}
     (nil))
(insn 944 943 945 119 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman.cpp:421 91 {*movqi_internal}
     (nil))
(call_insn 945 944 946 119 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f506c60ec00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:421 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
;;  succ:       120 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 120, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       117
;;              118
;;              119 (FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 946 945 947 120 59 "" [2 uses])
(note 947 946 948 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 948 947 949 120 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f506c19a2f8 *.LC14>)) sim2fitman.cpp:425 87 {*movdi_internal_rex64}
     (nil))
(call_insn 949 948 950 120 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f506c610700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:425 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 950 949 1088 120 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman.cpp:428 89 {*movsi_internal}
     (nil))
(jump_insn 1088 950 1089 120 (set (pc)
        (label_ref 968)) sim2fitman.cpp:428 650 {jump}
     (nil)
 -> 968)
;;  succ:       124 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1089 1088 970)
;; basic block 121, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       124
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 145 362 363
(code_label 970 1089 953 121 62 "" [1 uses])
(note 953 970 954 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 954 953 955 121 (set (reg:SI 0 ax [363])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:429 89 {*movsi_internal}
     (nil))
(insn 955 954 956 121 (set (reg:DI 0 ax [362])
        (sign_extend:DI (reg:SI 0 ax [363]))) sim2fitman.cpp:429 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [363])
        (nil)))
(insn 956 955 957 121 (set (reg/f:DI 0 ax [orig:145 D.5807 ] [145])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [362])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3280 [0xfffffffffffff330])) [0 in_file S8 A64])) sim2fitman.cpp:429 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [362])
        (nil)))
(insn 957 956 958 121 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:145 D.5807 ] [145])
            (const_int 0 [0]))) sim2fitman.cpp:429 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:145 D.5807 ] [145])
        (nil)))
(jump_insn 958 957 959 121 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 965)
            (pc))) sim2fitman.cpp:429 612 {*jcc_1}
     (nil)
 -> 965)
;;  succ:       122 (FALLTHRU)
;;              123
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 122, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121 (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 146 364 365
(note 959 958 960 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 960 959 961 122 (set (reg:SI 0 ax [365])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])) sim2fitman.cpp:430 89 {*movsi_internal}
     (nil))
(insn 961 960 962 122 (set (reg:DI 0 ax [364])
        (sign_extend:DI (reg:SI 0 ax [365]))) sim2fitman.cpp:430 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [365])
        (nil)))
(insn 962 961 963 122 (set (reg/f:DI 0 ax [orig:146 D.5807 ] [146])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [364])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -3280 [0xfffffffffffff330])) [0 in_file S8 A64])) sim2fitman.cpp:430 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [364])
        (nil)))
(insn 963 962 964 122 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:146 D.5807 ] [146])) sim2fitman.cpp:430 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:146 D.5807 ] [146])
        (nil)))
(call_insn 964 963 965 122 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f506c3c7300 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) sim2fitman.cpp:430 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       123 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 123, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121
;;              122 (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 965 964 966 123 61 "" [1 uses])
(note 966 965 967 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 967 966 968 123 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman.cpp:428 273 {*addsi_1}
     (nil))
;;  succ:       124 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 124, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       123 (FALLTHRU,DFS_BACK)
;;              120 [100.0%] 
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 968 967 969 124 60 "" [1 uses])
(note 969 968 971 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 971 969 972 124 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -3392 [0xfffffffffffff2c0])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman.cpp:428 7 {*cmpsi_1}
     (nil))
(jump_insn 972 971 973 124 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 970)
            (pc))) sim2fitman.cpp:428 612 {*jcc_1}
     (nil)
 -> 970)
;;  succ:       121
;;              125 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 125, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       124 (FALLTHRU)
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 147 148 149 150 151
(note 973 972 974 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 974 973 975 125 (set (reg/f:DI 0 ax [orig:147 D.5811 ] [147])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3344 [0xfffffffffffff2f0])) [0 in_data[0].lo+0 S8 A64])) sim2fitman.cpp:434 87 {*movdi_internal_rex64}
     (nil))
(insn 975 974 976 125 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:147 D.5811 ] [147])) sim2fitman.cpp:434 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:147 D.5811 ] [147])
        (nil)))
(call_insn 976 975 977 125 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:434 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 977 976 978 125 (set (reg/f:DI 0 ax [orig:148 D.5811 ] [148])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3328 [0xfffffffffffff300])) [0 switch_data[0].lo+0 S8 A64])) sim2fitman.cpp:435 87 {*movdi_internal_rex64}
     (nil))
(insn 978 977 979 125 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:148 D.5811 ] [148])) sim2fitman.cpp:435 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:148 D.5811 ] [148])
        (nil)))
(call_insn 979 978 980 125 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:435 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 980 979 981 125 (set (reg/f:DI 0 ax [orig:149 D.5809 ] [149])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3312 [0xfffffffffffff310])) [0 out_data+0 S8 A64])) sim2fitman.cpp:436 87 {*movdi_internal_rex64}
     (nil))
(insn 981 980 982 125 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:149 D.5809 ] [149])) sim2fitman.cpp:436 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:149 D.5809 ] [149])
        (nil)))
(call_insn 982 981 983 125 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:436 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 983 982 984 125 (set (reg/f:DI 0 ax [orig:150 D.5809 ] [150])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3296 [0xfffffffffffff320])) [0 scratch_data+0 S8 A64])) sim2fitman.cpp:437 87 {*movdi_internal_rex64}
     (nil))
(insn 984 983 985 125 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:150 D.5809 ] [150])) sim2fitman.cpp:437 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:150 D.5809 ] [150])
        (nil)))
(call_insn 985 984 986 125 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:437 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 986 985 987 125 (set (reg:SI 0 ax [orig:151 fid.24 ] [151])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -3404 [0xfffffffffffff2b4])) [0 fid+0 S4 A32])) sim2fitman.cpp:439 89 {*movsi_internal}
     (nil))
(insn 987 986 988 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:151 fid.24 ] [151])
            (const_int 1 [0x1]))) sim2fitman.cpp:439 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:151 fid.24 ] [151])
        (nil)))
(jump_insn 988 987 989 125 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1002)
            (pc))) sim2fitman.cpp:439 612 {*jcc_1}
     (nil)
 -> 1002)
;;  succ:       126 (FALLTHRU)
;;              127
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 126, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 125, next block 127, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125 (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 152 153 154 155
(note 989 988 990 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 990 989 991 126 (set (reg/f:DI 0 ax [orig:152 D.5811 ] [152])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3336 [0xfffffffffffff2f8])) [0 in_data[1].lo+0 S8 A64])) sim2fitman.cpp:440 87 {*movdi_internal_rex64}
     (nil))
(insn 991 990 992 126 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:152 D.5811 ] [152])) sim2fitman.cpp:440 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:152 D.5811 ] [152])
        (nil)))
(call_insn 992 991 993 126 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:440 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 993 992 994 126 (set (reg/f:DI 0 ax [orig:153 D.5811 ] [153])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3320 [0xfffffffffffff308])) [0 switch_data[1].lo+0 S8 A64])) sim2fitman.cpp:441 87 {*movdi_internal_rex64}
     (nil))
(insn 994 993 995 126 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:153 D.5811 ] [153])) sim2fitman.cpp:441 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:153 D.5811 ] [153])
        (nil)))
(call_insn 995 994 996 126 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:441 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 996 995 997 126 (set (reg/f:DI 0 ax [orig:154 D.5809 ] [154])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3304 [0xfffffffffffff318])) [0 out_data+8 S8 A64])) sim2fitman.cpp:442 87 {*movdi_internal_rex64}
     (nil))
(insn 997 996 998 126 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:154 D.5809 ] [154])) sim2fitman.cpp:442 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:154 D.5809 ] [154])
        (nil)))
(call_insn 998 997 999 126 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:442 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 999 998 1000 126 (set (reg/f:DI 0 ax [orig:155 D.5809 ] [155])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -3288 [0xfffffffffffff328])) [0 scratch_data+8 S8 A64])) sim2fitman.cpp:443 87 {*movdi_internal_rex64}
     (nil))
(insn 1000 999 1001 126 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:155 D.5809 ] [155])) sim2fitman.cpp:443 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:155 D.5809 ] [155])
        (nil)))
(call_insn 1001 1000 1002 126 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f506c62ce00 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:443 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       127 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 127, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 126, next block 128, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125
;;              126 (FALLTHRU)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 156 157
(code_label 1002 1001 1003 127 63 "" [1 uses])
(note 1003 1002 1004 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1004 1003 1007 127 (set (reg:SI 0 ax [orig:156 D.5803 ] [156])
        (const_int 0 [0])) sim2fitman.cpp:446 89 {*movsi_internal}
     (nil))
(insn 1007 1004 1011 127 (set (reg:SI 0 ax [orig:157 <retval> ] [157])
        (reg:SI 0 ax [orig:156 D.5803 ] [156])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:156 D.5803 ] [156])
        (nil)))
(insn 1011 1007 1014 127 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:157 <retval> ] [157])) sim2fitman.cpp:448 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:157 <retval> ] [157])
        (nil)))
(insn 1014 1011 1015 127 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -24 [0xffffffffffffffe8])) [0 D.5812+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 3 bx [368]))
        ]) sim2fitman.cpp:448 972 {stack_tls_protect_test_di}
     (expr_list:REG_UNUSED (reg:DI 3 bx [368])
        (nil)))
(jump_insn 1015 1014 1022 127 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1018)
            (pc))) sim2fitman.cpp:448 612 {*jcc_1}
     (nil)
 -> 1018)
;;  succ:       129
;;              128 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 128, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127 (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 1022 1015 1016 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(call_insn 1016 1022 1017 128 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f506c16b500 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) sim2fitman.cpp:448 656 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 1017 1016 1018)
;; basic block 129, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 128, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 1018 1017 1023 129 65 "" [1 uses])
(note 1023 1018 1019 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 1019 1023 0 129 (use (reg/i:SI 0 ax)) sim2fitman.cpp:448 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

