{//test
    "state mapping": {  
        "ciphertext":   [["ILA.round == 0" ,null ],
                        ["ILA.round == 1" ,"s0" ],
                        ["ILA.round == 2" ,"s1" ],
                        ["ILA.round == 3" ,"s2" ],
                        ["ILA.round == 4" ,"s3" ],
                        ["ILA.round == 5" ,"s4" ],
                        ["ILA.round == 6" ,"s5" ],
                        ["ILA.round == 7" ,"s6" ],
                        ["ILA.round == 8" ,"s7" ],
                        ["ILA.round == 9" ,"s8" ],
                        ["ILA.round == 10","s9" ],
                        ["ILA.round == 11","out"] ],
        "round_key":    [["ILA.round == 0" , null],
                        ["ILA.round == 1" ,"k0" ],
                        ["ILA.round == 2" ,"k1" ],
                        ["ILA.round == 3" ,"k2" ],
                        ["ILA.round == 4" ,"k3" ],
                        ["ILA.round == 5" ,"k4" ],
                        ["ILA.round == 6" ,"k5" ],
                        ["ILA.round == 7" ,"k6" ],
                        ["ILA.round == 8" ,"k7" ],
                        ["ILA.round == 9" ,"k8" ],
                        ["ILA.round == 10","k9" ],
                        ["ILA.round == 11", null] ],
        "round"     : null 

    },
  
    "input mapping": {
      "key_in" : "RTL.key",
      "plaintext" : "RTL.state"
    },
  
    "rtl interface-connection" : {
      "CLOCK" : "clk",
      "RESET" : "rst"  // an input or a list of inputs
      // "clk":"**CLOCK**",
      // "key":"key_in",
      // "state":"plaintext",
      // "out":"**KEEP**"
    }
  
    // "monitor" :{
    //   // // monitor 1 : value recorder
    //   // "r0_pvholder" : { // this is just a name
    //   //   "template" : "value recorder",
    //   //     "cond": "#stage_tracker# == 1",
    //   //     "val":"RTL.registers[0]"
    //   // }
    // },    

    // // "functions":{ // for uninterpreted functions 
    // //     "<function-name>": [
    // //       [
    // //         "<refinement-expression>", "<refinement-expression>",
    // //         "<refinement-expression>", "<refinement-expression>",
    // //         // more ...
    // //       ]
    // //     ]
    // // },

    // "assumptions" : [
    //   // "ILA.pc[1:0] == 2'b00",
    //   // "RTL.near_mem$imem_pc[1:0] == 2'b00",
    //   // "(#monitor_s2# |-> (RTL.near_mem$dmem_exc == 0))" // no memory exception, not in this model
    // ]
}
  