{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702552527612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702552527613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 19:15:27 2023 " "Processing started: Thu Dec 14 19:15:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702552527613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702552527613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtc_top -c rtc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtc_top -c rtc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702552527613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702552527779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/file/rtc/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA/File/rtc/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552527800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552527800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/file/rtc/rtl/rtc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/rtc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_top " "Found entity 1: rtc_top" {  } { { "../rtl/rtc_top.v" "" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552527801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552527801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/file/rtc/rtl/pcf8563_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/pcf8563_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdcf8563_ctrl " "Found entity 1: pdcf8563_ctrl" {  } { { "../rtl/pcf8563_ctrl.v" "" { Text "D:/FPGA/File/rtc/rtl/pcf8563_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552527803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552527803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/file/rtc/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGA/File/rtc/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552527803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552527803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_control.v(320) " "Verilog HDL information at iic_control.v(320): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 320 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1702552527805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA iic_control.v(14) " "Verilog HDL Declaration information at iic_control.v(14): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702552527805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA iic_control.v(18) " "Verilog HDL Declaration information at iic_control.v(18): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702552527805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/file/rtc/rtl/iic_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/file/rtc/rtl/iic_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_control " "Found entity 1: iic_control" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552527805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552527805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_num rtc_top.v(69) " "Verilog HDL Implicit Net warning at rtc_top.v(69): created implicit net for \"addr_num\"" {  } { { "../rtl/rtc_top.v" "" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702552527805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtc_top " "Elaborating entity \"rtc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702552527904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u0_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u0_key_filter\"" {  } { { "../rtl/rtc_top.v" "u0_key_filter" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702552527920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdcf8563_ctrl pdcf8563_ctrl:u0_pdcf8563_ctrl " "Elaborating entity \"pdcf8563_ctrl\" for hierarchy \"pdcf8563_ctrl:u0_pdcf8563_ctrl\"" {  } { { "../rtl/rtc_top.v" "u0_pdcf8563_ctrl" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702552527921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_control iic_control:u0_iic_control " "Elaborating entity \"iic_control\" for hierarchy \"iic_control:u0_iic_control\"" {  } { { "../rtl/rtc_top.v" "u0_iic_control" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702552527939 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "iic_control.v(223) " "Verilog HDL or VHDL warning at the iic_control.v(223): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 223 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data_buff iic_control.v(196) " "Verilog HDL Always Construct warning at iic_control.v(196): inferring latch(es) for variable \"wr_data_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_buff iic_control.v(196) " "Verilog HDL Always Construct warning at iic_control.v(196): inferring latch(es) for variable \"rd_data_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_control.v(306) " "Verilog HDL Case Statement information at iic_control.v(306): all case item expressions in this case statement are onehot" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack iic_control.v(306) " "Verilog HDL Always Construct warning at iic_control.v(306): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 306 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack iic_control.v(306) " "Inferred latch for \"ack\" at iic_control.v(306)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[0\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[0\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[1\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[1\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[2\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[2\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[3\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[3\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[4\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[4\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[5\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[5\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[6\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[6\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_buff\[7\] iic_control.v(196) " "Inferred latch for \"rd_data_buff\[7\]\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_buff iic_control.v(196) " "Inferred latch for \"wr_data_buff\" at iic_control.v(196)" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702552527940 "|rtc_top|iic_control:u0_iic_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u0_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u0_seg_driver\"" {  } { { "../rtl/rtc_top.v" "u0_seg_driver" { Text "D:/FPGA/File/rtc/rtl/rtc_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702552527941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 10 seg_driver.v(43) " "Verilog HDL assignment warning at seg_driver.v(43): truncated value with size 26 to match size of target (10)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA/File/rtc/rtl/seg_driver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702552527941 "|rtc_top|seg_driver:u0_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 10 seg_driver.v(45) " "Verilog HDL assignment warning at seg_driver.v(45): truncated value with size 26 to match size of target (10)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA/File/rtc/rtl/seg_driver.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702552527941 "|rtc_top|seg_driver:u0_seg_driver"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c124 " "Found entity 1: altsyncram_c124" {  } { { "db/altsyncram_c124.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/altsyncram_c124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGA/File/rtc/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702552528965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702552528965 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702552529012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[4\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529757 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[0\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[5\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[1\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[6\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[2\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[7\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_control:u0_iic_control\|rd_data_buff\[3\] " "Latch iic_control:u0_iic_control\|rd_data_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_control:u0_iic_control\|current_state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal iic_control:u0_iic_control\|current_state.RD_DATA" {  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702552529758 ""}  } { { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 196 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702552529758 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA/File/rtc/rtl/seg_driver.v" 54 -1 0 } } { "../rtl/iic_control.v" "" { Text "D:/FPGA/File/rtc/rtl/iic_control.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702552529759 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1702552529759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702552529897 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702552530110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702552530121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1702552530121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/fpga/quartusii_13.1/software/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702552530153 "|rtc_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702552530153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702552530222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/File/rtc/prj/output_files/rtc_top.map.smsg " "Generated suppressed messages file D:/FPGA/File/rtc/prj/output_files/rtc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702552530384 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 78 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 78 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1702552530595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702552530611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702552530611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1544 " "Implemented 1544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702552530766 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702552530766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1702552530766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1481 " "Implemented 1481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702552530766 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1702552530766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702552530766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702552530783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 19:15:30 2023 " "Processing ended: Thu Dec 14 19:15:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702552530783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702552530783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702552530783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702552530783 ""}
