

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Apr 29 12:36:26 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   45|   35|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   33|   44|   3 ~ 4  |          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_1)
	4  / (!tmp & tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: x_read [1/1] 1.00ns
:3  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x) nounwind

ST_1: stg_10 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_12 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.89ns
:7  br label %1


 <State 2>: 3.63ns
ST_2: acc [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i5 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: stg_19 [1/1] 0.00ns
:5  br i1 %tmp, label %6, label %2

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_2: tmp_1 [1/1] 1.17ns
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: stg_22 [1/1] 0.00ns
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_2 [1/1] 1.24ns
:0  %tmp_2 = add i5 %i, -1

ST_2: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i5 %tmp_2 to i64

ST_2: shift_reg_addr [1/1] 0.00ns
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

ST_2: shift_reg_load [2/2] 2.39ns
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

ST_2: tmp_4 [1/1] 0.00ns
:4  %tmp_4 = zext i32 %i_cast to i64

ST_2: c_addr [1/1] 0.00ns
:7  %c_addr = getelementptr [11 x i7]* @c, i64 0, i64 %tmp_4

ST_2: c_load [2/2] 2.39ns
:8  %c_load = load i7* %c_addr, align 1

ST_2: stg_30 [1/1] 2.39ns
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

ST_2: stg_31 [1/1] 0.89ns
:1  br label %5

ST_2: stg_32 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 %acc) nounwind

ST_2: stg_33 [1/1] 0.00ns
:1  ret void


 <State 3>: 4.78ns
ST_3: shift_reg_load [1/2] 2.39ns
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

ST_3: shift_reg_addr_1 [1/1] 0.00ns
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_3: stg_36 [1/1] 2.39ns
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

ST_3: c_load [1/2] 2.39ns
:8  %c_load = load i7* %c_addr, align 1


 <State 4>: 7.70ns
ST_4: c_load_cast [1/1] 0.00ns
:9  %c_load_cast = sext i7 %c_load to i32

ST_4: tmp_5 [1/1] 6.81ns
:10  %tmp_5 = mul nsw i32 %shift_reg_load, %c_load_cast

ST_4: stg_40 [1/1] 0.89ns
:11  br label %5

ST_4: i_1 [1/1] 1.24ns
:2  %i_1 = add i5 %i, -1


 <State 5>: 1.60ns
ST_5: p_pn [1/1] 0.00ns (grouped into LUT with out node acc_1)
:0  %p_pn = phi i32 [ 0, %3 ], [ %tmp_5, %4 ]

ST_5: acc_1 [1/1] 1.60ns (out node of the LUT)
:1  %acc_1 = add nsw i32 %p_pn, %acc

ST_5: stg_44 [1/1] 0.00ns
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6            (specbitsmap      ) [ 000000]
stg_7            (specbitsmap      ) [ 000000]
stg_8            (spectopmodule    ) [ 000000]
x_read           (read             ) [ 001111]
stg_10           (specinterface    ) [ 000000]
stg_11           (specinterface    ) [ 000000]
stg_12           (specinterface    ) [ 000000]
stg_13           (br               ) [ 011111]
acc              (phi              ) [ 001111]
i                (phi              ) [ 001110]
i_cast           (sext             ) [ 000000]
tmp              (bitselect        ) [ 001111]
empty            (speclooptripcount) [ 000000]
stg_19           (br               ) [ 000000]
stg_20           (specloopname     ) [ 000000]
tmp_1            (icmp             ) [ 001111]
stg_22           (br               ) [ 000000]
tmp_2            (add              ) [ 000000]
tmp_3            (zext             ) [ 000000]
shift_reg_addr   (getelementptr    ) [ 000100]
tmp_4            (zext             ) [ 000100]
c_addr           (getelementptr    ) [ 000100]
stg_30           (store            ) [ 000000]
stg_31           (br               ) [ 001111]
stg_32           (write            ) [ 000000]
stg_33           (ret              ) [ 000000]
shift_reg_load   (load             ) [ 001011]
shift_reg_addr_1 (getelementptr    ) [ 000000]
stg_36           (store            ) [ 000000]
c_load           (load             ) [ 001011]
c_load_cast      (sext             ) [ 000000]
tmp_5            (mul              ) [ 001111]
stg_40           (br               ) [ 001111]
i_1              (add              ) [ 011001]
p_pn             (phi              ) [ 000001]
acc_1            (add              ) [ 011111]
stg_44           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="x_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="stg_32_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="shift_reg_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/2 stg_30/2 stg_36/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="c_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="shift_reg_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="acc_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="acc_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_pn_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="3"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_pn_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="3"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 i_1/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="c_load_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="c_load_cast/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_5_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="acc_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="3"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="x_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="shift_reg_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_4_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="shift_reg_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="c_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_5_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="acc_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="70" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="56" pin=2"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="114" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="110" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="114" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="114" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="114" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="133" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="166"><net_src comp="140" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="126" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="97" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="50" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="193"><net_src comp="152" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="63" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="202"><net_src comp="163" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="207"><net_src comp="75" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="212"><net_src comp="70" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="217"><net_src comp="82" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="222"><net_src comp="171" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="227"><net_src comp="133" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="232"><net_src comp="176" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 }
	Port: fir : c | {2 3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		stg_19 : 2
		tmp_1 : 1
		stg_22 : 2
		tmp_2 : 1
		tmp_3 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
		tmp_4 : 2
		c_addr : 3
		c_load : 4
		stg_32 : 1
	State 3
		stg_36 : 1
	State 4
		tmp_5 : 1
	State 5
		acc_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    add   |     grp_fu_133     |    0    |    0    |    5    |
|          |    acc_1_fu_176    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_5_fu_171    |    2    |    0    |    5    |
|----------|--------------------|---------|---------|---------|
|   icmp   |    tmp_1_fu_152    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_32_write_fu_56 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    i_cast_fu_140   |    0    |    0    |    0    |
|          | c_load_cast_fu_168 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_144     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_3_fu_158    |    0    |    0    |    0    |
|          |    tmp_4_fu_163    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |    0    |    44   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|    c    |    0   |    7   |    2   |
|shift_reg|    0   |   64   |    6   |
+---------+--------+--------+--------+
|  Total  |    0   |   71   |    8   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_229    |   32   |
|      acc_reg_97      |   32   |
|    c_addr_reg_204    |    4   |
|    c_load_reg_214    |    7   |
|      i_1_reg_224     |    5   |
|       i_reg_110      |    5   |
|     p_pn_reg_122     |   32   |
|shift_reg_addr_reg_194|    4   |
|shift_reg_load_reg_209|   32   |
|     tmp_1_reg_190    |    1   |
|     tmp_4_reg_199    |   64   |
|     tmp_5_reg_219    |   32   |
|    x_read_reg_182    |   32   |
+----------------------+--------+
|         Total        |   282  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_70 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    4    |
|    acc_reg_97    |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_110    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_133    |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   172  ||  5.352  ||    82   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   44   |
|   Memory  |    0   |    -   |    -   |   71   |    8   |
|Multiplexer|    -   |    -   |    5   |    -   |   82   |
|  Register |    -   |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    5   |   353  |   134  |
+-----------+--------+--------+--------+--------+--------+
