{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665601170307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665601170309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 14:59:30 2022 " "Processing started: Wed Oct 12 14:59:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665601170309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665601170309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PreLab -c PreLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off PreLab -c PreLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665601170310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665601170837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/ASU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171658 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665601171658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171690 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665601171690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behaviour " "Found design unit 1: C-Behaviour" {  } { { "C.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/C.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171706 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/C.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665601171706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665601171720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665601171734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665601171734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665601171915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 160 72 240 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665601171970 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout ASU.vhd(9) " "VHDL Signal Declaration warning at ASU.vhd(9): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ASU.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/ASU.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1665601171972 "|CombinedASU1|ASU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst3\"" {  } { { "CombinedASU1.bdf" "inst3" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 160 336 512 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665601171976 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledss sseg.vhd(7) " "VHDL Signal Declaration warning at sseg.vhd(7): used implicit default value for signal \"ledss\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/sseg.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1665601171980 "|CombinedASU1|sseg:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign sseg.vhd(32) " "VHDL Process Statement warning at sseg.vhd(32): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab3/sseg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665601171981 "|CombinedASU1|sseg:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 320 264 440 336 "Cout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|Cout"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 168 632 808 184 "display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[1\] GND " "Pin \"neg_display\[1\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[2\] GND " "Pin \"neg_display\[2\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[3\] GND " "Pin \"neg_display\[3\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[4\] GND " "Pin \"neg_display\[4\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[5\] GND " "Pin \"neg_display\[5\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[6\] GND " "Pin \"neg_display\[6\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[7\] GND " "Pin \"neg_display\[7\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab3/CombinedASU1.bdf" { { 224 664 843 240 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665601174096 "|CombinedASU1|neg_display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665601174096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665601174763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665601174763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665601174981 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665601174981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665601174981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665601174981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665601175058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 14:59:35 2022 " "Processing ended: Wed Oct 12 14:59:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665601175058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665601175058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665601175058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665601175058 ""}
