// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sun Oct 12 15:04:30 2025
// Host        : DESKTOP-MOONGRT running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top sys_Apb3Periph_0_0 -prefix
//               sys_Apb3Periph_0_0_ sys_Apb3Periph_0_0_sim_netlist.v
// Design      : sys_Apb3Periph_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010iclg225-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module sys_Apb3Periph_0_0_Apb3Afio
   (D,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \selIndex_reg[0]_6 ,
    \selIndex_reg[0]_7 ,
    \selIndex_reg[0]_8 ,
    \selIndex_reg[0]_9 ,
    \selIndex_reg[0]_10 ,
    \selIndex_reg[0]_11 ,
    \selIndex_reg[0]_12 ,
    \selIndex_reg[0]_13 ,
    \selIndex_reg[0]_14 ,
    \selIndex_reg[0]_15 ,
    \selIndex_reg[0]_16 ,
    \selIndex_reg[0]_17 ,
    \selIndex_reg[0]_18 ,
    \selIndex_reg[0]_19 ,
    \selIndex_reg[0]_20 ,
    \selIndex_reg[0]_21 ,
    \selIndex_reg[0]_22 ,
    \selIndex_reg[0]_23 ,
    \selIndex_reg[0]_24 ,
    \selIndex_reg[0]_25 ,
    \selIndex_reg[0]_26 ,
    \selIndex_reg[0]_27 ,
    \selIndex_reg[0]_28 ,
    \selIndex_reg[0]_29 ,
    \selIndex_reg[0]_30 ,
    io_apb_PADDR,
    io_apb_PSEL,
    \EXTICR_3_reg[0]_0 ,
    \io_apb_PRDATA[31]_INST_0_i_3_0 ,
    \io_apb_PRDATA[31]_INST_0_i_3_1 ,
    io_gpio_read,
    \io_apb_PRDATA[16] ,
    Q,
    \io_apb_PRDATA[31] ,
    \io_apb_PRDATA[30] ,
    \io_apb_PRDATA[29] ,
    \io_apb_PRDATA[28] ,
    \io_apb_PRDATA[27] ,
    \io_apb_PRDATA[26] ,
    \io_apb_PRDATA[25] ,
    \io_apb_PRDATA[24] ,
    \io_apb_PRDATA[23] ,
    \io_apb_PRDATA[22] ,
    \io_apb_PRDATA[21] ,
    \io_apb_PRDATA[20] ,
    \io_apb_PRDATA[19] ,
    \io_apb_PRDATA[18] ,
    \io_apb_PRDATA[17] ,
    \io_apb_PRDATA[16]_0 ,
    \io_apb_PRDATA[15]_INST_0_i_2 ,
    \io_apb_PRDATA[14]_INST_0_i_2 ,
    \io_apb_PRDATA[13]_INST_0_i_2 ,
    \io_apb_PRDATA[12]_INST_0_i_2 ,
    \io_apb_PRDATA[11]_INST_0_i_2 ,
    \io_apb_PRDATA[10]_INST_0_i_2 ,
    \io_apb_PRDATA[9]_INST_0_i_2 ,
    \io_apb_PRDATA[8]_INST_0_i_2 ,
    \io_apb_PRDATA[7]_INST_0_i_2 ,
    \io_apb_PRDATA[6]_INST_0_i_2 ,
    \io_apb_PRDATA[5]_INST_0_i_2 ,
    \io_apb_PRDATA[4]_INST_0_i_2 ,
    \io_apb_PRDATA[3]_INST_0_i_2 ,
    \io_apb_PRDATA[2]_INST_0_i_2 ,
    \io_apb_PRDATA[1]_INST_0_i_2 ,
    \io_apb_PRDATA[0]_INST_0_i_2 ,
    io_apb_PWDATA,
    clk,
    reset);
  output [15:0]D;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \selIndex_reg[0]_6 ;
  output \selIndex_reg[0]_7 ;
  output \selIndex_reg[0]_8 ;
  output \selIndex_reg[0]_9 ;
  output \selIndex_reg[0]_10 ;
  output \selIndex_reg[0]_11 ;
  output \selIndex_reg[0]_12 ;
  output \selIndex_reg[0]_13 ;
  output \selIndex_reg[0]_14 ;
  output \selIndex_reg[0]_15 ;
  output \selIndex_reg[0]_16 ;
  output \selIndex_reg[0]_17 ;
  output \selIndex_reg[0]_18 ;
  output \selIndex_reg[0]_19 ;
  output \selIndex_reg[0]_20 ;
  output \selIndex_reg[0]_21 ;
  output \selIndex_reg[0]_22 ;
  output \selIndex_reg[0]_23 ;
  output \selIndex_reg[0]_24 ;
  output \selIndex_reg[0]_25 ;
  output \selIndex_reg[0]_26 ;
  output \selIndex_reg[0]_27 ;
  output \selIndex_reg[0]_28 ;
  output \selIndex_reg[0]_29 ;
  output \selIndex_reg[0]_30 ;
  input [8:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input \EXTICR_3_reg[0]_0 ;
  input \io_apb_PRDATA[31]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[31]_INST_0_i_3_1 ;
  input [31:0]io_gpio_read;
  input \io_apb_PRDATA[16] ;
  input [0:0]Q;
  input \io_apb_PRDATA[31] ;
  input \io_apb_PRDATA[30] ;
  input \io_apb_PRDATA[29] ;
  input \io_apb_PRDATA[28] ;
  input \io_apb_PRDATA[27] ;
  input \io_apb_PRDATA[26] ;
  input \io_apb_PRDATA[25] ;
  input \io_apb_PRDATA[24] ;
  input \io_apb_PRDATA[23] ;
  input \io_apb_PRDATA[22] ;
  input \io_apb_PRDATA[21] ;
  input \io_apb_PRDATA[20] ;
  input \io_apb_PRDATA[19] ;
  input \io_apb_PRDATA[18] ;
  input \io_apb_PRDATA[17] ;
  input \io_apb_PRDATA[16]_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_2 ;
  input \io_apb_PRDATA[14]_INST_0_i_2 ;
  input \io_apb_PRDATA[13]_INST_0_i_2 ;
  input \io_apb_PRDATA[12]_INST_0_i_2 ;
  input \io_apb_PRDATA[11]_INST_0_i_2 ;
  input \io_apb_PRDATA[10]_INST_0_i_2 ;
  input \io_apb_PRDATA[9]_INST_0_i_2 ;
  input \io_apb_PRDATA[8]_INST_0_i_2 ;
  input \io_apb_PRDATA[7]_INST_0_i_2 ;
  input \io_apb_PRDATA[6]_INST_0_i_2 ;
  input \io_apb_PRDATA[5]_INST_0_i_2 ;
  input \io_apb_PRDATA[4]_INST_0_i_2 ;
  input \io_apb_PRDATA[3]_INST_0_i_2 ;
  input \io_apb_PRDATA[2]_INST_0_i_2 ;
  input \io_apb_PRDATA[1]_INST_0_i_2 ;
  input \io_apb_PRDATA[0]_INST_0_i_2 ;
  input [31:0]io_apb_PWDATA;
  input clk;
  input reset;

  wire [15:0]D;
  wire [31:0]EVCR;
  wire \EVCR[31]_i_1_n_0 ;
  wire \EXTICR_0[31]_i_1_n_0 ;
  wire \EXTICR_0_reg_n_0_[0] ;
  wire \EXTICR_0_reg_n_0_[10] ;
  wire \EXTICR_0_reg_n_0_[11] ;
  wire \EXTICR_0_reg_n_0_[12] ;
  wire \EXTICR_0_reg_n_0_[13] ;
  wire \EXTICR_0_reg_n_0_[14] ;
  wire \EXTICR_0_reg_n_0_[15] ;
  wire \EXTICR_0_reg_n_0_[16] ;
  wire \EXTICR_0_reg_n_0_[17] ;
  wire \EXTICR_0_reg_n_0_[18] ;
  wire \EXTICR_0_reg_n_0_[19] ;
  wire \EXTICR_0_reg_n_0_[1] ;
  wire \EXTICR_0_reg_n_0_[20] ;
  wire \EXTICR_0_reg_n_0_[21] ;
  wire \EXTICR_0_reg_n_0_[22] ;
  wire \EXTICR_0_reg_n_0_[23] ;
  wire \EXTICR_0_reg_n_0_[24] ;
  wire \EXTICR_0_reg_n_0_[25] ;
  wire \EXTICR_0_reg_n_0_[26] ;
  wire \EXTICR_0_reg_n_0_[27] ;
  wire \EXTICR_0_reg_n_0_[28] ;
  wire \EXTICR_0_reg_n_0_[29] ;
  wire \EXTICR_0_reg_n_0_[2] ;
  wire \EXTICR_0_reg_n_0_[30] ;
  wire \EXTICR_0_reg_n_0_[31] ;
  wire \EXTICR_0_reg_n_0_[3] ;
  wire \EXTICR_0_reg_n_0_[4] ;
  wire \EXTICR_0_reg_n_0_[5] ;
  wire \EXTICR_0_reg_n_0_[6] ;
  wire \EXTICR_0_reg_n_0_[7] ;
  wire \EXTICR_0_reg_n_0_[8] ;
  wire \EXTICR_0_reg_n_0_[9] ;
  wire \EXTICR_1[31]_i_1_n_0 ;
  wire \EXTICR_1_reg_n_0_[0] ;
  wire \EXTICR_1_reg_n_0_[10] ;
  wire \EXTICR_1_reg_n_0_[11] ;
  wire \EXTICR_1_reg_n_0_[12] ;
  wire \EXTICR_1_reg_n_0_[13] ;
  wire \EXTICR_1_reg_n_0_[14] ;
  wire \EXTICR_1_reg_n_0_[15] ;
  wire \EXTICR_1_reg_n_0_[16] ;
  wire \EXTICR_1_reg_n_0_[17] ;
  wire \EXTICR_1_reg_n_0_[18] ;
  wire \EXTICR_1_reg_n_0_[19] ;
  wire \EXTICR_1_reg_n_0_[1] ;
  wire \EXTICR_1_reg_n_0_[20] ;
  wire \EXTICR_1_reg_n_0_[21] ;
  wire \EXTICR_1_reg_n_0_[22] ;
  wire \EXTICR_1_reg_n_0_[23] ;
  wire \EXTICR_1_reg_n_0_[24] ;
  wire \EXTICR_1_reg_n_0_[25] ;
  wire \EXTICR_1_reg_n_0_[26] ;
  wire \EXTICR_1_reg_n_0_[27] ;
  wire \EXTICR_1_reg_n_0_[28] ;
  wire \EXTICR_1_reg_n_0_[29] ;
  wire \EXTICR_1_reg_n_0_[2] ;
  wire \EXTICR_1_reg_n_0_[30] ;
  wire \EXTICR_1_reg_n_0_[31] ;
  wire \EXTICR_1_reg_n_0_[3] ;
  wire \EXTICR_1_reg_n_0_[4] ;
  wire \EXTICR_1_reg_n_0_[5] ;
  wire \EXTICR_1_reg_n_0_[6] ;
  wire \EXTICR_1_reg_n_0_[7] ;
  wire \EXTICR_1_reg_n_0_[8] ;
  wire \EXTICR_1_reg_n_0_[9] ;
  wire \EXTICR_2[31]_i_1_n_0 ;
  wire \EXTICR_2_reg_n_0_[0] ;
  wire \EXTICR_2_reg_n_0_[10] ;
  wire \EXTICR_2_reg_n_0_[11] ;
  wire \EXTICR_2_reg_n_0_[12] ;
  wire \EXTICR_2_reg_n_0_[13] ;
  wire \EXTICR_2_reg_n_0_[14] ;
  wire \EXTICR_2_reg_n_0_[15] ;
  wire \EXTICR_2_reg_n_0_[16] ;
  wire \EXTICR_2_reg_n_0_[17] ;
  wire \EXTICR_2_reg_n_0_[18] ;
  wire \EXTICR_2_reg_n_0_[19] ;
  wire \EXTICR_2_reg_n_0_[1] ;
  wire \EXTICR_2_reg_n_0_[20] ;
  wire \EXTICR_2_reg_n_0_[21] ;
  wire \EXTICR_2_reg_n_0_[22] ;
  wire \EXTICR_2_reg_n_0_[23] ;
  wire \EXTICR_2_reg_n_0_[24] ;
  wire \EXTICR_2_reg_n_0_[25] ;
  wire \EXTICR_2_reg_n_0_[26] ;
  wire \EXTICR_2_reg_n_0_[27] ;
  wire \EXTICR_2_reg_n_0_[28] ;
  wire \EXTICR_2_reg_n_0_[29] ;
  wire \EXTICR_2_reg_n_0_[2] ;
  wire \EXTICR_2_reg_n_0_[30] ;
  wire \EXTICR_2_reg_n_0_[31] ;
  wire \EXTICR_2_reg_n_0_[3] ;
  wire \EXTICR_2_reg_n_0_[4] ;
  wire \EXTICR_2_reg_n_0_[5] ;
  wire \EXTICR_2_reg_n_0_[6] ;
  wire \EXTICR_2_reg_n_0_[7] ;
  wire \EXTICR_2_reg_n_0_[8] ;
  wire \EXTICR_2_reg_n_0_[9] ;
  wire \EXTICR_3[31]_i_1_n_0 ;
  wire \EXTICR_3_reg[0]_0 ;
  wire \EXTICR_3_reg_n_0_[0] ;
  wire \EXTICR_3_reg_n_0_[10] ;
  wire \EXTICR_3_reg_n_0_[11] ;
  wire \EXTICR_3_reg_n_0_[12] ;
  wire \EXTICR_3_reg_n_0_[13] ;
  wire \EXTICR_3_reg_n_0_[14] ;
  wire \EXTICR_3_reg_n_0_[15] ;
  wire \EXTICR_3_reg_n_0_[16] ;
  wire \EXTICR_3_reg_n_0_[17] ;
  wire \EXTICR_3_reg_n_0_[18] ;
  wire \EXTICR_3_reg_n_0_[19] ;
  wire \EXTICR_3_reg_n_0_[1] ;
  wire \EXTICR_3_reg_n_0_[20] ;
  wire \EXTICR_3_reg_n_0_[21] ;
  wire \EXTICR_3_reg_n_0_[22] ;
  wire \EXTICR_3_reg_n_0_[23] ;
  wire \EXTICR_3_reg_n_0_[24] ;
  wire \EXTICR_3_reg_n_0_[25] ;
  wire \EXTICR_3_reg_n_0_[26] ;
  wire \EXTICR_3_reg_n_0_[27] ;
  wire \EXTICR_3_reg_n_0_[28] ;
  wire \EXTICR_3_reg_n_0_[29] ;
  wire \EXTICR_3_reg_n_0_[2] ;
  wire \EXTICR_3_reg_n_0_[30] ;
  wire \EXTICR_3_reg_n_0_[31] ;
  wire \EXTICR_3_reg_n_0_[3] ;
  wire \EXTICR_3_reg_n_0_[4] ;
  wire \EXTICR_3_reg_n_0_[5] ;
  wire \EXTICR_3_reg_n_0_[6] ;
  wire \EXTICR_3_reg_n_0_[7] ;
  wire \EXTICR_3_reg_n_0_[8] ;
  wire \EXTICR_3_reg_n_0_[9] ;
  wire [31:0]MAPR;
  wire [31:0]MAPR2;
  wire \MAPR2[31]_i_1_n_0 ;
  wire \MAPR[31]_i_1_n_0 ;
  wire [0:0]Q;
  wire clk;
  wire ctrl_doWrite;
  wire [8:0]io_apb_PADDR;
  wire \io_apb_PRDATA[0]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_2 ;
  wire \io_apb_PRDATA[10]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_2 ;
  wire \io_apb_PRDATA[11]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_2 ;
  wire \io_apb_PRDATA[12]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_13_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_2 ;
  wire \io_apb_PRDATA[13]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_13_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_2 ;
  wire \io_apb_PRDATA[14]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_13_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_17_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_2 ;
  wire \io_apb_PRDATA[16] ;
  wire \io_apb_PRDATA[16]_0 ;
  wire \io_apb_PRDATA[16]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[16]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[17] ;
  wire \io_apb_PRDATA[17]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[17]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[18] ;
  wire \io_apb_PRDATA[18]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[18]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[19] ;
  wire \io_apb_PRDATA[19]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[19]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_2 ;
  wire \io_apb_PRDATA[20] ;
  wire \io_apb_PRDATA[20]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[20]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[21] ;
  wire \io_apb_PRDATA[21]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[21]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[22] ;
  wire \io_apb_PRDATA[22]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[22]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[23] ;
  wire \io_apb_PRDATA[23]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[23]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[24] ;
  wire \io_apb_PRDATA[24]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[24]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[25] ;
  wire \io_apb_PRDATA[25]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[25]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[26] ;
  wire \io_apb_PRDATA[26]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[26]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[27] ;
  wire \io_apb_PRDATA[27]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[27]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[28] ;
  wire \io_apb_PRDATA[28]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[28]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[29] ;
  wire \io_apb_PRDATA[29]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[29]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_2 ;
  wire \io_apb_PRDATA[30] ;
  wire \io_apb_PRDATA[30]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[30]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[31] ;
  wire \io_apb_PRDATA[31]_INST_0_i_11_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[31]_INST_0_i_9_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_2 ;
  wire \io_apb_PRDATA[4]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_2 ;
  wire \io_apb_PRDATA[5]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_2 ;
  wire \io_apb_PRDATA[6]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_2 ;
  wire \io_apb_PRDATA[7]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_2 ;
  wire \io_apb_PRDATA[8]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_2 ;
  wire \io_apb_PRDATA[9]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_2 ;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire [31:0]io_gpio_read;
  wire reset;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_10 ;
  wire \selIndex_reg[0]_11 ;
  wire \selIndex_reg[0]_12 ;
  wire \selIndex_reg[0]_13 ;
  wire \selIndex_reg[0]_14 ;
  wire \selIndex_reg[0]_15 ;
  wire \selIndex_reg[0]_16 ;
  wire \selIndex_reg[0]_17 ;
  wire \selIndex_reg[0]_18 ;
  wire \selIndex_reg[0]_19 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_20 ;
  wire \selIndex_reg[0]_21 ;
  wire \selIndex_reg[0]_22 ;
  wire \selIndex_reg[0]_23 ;
  wire \selIndex_reg[0]_24 ;
  wire \selIndex_reg[0]_25 ;
  wire \selIndex_reg[0]_26 ;
  wire \selIndex_reg[0]_27 ;
  wire \selIndex_reg[0]_28 ;
  wire \selIndex_reg[0]_29 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_30 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire \selIndex_reg[0]_6 ;
  wire \selIndex_reg[0]_7 ;
  wire \selIndex_reg[0]_8 ;
  wire \selIndex_reg[0]_9 ;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \EVCR[31]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[1]),
        .I3(ctrl_doWrite),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(\EVCR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \EVCR[31]_i_2 
       (.I0(io_apb_PSEL),
        .I1(io_apb_PADDR[7]),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[8]),
        .I5(\EXTICR_3_reg[0]_0 ),
        .O(ctrl_doWrite));
  FDCE \EVCR_reg[0] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(EVCR[0]));
  FDCE \EVCR_reg[10] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(EVCR[10]));
  FDCE \EVCR_reg[11] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(EVCR[11]));
  FDCE \EVCR_reg[12] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(EVCR[12]));
  FDCE \EVCR_reg[13] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(EVCR[13]));
  FDCE \EVCR_reg[14] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(EVCR[14]));
  FDCE \EVCR_reg[15] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(EVCR[15]));
  FDCE \EVCR_reg[16] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(EVCR[16]));
  FDCE \EVCR_reg[17] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(EVCR[17]));
  FDCE \EVCR_reg[18] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(EVCR[18]));
  FDCE \EVCR_reg[19] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(EVCR[19]));
  FDCE \EVCR_reg[1] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(EVCR[1]));
  FDCE \EVCR_reg[20] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(EVCR[20]));
  FDCE \EVCR_reg[21] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(EVCR[21]));
  FDCE \EVCR_reg[22] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(EVCR[22]));
  FDCE \EVCR_reg[23] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(EVCR[23]));
  FDCE \EVCR_reg[24] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(EVCR[24]));
  FDCE \EVCR_reg[25] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(EVCR[25]));
  FDCE \EVCR_reg[26] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(EVCR[26]));
  FDCE \EVCR_reg[27] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(EVCR[27]));
  FDCE \EVCR_reg[28] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(EVCR[28]));
  FDCE \EVCR_reg[29] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(EVCR[29]));
  FDCE \EVCR_reg[2] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(EVCR[2]));
  FDCE \EVCR_reg[30] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(EVCR[30]));
  FDCE \EVCR_reg[31] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(EVCR[31]));
  FDCE \EVCR_reg[3] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(EVCR[3]));
  FDCE \EVCR_reg[4] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(EVCR[4]));
  FDCE \EVCR_reg[5] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(EVCR[5]));
  FDCE \EVCR_reg[6] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(EVCR[6]));
  FDCE \EVCR_reg[7] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(EVCR[7]));
  FDCE \EVCR_reg[8] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(EVCR[8]));
  FDCE \EVCR_reg[9] 
       (.C(clk),
        .CE(\EVCR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(EVCR[9]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \EXTICR_0[31]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[4]),
        .I2(ctrl_doWrite),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[2]),
        .O(\EXTICR_0[31]_i_1_n_0 ));
  FDCE \EXTICR_0_reg[0] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\EXTICR_0_reg_n_0_[0] ));
  FDCE \EXTICR_0_reg[10] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\EXTICR_0_reg_n_0_[10] ));
  FDCE \EXTICR_0_reg[11] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\EXTICR_0_reg_n_0_[11] ));
  FDCE \EXTICR_0_reg[12] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\EXTICR_0_reg_n_0_[12] ));
  FDCE \EXTICR_0_reg[13] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\EXTICR_0_reg_n_0_[13] ));
  FDCE \EXTICR_0_reg[14] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\EXTICR_0_reg_n_0_[14] ));
  FDCE \EXTICR_0_reg[15] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\EXTICR_0_reg_n_0_[15] ));
  FDCE \EXTICR_0_reg[16] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(\EXTICR_0_reg_n_0_[16] ));
  FDCE \EXTICR_0_reg[17] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(\EXTICR_0_reg_n_0_[17] ));
  FDCE \EXTICR_0_reg[18] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(\EXTICR_0_reg_n_0_[18] ));
  FDCE \EXTICR_0_reg[19] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(\EXTICR_0_reg_n_0_[19] ));
  FDCE \EXTICR_0_reg[1] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\EXTICR_0_reg_n_0_[1] ));
  FDCE \EXTICR_0_reg[20] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(\EXTICR_0_reg_n_0_[20] ));
  FDCE \EXTICR_0_reg[21] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(\EXTICR_0_reg_n_0_[21] ));
  FDCE \EXTICR_0_reg[22] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(\EXTICR_0_reg_n_0_[22] ));
  FDCE \EXTICR_0_reg[23] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(\EXTICR_0_reg_n_0_[23] ));
  FDCE \EXTICR_0_reg[24] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(\EXTICR_0_reg_n_0_[24] ));
  FDCE \EXTICR_0_reg[25] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(\EXTICR_0_reg_n_0_[25] ));
  FDCE \EXTICR_0_reg[26] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(\EXTICR_0_reg_n_0_[26] ));
  FDCE \EXTICR_0_reg[27] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(\EXTICR_0_reg_n_0_[27] ));
  FDCE \EXTICR_0_reg[28] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(\EXTICR_0_reg_n_0_[28] ));
  FDCE \EXTICR_0_reg[29] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(\EXTICR_0_reg_n_0_[29] ));
  FDCE \EXTICR_0_reg[2] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\EXTICR_0_reg_n_0_[2] ));
  FDCE \EXTICR_0_reg[30] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(\EXTICR_0_reg_n_0_[30] ));
  FDCE \EXTICR_0_reg[31] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(\EXTICR_0_reg_n_0_[31] ));
  FDCE \EXTICR_0_reg[3] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\EXTICR_0_reg_n_0_[3] ));
  FDCE \EXTICR_0_reg[4] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\EXTICR_0_reg_n_0_[4] ));
  FDCE \EXTICR_0_reg[5] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\EXTICR_0_reg_n_0_[5] ));
  FDCE \EXTICR_0_reg[6] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\EXTICR_0_reg_n_0_[6] ));
  FDCE \EXTICR_0_reg[7] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\EXTICR_0_reg_n_0_[7] ));
  FDCE \EXTICR_0_reg[8] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\EXTICR_0_reg_n_0_[8] ));
  FDCE \EXTICR_0_reg[9] 
       (.C(clk),
        .CE(\EXTICR_0[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\EXTICR_0_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \EXTICR_1[31]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[0]),
        .I5(ctrl_doWrite),
        .O(\EXTICR_1[31]_i_1_n_0 ));
  FDCE \EXTICR_1_reg[0] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\EXTICR_1_reg_n_0_[0] ));
  FDCE \EXTICR_1_reg[10] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\EXTICR_1_reg_n_0_[10] ));
  FDCE \EXTICR_1_reg[11] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\EXTICR_1_reg_n_0_[11] ));
  FDCE \EXTICR_1_reg[12] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\EXTICR_1_reg_n_0_[12] ));
  FDCE \EXTICR_1_reg[13] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\EXTICR_1_reg_n_0_[13] ));
  FDCE \EXTICR_1_reg[14] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\EXTICR_1_reg_n_0_[14] ));
  FDCE \EXTICR_1_reg[15] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\EXTICR_1_reg_n_0_[15] ));
  FDCE \EXTICR_1_reg[16] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(\EXTICR_1_reg_n_0_[16] ));
  FDCE \EXTICR_1_reg[17] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(\EXTICR_1_reg_n_0_[17] ));
  FDCE \EXTICR_1_reg[18] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(\EXTICR_1_reg_n_0_[18] ));
  FDCE \EXTICR_1_reg[19] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(\EXTICR_1_reg_n_0_[19] ));
  FDCE \EXTICR_1_reg[1] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\EXTICR_1_reg_n_0_[1] ));
  FDCE \EXTICR_1_reg[20] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(\EXTICR_1_reg_n_0_[20] ));
  FDCE \EXTICR_1_reg[21] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(\EXTICR_1_reg_n_0_[21] ));
  FDCE \EXTICR_1_reg[22] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(\EXTICR_1_reg_n_0_[22] ));
  FDCE \EXTICR_1_reg[23] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(\EXTICR_1_reg_n_0_[23] ));
  FDCE \EXTICR_1_reg[24] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(\EXTICR_1_reg_n_0_[24] ));
  FDCE \EXTICR_1_reg[25] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(\EXTICR_1_reg_n_0_[25] ));
  FDCE \EXTICR_1_reg[26] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(\EXTICR_1_reg_n_0_[26] ));
  FDCE \EXTICR_1_reg[27] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(\EXTICR_1_reg_n_0_[27] ));
  FDCE \EXTICR_1_reg[28] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(\EXTICR_1_reg_n_0_[28] ));
  FDCE \EXTICR_1_reg[29] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(\EXTICR_1_reg_n_0_[29] ));
  FDCE \EXTICR_1_reg[2] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\EXTICR_1_reg_n_0_[2] ));
  FDCE \EXTICR_1_reg[30] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(\EXTICR_1_reg_n_0_[30] ));
  FDCE \EXTICR_1_reg[31] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(\EXTICR_1_reg_n_0_[31] ));
  FDCE \EXTICR_1_reg[3] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\EXTICR_1_reg_n_0_[3] ));
  FDCE \EXTICR_1_reg[4] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\EXTICR_1_reg_n_0_[4] ));
  FDCE \EXTICR_1_reg[5] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\EXTICR_1_reg_n_0_[5] ));
  FDCE \EXTICR_1_reg[6] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\EXTICR_1_reg_n_0_[6] ));
  FDCE \EXTICR_1_reg[7] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\EXTICR_1_reg_n_0_[7] ));
  FDCE \EXTICR_1_reg[8] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\EXTICR_1_reg_n_0_[8] ));
  FDCE \EXTICR_1_reg[9] 
       (.C(clk),
        .CE(\EXTICR_1[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\EXTICR_1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \EXTICR_2[31]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[4]),
        .I3(ctrl_doWrite),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(\EXTICR_2[31]_i_1_n_0 ));
  FDCE \EXTICR_2_reg[0] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\EXTICR_2_reg_n_0_[0] ));
  FDCE \EXTICR_2_reg[10] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\EXTICR_2_reg_n_0_[10] ));
  FDCE \EXTICR_2_reg[11] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\EXTICR_2_reg_n_0_[11] ));
  FDCE \EXTICR_2_reg[12] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\EXTICR_2_reg_n_0_[12] ));
  FDCE \EXTICR_2_reg[13] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\EXTICR_2_reg_n_0_[13] ));
  FDCE \EXTICR_2_reg[14] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\EXTICR_2_reg_n_0_[14] ));
  FDCE \EXTICR_2_reg[15] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\EXTICR_2_reg_n_0_[15] ));
  FDCE \EXTICR_2_reg[16] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(\EXTICR_2_reg_n_0_[16] ));
  FDCE \EXTICR_2_reg[17] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(\EXTICR_2_reg_n_0_[17] ));
  FDCE \EXTICR_2_reg[18] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(\EXTICR_2_reg_n_0_[18] ));
  FDCE \EXTICR_2_reg[19] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(\EXTICR_2_reg_n_0_[19] ));
  FDCE \EXTICR_2_reg[1] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\EXTICR_2_reg_n_0_[1] ));
  FDCE \EXTICR_2_reg[20] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(\EXTICR_2_reg_n_0_[20] ));
  FDCE \EXTICR_2_reg[21] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(\EXTICR_2_reg_n_0_[21] ));
  FDCE \EXTICR_2_reg[22] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(\EXTICR_2_reg_n_0_[22] ));
  FDCE \EXTICR_2_reg[23] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(\EXTICR_2_reg_n_0_[23] ));
  FDCE \EXTICR_2_reg[24] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(\EXTICR_2_reg_n_0_[24] ));
  FDCE \EXTICR_2_reg[25] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(\EXTICR_2_reg_n_0_[25] ));
  FDCE \EXTICR_2_reg[26] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(\EXTICR_2_reg_n_0_[26] ));
  FDCE \EXTICR_2_reg[27] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(\EXTICR_2_reg_n_0_[27] ));
  FDCE \EXTICR_2_reg[28] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(\EXTICR_2_reg_n_0_[28] ));
  FDCE \EXTICR_2_reg[29] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(\EXTICR_2_reg_n_0_[29] ));
  FDCE \EXTICR_2_reg[2] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\EXTICR_2_reg_n_0_[2] ));
  FDCE \EXTICR_2_reg[30] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(\EXTICR_2_reg_n_0_[30] ));
  FDCE \EXTICR_2_reg[31] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(\EXTICR_2_reg_n_0_[31] ));
  FDCE \EXTICR_2_reg[3] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\EXTICR_2_reg_n_0_[3] ));
  FDCE \EXTICR_2_reg[4] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\EXTICR_2_reg_n_0_[4] ));
  FDCE \EXTICR_2_reg[5] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\EXTICR_2_reg_n_0_[5] ));
  FDCE \EXTICR_2_reg[6] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\EXTICR_2_reg_n_0_[6] ));
  FDCE \EXTICR_2_reg[7] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\EXTICR_2_reg_n_0_[7] ));
  FDCE \EXTICR_2_reg[8] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\EXTICR_2_reg_n_0_[8] ));
  FDCE \EXTICR_2_reg[9] 
       (.C(clk),
        .CE(\EXTICR_2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\EXTICR_2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \EXTICR_3[31]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(ctrl_doWrite),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[4]),
        .O(\EXTICR_3[31]_i_1_n_0 ));
  FDCE \EXTICR_3_reg[0] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\EXTICR_3_reg_n_0_[0] ));
  FDCE \EXTICR_3_reg[10] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\EXTICR_3_reg_n_0_[10] ));
  FDCE \EXTICR_3_reg[11] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\EXTICR_3_reg_n_0_[11] ));
  FDCE \EXTICR_3_reg[12] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\EXTICR_3_reg_n_0_[12] ));
  FDCE \EXTICR_3_reg[13] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\EXTICR_3_reg_n_0_[13] ));
  FDCE \EXTICR_3_reg[14] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\EXTICR_3_reg_n_0_[14] ));
  FDCE \EXTICR_3_reg[15] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\EXTICR_3_reg_n_0_[15] ));
  FDCE \EXTICR_3_reg[16] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(\EXTICR_3_reg_n_0_[16] ));
  FDCE \EXTICR_3_reg[17] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(\EXTICR_3_reg_n_0_[17] ));
  FDCE \EXTICR_3_reg[18] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(\EXTICR_3_reg_n_0_[18] ));
  FDCE \EXTICR_3_reg[19] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(\EXTICR_3_reg_n_0_[19] ));
  FDCE \EXTICR_3_reg[1] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\EXTICR_3_reg_n_0_[1] ));
  FDCE \EXTICR_3_reg[20] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(\EXTICR_3_reg_n_0_[20] ));
  FDCE \EXTICR_3_reg[21] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(\EXTICR_3_reg_n_0_[21] ));
  FDCE \EXTICR_3_reg[22] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(\EXTICR_3_reg_n_0_[22] ));
  FDCE \EXTICR_3_reg[23] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(\EXTICR_3_reg_n_0_[23] ));
  FDCE \EXTICR_3_reg[24] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(\EXTICR_3_reg_n_0_[24] ));
  FDCE \EXTICR_3_reg[25] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(\EXTICR_3_reg_n_0_[25] ));
  FDCE \EXTICR_3_reg[26] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(\EXTICR_3_reg_n_0_[26] ));
  FDCE \EXTICR_3_reg[27] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(\EXTICR_3_reg_n_0_[27] ));
  FDCE \EXTICR_3_reg[28] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(\EXTICR_3_reg_n_0_[28] ));
  FDCE \EXTICR_3_reg[29] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(\EXTICR_3_reg_n_0_[29] ));
  FDCE \EXTICR_3_reg[2] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\EXTICR_3_reg_n_0_[2] ));
  FDCE \EXTICR_3_reg[30] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(\EXTICR_3_reg_n_0_[30] ));
  FDCE \EXTICR_3_reg[31] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(\EXTICR_3_reg_n_0_[31] ));
  FDCE \EXTICR_3_reg[3] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\EXTICR_3_reg_n_0_[3] ));
  FDCE \EXTICR_3_reg[4] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\EXTICR_3_reg_n_0_[4] ));
  FDCE \EXTICR_3_reg[5] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\EXTICR_3_reg_n_0_[5] ));
  FDCE \EXTICR_3_reg[6] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\EXTICR_3_reg_n_0_[6] ));
  FDCE \EXTICR_3_reg[7] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\EXTICR_3_reg_n_0_[7] ));
  FDCE \EXTICR_3_reg[8] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\EXTICR_3_reg_n_0_[8] ));
  FDCE \EXTICR_3_reg[9] 
       (.C(clk),
        .CE(\EXTICR_3[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\EXTICR_3_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \MAPR2[31]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[3]),
        .I3(ctrl_doWrite),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[2]),
        .O(\MAPR2[31]_i_1_n_0 ));
  FDCE \MAPR2_reg[0] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(MAPR2[0]));
  FDCE \MAPR2_reg[10] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(MAPR2[10]));
  FDCE \MAPR2_reg[11] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(MAPR2[11]));
  FDCE \MAPR2_reg[12] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(MAPR2[12]));
  FDCE \MAPR2_reg[13] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(MAPR2[13]));
  FDCE \MAPR2_reg[14] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(MAPR2[14]));
  FDCE \MAPR2_reg[15] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(MAPR2[15]));
  FDCE \MAPR2_reg[16] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(MAPR2[16]));
  FDCE \MAPR2_reg[17] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(MAPR2[17]));
  FDCE \MAPR2_reg[18] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(MAPR2[18]));
  FDCE \MAPR2_reg[19] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(MAPR2[19]));
  FDCE \MAPR2_reg[1] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(MAPR2[1]));
  FDCE \MAPR2_reg[20] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(MAPR2[20]));
  FDCE \MAPR2_reg[21] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(MAPR2[21]));
  FDCE \MAPR2_reg[22] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(MAPR2[22]));
  FDCE \MAPR2_reg[23] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(MAPR2[23]));
  FDCE \MAPR2_reg[24] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(MAPR2[24]));
  FDCE \MAPR2_reg[25] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(MAPR2[25]));
  FDCE \MAPR2_reg[26] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(MAPR2[26]));
  FDCE \MAPR2_reg[27] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(MAPR2[27]));
  FDCE \MAPR2_reg[28] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(MAPR2[28]));
  FDCE \MAPR2_reg[29] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(MAPR2[29]));
  FDCE \MAPR2_reg[2] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(MAPR2[2]));
  FDCE \MAPR2_reg[30] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(MAPR2[30]));
  FDCE \MAPR2_reg[31] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(MAPR2[31]));
  FDCE \MAPR2_reg[3] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(MAPR2[3]));
  FDCE \MAPR2_reg[4] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(MAPR2[4]));
  FDCE \MAPR2_reg[5] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(MAPR2[5]));
  FDCE \MAPR2_reg[6] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(MAPR2[6]));
  FDCE \MAPR2_reg[7] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(MAPR2[7]));
  FDCE \MAPR2_reg[8] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(MAPR2[8]));
  FDCE \MAPR2_reg[9] 
       (.C(clk),
        .CE(\MAPR2[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(MAPR2[9]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \MAPR[31]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[4]),
        .I2(ctrl_doWrite),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[0]),
        .O(\MAPR[31]_i_1_n_0 ));
  FDCE \MAPR_reg[0] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(MAPR[0]));
  FDCE \MAPR_reg[10] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(MAPR[10]));
  FDCE \MAPR_reg[11] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(MAPR[11]));
  FDCE \MAPR_reg[12] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(MAPR[12]));
  FDCE \MAPR_reg[13] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(MAPR[13]));
  FDCE \MAPR_reg[14] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(MAPR[14]));
  FDCE \MAPR_reg[15] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(MAPR[15]));
  FDCE \MAPR_reg[16] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(MAPR[16]));
  FDCE \MAPR_reg[17] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(MAPR[17]));
  FDCE \MAPR_reg[18] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(MAPR[18]));
  FDCE \MAPR_reg[19] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(MAPR[19]));
  FDCE \MAPR_reg[1] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(MAPR[1]));
  FDCE \MAPR_reg[20] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(MAPR[20]));
  FDCE \MAPR_reg[21] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(MAPR[21]));
  FDCE \MAPR_reg[22] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(MAPR[22]));
  FDCE \MAPR_reg[23] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(MAPR[23]));
  FDCE \MAPR_reg[24] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(MAPR[24]));
  FDCE \MAPR_reg[25] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(MAPR[25]));
  FDCE \MAPR_reg[26] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(MAPR[26]));
  FDCE \MAPR_reg[27] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(MAPR[27]));
  FDCE \MAPR_reg[28] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(MAPR[28]));
  FDCE \MAPR_reg[29] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(MAPR[29]));
  FDCE \MAPR_reg[2] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(MAPR[2]));
  FDCE \MAPR_reg[30] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(MAPR[30]));
  FDCE \MAPR_reg[31] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(MAPR[31]));
  FDCE \MAPR_reg[3] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(MAPR[3]));
  FDCE \MAPR_reg[4] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(MAPR[4]));
  FDCE \MAPR_reg[5] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(MAPR[5]));
  FDCE \MAPR_reg[6] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(MAPR[6]));
  FDCE \MAPR_reg[7] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(MAPR[7]));
  FDCE \MAPR_reg[8] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(MAPR[8]));
  FDCE \MAPR_reg[9] 
       (.C(clk),
        .CE(\MAPR[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(MAPR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[0]_i_1 
       (.I0(io_gpio_read[16]),
        .I1(\EXTICR_0_reg_n_0_[0] ),
        .I2(io_gpio_read[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[10]_i_1 
       (.I0(io_gpio_read[26]),
        .I1(\EXTICR_2_reg_n_0_[8] ),
        .I2(io_gpio_read[10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[11]_i_1 
       (.I0(io_gpio_read[27]),
        .I1(\EXTICR_2_reg_n_0_[12] ),
        .I2(io_gpio_read[11]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[12]_i_1 
       (.I0(io_gpio_read[28]),
        .I1(\EXTICR_3_reg_n_0_[0] ),
        .I2(io_gpio_read[12]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[13]_i_1 
       (.I0(io_gpio_read[29]),
        .I1(\EXTICR_3_reg_n_0_[4] ),
        .I2(io_gpio_read[13]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[14]_i_1 
       (.I0(io_gpio_read[30]),
        .I1(\EXTICR_3_reg_n_0_[8] ),
        .I2(io_gpio_read[14]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[15]_i_1 
       (.I0(io_gpio_read[31]),
        .I1(\EXTICR_3_reg_n_0_[12] ),
        .I2(io_gpio_read[15]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[1]_i_1 
       (.I0(io_gpio_read[17]),
        .I1(\EXTICR_0_reg_n_0_[4] ),
        .I2(io_gpio_read[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[2]_i_1 
       (.I0(io_gpio_read[18]),
        .I1(\EXTICR_0_reg_n_0_[8] ),
        .I2(io_gpio_read[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[3]_i_1 
       (.I0(io_gpio_read[19]),
        .I1(\EXTICR_0_reg_n_0_[12] ),
        .I2(io_gpio_read[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[4]_i_1 
       (.I0(io_gpio_read[20]),
        .I1(\EXTICR_1_reg_n_0_[0] ),
        .I2(io_gpio_read[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[5]_i_1 
       (.I0(io_gpio_read[21]),
        .I1(\EXTICR_1_reg_n_0_[4] ),
        .I2(io_gpio_read[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[6]_i_1 
       (.I0(io_gpio_read[22]),
        .I1(\EXTICR_1_reg_n_0_[8] ),
        .I2(io_gpio_read[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[7]_i_1 
       (.I0(io_gpio_read[23]),
        .I1(\EXTICR_1_reg_n_0_[12] ),
        .I2(io_gpio_read[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[8]_i_1 
       (.I0(io_gpio_read[24]),
        .I1(\EXTICR_2_reg_n_0_[0] ),
        .I2(io_gpio_read[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \extiReg[9]_i_1 
       (.I0(io_gpio_read[25]),
        .I1(\EXTICR_2_reg_n_0_[4] ),
        .I2(io_gpio_read[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[0]_INST_0_i_14 
       (.I0(MAPR2[0]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[0] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[0] ),
        .I1(\EXTICR_0_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[0]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[0]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_30 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[10]_INST_0_i_14 
       (.I0(MAPR2[10]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[10] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[10] ),
        .I1(\EXTICR_0_reg_n_0_[10] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[10]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[10]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[10]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[10]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_20 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[11]_INST_0_i_14 
       (.I0(MAPR2[11]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[11] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[11] ),
        .I1(\EXTICR_0_reg_n_0_[11] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[11]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[11]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[11]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[11]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_19 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[12]_INST_0_i_12 
       (.I0(MAPR2[12]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[12] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_13 
       (.I0(\EXTICR_1_reg_n_0_[12] ),
        .I1(\EXTICR_0_reg_n_0_[12] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[12]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[12]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_12_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[12]_INST_0_i_13_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[12]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_18 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[13]_INST_0_i_12 
       (.I0(MAPR2[13]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[13] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_13 
       (.I0(\EXTICR_1_reg_n_0_[13] ),
        .I1(\EXTICR_0_reg_n_0_[13] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[13]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[13]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_12_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[13]_INST_0_i_13_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[13]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_17 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[14]_INST_0_i_12 
       (.I0(MAPR2[14]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[14] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_13 
       (.I0(\EXTICR_1_reg_n_0_[14] ),
        .I1(\EXTICR_0_reg_n_0_[14] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[14]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[14]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_12_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[14]_INST_0_i_13_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[14]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_16 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[15]_INST_0_i_17 
       (.I0(MAPR2[15]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[15] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_18 
       (.I0(\EXTICR_1_reg_n_0_[15] ),
        .I1(\EXTICR_0_reg_n_0_[15] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[15]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[15]),
        .O(\io_apb_PRDATA[15]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[15]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_17_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_18_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[16]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[16]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[16]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[16]_0 ),
        .O(\selIndex_reg[0]_14 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[16]_INST_0_i_5 
       (.I0(MAPR2[16]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[16] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[16] ),
        .O(\io_apb_PRDATA[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[16]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[16] ),
        .I1(\EXTICR_0_reg_n_0_[16] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[16]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[16]),
        .O(\io_apb_PRDATA[16]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[17]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[17]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[17]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[17] ),
        .O(\selIndex_reg[0]_13 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[17]_INST_0_i_5 
       (.I0(MAPR2[17]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[17] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[17] ),
        .O(\io_apb_PRDATA[17]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[17]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[17] ),
        .I1(\EXTICR_0_reg_n_0_[17] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[17]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[17]),
        .O(\io_apb_PRDATA[17]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[18]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[18]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[18]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[18] ),
        .O(\selIndex_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[18]_INST_0_i_5 
       (.I0(MAPR2[18]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[18] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[18] ),
        .O(\io_apb_PRDATA[18]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[18]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[18] ),
        .I1(\EXTICR_0_reg_n_0_[18] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[18]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[18]),
        .O(\io_apb_PRDATA[18]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[19]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[19]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[19]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[19] ),
        .O(\selIndex_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[19]_INST_0_i_5 
       (.I0(MAPR2[19]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[19] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[19] ),
        .O(\io_apb_PRDATA[19]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[19]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[19] ),
        .I1(\EXTICR_0_reg_n_0_[19] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[19]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[19]),
        .O(\io_apb_PRDATA[19]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[1]_INST_0_i_14 
       (.I0(MAPR2[1]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[1] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[1] ),
        .I1(\EXTICR_0_reg_n_0_[1] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[1]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[1]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[1]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_29 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[20]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[20]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[20]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[20] ),
        .O(\selIndex_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[20]_INST_0_i_5 
       (.I0(MAPR2[20]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[20] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[20] ),
        .O(\io_apb_PRDATA[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[20]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[20] ),
        .I1(\EXTICR_0_reg_n_0_[20] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[20]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[20]),
        .O(\io_apb_PRDATA[20]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[21]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[21]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[21]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[21] ),
        .O(\selIndex_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[21]_INST_0_i_5 
       (.I0(MAPR2[21]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[21] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[21] ),
        .O(\io_apb_PRDATA[21]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[21]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[21] ),
        .I1(\EXTICR_0_reg_n_0_[21] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[21]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[21]),
        .O(\io_apb_PRDATA[21]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[22]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[22]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[22]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[22] ),
        .O(\selIndex_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[22]_INST_0_i_5 
       (.I0(MAPR2[22]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[22] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[22] ),
        .O(\io_apb_PRDATA[22]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[22]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[22] ),
        .I1(\EXTICR_0_reg_n_0_[22] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[22]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[22]),
        .O(\io_apb_PRDATA[22]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[23]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[23]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[23]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[23] ),
        .O(\selIndex_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[23]_INST_0_i_5 
       (.I0(MAPR2[23]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[23] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[23] ),
        .O(\io_apb_PRDATA[23]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[23]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[23] ),
        .I1(\EXTICR_0_reg_n_0_[23] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[23]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[23]),
        .O(\io_apb_PRDATA[23]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[24]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[24]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[24]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[24] ),
        .O(\selIndex_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[24]_INST_0_i_5 
       (.I0(MAPR2[24]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[24] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[24] ),
        .O(\io_apb_PRDATA[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[24]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[24] ),
        .I1(\EXTICR_0_reg_n_0_[24] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[24]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[24]),
        .O(\io_apb_PRDATA[24]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[25]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[25]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[25]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[25] ),
        .O(\selIndex_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[25]_INST_0_i_5 
       (.I0(MAPR2[25]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[25] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[25] ),
        .O(\io_apb_PRDATA[25]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[25]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[25] ),
        .I1(\EXTICR_0_reg_n_0_[25] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[25]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[25]),
        .O(\io_apb_PRDATA[25]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[26]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[26]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[26]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[26] ),
        .O(\selIndex_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[26]_INST_0_i_5 
       (.I0(MAPR2[26]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[26] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[26] ),
        .O(\io_apb_PRDATA[26]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[26]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[26] ),
        .I1(\EXTICR_0_reg_n_0_[26] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[26]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[26]),
        .O(\io_apb_PRDATA[26]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[27]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[27]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[27]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[27] ),
        .O(\selIndex_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[27]_INST_0_i_5 
       (.I0(MAPR2[27]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[27] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[27] ),
        .O(\io_apb_PRDATA[27]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[27]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[27] ),
        .I1(\EXTICR_0_reg_n_0_[27] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[27]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[27]),
        .O(\io_apb_PRDATA[27]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[28]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[28]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[28]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[28] ),
        .O(\selIndex_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[28]_INST_0_i_5 
       (.I0(MAPR2[28]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[28] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[28] ),
        .O(\io_apb_PRDATA[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[28]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[28] ),
        .I1(\EXTICR_0_reg_n_0_[28] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[28]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[28]),
        .O(\io_apb_PRDATA[28]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[29]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[29]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[29]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[29] ),
        .O(\selIndex_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[29]_INST_0_i_5 
       (.I0(MAPR2[29]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[29] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[29] ),
        .O(\io_apb_PRDATA[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[29]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[29] ),
        .I1(\EXTICR_0_reg_n_0_[29] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[29]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[29]),
        .O(\io_apb_PRDATA[29]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[2]_INST_0_i_14 
       (.I0(MAPR2[2]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[2] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[2] ),
        .I1(\EXTICR_0_reg_n_0_[2] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[2]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[2]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[2]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[2]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[30]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[30]_INST_0_i_5_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[30]_INST_0_i_6_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[30] ),
        .O(\selIndex_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[30]_INST_0_i_5 
       (.I0(MAPR2[30]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[30] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[30] ),
        .O(\io_apb_PRDATA[30]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[30]_INST_0_i_6 
       (.I0(\EXTICR_1_reg_n_0_[30] ),
        .I1(\EXTICR_0_reg_n_0_[30] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[30]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[30]),
        .O(\io_apb_PRDATA[30]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[31]_INST_0_i_11 
       (.I0(\EXTICR_1_reg_n_0_[31] ),
        .I1(\EXTICR_0_reg_n_0_[31] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[31]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[31]),
        .O(\io_apb_PRDATA[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[31]_INST_0_i_3 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_9_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_11_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[31] ),
        .O(\selIndex_reg[0] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[31]_INST_0_i_9 
       (.I0(MAPR2[31]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[31] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[31] ),
        .O(\io_apb_PRDATA[31]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[3]_INST_0_i_14 
       (.I0(MAPR2[3]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[3] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[3] ),
        .I1(\EXTICR_0_reg_n_0_[3] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[3]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[3]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[3]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[3]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_27 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[4]_INST_0_i_14 
       (.I0(MAPR2[4]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[4] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[4] ),
        .I1(\EXTICR_0_reg_n_0_[4] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[4]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[4]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[4]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[4]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_26 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[5]_INST_0_i_14 
       (.I0(MAPR2[5]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[5] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[5] ),
        .I1(\EXTICR_0_reg_n_0_[5] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[5]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[5]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[5]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[5]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_25 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[6]_INST_0_i_14 
       (.I0(MAPR2[6]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[6] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[6] ),
        .I1(\EXTICR_0_reg_n_0_[6] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[6]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[6]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[6]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_24 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[7]_INST_0_i_14 
       (.I0(MAPR2[7]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[7] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[7] ),
        .I1(\EXTICR_0_reg_n_0_[7] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[7]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[7]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[7]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[7]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_23 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[8]_INST_0_i_14 
       (.I0(MAPR2[8]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[8] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[8] ),
        .I1(\EXTICR_0_reg_n_0_[8] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[8]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[8]),
        .O(\io_apb_PRDATA[8]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[8]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[8]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_22 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_apb_PRDATA[9]_INST_0_i_14 
       (.I0(MAPR2[9]),
        .I1(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I2(\EXTICR_3_reg_n_0_[9] ),
        .I3(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I4(\EXTICR_2_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_15 
       (.I0(\EXTICR_1_reg_n_0_[9] ),
        .I1(\EXTICR_0_reg_n_0_[9] ),
        .I2(\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .I3(MAPR[9]),
        .I4(\io_apb_PRDATA[31]_INST_0_i_3_1 ),
        .I5(EVCR[9]),
        .O(\io_apb_PRDATA[9]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \io_apb_PRDATA[9]_INST_0_i_6 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_14_n_0 ),
        .I1(\io_apb_PRDATA[16] ),
        .I2(\io_apb_PRDATA[9]_INST_0_i_15_n_0 ),
        .I3(Q),
        .I4(io_apb_PADDR[1]),
        .I5(\io_apb_PRDATA[9]_INST_0_i_2 ),
        .O(\selIndex_reg[0]_21 ));
endmodule

module sys_Apb3Periph_0_0_Apb3Exti
   (Q,
    extiCtrl_io_apb_PRDATA,
    \IMR_reg[15]_0 ,
    io_apb_decoder_io_output_PSEL,
    io_apb_PWDATA,
    D,
    \io_apb_PRDATA[15] ,
    \io_apb_PRDATA[15]_0 ,
    io_apb_PADDR,
    \SWIER_reg[0]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PSEL,
    clk,
    reset);
  output [15:0]Q;
  output [15:0]extiCtrl_io_apb_PRDATA;
  output [15:0]\IMR_reg[15]_0 ;
  output [0:0]io_apb_decoder_io_output_PSEL;
  input [15:0]io_apb_PWDATA;
  input [15:0]D;
  input \io_apb_PRDATA[15] ;
  input \io_apb_PRDATA[15]_0 ;
  input [8:0]io_apb_PADDR;
  input \SWIER_reg[0]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_PSEL;
  input clk;
  input reset;

  wire [15:0]D;
  wire [15:0]EMR;
  wire \EMR[15]_i_1_n_0 ;
  wire \FTSR[15]_i_1_n_0 ;
  wire \IMR[15]_i_1_n_0 ;
  wire \IMR[15]_i_2_n_0 ;
  wire [15:0]\IMR_reg[15]_0 ;
  wire [15:0]PR;
  wire [15:0]PR0;
  wire \PR[15]_i_3_n_0 ;
  wire [15:0]Q;
  wire \RTSR[15]_i_1_n_0 ;
  wire [15:0]SWIER0;
  wire \SWIER[15]_i_1_n_0 ;
  wire \SWIER[15]_i_3_n_0 ;
  wire \SWIER_reg[0]_0 ;
  wire clk;
  wire [15:0]extiCtrl_io_apb_PRDATA;
  wire [15:0]extiReg;
  wire [8:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[15] ;
  wire \io_apb_PRDATA[15]_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_5_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_4_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [15:0]p_1_in;
  wire [15:0]p_2_in;
  wire [15:0]p_3_in;
  wire reset;

  LUT3 #(
    .INIT(8'h20)) 
    \EMR[15]_i_1 
       (.I0(\IMR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .O(\EMR[15]_i_1_n_0 ));
  FDCE \EMR_reg[0] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(EMR[0]));
  FDCE \EMR_reg[10] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(EMR[10]));
  FDCE \EMR_reg[11] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(EMR[11]));
  FDCE \EMR_reg[12] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(EMR[12]));
  FDCE \EMR_reg[13] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(EMR[13]));
  FDCE \EMR_reg[14] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(EMR[14]));
  FDCE \EMR_reg[15] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(EMR[15]));
  FDCE \EMR_reg[1] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(EMR[1]));
  FDCE \EMR_reg[2] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(EMR[2]));
  FDCE \EMR_reg[3] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(EMR[3]));
  FDCE \EMR_reg[4] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(EMR[4]));
  FDCE \EMR_reg[5] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(EMR[5]));
  FDCE \EMR_reg[6] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(EMR[6]));
  FDCE \EMR_reg[7] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(EMR[7]));
  FDCE \EMR_reg[8] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(EMR[8]));
  FDCE \EMR_reg[9] 
       (.C(clk),
        .CE(\EMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(EMR[9]));
  LUT3 #(
    .INIT(8'h80)) 
    \FTSR[15]_i_1 
       (.I0(\IMR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\FTSR[15]_i_1_n_0 ));
  FDCE \FTSR_reg[0] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_2_in[0]));
  FDCE \FTSR_reg[10] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_2_in[10]));
  FDCE \FTSR_reg[11] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(p_2_in[11]));
  FDCE \FTSR_reg[12] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(p_2_in[12]));
  FDCE \FTSR_reg[13] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(p_2_in[13]));
  FDCE \FTSR_reg[14] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(p_2_in[14]));
  FDCE \FTSR_reg[15] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(p_2_in[15]));
  FDCE \FTSR_reg[1] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_2_in[1]));
  FDCE \FTSR_reg[2] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_2_in[2]));
  FDCE \FTSR_reg[3] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_2_in[3]));
  FDCE \FTSR_reg[4] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_2_in[4]));
  FDCE \FTSR_reg[5] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_2_in[5]));
  FDCE \FTSR_reg[6] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_2_in[6]));
  FDCE \FTSR_reg[7] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_2_in[7]));
  FDCE \FTSR_reg[8] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_2_in[8]));
  FDCE \FTSR_reg[9] 
       (.C(clk),
        .CE(\FTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_2_in[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \IMR[15]_i_1 
       (.I0(\IMR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\IMR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \IMR[15]_i_2 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(io_apb_decoder_io_output_PSEL),
        .I5(io_apb_PADDR[4]),
        .O(\IMR[15]_i_2_n_0 ));
  FDCE \IMR_reg[0] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\IMR_reg[15]_0 [0]));
  FDCE \IMR_reg[10] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\IMR_reg[15]_0 [10]));
  FDCE \IMR_reg[11] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\IMR_reg[15]_0 [11]));
  FDCE \IMR_reg[12] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\IMR_reg[15]_0 [12]));
  FDCE \IMR_reg[13] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\IMR_reg[15]_0 [13]));
  FDCE \IMR_reg[14] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\IMR_reg[15]_0 [14]));
  FDCE \IMR_reg[15] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\IMR_reg[15]_0 [15]));
  FDCE \IMR_reg[1] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\IMR_reg[15]_0 [1]));
  FDCE \IMR_reg[2] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\IMR_reg[15]_0 [2]));
  FDCE \IMR_reg[3] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\IMR_reg[15]_0 [3]));
  FDCE \IMR_reg[4] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\IMR_reg[15]_0 [4]));
  FDCE \IMR_reg[5] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\IMR_reg[15]_0 [5]));
  FDCE \IMR_reg[6] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\IMR_reg[15]_0 [6]));
  FDCE \IMR_reg[7] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\IMR_reg[15]_0 [7]));
  FDCE \IMR_reg[8] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\IMR_reg[15]_0 [8]));
  FDCE \IMR_reg[9] 
       (.C(clk),
        .CE(\IMR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\IMR_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[0]_i_1 
       (.I0(Q[0]),
        .I1(io_apb_PWDATA[0]),
        .I2(PR0[0]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[0]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[0]_i_2 
       (.I0(Q[0]),
        .I1(p_3_in[0]),
        .I2(D[0]),
        .I3(extiReg[0]),
        .I4(p_2_in[0]),
        .O(PR0[0]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[10]_i_1 
       (.I0(Q[10]),
        .I1(io_apb_PWDATA[10]),
        .I2(PR0[10]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[10]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[10]_i_2 
       (.I0(Q[10]),
        .I1(p_3_in[10]),
        .I2(D[10]),
        .I3(extiReg[10]),
        .I4(p_2_in[10]),
        .O(PR0[10]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[11]_i_1 
       (.I0(Q[11]),
        .I1(io_apb_PWDATA[11]),
        .I2(PR0[11]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[11]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[11]_i_2 
       (.I0(Q[11]),
        .I1(p_3_in[11]),
        .I2(D[11]),
        .I3(extiReg[11]),
        .I4(p_2_in[11]),
        .O(PR0[11]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[12]_i_1 
       (.I0(Q[12]),
        .I1(io_apb_PWDATA[12]),
        .I2(PR0[12]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[12]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[12]_i_2 
       (.I0(Q[12]),
        .I1(p_3_in[12]),
        .I2(D[12]),
        .I3(extiReg[12]),
        .I4(p_2_in[12]),
        .O(PR0[12]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[13]_i_1 
       (.I0(Q[13]),
        .I1(io_apb_PWDATA[13]),
        .I2(PR0[13]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[13]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[13]_i_2 
       (.I0(Q[13]),
        .I1(p_3_in[13]),
        .I2(D[13]),
        .I3(extiReg[13]),
        .I4(p_2_in[13]),
        .O(PR0[13]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[14]_i_1 
       (.I0(Q[14]),
        .I1(io_apb_PWDATA[14]),
        .I2(PR0[14]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[14]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[14]_i_2 
       (.I0(Q[14]),
        .I1(p_3_in[14]),
        .I2(D[14]),
        .I3(extiReg[14]),
        .I4(p_2_in[14]),
        .O(PR0[14]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[15]_i_1 
       (.I0(Q[15]),
        .I1(io_apb_PWDATA[15]),
        .I2(PR0[15]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[15]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[15]_i_2 
       (.I0(Q[15]),
        .I1(p_3_in[15]),
        .I2(D[15]),
        .I3(extiReg[15]),
        .I4(p_2_in[15]),
        .O(PR0[15]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \PR[15]_i_3 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PWRITE),
        .I3(io_apb_PENABLE),
        .O(\PR[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[1]_i_1 
       (.I0(Q[1]),
        .I1(io_apb_PWDATA[1]),
        .I2(PR0[1]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[1]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[1]_i_2 
       (.I0(Q[1]),
        .I1(p_3_in[1]),
        .I2(D[1]),
        .I3(extiReg[1]),
        .I4(p_2_in[1]),
        .O(PR0[1]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[2]_i_1 
       (.I0(Q[2]),
        .I1(io_apb_PWDATA[2]),
        .I2(PR0[2]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[2]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[2]_i_2 
       (.I0(Q[2]),
        .I1(p_3_in[2]),
        .I2(D[2]),
        .I3(extiReg[2]),
        .I4(p_2_in[2]),
        .O(PR0[2]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[3]_i_1 
       (.I0(Q[3]),
        .I1(io_apb_PWDATA[3]),
        .I2(PR0[3]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[3]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[3]_i_2 
       (.I0(Q[3]),
        .I1(p_3_in[3]),
        .I2(D[3]),
        .I3(extiReg[3]),
        .I4(p_2_in[3]),
        .O(PR0[3]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[4]_i_1 
       (.I0(Q[4]),
        .I1(io_apb_PWDATA[4]),
        .I2(PR0[4]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[4]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[4]_i_2 
       (.I0(Q[4]),
        .I1(p_3_in[4]),
        .I2(D[4]),
        .I3(extiReg[4]),
        .I4(p_2_in[4]),
        .O(PR0[4]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[5]_i_1 
       (.I0(Q[5]),
        .I1(io_apb_PWDATA[5]),
        .I2(PR0[5]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[5]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[5]_i_2 
       (.I0(Q[5]),
        .I1(p_3_in[5]),
        .I2(D[5]),
        .I3(extiReg[5]),
        .I4(p_2_in[5]),
        .O(PR0[5]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[6]_i_1 
       (.I0(Q[6]),
        .I1(io_apb_PWDATA[6]),
        .I2(PR0[6]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[6]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[6]_i_2 
       (.I0(Q[6]),
        .I1(p_3_in[6]),
        .I2(D[6]),
        .I3(extiReg[6]),
        .I4(p_2_in[6]),
        .O(PR0[6]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[7]_i_1 
       (.I0(Q[7]),
        .I1(io_apb_PWDATA[7]),
        .I2(PR0[7]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[7]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[7]_i_2 
       (.I0(Q[7]),
        .I1(p_3_in[7]),
        .I2(D[7]),
        .I3(extiReg[7]),
        .I4(p_2_in[7]),
        .O(PR0[7]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[8]_i_1 
       (.I0(Q[8]),
        .I1(io_apb_PWDATA[8]),
        .I2(PR0[8]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[8]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[8]_i_2 
       (.I0(Q[8]),
        .I1(p_3_in[8]),
        .I2(D[8]),
        .I3(extiReg[8]),
        .I4(p_2_in[8]),
        .O(PR0[8]));
  LUT4 #(
    .INIT(16'hF022)) 
    \PR[9]_i_1 
       (.I0(Q[9]),
        .I1(io_apb_PWDATA[9]),
        .I2(PR0[9]),
        .I3(\PR[15]_i_3_n_0 ),
        .O(PR[9]));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \PR[9]_i_2 
       (.I0(Q[9]),
        .I1(p_3_in[9]),
        .I2(D[9]),
        .I3(extiReg[9]),
        .I4(p_2_in[9]),
        .O(PR0[9]));
  FDCE \PR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[0]),
        .Q(Q[0]));
  FDCE \PR_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[10]),
        .Q(Q[10]));
  FDCE \PR_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[11]),
        .Q(Q[11]));
  FDCE \PR_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[12]),
        .Q(Q[12]));
  FDCE \PR_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[13]),
        .Q(Q[13]));
  FDCE \PR_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[14]),
        .Q(Q[14]));
  FDCE \PR_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[15]),
        .Q(Q[15]));
  FDCE \PR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[1]),
        .Q(Q[1]));
  FDCE \PR_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[2]),
        .Q(Q[2]));
  FDCE \PR_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[3]),
        .Q(Q[3]));
  FDCE \PR_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[4]),
        .Q(Q[4]));
  FDCE \PR_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[5]),
        .Q(Q[5]));
  FDCE \PR_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[6]),
        .Q(Q[6]));
  FDCE \PR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[7]),
        .Q(Q[7]));
  FDCE \PR_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[8]),
        .Q(Q[8]));
  FDCE \PR_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(PR[9]),
        .Q(Q[9]));
  LUT3 #(
    .INIT(8'h20)) 
    \RTSR[15]_i_1 
       (.I0(\IMR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\RTSR[15]_i_1_n_0 ));
  FDCE \RTSR_reg[0] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_3_in[0]));
  FDCE \RTSR_reg[10] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_3_in[10]));
  FDCE \RTSR_reg[11] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(p_3_in[11]));
  FDCE \RTSR_reg[12] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(p_3_in[12]));
  FDCE \RTSR_reg[13] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(p_3_in[13]));
  FDCE \RTSR_reg[14] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(p_3_in[14]));
  FDCE \RTSR_reg[15] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(p_3_in[15]));
  FDCE \RTSR_reg[1] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_3_in[1]));
  FDCE \RTSR_reg[2] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_3_in[2]));
  FDCE \RTSR_reg[3] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_3_in[3]));
  FDCE \RTSR_reg[4] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_3_in[4]));
  FDCE \RTSR_reg[5] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_3_in[5]));
  FDCE \RTSR_reg[6] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_3_in[6]));
  FDCE \RTSR_reg[7] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_3_in[7]));
  FDCE \RTSR_reg[8] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_3_in[8]));
  FDCE \RTSR_reg[9] 
       (.C(clk),
        .CE(\RTSR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_3_in[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(io_apb_PWDATA[0]),
        .O(SWIER0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(io_apb_PWDATA[10]),
        .O(SWIER0[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(io_apb_PWDATA[11]),
        .O(SWIER0[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(io_apb_PWDATA[12]),
        .O(SWIER0[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(io_apb_PWDATA[13]),
        .O(SWIER0[13]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(io_apb_PWDATA[14]),
        .O(SWIER0[14]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SWIER[15]_i_1 
       (.I0(io_apb_PADDR[4]),
        .I1(\SWIER[15]_i_3_n_0 ),
        .I2(\SWIER_reg[0]_0 ),
        .I3(io_apb_PENABLE),
        .I4(io_apb_PWRITE),
        .I5(io_apb_decoder_io_output_PSEL),
        .O(\SWIER[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[15]_i_2 
       (.I0(p_1_in[15]),
        .I1(io_apb_PWDATA[15]),
        .O(SWIER0[15]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SWIER[15]_i_3 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .O(\SWIER[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(io_apb_PWDATA[1]),
        .O(SWIER0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(io_apb_PWDATA[2]),
        .O(SWIER0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(io_apb_PWDATA[3]),
        .O(SWIER0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(io_apb_PWDATA[4]),
        .O(SWIER0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(io_apb_PWDATA[5]),
        .O(SWIER0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(io_apb_PWDATA[6]),
        .O(SWIER0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(io_apb_PWDATA[7]),
        .O(SWIER0[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(io_apb_PWDATA[8]),
        .O(SWIER0[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \SWIER[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(io_apb_PWDATA[9]),
        .O(SWIER0[9]));
  FDCE \SWIER_reg[0] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[0]),
        .Q(p_1_in[0]));
  FDCE \SWIER_reg[10] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[10]),
        .Q(p_1_in[10]));
  FDCE \SWIER_reg[11] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[11]),
        .Q(p_1_in[11]));
  FDCE \SWIER_reg[12] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[12]),
        .Q(p_1_in[12]));
  FDCE \SWIER_reg[13] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[13]),
        .Q(p_1_in[13]));
  FDCE \SWIER_reg[14] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[14]),
        .Q(p_1_in[14]));
  FDCE \SWIER_reg[15] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[15]),
        .Q(p_1_in[15]));
  FDCE \SWIER_reg[1] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[1]),
        .Q(p_1_in[1]));
  FDCE \SWIER_reg[2] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[2]),
        .Q(p_1_in[2]));
  FDCE \SWIER_reg[3] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[3]),
        .Q(p_1_in[3]));
  FDCE \SWIER_reg[4] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[4]),
        .Q(p_1_in[4]));
  FDCE \SWIER_reg[5] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[5]),
        .Q(p_1_in[5]));
  FDCE \SWIER_reg[6] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[6]),
        .Q(p_1_in[6]));
  FDCE \SWIER_reg[7] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[7]),
        .Q(p_1_in[7]));
  FDCE \SWIER_reg[8] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[8]),
        .Q(p_1_in[8]));
  FDCE \SWIER_reg[9] 
       (.C(clk),
        .CE(\SWIER[15]_i_1_n_0 ),
        .CLR(reset),
        .D(SWIER0[9]),
        .Q(p_1_in[9]));
  FDCE \extiReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(extiReg[0]));
  FDCE \extiReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(extiReg[10]));
  FDCE \extiReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(extiReg[11]));
  FDCE \extiReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(extiReg[12]));
  FDCE \extiReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(extiReg[13]));
  FDCE \extiReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(extiReg[14]));
  FDCE \extiReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(extiReg[15]));
  FDCE \extiReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(extiReg[1]));
  FDCE \extiReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(extiReg[2]));
  FDCE \extiReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(extiReg[3]));
  FDCE \extiReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(extiReg[4]));
  FDCE \extiReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(extiReg[5]));
  FDCE \extiReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(extiReg[6]));
  FDCE \extiReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(extiReg[7]));
  FDCE \extiReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(extiReg[8]));
  FDCE \extiReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(extiReg[9]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[0]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[0]),
        .I2(Q[0]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[0]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[0]_INST_0_i_4 
       (.I0(EMR[0]),
        .I1(p_2_in[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [0]),
        .I5(p_3_in[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[10]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[10]),
        .I2(Q[10]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[10]_INST_0_i_4 
       (.I0(EMR[10]),
        .I1(p_2_in[10]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [10]),
        .I5(p_3_in[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[11]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[11]),
        .I2(Q[11]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[11]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[11]_INST_0_i_4 
       (.I0(EMR[11]),
        .I1(p_2_in[11]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [11]),
        .I5(p_3_in[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[12]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[12]),
        .I2(Q[12]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[12]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[12]_INST_0_i_4 
       (.I0(EMR[12]),
        .I1(p_2_in[12]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [12]),
        .I5(p_3_in[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[13]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[13]),
        .I2(Q[13]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[13]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[13]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[13]_INST_0_i_4 
       (.I0(EMR[13]),
        .I1(p_2_in[13]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [13]),
        .I5(p_3_in[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[14]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[14]),
        .I2(Q[14]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[14]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[14]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[14]_INST_0_i_4 
       (.I0(EMR[14]),
        .I1(p_2_in[14]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [14]),
        .I5(p_3_in[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[15]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[15]),
        .I2(Q[15]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_6_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \io_apb_PRDATA[15]_INST_0_i_5 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[15]_INST_0_i_6 
       (.I0(EMR[15]),
        .I1(p_2_in[15]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [15]),
        .I5(p_3_in[15]),
        .O(\io_apb_PRDATA[15]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[1]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[1]),
        .I2(Q[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[1]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[1]_INST_0_i_4 
       (.I0(EMR[1]),
        .I1(p_2_in[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [1]),
        .I5(p_3_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[2]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[2]),
        .I2(Q[2]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[2]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[2]_INST_0_i_4 
       (.I0(EMR[2]),
        .I1(p_2_in[2]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [2]),
        .I5(p_3_in[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[3]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[3]),
        .I2(Q[3]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[3]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[3]_INST_0_i_4 
       (.I0(EMR[3]),
        .I1(p_2_in[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [3]),
        .I5(p_3_in[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[4]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[4]),
        .I2(Q[4]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[4]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[4]_INST_0_i_4 
       (.I0(EMR[4]),
        .I1(p_2_in[4]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [4]),
        .I5(p_3_in[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[5]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[5]),
        .I2(Q[5]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[5]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[5]_INST_0_i_4 
       (.I0(EMR[5]),
        .I1(p_2_in[5]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [5]),
        .I5(p_3_in[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[6]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[6]),
        .I2(Q[6]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[6]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[6]_INST_0_i_4 
       (.I0(EMR[6]),
        .I1(p_2_in[6]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [6]),
        .I5(p_3_in[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[7]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[7]),
        .I2(Q[7]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[7]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[7]_INST_0_i_4 
       (.I0(EMR[7]),
        .I1(p_2_in[7]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [7]),
        .I5(p_3_in[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[8]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[8]),
        .I2(Q[8]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[8]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[8]_INST_0_i_4 
       (.I0(EMR[8]),
        .I1(p_2_in[8]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [8]),
        .I5(p_3_in[8]),
        .O(\io_apb_PRDATA[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \io_apb_PRDATA[9]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[15] ),
        .I1(p_1_in[9]),
        .I2(Q[9]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_5_n_0 ),
        .I4(\io_apb_PRDATA[9]_INST_0_i_4_n_0 ),
        .I5(\io_apb_PRDATA[15]_0 ),
        .O(extiCtrl_io_apb_PRDATA[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[9]_INST_0_i_4 
       (.I0(EMR[9]),
        .I1(p_2_in[9]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\IMR_reg[15]_0 [9]),
        .I5(p_3_in[9]),
        .O(\io_apb_PRDATA[9]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \selIndex[3]_i_1 
       (.I0(io_apb_PADDR[6]),
        .I1(io_apb_PADDR[8]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[7]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
endmodule

module sys_Apb3Periph_0_0_Apb3Gpio
   (io_gpio_writeEnable,
    io_gpio_write,
    \CRL_reg[16]_0 ,
    \CRL_reg[17]_0 ,
    \CRL_reg[18]_0 ,
    \CRL_reg[19]_0 ,
    \CRL_reg[20]_0 ,
    \CRL_reg[21]_0 ,
    \CRL_reg[22]_0 ,
    \CRL_reg[23]_0 ,
    \CRL_reg[24]_0 ,
    \CRL_reg[25]_0 ,
    \CRL_reg[26]_0 ,
    \CRL_reg[27]_0 ,
    \CRL_reg[28]_0 ,
    \CRL_reg[29]_0 ,
    \CRL_reg[30]_0 ,
    \CRL_reg[31]_0 ,
    \CRH_reg[0]_0 ,
    \CRH_reg[1]_0 ,
    \CRH_reg[2]_0 ,
    \CRH_reg[3]_0 ,
    \CRH_reg[4]_0 ,
    \CRH_reg[5]_0 ,
    \CRH_reg[6]_0 ,
    \CRH_reg[7]_0 ,
    \CRH_reg[8]_0 ,
    \CRH_reg[9]_0 ,
    \CRH_reg[10]_0 ,
    \CRH_reg[11]_0 ,
    \CRH_reg[12]_0 ,
    \CRH_reg[13]_0 ,
    \CRH_reg[14]_0 ,
    \CRH_reg[15]_0 ,
    Q,
    io_gpio_read,
    clk,
    reset,
    io_ch,
    \io_apb_PRDATA[31]_INST_0_i_1 ,
    \io_apb_PRDATA[15]_INST_0_i_27 ,
    io_apb_PADDR,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PRDATA[15]_INST_0_i_27_0 ,
    io_apb_PWDATA);
  output [15:0]io_gpio_writeEnable;
  output [15:0]io_gpio_write;
  output \CRL_reg[16]_0 ;
  output \CRL_reg[17]_0 ;
  output \CRL_reg[18]_0 ;
  output \CRL_reg[19]_0 ;
  output \CRL_reg[20]_0 ;
  output \CRL_reg[21]_0 ;
  output \CRL_reg[22]_0 ;
  output \CRL_reg[23]_0 ;
  output \CRL_reg[24]_0 ;
  output \CRL_reg[25]_0 ;
  output \CRL_reg[26]_0 ;
  output \CRL_reg[27]_0 ;
  output \CRL_reg[28]_0 ;
  output \CRL_reg[29]_0 ;
  output \CRL_reg[30]_0 ;
  output \CRL_reg[31]_0 ;
  output \CRH_reg[0]_0 ;
  output \CRH_reg[1]_0 ;
  output \CRH_reg[2]_0 ;
  output \CRH_reg[3]_0 ;
  output \CRH_reg[4]_0 ;
  output \CRH_reg[5]_0 ;
  output \CRH_reg[6]_0 ;
  output \CRH_reg[7]_0 ;
  output \CRH_reg[8]_0 ;
  output \CRH_reg[9]_0 ;
  output \CRH_reg[10]_0 ;
  output \CRH_reg[11]_0 ;
  output \CRH_reg[12]_0 ;
  output \CRH_reg[13]_0 ;
  output \CRH_reg[14]_0 ;
  output \CRH_reg[15]_0 ;
  output [15:0]Q;
  input [15:0]io_gpio_read;
  input clk;
  input reset;
  input [7:0]io_ch;
  input \io_apb_PRDATA[31]_INST_0_i_1 ;
  input \io_apb_PRDATA[15]_INST_0_i_27 ;
  input [5:0]io_apb_PADDR;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \io_apb_PRDATA[15]_INST_0_i_27_0 ;
  input [31:0]io_apb_PWDATA;

  wire [31:0]CRH0;
  wire \CRH[31]_i_1_n_0 ;
  wire \CRH_reg[0]_0 ;
  wire \CRH_reg[10]_0 ;
  wire \CRH_reg[11]_0 ;
  wire \CRH_reg[12]_0 ;
  wire \CRH_reg[13]_0 ;
  wire \CRH_reg[14]_0 ;
  wire \CRH_reg[15]_0 ;
  wire \CRH_reg[1]_0 ;
  wire \CRH_reg[2]_0 ;
  wire \CRH_reg[3]_0 ;
  wire \CRH_reg[4]_0 ;
  wire \CRH_reg[5]_0 ;
  wire \CRH_reg[6]_0 ;
  wire \CRH_reg[7]_0 ;
  wire \CRH_reg[8]_0 ;
  wire \CRH_reg[9]_0 ;
  wire \CRH_reg_n_0_[0] ;
  wire \CRH_reg_n_0_[12] ;
  wire \CRH_reg_n_0_[13] ;
  wire \CRH_reg_n_0_[16] ;
  wire \CRH_reg_n_0_[17] ;
  wire \CRH_reg_n_0_[1] ;
  wire \CRH_reg_n_0_[20] ;
  wire \CRH_reg_n_0_[21] ;
  wire \CRH_reg_n_0_[24] ;
  wire \CRH_reg_n_0_[25] ;
  wire \CRH_reg_n_0_[28] ;
  wire \CRH_reg_n_0_[29] ;
  wire \CRH_reg_n_0_[4] ;
  wire \CRH_reg_n_0_[5] ;
  wire \CRH_reg_n_0_[8] ;
  wire \CRH_reg_n_0_[9] ;
  wire [31:0]CRL0;
  wire \CRL[31]_i_1__0_n_0 ;
  wire \CRL_reg[16]_0 ;
  wire \CRL_reg[17]_0 ;
  wire \CRL_reg[18]_0 ;
  wire \CRL_reg[19]_0 ;
  wire \CRL_reg[20]_0 ;
  wire \CRL_reg[21]_0 ;
  wire \CRL_reg[22]_0 ;
  wire \CRL_reg[23]_0 ;
  wire \CRL_reg[24]_0 ;
  wire \CRL_reg[25]_0 ;
  wire \CRL_reg[26]_0 ;
  wire \CRL_reg[27]_0 ;
  wire \CRL_reg[28]_0 ;
  wire \CRL_reg[29]_0 ;
  wire \CRL_reg[30]_0 ;
  wire \CRL_reg[31]_0 ;
  wire \CRL_reg_n_0_[0] ;
  wire \CRL_reg_n_0_[12] ;
  wire \CRL_reg_n_0_[13] ;
  wire \CRL_reg_n_0_[16] ;
  wire \CRL_reg_n_0_[17] ;
  wire \CRL_reg_n_0_[1] ;
  wire \CRL_reg_n_0_[20] ;
  wire \CRL_reg_n_0_[21] ;
  wire \CRL_reg_n_0_[24] ;
  wire \CRL_reg_n_0_[25] ;
  wire \CRL_reg_n_0_[28] ;
  wire \CRL_reg_n_0_[29] ;
  wire \CRL_reg_n_0_[4] ;
  wire \CRL_reg_n_0_[5] ;
  wire \CRL_reg_n_0_[8] ;
  wire \CRL_reg_n_0_[9] ;
  wire [15:0]LCKR0;
  wire \LCKR[15]_i_1_n_0 ;
  wire [15:0]ODR;
  wire \ODR[15]_i_1_n_0 ;
  wire [15:0]Q;
  wire clk;
  wire ctrl_doWrite__0;
  wire [1:0]gpioCfg_0_cnf;
  wire [1:0]gpioCfg_10_cnf;
  wire [1:0]gpioCfg_11_cnf;
  wire [1:0]gpioCfg_12_cnf;
  wire [1:0]gpioCfg_13_cnf;
  wire [1:0]gpioCfg_14_cnf;
  wire [1:0]gpioCfg_15_cnf;
  wire [1:0]gpioCfg_1_cnf;
  wire [1:0]gpioCfg_2_cnf;
  wire [1:0]gpioCfg_3_cnf;
  wire [1:0]gpioCfg_4_cnf;
  wire [1:0]gpioCfg_5_cnf;
  wire [1:0]gpioCfg_6_cnf;
  wire [1:0]gpioCfg_7_cnf;
  wire [1:0]gpioCfg_8_cnf;
  wire [1:0]gpioCfg_9_cnf;
  wire [5:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[15]_INST_0_i_27 ;
  wire \io_apb_PRDATA[15]_INST_0_i_27_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_1 ;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [7:0]io_ch;
  wire [15:0]io_gpio_read;
  wire [15:0]io_gpio_read_buffercc_io_dataOut;
  wire [15:0]io_gpio_write;
  wire [15:0]io_gpio_writeEnable;
  wire [15:0]p_1_in;
  wire reset;

  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[0]_i_1 
       (.I0(\CRH_reg_n_0_[0] ),
        .I1(Q[8]),
        .I2(io_apb_PWDATA[0]),
        .O(CRH0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[10]_i_1 
       (.I0(gpioCfg_10_cnf[0]),
        .I1(Q[10]),
        .I2(io_apb_PWDATA[10]),
        .O(CRH0[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[11]_i_1 
       (.I0(gpioCfg_10_cnf[1]),
        .I1(Q[10]),
        .I2(io_apb_PWDATA[11]),
        .O(CRH0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[12]_i_1 
       (.I0(\CRH_reg_n_0_[12] ),
        .I1(Q[11]),
        .I2(io_apb_PWDATA[12]),
        .O(CRH0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[13]_i_1 
       (.I0(\CRH_reg_n_0_[13] ),
        .I1(Q[11]),
        .I2(io_apb_PWDATA[13]),
        .O(CRH0[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[14]_i_1 
       (.I0(gpioCfg_11_cnf[0]),
        .I1(Q[11]),
        .I2(io_apb_PWDATA[14]),
        .O(CRH0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[15]_i_1 
       (.I0(gpioCfg_11_cnf[1]),
        .I1(Q[11]),
        .I2(io_apb_PWDATA[15]),
        .O(CRH0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[16]_i_1 
       (.I0(\CRH_reg_n_0_[16] ),
        .I1(Q[12]),
        .I2(io_apb_PWDATA[16]),
        .O(CRH0[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[17]_i_1 
       (.I0(\CRH_reg_n_0_[17] ),
        .I1(Q[12]),
        .I2(io_apb_PWDATA[17]),
        .O(CRH0[17]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[18]_i_1 
       (.I0(gpioCfg_12_cnf[0]),
        .I1(Q[12]),
        .I2(io_apb_PWDATA[18]),
        .O(CRH0[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[19]_i_1 
       (.I0(gpioCfg_12_cnf[1]),
        .I1(Q[12]),
        .I2(io_apb_PWDATA[19]),
        .O(CRH0[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[1]_i_1 
       (.I0(\CRH_reg_n_0_[1] ),
        .I1(Q[8]),
        .I2(io_apb_PWDATA[1]),
        .O(CRH0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[20]_i_1 
       (.I0(\CRH_reg_n_0_[20] ),
        .I1(Q[13]),
        .I2(io_apb_PWDATA[20]),
        .O(CRH0[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[21]_i_1 
       (.I0(\CRH_reg_n_0_[21] ),
        .I1(Q[13]),
        .I2(io_apb_PWDATA[21]),
        .O(CRH0[21]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[22]_i_1 
       (.I0(gpioCfg_13_cnf[0]),
        .I1(Q[13]),
        .I2(io_apb_PWDATA[22]),
        .O(CRH0[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[23]_i_1 
       (.I0(gpioCfg_13_cnf[1]),
        .I1(Q[13]),
        .I2(io_apb_PWDATA[23]),
        .O(CRH0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[24]_i_1 
       (.I0(\CRH_reg_n_0_[24] ),
        .I1(Q[14]),
        .I2(io_apb_PWDATA[24]),
        .O(CRH0[24]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[25]_i_1 
       (.I0(\CRH_reg_n_0_[25] ),
        .I1(Q[14]),
        .I2(io_apb_PWDATA[25]),
        .O(CRH0[25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[26]_i_1 
       (.I0(gpioCfg_14_cnf[0]),
        .I1(Q[14]),
        .I2(io_apb_PWDATA[26]),
        .O(CRH0[26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[27]_i_1 
       (.I0(gpioCfg_14_cnf[1]),
        .I1(Q[14]),
        .I2(io_apb_PWDATA[27]),
        .O(CRH0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[28]_i_1 
       (.I0(\CRH_reg_n_0_[28] ),
        .I1(Q[15]),
        .I2(io_apb_PWDATA[28]),
        .O(CRH0[28]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[29]_i_1 
       (.I0(\CRH_reg_n_0_[29] ),
        .I1(Q[15]),
        .I2(io_apb_PWDATA[29]),
        .O(CRH0[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[2]_i_1 
       (.I0(gpioCfg_8_cnf[0]),
        .I1(Q[8]),
        .I2(io_apb_PWDATA[2]),
        .O(CRH0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[30]_i_1 
       (.I0(gpioCfg_15_cnf[0]),
        .I1(Q[15]),
        .I2(io_apb_PWDATA[30]),
        .O(CRH0[30]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \CRH[31]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .I5(ctrl_doWrite__0),
        .O(\CRH[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[31]_i_2 
       (.I0(gpioCfg_15_cnf[1]),
        .I1(Q[15]),
        .I2(io_apb_PWDATA[31]),
        .O(CRH0[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[3]_i_1 
       (.I0(gpioCfg_8_cnf[1]),
        .I1(Q[8]),
        .I2(io_apb_PWDATA[3]),
        .O(CRH0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[4]_i_1 
       (.I0(\CRH_reg_n_0_[4] ),
        .I1(Q[9]),
        .I2(io_apb_PWDATA[4]),
        .O(CRH0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[5]_i_1 
       (.I0(\CRH_reg_n_0_[5] ),
        .I1(Q[9]),
        .I2(io_apb_PWDATA[5]),
        .O(CRH0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[6]_i_1 
       (.I0(gpioCfg_9_cnf[0]),
        .I1(Q[9]),
        .I2(io_apb_PWDATA[6]),
        .O(CRH0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[7]_i_1 
       (.I0(gpioCfg_9_cnf[1]),
        .I1(Q[9]),
        .I2(io_apb_PWDATA[7]),
        .O(CRH0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[8]_i_1 
       (.I0(\CRH_reg_n_0_[8] ),
        .I1(Q[10]),
        .I2(io_apb_PWDATA[8]),
        .O(CRH0[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[9]_i_1 
       (.I0(\CRH_reg_n_0_[9] ),
        .I1(Q[10]),
        .I2(io_apb_PWDATA[9]),
        .O(CRH0[9]));
  FDCE \CRH_reg[0] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[0]),
        .Q(\CRH_reg_n_0_[0] ));
  FDCE \CRH_reg[10] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[10]),
        .Q(gpioCfg_10_cnf[0]));
  FDCE \CRH_reg[11] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[11]),
        .Q(gpioCfg_10_cnf[1]));
  FDCE \CRH_reg[12] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[12]),
        .Q(\CRH_reg_n_0_[12] ));
  FDCE \CRH_reg[13] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[13]),
        .Q(\CRH_reg_n_0_[13] ));
  FDCE \CRH_reg[14] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[14]),
        .Q(gpioCfg_11_cnf[0]));
  FDCE \CRH_reg[15] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[15]),
        .Q(gpioCfg_11_cnf[1]));
  FDCE \CRH_reg[16] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[16]),
        .Q(\CRH_reg_n_0_[16] ));
  FDCE \CRH_reg[17] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[17]),
        .Q(\CRH_reg_n_0_[17] ));
  FDCE \CRH_reg[18] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[18]),
        .Q(gpioCfg_12_cnf[0]));
  FDCE \CRH_reg[19] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[19]),
        .Q(gpioCfg_12_cnf[1]));
  FDCE \CRH_reg[1] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[1]),
        .Q(\CRH_reg_n_0_[1] ));
  FDCE \CRH_reg[20] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[20]),
        .Q(\CRH_reg_n_0_[20] ));
  FDCE \CRH_reg[21] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[21]),
        .Q(\CRH_reg_n_0_[21] ));
  FDCE \CRH_reg[22] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[22]),
        .Q(gpioCfg_13_cnf[0]));
  FDCE \CRH_reg[23] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[23]),
        .Q(gpioCfg_13_cnf[1]));
  FDCE \CRH_reg[24] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[24]),
        .Q(\CRH_reg_n_0_[24] ));
  FDCE \CRH_reg[25] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[25]),
        .Q(\CRH_reg_n_0_[25] ));
  FDCE \CRH_reg[26] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[26]),
        .Q(gpioCfg_14_cnf[0]));
  FDCE \CRH_reg[27] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[27]),
        .Q(gpioCfg_14_cnf[1]));
  FDCE \CRH_reg[28] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[28]),
        .Q(\CRH_reg_n_0_[28] ));
  FDCE \CRH_reg[29] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[29]),
        .Q(\CRH_reg_n_0_[29] ));
  FDCE \CRH_reg[2] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[2]),
        .Q(gpioCfg_8_cnf[0]));
  FDCE \CRH_reg[30] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[30]),
        .Q(gpioCfg_15_cnf[0]));
  FDCE \CRH_reg[31] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[31]),
        .Q(gpioCfg_15_cnf[1]));
  FDCE \CRH_reg[3] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[3]),
        .Q(gpioCfg_8_cnf[1]));
  FDCE \CRH_reg[4] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[4]),
        .Q(\CRH_reg_n_0_[4] ));
  FDCE \CRH_reg[5] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[5]),
        .Q(\CRH_reg_n_0_[5] ));
  FDCE \CRH_reg[6] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[6]),
        .Q(gpioCfg_9_cnf[0]));
  FDCE \CRH_reg[7] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[7]),
        .Q(gpioCfg_9_cnf[1]));
  FDCE \CRH_reg[8] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[8]),
        .Q(\CRH_reg_n_0_[8] ));
  FDCE \CRH_reg[9] 
       (.C(clk),
        .CE(\CRH[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRH0[9]),
        .Q(\CRH_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[0]_i_1 
       (.I0(\CRL_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(io_apb_PWDATA[0]),
        .O(CRL0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[10]_i_1 
       (.I0(gpioCfg_2_cnf[0]),
        .I1(Q[2]),
        .I2(io_apb_PWDATA[10]),
        .O(CRL0[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[11]_i_1 
       (.I0(gpioCfg_2_cnf[1]),
        .I1(Q[2]),
        .I2(io_apb_PWDATA[11]),
        .O(CRL0[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[12]_i_1 
       (.I0(\CRL_reg_n_0_[12] ),
        .I1(Q[3]),
        .I2(io_apb_PWDATA[12]),
        .O(CRL0[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[13]_i_1 
       (.I0(\CRL_reg_n_0_[13] ),
        .I1(Q[3]),
        .I2(io_apb_PWDATA[13]),
        .O(CRL0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[14]_i_1 
       (.I0(gpioCfg_3_cnf[0]),
        .I1(Q[3]),
        .I2(io_apb_PWDATA[14]),
        .O(CRL0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[15]_i_1 
       (.I0(gpioCfg_3_cnf[1]),
        .I1(Q[3]),
        .I2(io_apb_PWDATA[15]),
        .O(CRL0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[16]_i_1 
       (.I0(\CRL_reg_n_0_[16] ),
        .I1(Q[4]),
        .I2(io_apb_PWDATA[16]),
        .O(CRL0[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[17]_i_1 
       (.I0(\CRL_reg_n_0_[17] ),
        .I1(Q[4]),
        .I2(io_apb_PWDATA[17]),
        .O(CRL0[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[18]_i_1 
       (.I0(gpioCfg_4_cnf[0]),
        .I1(Q[4]),
        .I2(io_apb_PWDATA[18]),
        .O(CRL0[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[19]_i_1 
       (.I0(gpioCfg_4_cnf[1]),
        .I1(Q[4]),
        .I2(io_apb_PWDATA[19]),
        .O(CRL0[19]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[1]_i_1 
       (.I0(\CRL_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(io_apb_PWDATA[1]),
        .O(CRL0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[20]_i_1 
       (.I0(\CRL_reg_n_0_[20] ),
        .I1(Q[5]),
        .I2(io_apb_PWDATA[20]),
        .O(CRL0[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[21]_i_1 
       (.I0(\CRL_reg_n_0_[21] ),
        .I1(Q[5]),
        .I2(io_apb_PWDATA[21]),
        .O(CRL0[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[22]_i_1 
       (.I0(gpioCfg_5_cnf[0]),
        .I1(Q[5]),
        .I2(io_apb_PWDATA[22]),
        .O(CRL0[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[23]_i_1 
       (.I0(gpioCfg_5_cnf[1]),
        .I1(Q[5]),
        .I2(io_apb_PWDATA[23]),
        .O(CRL0[23]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[24]_i_1 
       (.I0(\CRL_reg_n_0_[24] ),
        .I1(Q[6]),
        .I2(io_apb_PWDATA[24]),
        .O(CRL0[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[25]_i_1 
       (.I0(\CRL_reg_n_0_[25] ),
        .I1(Q[6]),
        .I2(io_apb_PWDATA[25]),
        .O(CRL0[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[26]_i_1 
       (.I0(gpioCfg_6_cnf[0]),
        .I1(Q[6]),
        .I2(io_apb_PWDATA[26]),
        .O(CRL0[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[27]_i_1 
       (.I0(gpioCfg_6_cnf[1]),
        .I1(Q[6]),
        .I2(io_apb_PWDATA[27]),
        .O(CRL0[27]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[28]_i_1 
       (.I0(\CRL_reg_n_0_[28] ),
        .I1(Q[7]),
        .I2(io_apb_PWDATA[28]),
        .O(CRL0[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[29]_i_1 
       (.I0(\CRL_reg_n_0_[29] ),
        .I1(Q[7]),
        .I2(io_apb_PWDATA[29]),
        .O(CRL0[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[2]_i_1 
       (.I0(gpioCfg_0_cnf[0]),
        .I1(Q[0]),
        .I2(io_apb_PWDATA[2]),
        .O(CRL0[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[30]_i_1 
       (.I0(gpioCfg_7_cnf[0]),
        .I1(Q[7]),
        .I2(io_apb_PWDATA[30]),
        .O(CRL0[30]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \CRL[31]_i_1__0 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\CRL[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[31]_i_2 
       (.I0(gpioCfg_7_cnf[1]),
        .I1(Q[7]),
        .I2(io_apb_PWDATA[31]),
        .O(CRL0[31]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[3]_i_1 
       (.I0(gpioCfg_0_cnf[1]),
        .I1(Q[0]),
        .I2(io_apb_PWDATA[3]),
        .O(CRL0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[4]_i_1 
       (.I0(\CRL_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(io_apb_PWDATA[4]),
        .O(CRL0[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[5]_i_1 
       (.I0(\CRL_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(io_apb_PWDATA[5]),
        .O(CRL0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[6]_i_1 
       (.I0(gpioCfg_1_cnf[0]),
        .I1(Q[1]),
        .I2(io_apb_PWDATA[6]),
        .O(CRL0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[7]_i_1 
       (.I0(gpioCfg_1_cnf[1]),
        .I1(Q[1]),
        .I2(io_apb_PWDATA[7]),
        .O(CRL0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[8]_i_1 
       (.I0(\CRL_reg_n_0_[8] ),
        .I1(Q[2]),
        .I2(io_apb_PWDATA[8]),
        .O(CRL0[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[9]_i_1 
       (.I0(\CRL_reg_n_0_[9] ),
        .I1(Q[2]),
        .I2(io_apb_PWDATA[9]),
        .O(CRL0[9]));
  FDCE \CRL_reg[0] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[0]),
        .Q(\CRL_reg_n_0_[0] ));
  FDCE \CRL_reg[10] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[10]),
        .Q(gpioCfg_2_cnf[0]));
  FDCE \CRL_reg[11] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[11]),
        .Q(gpioCfg_2_cnf[1]));
  FDCE \CRL_reg[12] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[12]),
        .Q(\CRL_reg_n_0_[12] ));
  FDCE \CRL_reg[13] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[13]),
        .Q(\CRL_reg_n_0_[13] ));
  FDCE \CRL_reg[14] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[14]),
        .Q(gpioCfg_3_cnf[0]));
  FDCE \CRL_reg[15] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[15]),
        .Q(gpioCfg_3_cnf[1]));
  FDCE \CRL_reg[16] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[16]),
        .Q(\CRL_reg_n_0_[16] ));
  FDCE \CRL_reg[17] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[17]),
        .Q(\CRL_reg_n_0_[17] ));
  FDCE \CRL_reg[18] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[18]),
        .Q(gpioCfg_4_cnf[0]));
  FDCE \CRL_reg[19] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[19]),
        .Q(gpioCfg_4_cnf[1]));
  FDCE \CRL_reg[1] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[1]),
        .Q(\CRL_reg_n_0_[1] ));
  FDCE \CRL_reg[20] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[20]),
        .Q(\CRL_reg_n_0_[20] ));
  FDCE \CRL_reg[21] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[21]),
        .Q(\CRL_reg_n_0_[21] ));
  FDCE \CRL_reg[22] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[22]),
        .Q(gpioCfg_5_cnf[0]));
  FDCE \CRL_reg[23] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[23]),
        .Q(gpioCfg_5_cnf[1]));
  FDCE \CRL_reg[24] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[24]),
        .Q(\CRL_reg_n_0_[24] ));
  FDCE \CRL_reg[25] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[25]),
        .Q(\CRL_reg_n_0_[25] ));
  FDCE \CRL_reg[26] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[26]),
        .Q(gpioCfg_6_cnf[0]));
  FDCE \CRL_reg[27] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[27]),
        .Q(gpioCfg_6_cnf[1]));
  FDCE \CRL_reg[28] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[28]),
        .Q(\CRL_reg_n_0_[28] ));
  FDCE \CRL_reg[29] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[29]),
        .Q(\CRL_reg_n_0_[29] ));
  FDCE \CRL_reg[2] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[2]),
        .Q(gpioCfg_0_cnf[0]));
  FDCE \CRL_reg[30] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[30]),
        .Q(gpioCfg_7_cnf[0]));
  FDCE \CRL_reg[31] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[31]),
        .Q(gpioCfg_7_cnf[1]));
  FDCE \CRL_reg[3] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[3]),
        .Q(gpioCfg_0_cnf[1]));
  FDCE \CRL_reg[4] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[4]),
        .Q(\CRL_reg_n_0_[4] ));
  FDCE \CRL_reg[5] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[5]),
        .Q(\CRL_reg_n_0_[5] ));
  FDCE \CRL_reg[6] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[6]),
        .Q(gpioCfg_1_cnf[0]));
  FDCE \CRL_reg[7] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[7]),
        .Q(gpioCfg_1_cnf[1]));
  FDCE \CRL_reg[8] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[8]),
        .Q(\CRL_reg_n_0_[8] ));
  FDCE \CRL_reg[9] 
       (.C(clk),
        .CE(\CRL[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRL0[9]),
        .Q(\CRL_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[0]_i_1 
       (.I0(io_apb_PWDATA[0]),
        .I1(Q[0]),
        .O(LCKR0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[10]_i_1 
       (.I0(io_apb_PWDATA[10]),
        .I1(Q[10]),
        .O(LCKR0[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[11]_i_1 
       (.I0(io_apb_PWDATA[11]),
        .I1(Q[11]),
        .O(LCKR0[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[12]_i_1 
       (.I0(io_apb_PWDATA[12]),
        .I1(Q[12]),
        .O(LCKR0[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[13]_i_1 
       (.I0(io_apb_PWDATA[13]),
        .I1(Q[13]),
        .O(LCKR0[13]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[14]_i_1 
       (.I0(io_apb_PWDATA[14]),
        .I1(Q[14]),
        .O(LCKR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \LCKR[15]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(\LCKR[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[15]_i_2 
       (.I0(io_apb_PWDATA[15]),
        .I1(Q[15]),
        .O(LCKR0[15]));
  LUT4 #(
    .INIT(16'h0800)) 
    \LCKR[15]_i_3 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_decoder_io_output_PSEL),
        .O(ctrl_doWrite__0));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[1]_i_1 
       (.I0(io_apb_PWDATA[1]),
        .I1(Q[1]),
        .O(LCKR0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[2]_i_1 
       (.I0(io_apb_PWDATA[2]),
        .I1(Q[2]),
        .O(LCKR0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[3]_i_1 
       (.I0(io_apb_PWDATA[3]),
        .I1(Q[3]),
        .O(LCKR0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[4]_i_1 
       (.I0(io_apb_PWDATA[4]),
        .I1(Q[4]),
        .O(LCKR0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[5]_i_1 
       (.I0(io_apb_PWDATA[5]),
        .I1(Q[5]),
        .O(LCKR0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[6]_i_1 
       (.I0(io_apb_PWDATA[6]),
        .I1(Q[6]),
        .O(LCKR0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[7]_i_1 
       (.I0(io_apb_PWDATA[7]),
        .I1(Q[7]),
        .O(LCKR0[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[8]_i_1 
       (.I0(io_apb_PWDATA[8]),
        .I1(Q[8]),
        .O(LCKR0[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[9]_i_1 
       (.I0(io_apb_PWDATA[9]),
        .I1(Q[9]),
        .O(LCKR0[9]));
  FDCE \LCKR_reg[0] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[0]),
        .Q(Q[0]));
  FDCE \LCKR_reg[10] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[10]),
        .Q(Q[10]));
  FDCE \LCKR_reg[11] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[11]),
        .Q(Q[11]));
  FDCE \LCKR_reg[12] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[12]),
        .Q(Q[12]));
  FDCE \LCKR_reg[13] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[13]),
        .Q(Q[13]));
  FDCE \LCKR_reg[14] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[14]),
        .Q(Q[14]));
  FDCE \LCKR_reg[15] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[15]),
        .Q(Q[15]));
  FDCE \LCKR_reg[1] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[1]),
        .Q(Q[1]));
  FDCE \LCKR_reg[2] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[2]),
        .Q(Q[2]));
  FDCE \LCKR_reg[3] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[3]),
        .Q(Q[3]));
  FDCE \LCKR_reg[4] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[4]),
        .Q(Q[4]));
  FDCE \LCKR_reg[5] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[5]),
        .Q(Q[5]));
  FDCE \LCKR_reg[6] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[6]),
        .Q(Q[6]));
  FDCE \LCKR_reg[7] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[7]),
        .Q(Q[7]));
  FDCE \LCKR_reg[8] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[8]),
        .Q(Q[8]));
  FDCE \LCKR_reg[9] 
       (.C(clk),
        .CE(\LCKR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(LCKR0[9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[0]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[0]),
        .I2(io_apb_PWDATA[0]),
        .I3(io_apb_PWDATA[16]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[0]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[10]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[10]),
        .I2(io_apb_PWDATA[10]),
        .I3(io_apb_PWDATA[26]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[10]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[11]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[11]),
        .I2(io_apb_PWDATA[11]),
        .I3(io_apb_PWDATA[27]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[11]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[12]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[12]),
        .I2(io_apb_PWDATA[12]),
        .I3(io_apb_PWDATA[28]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[12]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[13]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[13]),
        .I2(io_apb_PWDATA[13]),
        .I3(io_apb_PWDATA[29]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[13]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[14]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[14]),
        .I2(io_apb_PWDATA[14]),
        .I3(io_apb_PWDATA[30]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[14]));
  LUT6 #(
    .INIT(64'h0010000010001000)) 
    \ODR[15]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\ODR[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[15]_i_2__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[15]),
        .I2(io_apb_PWDATA[15]),
        .I3(io_apb_PWDATA[31]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[15]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[1]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[1]),
        .I2(io_apb_PWDATA[1]),
        .I3(io_apb_PWDATA[17]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[1]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[2]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[2]),
        .I2(io_apb_PWDATA[2]),
        .I3(io_apb_PWDATA[18]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[2]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[3]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[3]),
        .I2(io_apb_PWDATA[3]),
        .I3(io_apb_PWDATA[19]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[3]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[4]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[4]),
        .I2(io_apb_PWDATA[4]),
        .I3(io_apb_PWDATA[20]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[4]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[5]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[5]),
        .I2(io_apb_PWDATA[5]),
        .I3(io_apb_PWDATA[21]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[5]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[6]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[6]),
        .I2(io_apb_PWDATA[6]),
        .I3(io_apb_PWDATA[22]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[6]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[7]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[7]),
        .I2(io_apb_PWDATA[7]),
        .I3(io_apb_PWDATA[23]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[7]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[8]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[8]),
        .I2(io_apb_PWDATA[8]),
        .I3(io_apb_PWDATA[24]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[8]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[9]_i_1__0 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[9]),
        .I2(io_apb_PWDATA[9]),
        .I3(io_apb_PWDATA[25]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[9]));
  FDCE \ODR_reg[0] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[0]),
        .Q(p_1_in[0]));
  FDCE \ODR_reg[10] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[10]),
        .Q(p_1_in[10]));
  FDCE \ODR_reg[11] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[11]),
        .Q(p_1_in[11]));
  FDCE \ODR_reg[12] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[12]),
        .Q(p_1_in[12]));
  FDCE \ODR_reg[13] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[13]),
        .Q(p_1_in[13]));
  FDCE \ODR_reg[14] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[14]),
        .Q(p_1_in[14]));
  FDCE \ODR_reg[15] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[15]),
        .Q(p_1_in[15]));
  FDCE \ODR_reg[1] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[1]),
        .Q(p_1_in[1]));
  FDCE \ODR_reg[2] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[2]),
        .Q(p_1_in[2]));
  FDCE \ODR_reg[3] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[3]),
        .Q(p_1_in[3]));
  FDCE \ODR_reg[4] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[4]),
        .Q(p_1_in[4]));
  FDCE \ODR_reg[5] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[5]),
        .Q(p_1_in[5]));
  FDCE \ODR_reg[6] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[6]),
        .Q(p_1_in[6]));
  FDCE \ODR_reg[7] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[7]),
        .Q(p_1_in[7]));
  FDCE \ODR_reg[8] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[8]),
        .Q(p_1_in[8]));
  FDCE \ODR_reg[9] 
       (.C(clk),
        .CE(\ODR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(ODR[9]),
        .Q(p_1_in[9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_27 
       (.I0(\CRH_reg_n_0_[0] ),
        .I1(p_1_in[0]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[0] ),
        .I5(io_gpio_read_buffercc_io_dataOut[0]),
        .O(\CRH_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_37 
       (.I0(gpioCfg_10_cnf[0]),
        .I1(p_1_in[10]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_2_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[10]),
        .O(\CRH_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_34 
       (.I0(gpioCfg_10_cnf[1]),
        .I1(p_1_in[11]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_2_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[11]),
        .O(\CRH_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_29 
       (.I0(\CRH_reg_n_0_[12] ),
        .I1(p_1_in[12]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[12] ),
        .I5(io_gpio_read_buffercc_io_dataOut[12]),
        .O(\CRH_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_29 
       (.I0(\CRH_reg_n_0_[13] ),
        .I1(p_1_in[13]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[13] ),
        .I5(io_gpio_read_buffercc_io_dataOut[13]),
        .O(\CRH_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_29 
       (.I0(gpioCfg_11_cnf[0]),
        .I1(p_1_in[14]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_3_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[14]),
        .O(\CRH_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_41 
       (.I0(gpioCfg_11_cnf[1]),
        .I1(p_1_in[15]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_3_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[15]),
        .O(\CRH_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[16]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[16] ),
        .I2(\CRH_reg_n_0_[16] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[17]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[17] ),
        .I2(\CRH_reg_n_0_[17] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[18]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_4_cnf[0]),
        .I2(gpioCfg_12_cnf[0]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[19]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_4_cnf[1]),
        .I2(gpioCfg_12_cnf[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_28 
       (.I0(\CRH_reg_n_0_[1] ),
        .I1(p_1_in[1]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[1] ),
        .I5(io_gpio_read_buffercc_io_dataOut[1]),
        .O(\CRH_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[20]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[20] ),
        .I2(\CRH_reg_n_0_[20] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[21]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[21] ),
        .I2(\CRH_reg_n_0_[21] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[22]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_5_cnf[0]),
        .I2(gpioCfg_13_cnf[0]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[23]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_5_cnf[1]),
        .I2(gpioCfg_13_cnf[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[24]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[24] ),
        .I2(\CRH_reg_n_0_[24] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[25]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[25] ),
        .I2(\CRH_reg_n_0_[25] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[26]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_6_cnf[0]),
        .I2(gpioCfg_14_cnf[0]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[27]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_6_cnf[1]),
        .I2(gpioCfg_14_cnf[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[27]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[28]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[28] ),
        .I2(\CRH_reg_n_0_[28] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[28]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[29]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(\CRL_reg_n_0_[29] ),
        .I2(\CRH_reg_n_0_[29] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_27 
       (.I0(gpioCfg_8_cnf[0]),
        .I1(p_1_in[2]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_0_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[2]),
        .O(\CRH_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[30]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_7_cnf[0]),
        .I2(gpioCfg_15_cnf[0]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[30]_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \io_apb_PRDATA[31]_INST_0_i_4 
       (.I0(\io_apb_PRDATA[31]_INST_0_i_1 ),
        .I1(gpioCfg_7_cnf[1]),
        .I2(gpioCfg_15_cnf[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .O(\CRL_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_27 
       (.I0(gpioCfg_8_cnf[1]),
        .I1(p_1_in[3]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_0_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[3]),
        .O(\CRH_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_27 
       (.I0(\CRH_reg_n_0_[4] ),
        .I1(p_1_in[4]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[4] ),
        .I5(io_gpio_read_buffercc_io_dataOut[4]),
        .O(\CRH_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_27 
       (.I0(\CRH_reg_n_0_[5] ),
        .I1(p_1_in[5]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[5] ),
        .I5(io_gpio_read_buffercc_io_dataOut[5]),
        .O(\CRH_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_27 
       (.I0(gpioCfg_9_cnf[0]),
        .I1(p_1_in[6]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_1_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[6]),
        .O(\CRH_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_27 
       (.I0(gpioCfg_9_cnf[1]),
        .I1(p_1_in[7]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(gpioCfg_1_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[7]),
        .O(\CRH_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_29 
       (.I0(\CRH_reg_n_0_[8] ),
        .I1(p_1_in[8]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[8] ),
        .I5(io_gpio_read_buffercc_io_dataOut[8]),
        .O(\CRH_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_33 
       (.I0(\CRH_reg_n_0_[9] ),
        .I1(p_1_in[9]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I4(\CRL_reg_n_0_[9] ),
        .I5(io_gpio_read_buffercc_io_dataOut[9]),
        .O(\CRH_reg[9]_0 ));
  sys_Apb3Periph_0_0_BufferCC__1 io_gpio_read_buffercc
       (.clk(clk),
        .io_dataIn(io_gpio_read),
        .io_dataOut(io_gpio_read_buffercc_io_dataOut),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[0]_INST_0 
       (.I0(\CRL_reg_n_0_[0] ),
        .I1(\CRL_reg_n_0_[1] ),
        .I2(gpioCfg_0_cnf[0]),
        .I3(gpioCfg_0_cnf[1]),
        .I4(p_1_in[0]),
        .O(io_gpio_writeEnable[0]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[10]_INST_0 
       (.I0(io_ch[2]),
        .I1(gpioCfg_10_cnf[1]),
        .I2(p_1_in[10]),
        .I3(gpioCfg_10_cnf[0]),
        .I4(\CRH_reg_n_0_[8] ),
        .I5(\CRH_reg_n_0_[9] ),
        .O(io_gpio_writeEnable[10]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[11]_INST_0 
       (.I0(io_ch[3]),
        .I1(gpioCfg_11_cnf[1]),
        .I2(p_1_in[11]),
        .I3(gpioCfg_11_cnf[0]),
        .I4(\CRH_reg_n_0_[12] ),
        .I5(\CRH_reg_n_0_[13] ),
        .O(io_gpio_writeEnable[11]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[12]_INST_0 
       (.I0(io_ch[4]),
        .I1(gpioCfg_12_cnf[1]),
        .I2(p_1_in[12]),
        .I3(gpioCfg_12_cnf[0]),
        .I4(\CRH_reg_n_0_[16] ),
        .I5(\CRH_reg_n_0_[17] ),
        .O(io_gpio_writeEnable[12]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[13]_INST_0 
       (.I0(io_ch[5]),
        .I1(gpioCfg_13_cnf[1]),
        .I2(p_1_in[13]),
        .I3(gpioCfg_13_cnf[0]),
        .I4(\CRH_reg_n_0_[20] ),
        .I5(\CRH_reg_n_0_[21] ),
        .O(io_gpio_writeEnable[13]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[14]_INST_0 
       (.I0(io_ch[6]),
        .I1(gpioCfg_14_cnf[1]),
        .I2(p_1_in[14]),
        .I3(gpioCfg_14_cnf[0]),
        .I4(\CRH_reg_n_0_[24] ),
        .I5(\CRH_reg_n_0_[25] ),
        .O(io_gpio_writeEnable[14]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[15]_INST_0 
       (.I0(io_ch[7]),
        .I1(gpioCfg_15_cnf[1]),
        .I2(p_1_in[15]),
        .I3(gpioCfg_15_cnf[0]),
        .I4(\CRH_reg_n_0_[28] ),
        .I5(\CRH_reg_n_0_[29] ),
        .O(io_gpio_writeEnable[15]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[1]_INST_0 
       (.I0(\CRL_reg_n_0_[4] ),
        .I1(\CRL_reg_n_0_[5] ),
        .I2(gpioCfg_1_cnf[0]),
        .I3(gpioCfg_1_cnf[1]),
        .I4(p_1_in[1]),
        .O(io_gpio_writeEnable[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[2]_INST_0 
       (.I0(\CRL_reg_n_0_[8] ),
        .I1(\CRL_reg_n_0_[9] ),
        .I2(gpioCfg_2_cnf[0]),
        .I3(gpioCfg_2_cnf[1]),
        .I4(p_1_in[2]),
        .O(io_gpio_writeEnable[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[3]_INST_0 
       (.I0(\CRL_reg_n_0_[12] ),
        .I1(\CRL_reg_n_0_[13] ),
        .I2(gpioCfg_3_cnf[0]),
        .I3(gpioCfg_3_cnf[1]),
        .I4(p_1_in[3]),
        .O(io_gpio_writeEnable[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[4]_INST_0 
       (.I0(\CRL_reg_n_0_[16] ),
        .I1(\CRL_reg_n_0_[17] ),
        .I2(gpioCfg_4_cnf[0]),
        .I3(gpioCfg_4_cnf[1]),
        .I4(p_1_in[4]),
        .O(io_gpio_writeEnable[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[5]_INST_0 
       (.I0(\CRL_reg_n_0_[20] ),
        .I1(\CRL_reg_n_0_[21] ),
        .I2(gpioCfg_5_cnf[0]),
        .I3(gpioCfg_5_cnf[1]),
        .I4(p_1_in[5]),
        .O(io_gpio_writeEnable[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[6]_INST_0 
       (.I0(\CRL_reg_n_0_[24] ),
        .I1(\CRL_reg_n_0_[25] ),
        .I2(gpioCfg_6_cnf[0]),
        .I3(gpioCfg_6_cnf[1]),
        .I4(p_1_in[6]),
        .O(io_gpio_writeEnable[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[7]_INST_0 
       (.I0(\CRL_reg_n_0_[28] ),
        .I1(\CRL_reg_n_0_[29] ),
        .I2(gpioCfg_7_cnf[0]),
        .I3(gpioCfg_7_cnf[1]),
        .I4(p_1_in[7]),
        .O(io_gpio_writeEnable[7]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[8]_INST_0 
       (.I0(io_ch[0]),
        .I1(gpioCfg_8_cnf[1]),
        .I2(p_1_in[8]),
        .I3(gpioCfg_8_cnf[0]),
        .I4(\CRH_reg_n_0_[0] ),
        .I5(\CRH_reg_n_0_[1] ),
        .O(io_gpio_writeEnable[8]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[9]_INST_0 
       (.I0(io_ch[1]),
        .I1(gpioCfg_9_cnf[1]),
        .I2(p_1_in[9]),
        .I3(gpioCfg_9_cnf[0]),
        .I4(\CRH_reg_n_0_[4] ),
        .I5(\CRH_reg_n_0_[5] ),
        .O(io_gpio_writeEnable[9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[0]_INST_0 
       (.I0(p_1_in[0]),
        .I1(gpioCfg_0_cnf[1]),
        .O(io_gpio_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[10]_INST_0 
       (.I0(io_ch[2]),
        .I1(gpioCfg_10_cnf[1]),
        .I2(p_1_in[10]),
        .O(io_gpio_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[11]_INST_0 
       (.I0(io_ch[3]),
        .I1(gpioCfg_11_cnf[1]),
        .I2(p_1_in[11]),
        .O(io_gpio_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[12]_INST_0 
       (.I0(io_ch[4]),
        .I1(gpioCfg_12_cnf[1]),
        .I2(p_1_in[12]),
        .O(io_gpio_write[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[13]_INST_0 
       (.I0(io_ch[5]),
        .I1(gpioCfg_13_cnf[1]),
        .I2(p_1_in[13]),
        .O(io_gpio_write[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[14]_INST_0 
       (.I0(io_ch[6]),
        .I1(gpioCfg_14_cnf[1]),
        .I2(p_1_in[14]),
        .O(io_gpio_write[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[15]_INST_0 
       (.I0(io_ch[7]),
        .I1(gpioCfg_15_cnf[1]),
        .I2(p_1_in[15]),
        .O(io_gpio_write[15]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[1]_INST_0 
       (.I0(p_1_in[1]),
        .I1(gpioCfg_1_cnf[1]),
        .O(io_gpio_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[2]_INST_0 
       (.I0(p_1_in[2]),
        .I1(gpioCfg_2_cnf[1]),
        .O(io_gpio_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[3]_INST_0 
       (.I0(p_1_in[3]),
        .I1(gpioCfg_3_cnf[1]),
        .O(io_gpio_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[4]_INST_0 
       (.I0(p_1_in[4]),
        .I1(gpioCfg_4_cnf[1]),
        .O(io_gpio_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[5]_INST_0 
       (.I0(p_1_in[5]),
        .I1(gpioCfg_5_cnf[1]),
        .O(io_gpio_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[6]_INST_0 
       (.I0(p_1_in[6]),
        .I1(gpioCfg_6_cnf[1]),
        .O(io_gpio_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[7]_INST_0 
       (.I0(p_1_in[7]),
        .I1(gpioCfg_7_cnf[1]),
        .O(io_gpio_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[8]_INST_0 
       (.I0(io_ch[0]),
        .I1(gpioCfg_8_cnf[1]),
        .I2(p_1_in[8]),
        .O(io_gpio_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[9]_INST_0 
       (.I0(io_ch[1]),
        .I1(gpioCfg_9_cnf[1]),
        .I2(p_1_in[9]),
        .O(io_gpio_write[9]));
endmodule

module sys_Apb3Periph_0_0_Apb3GpioArray
   (io_gpio_write,
    Q,
    io_gpio_writeEnable,
    \CRH_reg[23] ,
    \CRL_reg[27] ,
    gpioCtrl_io_apb_PRDATA,
    \CRL_reg[16] ,
    \CRL_reg[17] ,
    \CRL_reg[18] ,
    \CRL_reg[19] ,
    \CRL_reg[20] ,
    \CRL_reg[21] ,
    \CRL_reg[22] ,
    \CRL_reg[23] ,
    \CRL_reg[24] ,
    \CRL_reg[25] ,
    \CRL_reg[26] ,
    \CRL_reg[27]_0 ,
    \CRL_reg[28] ,
    \CRL_reg[29] ,
    \CRL_reg[30] ,
    \CRL_reg[31] ,
    io_gpio_read,
    clk,
    reset,
    spiCtrl_io_spis_1_mosi,
    \io_gpio_writeEnable[29] ,
    spiCtrl_io_spis_0_sclk,
    spiCtrl_io_spis_0_mosi,
    i2cCtrl_io_i2cs_1_scl,
    i2cCtrl_io_i2cs_0_scl,
    uartCtrl_io_uarts_1_txd,
    uartCtrl_io_uarts_0_txd,
    io_ch,
    io_apb_PADDR,
    \io_apb_PRDATA[16] ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \io_apb_PRDATA[15]_INST_0_i_27 ,
    io_apb_PWDATA,
    io_apb_PSEL,
    \io_apb_PRDATA[31] );
  output [25:0]io_gpio_write;
  output [5:0]Q;
  output [31:0]io_gpio_writeEnable;
  output [3:0]\CRH_reg[23] ;
  output [1:0]\CRL_reg[27] ;
  output [15:0]gpioCtrl_io_apb_PRDATA;
  output \CRL_reg[16] ;
  output \CRL_reg[17] ;
  output \CRL_reg[18] ;
  output \CRL_reg[19] ;
  output \CRL_reg[20] ;
  output \CRL_reg[21] ;
  output \CRL_reg[22] ;
  output \CRL_reg[23] ;
  output \CRL_reg[24] ;
  output \CRL_reg[25] ;
  output \CRL_reg[26] ;
  output \CRL_reg[27]_0 ;
  output \CRL_reg[28] ;
  output \CRL_reg[29] ;
  output \CRL_reg[30] ;
  output \CRL_reg[31] ;
  input [31:0]io_gpio_read;
  input clk;
  input reset;
  input spiCtrl_io_spis_1_mosi;
  input [3:0]\io_gpio_writeEnable[29] ;
  input spiCtrl_io_spis_0_sclk;
  input spiCtrl_io_spis_0_mosi;
  input i2cCtrl_io_i2cs_1_scl;
  input i2cCtrl_io_i2cs_0_scl;
  input uartCtrl_io_uarts_1_txd;
  input uartCtrl_io_uarts_0_txd;
  input [7:0]io_ch;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[16] ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input \io_apb_PRDATA[15]_INST_0_i_27 ;
  input [31:0]io_apb_PWDATA;
  input [0:0]io_apb_PSEL;
  input [0:0]\io_apb_PRDATA[31] ;

  wire [3:0]\CRH_reg[23] ;
  wire \CRL_reg[16] ;
  wire \CRL_reg[17] ;
  wire \CRL_reg[18] ;
  wire \CRL_reg[19] ;
  wire \CRL_reg[20] ;
  wire \CRL_reg[21] ;
  wire \CRL_reg[22] ;
  wire \CRL_reg[23] ;
  wire \CRL_reg[24] ;
  wire \CRL_reg[25] ;
  wire \CRL_reg[26] ;
  wire [1:0]\CRL_reg[27] ;
  wire \CRL_reg[27]_0 ;
  wire \CRL_reg[28] ;
  wire \CRL_reg[29] ;
  wire \CRL_reg[30] ;
  wire \CRL_reg[31] ;
  wire GPIO_0_n_32;
  wire GPIO_0_n_33;
  wire GPIO_0_n_34;
  wire GPIO_0_n_35;
  wire GPIO_0_n_36;
  wire GPIO_0_n_37;
  wire GPIO_0_n_38;
  wire GPIO_0_n_39;
  wire GPIO_0_n_40;
  wire GPIO_0_n_41;
  wire GPIO_0_n_42;
  wire GPIO_0_n_43;
  wire GPIO_0_n_44;
  wire GPIO_0_n_45;
  wire GPIO_0_n_46;
  wire GPIO_0_n_47;
  wire GPIO_0_n_48;
  wire GPIO_0_n_49;
  wire GPIO_0_n_50;
  wire GPIO_0_n_51;
  wire GPIO_0_n_52;
  wire GPIO_0_n_53;
  wire GPIO_0_n_54;
  wire GPIO_0_n_55;
  wire GPIO_0_n_56;
  wire GPIO_0_n_57;
  wire GPIO_0_n_58;
  wire GPIO_0_n_59;
  wire GPIO_0_n_60;
  wire GPIO_0_n_61;
  wire GPIO_0_n_62;
  wire GPIO_0_n_63;
  wire GPIO_0_n_64;
  wire GPIO_0_n_65;
  wire GPIO_0_n_67;
  wire GPIO_0_n_68;
  wire GPIO_0_n_69;
  wire GPIO_0_n_70;
  wire GPIO_0_n_71;
  wire GPIO_0_n_72;
  wire GPIO_0_n_73;
  wire GPIO_0_n_74;
  wire GPIO_0_n_76;
  wire GPIO_0_n_77;
  wire GPIO_0_n_78;
  wire GPIO_0_n_79;
  wire GPIO_1_n_36;
  wire GPIO_1_n_37;
  wire GPIO_1_n_38;
  wire GPIO_1_n_39;
  wire GPIO_1_n_40;
  wire GPIO_1_n_41;
  wire GPIO_1_n_42;
  wire GPIO_1_n_43;
  wire GPIO_1_n_44;
  wire GPIO_1_n_45;
  wire GPIO_1_n_46;
  wire GPIO_1_n_47;
  wire GPIO_1_n_48;
  wire GPIO_1_n_49;
  wire GPIO_1_n_50;
  wire GPIO_1_n_51;
  wire GPIO_1_n_53;
  wire GPIO_1_n_54;
  wire GPIO_1_n_56;
  wire GPIO_1_n_57;
  wire GPIO_1_n_58;
  wire GPIO_1_n_59;
  wire GPIO_1_n_60;
  wire GPIO_1_n_61;
  wire GPIO_1_n_62;
  wire GPIO_1_n_63;
  wire GPIO_1_n_65;
  wire GPIO_1_n_66;
  wire GPIO_1_n_67;
  wire GPIO_1_n_68;
  wire [5:0]Q;
  wire _zz__zz_CRH;
  wire _zz__zz_CRH_1;
  wire _zz__zz_CRL;
  wire _zz__zz_CRL_0;
  wire apb3Router_7_n_16;
  wire apb3Router_7_n_17;
  wire clk;
  wire [15:0]gpioCtrl_io_apb_PRDATA;
  wire i2cCtrl_io_i2cs_0_scl;
  wire i2cCtrl_io_i2cs_1_scl;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[15]_INST_0_i_27 ;
  wire \io_apb_PRDATA[16] ;
  wire [0:0]\io_apb_PRDATA[31] ;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [7:0]io_ch;
  wire [31:0]io_gpio_read;
  wire [25:0]io_gpio_write;
  wire [31:0]io_gpio_writeEnable;
  wire [3:0]\io_gpio_writeEnable[29] ;
  wire reset;
  wire spiCtrl_io_spis_0_mosi;
  wire spiCtrl_io_spis_0_sclk;
  wire spiCtrl_io_spis_1_mosi;
  wire uartCtrl_io_uarts_0_txd;
  wire uartCtrl_io_uarts_1_txd;

  sys_Apb3Periph_0_0_Apb3Gpio GPIO_0
       (.\CRH_reg[0]_0 (GPIO_0_n_48),
        .\CRH_reg[10]_0 (GPIO_0_n_58),
        .\CRH_reg[11]_0 (GPIO_0_n_59),
        .\CRH_reg[12]_0 (GPIO_0_n_60),
        .\CRH_reg[13]_0 (GPIO_0_n_61),
        .\CRH_reg[14]_0 (GPIO_0_n_62),
        .\CRH_reg[15]_0 (GPIO_0_n_63),
        .\CRH_reg[1]_0 (GPIO_0_n_49),
        .\CRH_reg[2]_0 (GPIO_0_n_50),
        .\CRH_reg[3]_0 (GPIO_0_n_51),
        .\CRH_reg[4]_0 (GPIO_0_n_52),
        .\CRH_reg[5]_0 (GPIO_0_n_53),
        .\CRH_reg[6]_0 (GPIO_0_n_54),
        .\CRH_reg[7]_0 (GPIO_0_n_55),
        .\CRH_reg[8]_0 (GPIO_0_n_56),
        .\CRH_reg[9]_0 (GPIO_0_n_57),
        .\CRL_reg[16]_0 (GPIO_0_n_32),
        .\CRL_reg[17]_0 (GPIO_0_n_33),
        .\CRL_reg[18]_0 (GPIO_0_n_34),
        .\CRL_reg[19]_0 (GPIO_0_n_35),
        .\CRL_reg[20]_0 (GPIO_0_n_36),
        .\CRL_reg[21]_0 (GPIO_0_n_37),
        .\CRL_reg[22]_0 (GPIO_0_n_38),
        .\CRL_reg[23]_0 (GPIO_0_n_39),
        .\CRL_reg[24]_0 (GPIO_0_n_40),
        .\CRL_reg[25]_0 (GPIO_0_n_41),
        .\CRL_reg[26]_0 (GPIO_0_n_42),
        .\CRL_reg[27]_0 (GPIO_0_n_43),
        .\CRL_reg[28]_0 (GPIO_0_n_44),
        .\CRL_reg[29]_0 (GPIO_0_n_45),
        .\CRL_reg[30]_0 (GPIO_0_n_46),
        .\CRL_reg[31]_0 (GPIO_0_n_47),
        .Q({GPIO_0_n_64,GPIO_0_n_65,_zz__zz_CRH,GPIO_0_n_67,GPIO_0_n_68,GPIO_0_n_69,GPIO_0_n_70,GPIO_0_n_71,GPIO_0_n_72,GPIO_0_n_73,GPIO_0_n_74,_zz__zz_CRL,GPIO_0_n_76,GPIO_0_n_77,GPIO_0_n_78,GPIO_0_n_79}),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR[5:0]),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[15]_INST_0_i_27 (\io_apb_PRDATA[16] ),
        .\io_apb_PRDATA[15]_INST_0_i_27_0 (\io_apb_PRDATA[15]_INST_0_i_27 ),
        .\io_apb_PRDATA[31]_INST_0_i_1 (apb3Router_7_n_17),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_ch(io_ch),
        .io_gpio_read(io_gpio_read[15:0]),
        .io_gpio_write(io_gpio_write[15:0]),
        .io_gpio_writeEnable(io_gpio_writeEnable[15:0]),
        .reset(reset));
  sys_Apb3Periph_0_0_Apb3Gpio_21 GPIO_1
       (.\CRH_reg[0]_0 (GPIO_1_n_36),
        .\CRH_reg[10]_0 (GPIO_1_n_46),
        .\CRH_reg[11]_0 (GPIO_1_n_47),
        .\CRH_reg[12]_0 (GPIO_1_n_48),
        .\CRH_reg[13]_0 (GPIO_1_n_49),
        .\CRH_reg[14]_0 (GPIO_1_n_50),
        .\CRH_reg[15]_0 (GPIO_1_n_51),
        .\CRH_reg[1]_0 (GPIO_1_n_37),
        .\CRH_reg[2]_0 (GPIO_1_n_38),
        .\CRH_reg[3]_0 (GPIO_1_n_39),
        .\CRH_reg[4]_0 (GPIO_1_n_40),
        .\CRH_reg[5]_0 (GPIO_1_n_41),
        .\CRH_reg[6]_0 (GPIO_1_n_42),
        .\CRH_reg[7]_0 (GPIO_1_n_43),
        .\CRH_reg[8]_0 (GPIO_1_n_44),
        .\CRH_reg[9]_0 (GPIO_1_n_45),
        .\CRL_reg[16]_0 (\CRL_reg[16] ),
        .\CRL_reg[17]_0 (\CRL_reg[17] ),
        .\CRL_reg[18]_0 (\CRL_reg[18] ),
        .\CRL_reg[19]_0 (\CRL_reg[19] ),
        .\CRL_reg[20]_0 (\CRL_reg[20] ),
        .\CRL_reg[21]_0 (\CRL_reg[21] ),
        .\CRL_reg[22]_0 (\CRL_reg[22] ),
        .\CRL_reg[23]_0 (\CRL_reg[23] ),
        .\CRL_reg[24]_0 (\CRL_reg[24] ),
        .\CRL_reg[25]_0 (\CRL_reg[25] ),
        .\CRL_reg[26]_0 (\CRL_reg[26] ),
        .\CRL_reg[27]_0 (\CRL_reg[27] ),
        .\CRL_reg[27]_1 (\CRL_reg[27]_0 ),
        .\CRL_reg[28]_0 (\CRL_reg[28] ),
        .\CRL_reg[29]_0 (\CRL_reg[29] ),
        .\CRL_reg[30]_0 (\CRL_reg[30] ),
        .\CRL_reg[31]_0 (\CRL_reg[31] ),
        .\LCKR_reg[15]_0 ({GPIO_1_n_53,GPIO_1_n_54,_zz__zz_CRH_1,GPIO_1_n_56,GPIO_1_n_57,GPIO_1_n_58,GPIO_1_n_59,GPIO_1_n_60,GPIO_1_n_61,GPIO_1_n_62,GPIO_1_n_63,_zz__zz_CRL_0,GPIO_1_n_65,GPIO_1_n_66,GPIO_1_n_67,GPIO_1_n_68}),
        .\ODR_reg[13]_0 (Q),
        .Q(\CRH_reg[23] ),
        .clk(clk),
        .i2cCtrl_io_i2cs_0_scl(i2cCtrl_io_i2cs_0_scl),
        .i2cCtrl_io_i2cs_1_scl(i2cCtrl_io_i2cs_1_scl),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[15]_INST_0_i_27 (\io_apb_PRDATA[15]_INST_0_i_27 ),
        .\io_apb_PRDATA[16] (\io_apb_PRDATA[16] ),
        .\io_apb_PRDATA[16]_0 (GPIO_0_n_32),
        .\io_apb_PRDATA[16]_1 (apb3Router_7_n_16),
        .\io_apb_PRDATA[17] (GPIO_0_n_33),
        .\io_apb_PRDATA[18] (GPIO_0_n_34),
        .\io_apb_PRDATA[19] (GPIO_0_n_35),
        .\io_apb_PRDATA[20] (GPIO_0_n_36),
        .\io_apb_PRDATA[21] (GPIO_0_n_37),
        .\io_apb_PRDATA[22] (GPIO_0_n_38),
        .\io_apb_PRDATA[23] (GPIO_0_n_39),
        .\io_apb_PRDATA[24] (GPIO_0_n_40),
        .\io_apb_PRDATA[25] (GPIO_0_n_41),
        .\io_apb_PRDATA[26] (GPIO_0_n_42),
        .\io_apb_PRDATA[27] (GPIO_0_n_43),
        .\io_apb_PRDATA[28] (GPIO_0_n_44),
        .\io_apb_PRDATA[29] (GPIO_0_n_45),
        .\io_apb_PRDATA[30] (GPIO_0_n_46),
        .\io_apb_PRDATA[31] (\io_apb_PRDATA[31] ),
        .\io_apb_PRDATA[31]_0 (GPIO_0_n_47),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_read(io_gpio_read[31:16]),
        .io_gpio_write(io_gpio_write[25:16]),
        .io_gpio_writeEnable(io_gpio_writeEnable[31:16]),
        .\io_gpio_writeEnable[29] (\io_gpio_writeEnable[29] ),
        .reset(reset),
        .spiCtrl_io_spis_0_mosi(spiCtrl_io_spis_0_mosi),
        .spiCtrl_io_spis_0_sclk(spiCtrl_io_spis_0_sclk),
        .spiCtrl_io_spis_1_mosi(spiCtrl_io_spis_1_mosi),
        .uartCtrl_io_uarts_0_txd(uartCtrl_io_uarts_0_txd),
        .uartCtrl_io_uarts_1_txd(uartCtrl_io_uarts_1_txd));
  sys_Apb3Periph_0_0_Apb3Router_22 apb3Router_7
       (.Q({GPIO_0_n_64,GPIO_0_n_65,_zz__zz_CRH,GPIO_0_n_67,GPIO_0_n_68,GPIO_0_n_69,GPIO_0_n_70,GPIO_0_n_71,GPIO_0_n_72,GPIO_0_n_73,GPIO_0_n_74,_zz__zz_CRL,GPIO_0_n_76,GPIO_0_n_77,GPIO_0_n_78,GPIO_0_n_79}),
        .clk(clk),
        .gpioCtrl_io_apb_PRDATA(gpioCtrl_io_apb_PRDATA),
        .io_apb_PADDR(io_apb_PADDR),
        .\io_apb_PADDR[4]_0 (apb3Router_7_n_17),
        .io_apb_PADDR_4_sp_1(apb3Router_7_n_16),
        .\io_apb_PRDATA[0]_INST_0_i_3 (GPIO_0_n_48),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (GPIO_1_n_36),
        .\io_apb_PRDATA[10]_INST_0_i_10 (GPIO_0_n_58),
        .\io_apb_PRDATA[10]_INST_0_i_10_0 (GPIO_1_n_46),
        .\io_apb_PRDATA[11]_INST_0_i_10 (GPIO_0_n_59),
        .\io_apb_PRDATA[11]_INST_0_i_10_0 (GPIO_1_n_47),
        .\io_apb_PRDATA[12]_INST_0_i_10 (GPIO_0_n_60),
        .\io_apb_PRDATA[12]_INST_0_i_10_0 (GPIO_1_n_48),
        .\io_apb_PRDATA[13]_INST_0_i_10 (GPIO_0_n_61),
        .\io_apb_PRDATA[13]_INST_0_i_10_0 (GPIO_1_n_49),
        .\io_apb_PRDATA[14]_INST_0_i_10 (GPIO_0_n_62),
        .\io_apb_PRDATA[14]_INST_0_i_10_0 (GPIO_1_n_50),
        .\io_apb_PRDATA[15]_INST_0_i_13 (GPIO_0_n_63),
        .\io_apb_PRDATA[15]_INST_0_i_13_0 (GPIO_1_n_51),
        .\io_apb_PRDATA[15]_INST_0_i_27_0 ({GPIO_1_n_53,GPIO_1_n_54,_zz__zz_CRH_1,GPIO_1_n_56,GPIO_1_n_57,GPIO_1_n_58,GPIO_1_n_59,GPIO_1_n_60,GPIO_1_n_61,GPIO_1_n_62,GPIO_1_n_63,_zz__zz_CRL_0,GPIO_1_n_65,GPIO_1_n_66,GPIO_1_n_67,GPIO_1_n_68}),
        .\io_apb_PRDATA[1]_INST_0_i_3 (GPIO_0_n_49),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (GPIO_1_n_37),
        .\io_apb_PRDATA[2]_INST_0_i_3 (GPIO_0_n_50),
        .\io_apb_PRDATA[2]_INST_0_i_3_0 (GPIO_1_n_38),
        .\io_apb_PRDATA[3]_INST_0_i_3 (GPIO_0_n_51),
        .\io_apb_PRDATA[3]_INST_0_i_3_0 (GPIO_1_n_39),
        .\io_apb_PRDATA[4]_INST_0_i_3 (GPIO_0_n_52),
        .\io_apb_PRDATA[4]_INST_0_i_3_0 (GPIO_1_n_40),
        .\io_apb_PRDATA[5]_INST_0_i_3 (GPIO_0_n_53),
        .\io_apb_PRDATA[5]_INST_0_i_3_0 (GPIO_1_n_41),
        .\io_apb_PRDATA[6]_INST_0_i_3 (GPIO_0_n_54),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (GPIO_1_n_42),
        .\io_apb_PRDATA[7]_INST_0_i_3 (GPIO_0_n_55),
        .\io_apb_PRDATA[7]_INST_0_i_3_0 (GPIO_1_n_43),
        .\io_apb_PRDATA[8]_INST_0_i_3 (GPIO_0_n_56),
        .\io_apb_PRDATA[8]_INST_0_i_3_0 (GPIO_1_n_44),
        .\io_apb_PRDATA[9]_INST_0_i_10 (GPIO_0_n_57),
        .\io_apb_PRDATA[9]_INST_0_i_10_0 (GPIO_1_n_45),
        .io_apb_PSEL(io_apb_PSEL));
endmodule

(* ORIG_REF_NAME = "Apb3Gpio" *) 
module sys_Apb3Periph_0_0_Apb3Gpio_21
   (io_gpio_write,
    io_gpio_writeEnable,
    Q,
    \ODR_reg[13]_0 ,
    \CRH_reg[0]_0 ,
    \CRH_reg[1]_0 ,
    \CRH_reg[2]_0 ,
    \CRH_reg[3]_0 ,
    \CRH_reg[4]_0 ,
    \CRH_reg[5]_0 ,
    \CRH_reg[6]_0 ,
    \CRH_reg[7]_0 ,
    \CRH_reg[8]_0 ,
    \CRH_reg[9]_0 ,
    \CRH_reg[10]_0 ,
    \CRH_reg[11]_0 ,
    \CRH_reg[12]_0 ,
    \CRH_reg[13]_0 ,
    \CRH_reg[14]_0 ,
    \CRH_reg[15]_0 ,
    io_apb_decoder_io_output_PSEL,
    \LCKR_reg[15]_0 ,
    \CRL_reg[27]_0 ,
    \CRL_reg[16]_0 ,
    \CRL_reg[17]_0 ,
    \CRL_reg[18]_0 ,
    \CRL_reg[19]_0 ,
    \CRL_reg[20]_0 ,
    \CRL_reg[21]_0 ,
    \CRL_reg[22]_0 ,
    \CRL_reg[23]_0 ,
    \CRL_reg[24]_0 ,
    \CRL_reg[25]_0 ,
    \CRL_reg[26]_0 ,
    \CRL_reg[27]_1 ,
    \CRL_reg[28]_0 ,
    \CRL_reg[29]_0 ,
    \CRL_reg[30]_0 ,
    \CRL_reg[31]_0 ,
    io_gpio_read,
    clk,
    reset,
    spiCtrl_io_spis_1_mosi,
    \io_gpio_writeEnable[29] ,
    spiCtrl_io_spis_0_sclk,
    spiCtrl_io_spis_0_mosi,
    i2cCtrl_io_i2cs_1_scl,
    i2cCtrl_io_i2cs_0_scl,
    uartCtrl_io_uarts_1_txd,
    uartCtrl_io_uarts_0_txd,
    io_apb_PADDR,
    \io_apb_PRDATA[15]_INST_0_i_27 ,
    \io_apb_PRDATA[16] ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PWDATA,
    io_apb_PSEL,
    \io_apb_PRDATA[16]_0 ,
    \io_apb_PRDATA[16]_1 ,
    \io_apb_PRDATA[31] ,
    \io_apb_PRDATA[17] ,
    \io_apb_PRDATA[18] ,
    \io_apb_PRDATA[19] ,
    \io_apb_PRDATA[20] ,
    \io_apb_PRDATA[21] ,
    \io_apb_PRDATA[22] ,
    \io_apb_PRDATA[23] ,
    \io_apb_PRDATA[24] ,
    \io_apb_PRDATA[25] ,
    \io_apb_PRDATA[26] ,
    \io_apb_PRDATA[27] ,
    \io_apb_PRDATA[28] ,
    \io_apb_PRDATA[29] ,
    \io_apb_PRDATA[30] ,
    \io_apb_PRDATA[31]_0 );
  output [9:0]io_gpio_write;
  output [15:0]io_gpio_writeEnable;
  output [3:0]Q;
  output [5:0]\ODR_reg[13]_0 ;
  output \CRH_reg[0]_0 ;
  output \CRH_reg[1]_0 ;
  output \CRH_reg[2]_0 ;
  output \CRH_reg[3]_0 ;
  output \CRH_reg[4]_0 ;
  output \CRH_reg[5]_0 ;
  output \CRH_reg[6]_0 ;
  output \CRH_reg[7]_0 ;
  output \CRH_reg[8]_0 ;
  output \CRH_reg[9]_0 ;
  output \CRH_reg[10]_0 ;
  output \CRH_reg[11]_0 ;
  output \CRH_reg[12]_0 ;
  output \CRH_reg[13]_0 ;
  output \CRH_reg[14]_0 ;
  output \CRH_reg[15]_0 ;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output [15:0]\LCKR_reg[15]_0 ;
  output [1:0]\CRL_reg[27]_0 ;
  output \CRL_reg[16]_0 ;
  output \CRL_reg[17]_0 ;
  output \CRL_reg[18]_0 ;
  output \CRL_reg[19]_0 ;
  output \CRL_reg[20]_0 ;
  output \CRL_reg[21]_0 ;
  output \CRL_reg[22]_0 ;
  output \CRL_reg[23]_0 ;
  output \CRL_reg[24]_0 ;
  output \CRL_reg[25]_0 ;
  output \CRL_reg[26]_0 ;
  output \CRL_reg[27]_1 ;
  output \CRL_reg[28]_0 ;
  output \CRL_reg[29]_0 ;
  output \CRL_reg[30]_0 ;
  output \CRL_reg[31]_0 ;
  input [15:0]io_gpio_read;
  input clk;
  input reset;
  input spiCtrl_io_spis_1_mosi;
  input [3:0]\io_gpio_writeEnable[29] ;
  input spiCtrl_io_spis_0_sclk;
  input spiCtrl_io_spis_0_mosi;
  input i2cCtrl_io_i2cs_1_scl;
  input i2cCtrl_io_i2cs_0_scl;
  input uartCtrl_io_uarts_1_txd;
  input uartCtrl_io_uarts_0_txd;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[15]_INST_0_i_27 ;
  input \io_apb_PRDATA[16] ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [31:0]io_apb_PWDATA;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[16]_0 ;
  input \io_apb_PRDATA[16]_1 ;
  input [0:0]\io_apb_PRDATA[31] ;
  input \io_apb_PRDATA[17] ;
  input \io_apb_PRDATA[18] ;
  input \io_apb_PRDATA[19] ;
  input \io_apb_PRDATA[20] ;
  input \io_apb_PRDATA[21] ;
  input \io_apb_PRDATA[22] ;
  input \io_apb_PRDATA[23] ;
  input \io_apb_PRDATA[24] ;
  input \io_apb_PRDATA[25] ;
  input \io_apb_PRDATA[26] ;
  input \io_apb_PRDATA[27] ;
  input \io_apb_PRDATA[28] ;
  input \io_apb_PRDATA[29] ;
  input \io_apb_PRDATA[30] ;
  input \io_apb_PRDATA[31]_0 ;

  wire [31:0]CRH0;
  wire \CRH[31]_i_1__0_n_0 ;
  wire \CRH_reg[0]_0 ;
  wire \CRH_reg[10]_0 ;
  wire \CRH_reg[11]_0 ;
  wire \CRH_reg[12]_0 ;
  wire \CRH_reg[13]_0 ;
  wire \CRH_reg[14]_0 ;
  wire \CRH_reg[15]_0 ;
  wire \CRH_reg[1]_0 ;
  wire \CRH_reg[2]_0 ;
  wire \CRH_reg[3]_0 ;
  wire \CRH_reg[4]_0 ;
  wire \CRH_reg[5]_0 ;
  wire \CRH_reg[6]_0 ;
  wire \CRH_reg[7]_0 ;
  wire \CRH_reg[8]_0 ;
  wire \CRH_reg[9]_0 ;
  wire \CRH_reg_n_0_[0] ;
  wire \CRH_reg_n_0_[12] ;
  wire \CRH_reg_n_0_[13] ;
  wire \CRH_reg_n_0_[16] ;
  wire \CRH_reg_n_0_[17] ;
  wire \CRH_reg_n_0_[1] ;
  wire \CRH_reg_n_0_[20] ;
  wire \CRH_reg_n_0_[21] ;
  wire \CRH_reg_n_0_[24] ;
  wire \CRH_reg_n_0_[25] ;
  wire \CRH_reg_n_0_[28] ;
  wire \CRH_reg_n_0_[29] ;
  wire \CRH_reg_n_0_[4] ;
  wire \CRH_reg_n_0_[5] ;
  wire \CRH_reg_n_0_[8] ;
  wire \CRH_reg_n_0_[9] ;
  wire [31:0]CRL0;
  wire \CRL[31]_i_1_n_0 ;
  wire \CRL_reg[16]_0 ;
  wire \CRL_reg[17]_0 ;
  wire \CRL_reg[18]_0 ;
  wire \CRL_reg[19]_0 ;
  wire \CRL_reg[20]_0 ;
  wire \CRL_reg[21]_0 ;
  wire \CRL_reg[22]_0 ;
  wire \CRL_reg[23]_0 ;
  wire \CRL_reg[24]_0 ;
  wire \CRL_reg[25]_0 ;
  wire \CRL_reg[26]_0 ;
  wire [1:0]\CRL_reg[27]_0 ;
  wire \CRL_reg[27]_1 ;
  wire \CRL_reg[28]_0 ;
  wire \CRL_reg[29]_0 ;
  wire \CRL_reg[30]_0 ;
  wire \CRL_reg[31]_0 ;
  wire \CRL_reg_n_0_[0] ;
  wire \CRL_reg_n_0_[12] ;
  wire \CRL_reg_n_0_[13] ;
  wire \CRL_reg_n_0_[16] ;
  wire \CRL_reg_n_0_[17] ;
  wire \CRL_reg_n_0_[1] ;
  wire \CRL_reg_n_0_[20] ;
  wire \CRL_reg_n_0_[21] ;
  wire \CRL_reg_n_0_[24] ;
  wire \CRL_reg_n_0_[25] ;
  wire \CRL_reg_n_0_[28] ;
  wire \CRL_reg_n_0_[29] ;
  wire \CRL_reg_n_0_[4] ;
  wire \CRL_reg_n_0_[5] ;
  wire \CRL_reg_n_0_[8] ;
  wire \CRL_reg_n_0_[9] ;
  wire [15:0]LCKR0;
  wire \LCKR[15]_i_1__0_n_0 ;
  wire [15:0]\LCKR_reg[15]_0 ;
  wire [15:0]ODR;
  wire \ODR[15]_i_1__0_n_0 ;
  wire [5:0]\ODR_reg[13]_0 ;
  wire [3:0]Q;
  wire clk;
  wire ctrl_doWrite__0;
  wire [1:0]gpioCfg_0_cnf;
  wire [1:0]gpioCfg_10_cnf;
  wire [1:0]gpioCfg_11_cnf;
  wire [0:0]gpioCfg_12_cnf;
  wire [0:0]gpioCfg_13_cnf;
  wire [1:0]gpioCfg_14_cnf;
  wire [1:0]gpioCfg_15_cnf;
  wire [1:0]gpioCfg_1_cnf;
  wire [1:0]gpioCfg_2_cnf;
  wire [1:0]gpioCfg_3_cnf;
  wire [0:0]gpioCfg_4_cnf;
  wire [1:0]gpioCfg_5_cnf;
  wire [0:0]gpioCfg_6_cnf;
  wire [1:0]gpioCfg_7_cnf;
  wire [0:0]gpioCfg_8_cnf;
  wire [0:0]gpioCfg_9_cnf;
  wire i2cCtrl_io_i2cs_0_scl;
  wire i2cCtrl_io_i2cs_1_scl;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[15]_INST_0_i_27 ;
  wire \io_apb_PRDATA[16] ;
  wire \io_apb_PRDATA[16]_0 ;
  wire \io_apb_PRDATA[16]_1 ;
  wire \io_apb_PRDATA[17] ;
  wire \io_apb_PRDATA[18] ;
  wire \io_apb_PRDATA[19] ;
  wire \io_apb_PRDATA[20] ;
  wire \io_apb_PRDATA[21] ;
  wire \io_apb_PRDATA[22] ;
  wire \io_apb_PRDATA[23] ;
  wire \io_apb_PRDATA[24] ;
  wire \io_apb_PRDATA[25] ;
  wire \io_apb_PRDATA[26] ;
  wire \io_apb_PRDATA[27] ;
  wire \io_apb_PRDATA[28] ;
  wire \io_apb_PRDATA[29] ;
  wire \io_apb_PRDATA[30] ;
  wire [0:0]\io_apb_PRDATA[31] ;
  wire \io_apb_PRDATA[31]_0 ;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [15:0]io_gpio_read;
  wire [15:0]io_gpio_read_buffercc_io_dataOut;
  wire [9:0]io_gpio_write;
  wire [15:0]io_gpio_writeEnable;
  wire [3:0]\io_gpio_writeEnable[29] ;
  wire [15:0]p_1_in;
  wire reset;
  wire spiCtrl_io_spis_0_mosi;
  wire spiCtrl_io_spis_0_sclk;
  wire spiCtrl_io_spis_1_mosi;
  wire uartCtrl_io_uarts_0_txd;
  wire uartCtrl_io_uarts_1_txd;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[0]_i_1__0 
       (.I0(\CRH_reg_n_0_[0] ),
        .I1(\LCKR_reg[15]_0 [8]),
        .I2(io_apb_PWDATA[0]),
        .O(CRH0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[10]_i_1__0 
       (.I0(gpioCfg_10_cnf[0]),
        .I1(\LCKR_reg[15]_0 [10]),
        .I2(io_apb_PWDATA[10]),
        .O(CRH0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[11]_i_1__0 
       (.I0(gpioCfg_10_cnf[1]),
        .I1(\LCKR_reg[15]_0 [10]),
        .I2(io_apb_PWDATA[11]),
        .O(CRH0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[12]_i_1__0 
       (.I0(\CRH_reg_n_0_[12] ),
        .I1(\LCKR_reg[15]_0 [11]),
        .I2(io_apb_PWDATA[12]),
        .O(CRH0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[13]_i_1__0 
       (.I0(\CRH_reg_n_0_[13] ),
        .I1(\LCKR_reg[15]_0 [11]),
        .I2(io_apb_PWDATA[13]),
        .O(CRH0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[14]_i_1__0 
       (.I0(gpioCfg_11_cnf[0]),
        .I1(\LCKR_reg[15]_0 [11]),
        .I2(io_apb_PWDATA[14]),
        .O(CRH0[14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[15]_i_1__0 
       (.I0(gpioCfg_11_cnf[1]),
        .I1(\LCKR_reg[15]_0 [11]),
        .I2(io_apb_PWDATA[15]),
        .O(CRH0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[16]_i_1__0 
       (.I0(\CRH_reg_n_0_[16] ),
        .I1(\LCKR_reg[15]_0 [12]),
        .I2(io_apb_PWDATA[16]),
        .O(CRH0[16]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[17]_i_1__0 
       (.I0(\CRH_reg_n_0_[17] ),
        .I1(\LCKR_reg[15]_0 [12]),
        .I2(io_apb_PWDATA[17]),
        .O(CRH0[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[18]_i_1__0 
       (.I0(gpioCfg_12_cnf),
        .I1(\LCKR_reg[15]_0 [12]),
        .I2(io_apb_PWDATA[18]),
        .O(CRH0[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[19]_i_1__0 
       (.I0(Q[2]),
        .I1(\LCKR_reg[15]_0 [12]),
        .I2(io_apb_PWDATA[19]),
        .O(CRH0[19]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[1]_i_1__0 
       (.I0(\CRH_reg_n_0_[1] ),
        .I1(\LCKR_reg[15]_0 [8]),
        .I2(io_apb_PWDATA[1]),
        .O(CRH0[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[20]_i_1__0 
       (.I0(\CRH_reg_n_0_[20] ),
        .I1(\LCKR_reg[15]_0 [13]),
        .I2(io_apb_PWDATA[20]),
        .O(CRH0[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[21]_i_1__0 
       (.I0(\CRH_reg_n_0_[21] ),
        .I1(\LCKR_reg[15]_0 [13]),
        .I2(io_apb_PWDATA[21]),
        .O(CRH0[21]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[22]_i_1__0 
       (.I0(gpioCfg_13_cnf),
        .I1(\LCKR_reg[15]_0 [13]),
        .I2(io_apb_PWDATA[22]),
        .O(CRH0[22]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[23]_i_1__0 
       (.I0(Q[3]),
        .I1(\LCKR_reg[15]_0 [13]),
        .I2(io_apb_PWDATA[23]),
        .O(CRH0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[24]_i_1__0 
       (.I0(\CRH_reg_n_0_[24] ),
        .I1(\LCKR_reg[15]_0 [14]),
        .I2(io_apb_PWDATA[24]),
        .O(CRH0[24]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[25]_i_1__0 
       (.I0(\CRH_reg_n_0_[25] ),
        .I1(\LCKR_reg[15]_0 [14]),
        .I2(io_apb_PWDATA[25]),
        .O(CRH0[25]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[26]_i_1__0 
       (.I0(gpioCfg_14_cnf[0]),
        .I1(\LCKR_reg[15]_0 [14]),
        .I2(io_apb_PWDATA[26]),
        .O(CRH0[26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[27]_i_1__0 
       (.I0(gpioCfg_14_cnf[1]),
        .I1(\LCKR_reg[15]_0 [14]),
        .I2(io_apb_PWDATA[27]),
        .O(CRH0[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[28]_i_1__0 
       (.I0(\CRH_reg_n_0_[28] ),
        .I1(\LCKR_reg[15]_0 [15]),
        .I2(io_apb_PWDATA[28]),
        .O(CRH0[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[29]_i_1__0 
       (.I0(\CRH_reg_n_0_[29] ),
        .I1(\LCKR_reg[15]_0 [15]),
        .I2(io_apb_PWDATA[29]),
        .O(CRH0[29]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[2]_i_1__0 
       (.I0(gpioCfg_8_cnf),
        .I1(\LCKR_reg[15]_0 [8]),
        .I2(io_apb_PWDATA[2]),
        .O(CRH0[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[30]_i_1__0 
       (.I0(gpioCfg_15_cnf[0]),
        .I1(\LCKR_reg[15]_0 [15]),
        .I2(io_apb_PWDATA[30]),
        .O(CRH0[30]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \CRH[31]_i_1__0 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .I5(ctrl_doWrite__0),
        .O(\CRH[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[31]_i_2__0 
       (.I0(gpioCfg_15_cnf[1]),
        .I1(\LCKR_reg[15]_0 [15]),
        .I2(io_apb_PWDATA[31]),
        .O(CRH0[31]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\LCKR_reg[15]_0 [8]),
        .I2(io_apb_PWDATA[3]),
        .O(CRH0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[4]_i_1__0 
       (.I0(\CRH_reg_n_0_[4] ),
        .I1(\LCKR_reg[15]_0 [9]),
        .I2(io_apb_PWDATA[4]),
        .O(CRH0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[5]_i_1__0 
       (.I0(\CRH_reg_n_0_[5] ),
        .I1(\LCKR_reg[15]_0 [9]),
        .I2(io_apb_PWDATA[5]),
        .O(CRH0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[6]_i_1__0 
       (.I0(gpioCfg_9_cnf),
        .I1(\LCKR_reg[15]_0 [9]),
        .I2(io_apb_PWDATA[6]),
        .O(CRH0[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\LCKR_reg[15]_0 [9]),
        .I2(io_apb_PWDATA[7]),
        .O(CRH0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[8]_i_1__0 
       (.I0(\CRH_reg_n_0_[8] ),
        .I1(\LCKR_reg[15]_0 [10]),
        .I2(io_apb_PWDATA[8]),
        .O(CRH0[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRH[9]_i_1__0 
       (.I0(\CRH_reg_n_0_[9] ),
        .I1(\LCKR_reg[15]_0 [10]),
        .I2(io_apb_PWDATA[9]),
        .O(CRH0[9]));
  FDCE \CRH_reg[0] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[0]),
        .Q(\CRH_reg_n_0_[0] ));
  FDCE \CRH_reg[10] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[10]),
        .Q(gpioCfg_10_cnf[0]));
  FDCE \CRH_reg[11] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[11]),
        .Q(gpioCfg_10_cnf[1]));
  FDCE \CRH_reg[12] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[12]),
        .Q(\CRH_reg_n_0_[12] ));
  FDCE \CRH_reg[13] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[13]),
        .Q(\CRH_reg_n_0_[13] ));
  FDCE \CRH_reg[14] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[14]),
        .Q(gpioCfg_11_cnf[0]));
  FDCE \CRH_reg[15] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[15]),
        .Q(gpioCfg_11_cnf[1]));
  FDCE \CRH_reg[16] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[16]),
        .Q(\CRH_reg_n_0_[16] ));
  FDCE \CRH_reg[17] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[17]),
        .Q(\CRH_reg_n_0_[17] ));
  FDCE \CRH_reg[18] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[18]),
        .Q(gpioCfg_12_cnf));
  FDCE \CRH_reg[19] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[19]),
        .Q(Q[2]));
  FDCE \CRH_reg[1] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[1]),
        .Q(\CRH_reg_n_0_[1] ));
  FDCE \CRH_reg[20] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[20]),
        .Q(\CRH_reg_n_0_[20] ));
  FDCE \CRH_reg[21] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[21]),
        .Q(\CRH_reg_n_0_[21] ));
  FDCE \CRH_reg[22] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[22]),
        .Q(gpioCfg_13_cnf));
  FDCE \CRH_reg[23] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[23]),
        .Q(Q[3]));
  FDCE \CRH_reg[24] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[24]),
        .Q(\CRH_reg_n_0_[24] ));
  FDCE \CRH_reg[25] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[25]),
        .Q(\CRH_reg_n_0_[25] ));
  FDCE \CRH_reg[26] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[26]),
        .Q(gpioCfg_14_cnf[0]));
  FDCE \CRH_reg[27] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[27]),
        .Q(gpioCfg_14_cnf[1]));
  FDCE \CRH_reg[28] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[28]),
        .Q(\CRH_reg_n_0_[28] ));
  FDCE \CRH_reg[29] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[29]),
        .Q(\CRH_reg_n_0_[29] ));
  FDCE \CRH_reg[2] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[2]),
        .Q(gpioCfg_8_cnf));
  FDCE \CRH_reg[30] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[30]),
        .Q(gpioCfg_15_cnf[0]));
  FDCE \CRH_reg[31] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[31]),
        .Q(gpioCfg_15_cnf[1]));
  FDCE \CRH_reg[3] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[3]),
        .Q(Q[0]));
  FDCE \CRH_reg[4] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[4]),
        .Q(\CRH_reg_n_0_[4] ));
  FDCE \CRH_reg[5] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[5]),
        .Q(\CRH_reg_n_0_[5] ));
  FDCE \CRH_reg[6] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[6]),
        .Q(gpioCfg_9_cnf));
  FDCE \CRH_reg[7] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[7]),
        .Q(Q[1]));
  FDCE \CRH_reg[8] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[8]),
        .Q(\CRH_reg_n_0_[8] ));
  FDCE \CRH_reg[9] 
       (.C(clk),
        .CE(\CRH[31]_i_1__0_n_0 ),
        .CLR(reset),
        .D(CRH0[9]),
        .Q(\CRH_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[0]_i_1__0 
       (.I0(\CRL_reg_n_0_[0] ),
        .I1(\LCKR_reg[15]_0 [0]),
        .I2(io_apb_PWDATA[0]),
        .O(CRL0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[10]_i_1__0 
       (.I0(gpioCfg_2_cnf[0]),
        .I1(\LCKR_reg[15]_0 [2]),
        .I2(io_apb_PWDATA[10]),
        .O(CRL0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[11]_i_1__0 
       (.I0(gpioCfg_2_cnf[1]),
        .I1(\LCKR_reg[15]_0 [2]),
        .I2(io_apb_PWDATA[11]),
        .O(CRL0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[12]_i_1__0 
       (.I0(\CRL_reg_n_0_[12] ),
        .I1(\LCKR_reg[15]_0 [3]),
        .I2(io_apb_PWDATA[12]),
        .O(CRL0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[13]_i_1__0 
       (.I0(\CRL_reg_n_0_[13] ),
        .I1(\LCKR_reg[15]_0 [3]),
        .I2(io_apb_PWDATA[13]),
        .O(CRL0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[14]_i_1__0 
       (.I0(gpioCfg_3_cnf[0]),
        .I1(\LCKR_reg[15]_0 [3]),
        .I2(io_apb_PWDATA[14]),
        .O(CRL0[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[15]_i_1__0 
       (.I0(gpioCfg_3_cnf[1]),
        .I1(\LCKR_reg[15]_0 [3]),
        .I2(io_apb_PWDATA[15]),
        .O(CRL0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[16]_i_1__0 
       (.I0(\CRL_reg_n_0_[16] ),
        .I1(\LCKR_reg[15]_0 [4]),
        .I2(io_apb_PWDATA[16]),
        .O(CRL0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[17]_i_1__0 
       (.I0(\CRL_reg_n_0_[17] ),
        .I1(\LCKR_reg[15]_0 [4]),
        .I2(io_apb_PWDATA[17]),
        .O(CRL0[17]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[18]_i_1__0 
       (.I0(gpioCfg_4_cnf),
        .I1(\LCKR_reg[15]_0 [4]),
        .I2(io_apb_PWDATA[18]),
        .O(CRL0[18]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[19]_i_1__0 
       (.I0(\CRL_reg[27]_0 [0]),
        .I1(\LCKR_reg[15]_0 [4]),
        .I2(io_apb_PWDATA[19]),
        .O(CRL0[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[1]_i_1__0 
       (.I0(\CRL_reg_n_0_[1] ),
        .I1(\LCKR_reg[15]_0 [0]),
        .I2(io_apb_PWDATA[1]),
        .O(CRL0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[20]_i_1__0 
       (.I0(\CRL_reg_n_0_[20] ),
        .I1(\LCKR_reg[15]_0 [5]),
        .I2(io_apb_PWDATA[20]),
        .O(CRL0[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[21]_i_1__0 
       (.I0(\CRL_reg_n_0_[21] ),
        .I1(\LCKR_reg[15]_0 [5]),
        .I2(io_apb_PWDATA[21]),
        .O(CRL0[21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[22]_i_1__0 
       (.I0(gpioCfg_5_cnf[0]),
        .I1(\LCKR_reg[15]_0 [5]),
        .I2(io_apb_PWDATA[22]),
        .O(CRL0[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[23]_i_1__0 
       (.I0(gpioCfg_5_cnf[1]),
        .I1(\LCKR_reg[15]_0 [5]),
        .I2(io_apb_PWDATA[23]),
        .O(CRL0[23]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[24]_i_1__0 
       (.I0(\CRL_reg_n_0_[24] ),
        .I1(\LCKR_reg[15]_0 [6]),
        .I2(io_apb_PWDATA[24]),
        .O(CRL0[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[25]_i_1__0 
       (.I0(\CRL_reg_n_0_[25] ),
        .I1(\LCKR_reg[15]_0 [6]),
        .I2(io_apb_PWDATA[25]),
        .O(CRL0[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[26]_i_1__0 
       (.I0(gpioCfg_6_cnf),
        .I1(\LCKR_reg[15]_0 [6]),
        .I2(io_apb_PWDATA[26]),
        .O(CRL0[26]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[27]_i_1__0 
       (.I0(\CRL_reg[27]_0 [1]),
        .I1(\LCKR_reg[15]_0 [6]),
        .I2(io_apb_PWDATA[27]),
        .O(CRL0[27]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[28]_i_1__0 
       (.I0(\CRL_reg_n_0_[28] ),
        .I1(\LCKR_reg[15]_0 [7]),
        .I2(io_apb_PWDATA[28]),
        .O(CRL0[28]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[29]_i_1__0 
       (.I0(\CRL_reg_n_0_[29] ),
        .I1(\LCKR_reg[15]_0 [7]),
        .I2(io_apb_PWDATA[29]),
        .O(CRL0[29]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[2]_i_1__0 
       (.I0(gpioCfg_0_cnf[0]),
        .I1(\LCKR_reg[15]_0 [0]),
        .I2(io_apb_PWDATA[2]),
        .O(CRL0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[30]_i_1__0 
       (.I0(gpioCfg_7_cnf[0]),
        .I1(\LCKR_reg[15]_0 [7]),
        .I2(io_apb_PWDATA[30]),
        .O(CRL0[30]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \CRL[31]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[3]),
        .I5(ctrl_doWrite__0),
        .O(\CRL[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[31]_i_2__0 
       (.I0(gpioCfg_7_cnf[1]),
        .I1(\LCKR_reg[15]_0 [7]),
        .I2(io_apb_PWDATA[31]),
        .O(CRL0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[3]_i_1__0 
       (.I0(gpioCfg_0_cnf[1]),
        .I1(\LCKR_reg[15]_0 [0]),
        .I2(io_apb_PWDATA[3]),
        .O(CRL0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[4]_i_1__0 
       (.I0(\CRL_reg_n_0_[4] ),
        .I1(\LCKR_reg[15]_0 [1]),
        .I2(io_apb_PWDATA[4]),
        .O(CRL0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[5]_i_1__0 
       (.I0(\CRL_reg_n_0_[5] ),
        .I1(\LCKR_reg[15]_0 [1]),
        .I2(io_apb_PWDATA[5]),
        .O(CRL0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[6]_i_1__0 
       (.I0(gpioCfg_1_cnf[0]),
        .I1(\LCKR_reg[15]_0 [1]),
        .I2(io_apb_PWDATA[6]),
        .O(CRL0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[7]_i_1__0 
       (.I0(gpioCfg_1_cnf[1]),
        .I1(\LCKR_reg[15]_0 [1]),
        .I2(io_apb_PWDATA[7]),
        .O(CRL0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[8]_i_1__0 
       (.I0(\CRL_reg_n_0_[8] ),
        .I1(\LCKR_reg[15]_0 [2]),
        .I2(io_apb_PWDATA[8]),
        .O(CRL0[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CRL[9]_i_1__0 
       (.I0(\CRL_reg_n_0_[9] ),
        .I1(\LCKR_reg[15]_0 [2]),
        .I2(io_apb_PWDATA[9]),
        .O(CRL0[9]));
  FDCE \CRL_reg[0] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[0]),
        .Q(\CRL_reg_n_0_[0] ));
  FDCE \CRL_reg[10] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[10]),
        .Q(gpioCfg_2_cnf[0]));
  FDCE \CRL_reg[11] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[11]),
        .Q(gpioCfg_2_cnf[1]));
  FDCE \CRL_reg[12] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[12]),
        .Q(\CRL_reg_n_0_[12] ));
  FDCE \CRL_reg[13] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[13]),
        .Q(\CRL_reg_n_0_[13] ));
  FDCE \CRL_reg[14] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[14]),
        .Q(gpioCfg_3_cnf[0]));
  FDCE \CRL_reg[15] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[15]),
        .Q(gpioCfg_3_cnf[1]));
  FDCE \CRL_reg[16] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[16]),
        .Q(\CRL_reg_n_0_[16] ));
  FDCE \CRL_reg[17] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[17]),
        .Q(\CRL_reg_n_0_[17] ));
  FDCE \CRL_reg[18] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[18]),
        .Q(gpioCfg_4_cnf));
  FDCE \CRL_reg[19] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[19]),
        .Q(\CRL_reg[27]_0 [0]));
  FDCE \CRL_reg[1] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[1]),
        .Q(\CRL_reg_n_0_[1] ));
  FDCE \CRL_reg[20] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[20]),
        .Q(\CRL_reg_n_0_[20] ));
  FDCE \CRL_reg[21] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[21]),
        .Q(\CRL_reg_n_0_[21] ));
  FDCE \CRL_reg[22] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[22]),
        .Q(gpioCfg_5_cnf[0]));
  FDCE \CRL_reg[23] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[23]),
        .Q(gpioCfg_5_cnf[1]));
  FDCE \CRL_reg[24] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[24]),
        .Q(\CRL_reg_n_0_[24] ));
  FDCE \CRL_reg[25] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[25]),
        .Q(\CRL_reg_n_0_[25] ));
  FDCE \CRL_reg[26] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[26]),
        .Q(gpioCfg_6_cnf));
  FDCE \CRL_reg[27] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[27]),
        .Q(\CRL_reg[27]_0 [1]));
  FDCE \CRL_reg[28] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[28]),
        .Q(\CRL_reg_n_0_[28] ));
  FDCE \CRL_reg[29] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[29]),
        .Q(\CRL_reg_n_0_[29] ));
  FDCE \CRL_reg[2] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[2]),
        .Q(gpioCfg_0_cnf[0]));
  FDCE \CRL_reg[30] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[30]),
        .Q(gpioCfg_7_cnf[0]));
  FDCE \CRL_reg[31] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[31]),
        .Q(gpioCfg_7_cnf[1]));
  FDCE \CRL_reg[3] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[3]),
        .Q(gpioCfg_0_cnf[1]));
  FDCE \CRL_reg[4] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[4]),
        .Q(\CRL_reg_n_0_[4] ));
  FDCE \CRL_reg[5] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[5]),
        .Q(\CRL_reg_n_0_[5] ));
  FDCE \CRL_reg[6] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[6]),
        .Q(gpioCfg_1_cnf[0]));
  FDCE \CRL_reg[7] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[7]),
        .Q(gpioCfg_1_cnf[1]));
  FDCE \CRL_reg[8] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[8]),
        .Q(\CRL_reg_n_0_[8] ));
  FDCE \CRL_reg[9] 
       (.C(clk),
        .CE(\CRL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(CRL0[9]),
        .Q(\CRL_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[0]_i_1__0 
       (.I0(io_apb_PWDATA[0]),
        .I1(\LCKR_reg[15]_0 [0]),
        .O(LCKR0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[10]_i_1__0 
       (.I0(io_apb_PWDATA[10]),
        .I1(\LCKR_reg[15]_0 [10]),
        .O(LCKR0[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[11]_i_1__0 
       (.I0(io_apb_PWDATA[11]),
        .I1(\LCKR_reg[15]_0 [11]),
        .O(LCKR0[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[12]_i_1__0 
       (.I0(io_apb_PWDATA[12]),
        .I1(\LCKR_reg[15]_0 [12]),
        .O(LCKR0[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[13]_i_1__0 
       (.I0(io_apb_PWDATA[13]),
        .I1(\LCKR_reg[15]_0 [13]),
        .O(LCKR0[13]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[14]_i_1__0 
       (.I0(io_apb_PWDATA[14]),
        .I1(\LCKR_reg[15]_0 [14]),
        .O(LCKR0[14]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \LCKR[15]_i_1__0 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[4]),
        .I5(ctrl_doWrite__0),
        .O(\LCKR[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[15]_i_2__0 
       (.I0(io_apb_PWDATA[15]),
        .I1(\LCKR_reg[15]_0 [15]),
        .O(LCKR0[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \LCKR[15]_i_3__0 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_decoder_io_output_PSEL),
        .I3(io_apb_PADDR[5]),
        .O(ctrl_doWrite__0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \LCKR[15]_i_4 
       (.I0(io_apb_PADDR[7]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[8]),
        .I3(io_apb_PADDR[9]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[1]_i_1__0 
       (.I0(io_apb_PWDATA[1]),
        .I1(\LCKR_reg[15]_0 [1]),
        .O(LCKR0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[2]_i_1__0 
       (.I0(io_apb_PWDATA[2]),
        .I1(\LCKR_reg[15]_0 [2]),
        .O(LCKR0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[3]_i_1__0 
       (.I0(io_apb_PWDATA[3]),
        .I1(\LCKR_reg[15]_0 [3]),
        .O(LCKR0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[4]_i_1__0 
       (.I0(io_apb_PWDATA[4]),
        .I1(\LCKR_reg[15]_0 [4]),
        .O(LCKR0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[5]_i_1__0 
       (.I0(io_apb_PWDATA[5]),
        .I1(\LCKR_reg[15]_0 [5]),
        .O(LCKR0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[6]_i_1__0 
       (.I0(io_apb_PWDATA[6]),
        .I1(\LCKR_reg[15]_0 [6]),
        .O(LCKR0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[7]_i_1__0 
       (.I0(io_apb_PWDATA[7]),
        .I1(\LCKR_reg[15]_0 [7]),
        .O(LCKR0[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[8]_i_1__0 
       (.I0(io_apb_PWDATA[8]),
        .I1(\LCKR_reg[15]_0 [8]),
        .O(LCKR0[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \LCKR[9]_i_1__0 
       (.I0(io_apb_PWDATA[9]),
        .I1(\LCKR_reg[15]_0 [9]),
        .O(LCKR0[9]));
  FDCE \LCKR_reg[0] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[0]),
        .Q(\LCKR_reg[15]_0 [0]));
  FDCE \LCKR_reg[10] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[10]),
        .Q(\LCKR_reg[15]_0 [10]));
  FDCE \LCKR_reg[11] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[11]),
        .Q(\LCKR_reg[15]_0 [11]));
  FDCE \LCKR_reg[12] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[12]),
        .Q(\LCKR_reg[15]_0 [12]));
  FDCE \LCKR_reg[13] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[13]),
        .Q(\LCKR_reg[15]_0 [13]));
  FDCE \LCKR_reg[14] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[14]),
        .Q(\LCKR_reg[15]_0 [14]));
  FDCE \LCKR_reg[15] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[15]),
        .Q(\LCKR_reg[15]_0 [15]));
  FDCE \LCKR_reg[1] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[1]),
        .Q(\LCKR_reg[15]_0 [1]));
  FDCE \LCKR_reg[2] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[2]),
        .Q(\LCKR_reg[15]_0 [2]));
  FDCE \LCKR_reg[3] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[3]),
        .Q(\LCKR_reg[15]_0 [3]));
  FDCE \LCKR_reg[4] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[4]),
        .Q(\LCKR_reg[15]_0 [4]));
  FDCE \LCKR_reg[5] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[5]),
        .Q(\LCKR_reg[15]_0 [5]));
  FDCE \LCKR_reg[6] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[6]),
        .Q(\LCKR_reg[15]_0 [6]));
  FDCE \LCKR_reg[7] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[7]),
        .Q(\LCKR_reg[15]_0 [7]));
  FDCE \LCKR_reg[8] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[8]),
        .Q(\LCKR_reg[15]_0 [8]));
  FDCE \LCKR_reg[9] 
       (.C(clk),
        .CE(\LCKR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(LCKR0[9]),
        .Q(\LCKR_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[0]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[0]),
        .I2(io_apb_PWDATA[0]),
        .I3(io_apb_PWDATA[16]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[0]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[10]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[10]),
        .I2(io_apb_PWDATA[10]),
        .I3(io_apb_PWDATA[26]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[10]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[11]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[11]),
        .I2(io_apb_PWDATA[11]),
        .I3(io_apb_PWDATA[27]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[11]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[12]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [4]),
        .I2(io_apb_PWDATA[12]),
        .I3(io_apb_PWDATA[28]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[12]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[13]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [5]),
        .I2(io_apb_PWDATA[13]),
        .I3(io_apb_PWDATA[29]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[13]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[14]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[14]),
        .I2(io_apb_PWDATA[14]),
        .I3(io_apb_PWDATA[30]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[14]));
  LUT6 #(
    .INIT(64'h0010000010001000)) 
    \ODR[15]_i_1__0 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\ODR[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[15]_i_2 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[15]),
        .I2(io_apb_PWDATA[15]),
        .I3(io_apb_PWDATA[31]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[15]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[1]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[1]),
        .I2(io_apb_PWDATA[1]),
        .I3(io_apb_PWDATA[17]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[1]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[2]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[2]),
        .I2(io_apb_PWDATA[2]),
        .I3(io_apb_PWDATA[18]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[2]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[3]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[3]),
        .I2(io_apb_PWDATA[3]),
        .I3(io_apb_PWDATA[19]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[3]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[4]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [0]),
        .I2(io_apb_PWDATA[4]),
        .I3(io_apb_PWDATA[20]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[4]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[5]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[5]),
        .I2(io_apb_PWDATA[5]),
        .I3(io_apb_PWDATA[21]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[5]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[6]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [1]),
        .I2(io_apb_PWDATA[6]),
        .I3(io_apb_PWDATA[22]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[6]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[7]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(p_1_in[7]),
        .I2(io_apb_PWDATA[7]),
        .I3(io_apb_PWDATA[23]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[7]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[8]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [2]),
        .I2(io_apb_PWDATA[8]),
        .I3(io_apb_PWDATA[24]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[8]));
  LUT5 #(
    .INIT(32'hA4A4A0F4)) 
    \ODR[9]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(\ODR_reg[13]_0 [3]),
        .I2(io_apb_PWDATA[9]),
        .I3(io_apb_PWDATA[25]),
        .I4(io_apb_PADDR[2]),
        .O(ODR[9]));
  FDCE \ODR_reg[0] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[0]),
        .Q(p_1_in[0]));
  FDCE \ODR_reg[10] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[10]),
        .Q(p_1_in[10]));
  FDCE \ODR_reg[11] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[11]),
        .Q(p_1_in[11]));
  FDCE \ODR_reg[12] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[12]),
        .Q(\ODR_reg[13]_0 [4]));
  FDCE \ODR_reg[13] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[13]),
        .Q(\ODR_reg[13]_0 [5]));
  FDCE \ODR_reg[14] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[14]),
        .Q(p_1_in[14]));
  FDCE \ODR_reg[15] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[15]),
        .Q(p_1_in[15]));
  FDCE \ODR_reg[1] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[1]),
        .Q(p_1_in[1]));
  FDCE \ODR_reg[2] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[2]),
        .Q(p_1_in[2]));
  FDCE \ODR_reg[3] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[3]),
        .Q(p_1_in[3]));
  FDCE \ODR_reg[4] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[4]),
        .Q(\ODR_reg[13]_0 [0]));
  FDCE \ODR_reg[5] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[5]),
        .Q(p_1_in[5]));
  FDCE \ODR_reg[6] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[6]),
        .Q(\ODR_reg[13]_0 [1]));
  FDCE \ODR_reg[7] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[7]),
        .Q(p_1_in[7]));
  FDCE \ODR_reg[8] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[8]),
        .Q(\ODR_reg[13]_0 [2]));
  FDCE \ODR_reg[9] 
       (.C(clk),
        .CE(\ODR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(ODR[9]),
        .Q(\ODR_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_28 
       (.I0(\CRH_reg_n_0_[0] ),
        .I1(p_1_in[0]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[0] ),
        .I5(io_gpio_read_buffercc_io_dataOut[0]),
        .O(\CRH_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_38 
       (.I0(gpioCfg_10_cnf[0]),
        .I1(p_1_in[10]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_2_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[10]),
        .O(\CRH_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_35 
       (.I0(gpioCfg_10_cnf[1]),
        .I1(p_1_in[11]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_2_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[11]),
        .O(\CRH_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_30 
       (.I0(\CRH_reg_n_0_[12] ),
        .I1(\ODR_reg[13]_0 [4]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[12] ),
        .I5(io_gpio_read_buffercc_io_dataOut[12]),
        .O(\CRH_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_30 
       (.I0(\CRH_reg_n_0_[13] ),
        .I1(\ODR_reg[13]_0 [5]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[13] ),
        .I5(io_gpio_read_buffercc_io_dataOut[13]),
        .O(\CRH_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_30 
       (.I0(gpioCfg_11_cnf[0]),
        .I1(p_1_in[14]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_3_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[14]),
        .O(\CRH_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_42 
       (.I0(gpioCfg_11_cnf[1]),
        .I1(p_1_in[15]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_3_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[15]),
        .O(\CRH_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[16]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[16]_0 ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[16] ),
        .I3(\CRH_reg_n_0_[16] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[17]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[17] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[17] ),
        .I3(\CRH_reg_n_0_[17] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[18]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[18] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_4_cnf),
        .I3(gpioCfg_12_cnf),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[19]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[19] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg[27]_0 [0]),
        .I3(Q[2]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_29 
       (.I0(\CRH_reg_n_0_[1] ),
        .I1(p_1_in[1]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[1] ),
        .I5(io_gpio_read_buffercc_io_dataOut[1]),
        .O(\CRH_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[20]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[20] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[20] ),
        .I3(\CRH_reg_n_0_[20] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[21]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[21] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[21] ),
        .I3(\CRH_reg_n_0_[21] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[22]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[22] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_5_cnf[0]),
        .I3(gpioCfg_13_cnf),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[23]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[23] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_5_cnf[1]),
        .I3(Q[3]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[24]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[24] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[24] ),
        .I3(\CRH_reg_n_0_[24] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[25]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[25] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[25] ),
        .I3(\CRH_reg_n_0_[25] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[26]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[26] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_6_cnf),
        .I3(gpioCfg_14_cnf[0]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[27]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[27] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg[27]_0 [1]),
        .I3(gpioCfg_14_cnf[1]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[27]_1 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[28]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[28] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[28] ),
        .I3(\CRH_reg_n_0_[28] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[29]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[29] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(\CRL_reg_n_0_[29] ),
        .I3(\CRH_reg_n_0_[29] ),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_28 
       (.I0(gpioCfg_8_cnf),
        .I1(p_1_in[2]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_0_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[2]),
        .O(\CRH_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[30]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[30] ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_7_cnf[0]),
        .I3(gpioCfg_15_cnf[0]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h0000000077557575)) 
    \io_apb_PRDATA[31]_INST_0_i_1 
       (.I0(\io_apb_PRDATA[31]_0 ),
        .I1(\io_apb_PRDATA[16]_1 ),
        .I2(gpioCfg_7_cnf[1]),
        .I3(gpioCfg_15_cnf[1]),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31] ),
        .O(\CRL_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_28 
       (.I0(Q[0]),
        .I1(p_1_in[3]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_0_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[3]),
        .O(\CRH_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_28 
       (.I0(\CRH_reg_n_0_[4] ),
        .I1(\ODR_reg[13]_0 [0]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[4] ),
        .I5(io_gpio_read_buffercc_io_dataOut[4]),
        .O(\CRH_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_28 
       (.I0(\CRH_reg_n_0_[5] ),
        .I1(p_1_in[5]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[5] ),
        .I5(io_gpio_read_buffercc_io_dataOut[5]),
        .O(\CRH_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_28 
       (.I0(gpioCfg_9_cnf),
        .I1(\ODR_reg[13]_0 [1]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_1_cnf[0]),
        .I5(io_gpio_read_buffercc_io_dataOut[6]),
        .O(\CRH_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_28 
       (.I0(Q[1]),
        .I1(p_1_in[7]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(gpioCfg_1_cnf[1]),
        .I5(io_gpio_read_buffercc_io_dataOut[7]),
        .O(\CRH_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_31 
       (.I0(\CRH_reg_n_0_[8] ),
        .I1(\ODR_reg[13]_0 [2]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[8] ),
        .I5(io_gpio_read_buffercc_io_dataOut[8]),
        .O(\CRH_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_34 
       (.I0(\CRH_reg_n_0_[9] ),
        .I1(\ODR_reg[13]_0 [3]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_27 ),
        .I3(\io_apb_PRDATA[16] ),
        .I4(\CRL_reg_n_0_[9] ),
        .I5(io_gpio_read_buffercc_io_dataOut[9]),
        .O(\CRH_reg[9]_0 ));
  sys_Apb3Periph_0_0_BufferCC io_gpio_read_buffercc
       (.clk(clk),
        .io_dataIn(io_gpio_read),
        .io_dataOut(io_gpio_read_buffercc_io_dataOut),
        .reset(reset));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[16]_INST_0 
       (.I0(uartCtrl_io_uarts_0_txd),
        .I1(gpioCfg_0_cnf[1]),
        .I2(p_1_in[0]),
        .I3(gpioCfg_0_cnf[0]),
        .I4(\CRL_reg_n_0_[0] ),
        .I5(\CRL_reg_n_0_[1] ),
        .O(io_gpio_writeEnable[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[17]_INST_0 
       (.I0(\CRL_reg_n_0_[4] ),
        .I1(\CRL_reg_n_0_[5] ),
        .I2(gpioCfg_1_cnf[0]),
        .I3(gpioCfg_1_cnf[1]),
        .I4(p_1_in[1]),
        .O(io_gpio_writeEnable[1]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[18]_INST_0 
       (.I0(uartCtrl_io_uarts_1_txd),
        .I1(gpioCfg_2_cnf[1]),
        .I2(p_1_in[2]),
        .I3(gpioCfg_2_cnf[0]),
        .I4(\CRL_reg_n_0_[8] ),
        .I5(\CRL_reg_n_0_[9] ),
        .O(io_gpio_writeEnable[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[19]_INST_0 
       (.I0(\CRL_reg_n_0_[12] ),
        .I1(\CRL_reg_n_0_[13] ),
        .I2(gpioCfg_3_cnf[0]),
        .I3(gpioCfg_3_cnf[1]),
        .I4(p_1_in[3]),
        .O(io_gpio_writeEnable[3]));
  LUT4 #(
    .INIT(16'h7770)) 
    \io_gpio_writeEnable[20]_INST_0 
       (.I0(\io_gpio_writeEnable[29] [0]),
        .I1(gpioCfg_4_cnf),
        .I2(\CRL_reg_n_0_[16] ),
        .I3(\CRL_reg_n_0_[17] ),
        .O(io_gpio_writeEnable[4]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[21]_INST_0 
       (.I0(i2cCtrl_io_i2cs_0_scl),
        .I1(gpioCfg_5_cnf[1]),
        .I2(p_1_in[5]),
        .I3(gpioCfg_5_cnf[0]),
        .I4(\CRL_reg_n_0_[20] ),
        .I5(\CRL_reg_n_0_[21] ),
        .O(io_gpio_writeEnable[5]));
  LUT4 #(
    .INIT(16'h7770)) 
    \io_gpio_writeEnable[22]_INST_0 
       (.I0(\io_gpio_writeEnable[29] [1]),
        .I1(gpioCfg_6_cnf),
        .I2(\CRL_reg_n_0_[24] ),
        .I3(\CRL_reg_n_0_[25] ),
        .O(io_gpio_writeEnable[6]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[23]_INST_0 
       (.I0(i2cCtrl_io_i2cs_1_scl),
        .I1(gpioCfg_7_cnf[1]),
        .I2(p_1_in[7]),
        .I3(gpioCfg_7_cnf[0]),
        .I4(\CRL_reg_n_0_[28] ),
        .I5(\CRL_reg_n_0_[29] ),
        .O(io_gpio_writeEnable[7]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[24]_INST_0 
       (.I0(spiCtrl_io_spis_0_sclk),
        .I1(Q[0]),
        .I2(\ODR_reg[13]_0 [2]),
        .I3(gpioCfg_8_cnf),
        .I4(\CRH_reg_n_0_[0] ),
        .I5(\CRH_reg_n_0_[1] ),
        .O(io_gpio_writeEnable[8]));
  LUT4 #(
    .INIT(16'h7770)) 
    \io_gpio_writeEnable[25]_INST_0 
       (.I0(\io_gpio_writeEnable[29] [2]),
        .I1(gpioCfg_9_cnf),
        .I2(\CRH_reg_n_0_[4] ),
        .I3(\CRH_reg_n_0_[5] ),
        .O(io_gpio_writeEnable[9]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[26]_INST_0 
       (.I0(spiCtrl_io_spis_0_mosi),
        .I1(gpioCfg_10_cnf[1]),
        .I2(p_1_in[10]),
        .I3(gpioCfg_10_cnf[0]),
        .I4(\CRH_reg_n_0_[8] ),
        .I5(\CRH_reg_n_0_[9] ),
        .O(io_gpio_writeEnable[10]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[27]_INST_0 
       (.I0(\CRH_reg_n_0_[12] ),
        .I1(\CRH_reg_n_0_[13] ),
        .I2(gpioCfg_11_cnf[0]),
        .I3(gpioCfg_11_cnf[1]),
        .I4(p_1_in[11]),
        .O(io_gpio_writeEnable[11]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[28]_INST_0 
       (.I0(spiCtrl_io_spis_0_sclk),
        .I1(Q[2]),
        .I2(\ODR_reg[13]_0 [4]),
        .I3(gpioCfg_12_cnf),
        .I4(\CRH_reg_n_0_[16] ),
        .I5(\CRH_reg_n_0_[17] ),
        .O(io_gpio_writeEnable[12]));
  LUT4 #(
    .INIT(16'h7770)) 
    \io_gpio_writeEnable[29]_INST_0 
       (.I0(\io_gpio_writeEnable[29] [3]),
        .I1(gpioCfg_13_cnf),
        .I2(\CRH_reg_n_0_[20] ),
        .I3(\CRH_reg_n_0_[21] ),
        .O(io_gpio_writeEnable[13]));
  LUT6 #(
    .INIT(64'h47FF47FF47FF0000)) 
    \io_gpio_writeEnable[30]_INST_0 
       (.I0(spiCtrl_io_spis_1_mosi),
        .I1(gpioCfg_14_cnf[1]),
        .I2(p_1_in[14]),
        .I3(gpioCfg_14_cnf[0]),
        .I4(\CRH_reg_n_0_[24] ),
        .I5(\CRH_reg_n_0_[25] ),
        .O(io_gpio_writeEnable[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hEE0EEEEE)) 
    \io_gpio_writeEnable[31]_INST_0 
       (.I0(\CRH_reg_n_0_[28] ),
        .I1(\CRH_reg_n_0_[29] ),
        .I2(gpioCfg_15_cnf[0]),
        .I3(gpioCfg_15_cnf[1]),
        .I4(p_1_in[15]),
        .O(io_gpio_writeEnable[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[16]_INST_0 
       (.I0(uartCtrl_io_uarts_0_txd),
        .I1(gpioCfg_0_cnf[1]),
        .I2(p_1_in[0]),
        .O(io_gpio_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[17]_INST_0 
       (.I0(p_1_in[1]),
        .I1(gpioCfg_1_cnf[1]),
        .O(io_gpio_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[18]_INST_0 
       (.I0(uartCtrl_io_uarts_1_txd),
        .I1(gpioCfg_2_cnf[1]),
        .I2(p_1_in[2]),
        .O(io_gpio_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[19]_INST_0 
       (.I0(p_1_in[3]),
        .I1(gpioCfg_3_cnf[1]),
        .O(io_gpio_write[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[21]_INST_0 
       (.I0(i2cCtrl_io_i2cs_0_scl),
        .I1(gpioCfg_5_cnf[1]),
        .I2(p_1_in[5]),
        .O(io_gpio_write[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[23]_INST_0 
       (.I0(i2cCtrl_io_i2cs_1_scl),
        .I1(gpioCfg_7_cnf[1]),
        .I2(p_1_in[7]),
        .O(io_gpio_write[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[26]_INST_0 
       (.I0(spiCtrl_io_spis_0_mosi),
        .I1(gpioCfg_10_cnf[1]),
        .I2(p_1_in[10]),
        .O(io_gpio_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[27]_INST_0 
       (.I0(p_1_in[11]),
        .I1(gpioCfg_11_cnf[1]),
        .O(io_gpio_write[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[30]_INST_0 
       (.I0(spiCtrl_io_spis_1_mosi),
        .I1(gpioCfg_14_cnf[1]),
        .I2(p_1_in[14]),
        .O(io_gpio_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \io_gpio_write[31]_INST_0 
       (.I0(p_1_in[15]),
        .I1(gpioCfg_15_cnf[1]),
        .O(io_gpio_write[9]));
endmodule

module sys_Apb3Periph_0_0_Apb3I2c
   (io_gpio_write,
    \clockCounter_reg[11]_0 ,
    io_apb_PADDR_4_sp_1,
    \logic_ram_spinal_port1_reg[6] ,
    \logic_ram_spinal_port1_reg[0] ,
    \SR2_reg[1]_0 ,
    \logic_ram_spinal_port1_reg[2] ,
    \logic_ram_spinal_port1_reg[4] ,
    \logic_ram_spinal_port1_reg[7] ,
    io_apb_PADDR_1_sp_1,
    \logic_ram_spinal_port1_reg[3] ,
    \logic_ram_spinal_port1_reg[5] ,
    \logic_ram_spinal_port1_reg[8] ,
    \logic_ram_spinal_port1_reg[9] ,
    \logic_ram_spinal_port1_reg[11] ,
    \logic_ram_spinal_port1_reg[12] ,
    \logic_ram_spinal_port1_reg[13] ,
    \logic_ram_spinal_port1_reg[14] ,
    \logic_ram_spinal_port1_reg[15] ,
    \TRISE_reg[15]_0 ,
    \TRISE_reg[1]_0 ,
    io_interrupt,
    clk,
    reset,
    \io_gpio_write[20] ,
    Q,
    io_gpio_read,
    io_apb_PWDATA,
    io_apb_PADDR,
    \io_apb_PRDATA[6]_INST_0_i_8 ,
    \io_apb_PRDATA[1]_INST_0_i_8 ,
    selIndex,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PRDATA[10]_INST_0_i_22 ,
    \CCR_reg[0]_0 ,
    \io_apb_PRDATA[15]_INST_0_i_26 ,
    \io_apb_PRDATA[15]_INST_0_i_26_0 ,
    \TRISE_reg[0]_0 ,
    \OAR1_reg[0]_0 ,
    \CR2_reg[0]_0 ,
    \CR1_reg[0]_0 ,
    \io_apb_PRDATA[0]_INST_0_i_22 ,
    \io_interrupt[4] ,
    \io_interrupt[4]_0 );
  output [0:0]io_gpio_write;
  output \clockCounter_reg[11]_0 ;
  output io_apb_PADDR_4_sp_1;
  output \logic_ram_spinal_port1_reg[6] ;
  output \logic_ram_spinal_port1_reg[0] ;
  output \SR2_reg[1]_0 ;
  output \logic_ram_spinal_port1_reg[2] ;
  output \logic_ram_spinal_port1_reg[4] ;
  output \logic_ram_spinal_port1_reg[7] ;
  output io_apb_PADDR_1_sp_1;
  output \logic_ram_spinal_port1_reg[3] ;
  output \logic_ram_spinal_port1_reg[5] ;
  output \logic_ram_spinal_port1_reg[8] ;
  output \logic_ram_spinal_port1_reg[9] ;
  output \logic_ram_spinal_port1_reg[11] ;
  output \logic_ram_spinal_port1_reg[12] ;
  output \logic_ram_spinal_port1_reg[13] ;
  output \logic_ram_spinal_port1_reg[14] ;
  output \logic_ram_spinal_port1_reg[15] ;
  output [8:0]\TRISE_reg[15]_0 ;
  output \TRISE_reg[1]_0 ;
  output [0:0]io_interrupt;
  input clk;
  input reset;
  input [0:0]\io_gpio_write[20] ;
  input [0:0]Q;
  input [0:0]io_gpio_read;
  input [15:0]io_apb_PWDATA;
  input [6:0]io_apb_PADDR;
  input \io_apb_PRDATA[6]_INST_0_i_8 ;
  input \io_apb_PRDATA[1]_INST_0_i_8 ;
  input selIndex;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \io_apb_PRDATA[10]_INST_0_i_22 ;
  input \CCR_reg[0]_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_26 ;
  input [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  input \TRISE_reg[0]_0 ;
  input \OAR1_reg[0]_0 ;
  input \CR2_reg[0]_0 ;
  input \CR1_reg[0]_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_22 ;
  input \io_interrupt[4] ;
  input \io_interrupt[4]_0 ;

  wire ADDMODE;
  wire ADDR;
  wire AF;
  wire BTF;
  wire [15:0]CCR;
  wire CCR_3;
  wire \CCR_reg[0]_0 ;
  wire CR1;
  wire \CR1_reg[0]_0 ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[4] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[7] ;
  wire \CR1_reg_n_0_[8] ;
  wire [15:11]CR2;
  wire CR2_5;
  wire \CR2_reg[0]_0 ;
  wire \FSM_sequential_i2cState[0]_i_2_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_2_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_4_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_5_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_6_n_0 ;
  wire [14:10]OAR1;
  wire OAR1_4;
  wire \OAR1_reg[0]_0 ;
  wire \OAR1_reg_n_0_[0] ;
  wire \OAR1_reg_n_0_[1] ;
  wire \OAR1_reg_n_0_[2] ;
  wire \OAR1_reg_n_0_[3] ;
  wire \OAR1_reg_n_0_[4] ;
  wire \OAR1_reg_n_0_[5] ;
  wire \OAR1_reg_n_0_[6] ;
  wire \OAR1_reg_n_0_[7] ;
  wire \OAR1_reg_n_0_[8] ;
  wire \OAR1_reg_n_0_[9] ;
  wire [15:0]OAR2;
  wire OAR2_2;
  wire [0:0]Q;
  wire RXNE;
  wire [0:0]SR13_in;
  wire \SR1[0]_i_1_n_0 ;
  wire \SR1[10]_i_1_n_0 ;
  wire \SR1[1]_i_1_n_0 ;
  wire \SR1[1]_i_2_n_0 ;
  wire \SR1[1]_i_4_n_0 ;
  wire \SR1[2]_i_1_n_0 ;
  wire \SR1[4]_i_1_n_0 ;
  wire \SR1_reg_n_0_[0] ;
  wire [1:1]SR2;
  wire \SR2[1]_i_1_n_0 ;
  wire \SR2_reg[1]_0 ;
  wire STOP;
  wire STOPF;
  wire [10:0]TRISE;
  wire TRISE_1;
  wire \TRISE_reg[0]_0 ;
  wire [8:0]\TRISE_reg[15]_0 ;
  wire \TRISE_reg[1]_0 ;
  wire TXE;
  wire bitCounter;
  wire \bitCounter[0]_i_1_n_0 ;
  wire \bitCounter[1]_i_1_n_0 ;
  wire \bitCounter[2]_i_1_n_0 ;
  wire \bitCounter[3]_i_2_n_0 ;
  wire \bitCounter[3]_i_3_n_0 ;
  wire \bitCounter[3]_i_4_n_0 ;
  wire \bitCounter[3]_i_5_n_0 ;
  wire \bitCounter_reg_n_0_[0] ;
  wire \bitCounter_reg_n_0_[1] ;
  wire \bitCounter_reg_n_0_[2] ;
  wire \bitCounter_reg_n_0_[3] ;
  wire clk;
  wire \clockCounter[0]_i_2_n_0 ;
  wire \clockCounter[0]_i_3_n_0 ;
  wire \clockCounter[0]_i_4_n_0 ;
  wire \clockCounter[0]_i_5_n_0 ;
  wire \clockCounter[0]_i_6_n_0 ;
  wire \clockCounter[0]_i_7_n_0 ;
  wire \clockCounter[0]_i_8_n_0 ;
  wire \clockCounter[0]_i_9_n_0 ;
  wire \clockCounter[4]_i_2_n_0 ;
  wire \clockCounter[4]_i_3_n_0 ;
  wire \clockCounter[4]_i_4_n_0 ;
  wire \clockCounter[4]_i_5_n_0 ;
  wire \clockCounter[4]_i_6_n_0 ;
  wire \clockCounter[4]_i_7_n_0 ;
  wire \clockCounter[4]_i_8_n_0 ;
  wire \clockCounter[4]_i_9_n_0 ;
  wire \clockCounter[8]_i_2_n_0 ;
  wire \clockCounter[8]_i_3_n_0 ;
  wire \clockCounter[8]_i_4_n_0 ;
  wire \clockCounter[8]_i_5_n_0 ;
  wire \clockCounter[8]_i_6_n_0 ;
  wire \clockCounter[8]_i_7_n_0 ;
  wire \clockCounter[8]_i_8_n_0 ;
  wire [11:0]clockCounter_reg;
  wire \clockCounter_reg[0]_i_1_n_0 ;
  wire \clockCounter_reg[0]_i_1_n_1 ;
  wire \clockCounter_reg[0]_i_1_n_2 ;
  wire \clockCounter_reg[0]_i_1_n_3 ;
  wire \clockCounter_reg[0]_i_1_n_4 ;
  wire \clockCounter_reg[0]_i_1_n_5 ;
  wire \clockCounter_reg[0]_i_1_n_6 ;
  wire \clockCounter_reg[0]_i_1_n_7 ;
  wire \clockCounter_reg[11]_0 ;
  wire \clockCounter_reg[4]_i_1_n_0 ;
  wire \clockCounter_reg[4]_i_1_n_1 ;
  wire \clockCounter_reg[4]_i_1_n_2 ;
  wire \clockCounter_reg[4]_i_1_n_3 ;
  wire \clockCounter_reg[4]_i_1_n_4 ;
  wire \clockCounter_reg[4]_i_1_n_5 ;
  wire \clockCounter_reg[4]_i_1_n_6 ;
  wire \clockCounter_reg[4]_i_1_n_7 ;
  wire \clockCounter_reg[8]_i_1_n_1 ;
  wire \clockCounter_reg[8]_i_1_n_2 ;
  wire \clockCounter_reg[8]_i_1_n_3 ;
  wire \clockCounter_reg[8]_i_1_n_4 ;
  wire \clockCounter_reg[8]_i_1_n_5 ;
  wire \clockCounter_reg[8]_i_1_n_6 ;
  wire \clockCounter_reg[8]_i_1_n_7 ;
  wire ctrl_doWrite__0;
  wire [2:0]i2cState__0;
  wire [6:0]io_apb_PADDR;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_22 ;
  wire \io_apb_PRDATA[0]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_22 ;
  wire \io_apb_PRDATA[10]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_26 ;
  wire [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8 ;
  wire \io_apb_PRDATA[2]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8 ;
  wire \io_apb_PRDATA[7]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_32_n_0 ;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_gpio_read;
  wire [0:0]io_gpio_write;
  wire [0:0]\io_gpio_write[20] ;
  wire \io_gpio_write[20]_INST_0_i_10_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_11_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_12_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_13_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_14_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_15_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_16_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_17_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_2_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_3_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_5_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_6_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_7_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_8_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_9_n_0 ;
  wire [0:0]io_interrupt;
  wire \io_interrupt[4] ;
  wire \io_interrupt[4]_0 ;
  wire \io_interrupt[4]_INST_0_i_1_n_0 ;
  wire \io_interrupt[4]_INST_0_i_2_n_0 ;
  wire [15:0]logic_ram_spinal_port1;
  wire \logic_ram_spinal_port1_reg[0] ;
  wire \logic_ram_spinal_port1_reg[11] ;
  wire \logic_ram_spinal_port1_reg[12] ;
  wire \logic_ram_spinal_port1_reg[13] ;
  wire \logic_ram_spinal_port1_reg[14] ;
  wire \logic_ram_spinal_port1_reg[15] ;
  wire \logic_ram_spinal_port1_reg[2] ;
  wire \logic_ram_spinal_port1_reg[3] ;
  wire \logic_ram_spinal_port1_reg[4] ;
  wire \logic_ram_spinal_port1_reg[5] ;
  wire \logic_ram_spinal_port1_reg[6] ;
  wire \logic_ram_spinal_port1_reg[7] ;
  wire \logic_ram_spinal_port1_reg[8] ;
  wire \logic_ram_spinal_port1_reg[9] ;
  wire [1:1]p_1_out;
  wire [10:0]p_6_in;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire [15:0]rxShiftReg;
  wire rxShiftReg_0;
  wire sel;
  wire selIndex;
  wire txFifo_io_pop_ready;
  wire txFifo_n_4;
  wire txFifo_n_5;
  wire txFifo_n_6;
  wire \txShiftReg_reg_n_0_[0] ;
  wire \txShiftReg_reg_n_0_[10] ;
  wire \txShiftReg_reg_n_0_[11] ;
  wire \txShiftReg_reg_n_0_[12] ;
  wire \txShiftReg_reg_n_0_[13] ;
  wire \txShiftReg_reg_n_0_[14] ;
  wire \txShiftReg_reg_n_0_[15] ;
  wire \txShiftReg_reg_n_0_[1] ;
  wire \txShiftReg_reg_n_0_[2] ;
  wire \txShiftReg_reg_n_0_[3] ;
  wire \txShiftReg_reg_n_0_[4] ;
  wire \txShiftReg_reg_n_0_[5] ;
  wire \txShiftReg_reg_n_0_[6] ;
  wire \txShiftReg_reg_n_0_[7] ;
  wire \txShiftReg_reg_n_0_[8] ;
  wire \txShiftReg_reg_n_0_[9] ;
  wire when_apb3i2c_l158__1;
  wire when_apb3i2c_l162;
  wire when_apb3i2c_l171__2;
  wire when_apb3i2c_l175;
  wire [3:3]\NLW_clockCounter_reg[8]_i_1_CO_UNCONNECTED ;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CCR[15]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(\CCR_reg[0]_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(CCR_3));
  FDCE \CCR_reg[0] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(CCR[0]));
  FDCE \CCR_reg[10] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(CCR[10]));
  FDCE \CCR_reg[11] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CCR[11]));
  FDCE \CCR_reg[12] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CCR[12]));
  FDCE \CCR_reg[13] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CCR[13]));
  FDCE \CCR_reg[14] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CCR[14]));
  FDCE \CCR_reg[15] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CCR[15]));
  FDCE \CCR_reg[1] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(CCR[1]));
  FDCE \CCR_reg[2] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(CCR[2]));
  FDCE \CCR_reg[3] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(CCR[3]));
  FDCE \CCR_reg[4] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(CCR[4]));
  FDCE \CCR_reg[5] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(CCR[5]));
  FDCE \CCR_reg[6] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(CCR[6]));
  FDCE \CCR_reg[7] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(CCR[7]));
  FDCE \CCR_reg[8] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(CCR[8]));
  FDCE \CCR_reg[9] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(CCR[9]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \CR1[15]_i_1__3 
       (.I0(\CR1_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[1]),
        .O(CR1));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(sel));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR1_reg_n_0_[4] ));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR1_reg_n_0_[7] ));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(STOP));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \CR2[15]_i_1__3 
       (.I0(\CR2_reg[0]_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[5]),
        .I5(ctrl_doWrite__0),
        .O(CR2_5));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_6_in[0]));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_6_in[10]));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CR2[11]));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CR2[12]));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CR2[13]));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CR2[14]));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CR2[15]));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_6_in[1]));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_6_in[2]));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_6_in[3]));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_6_in[4]));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_6_in[5]));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_6_in[6]));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_6_in[7]));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_6_in[8]));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2_5),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_6_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h30F3005F)) 
    \FSM_sequential_i2cState[0]_i_2 
       (.I0(io_gpio_read),
        .I1(STOP),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(i2cState__0[2]),
        .O(\FSM_sequential_i2cState[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7C7CC0CC)) 
    \FSM_sequential_i2cState[2]_i_2 
       (.I0(STOP),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(io_gpio_read),
        .I4(i2cState__0[2]),
        .O(\FSM_sequential_i2cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000EEEEF0F0EEEE)) 
    \FSM_sequential_i2cState[2]_i_4 
       (.I0(\FSM_sequential_i2cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_i2cState[2]_i_6_n_0 ),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(when_apb3i2c_l175),
        .I4(i2cState__0[1]),
        .I5(i2cState__0[0]),
        .O(\FSM_sequential_i2cState[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_i2cState[2]_i_5 
       (.I0(\SR1[1]_i_4_n_0 ),
        .I1(ADDMODE),
        .I2(\bitCounter_reg_n_0_[3] ),
        .O(\FSM_sequential_i2cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_sequential_i2cState[2]_i_6 
       (.I0(ADDMODE),
        .I1(when_apb3i2c_l158__1),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(when_apb3i2c_l162),
        .I4(i2cState__0[0]),
        .I5(SR13_in),
        .O(\FSM_sequential_i2cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_i2cState[2]_i_7 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[3] ),
        .I2(\bitCounter_reg_n_0_[0] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .O(when_apb3i2c_l162));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_i2cState[2]_i_8 
       (.I0(\CR1_reg_n_0_[8] ),
        .I1(sel),
        .O(SR13_in));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_6),
        .Q(i2cState__0[0]));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_5),
        .Q(i2cState__0[1]));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_4),
        .Q(i2cState__0[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \OAR1[15]_i_1 
       (.I0(io_apb_PADDR[2]),
        .I1(ctrl_doWrite__0),
        .I2(\OAR1_reg[0]_0 ),
        .O(OAR1_4));
  FDCE \OAR1_reg[0] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\OAR1_reg_n_0_[0] ));
  FDCE \OAR1_reg[10] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(OAR1[10]));
  FDCE \OAR1_reg[11] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(OAR1[11]));
  FDCE \OAR1_reg[12] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(OAR1[12]));
  FDCE \OAR1_reg[13] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(OAR1[13]));
  FDCE \OAR1_reg[14] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(OAR1[14]));
  FDCE \OAR1_reg[15] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(ADDMODE));
  FDCE \OAR1_reg[1] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\OAR1_reg_n_0_[1] ));
  FDCE \OAR1_reg[2] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\OAR1_reg_n_0_[2] ));
  FDCE \OAR1_reg[3] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\OAR1_reg_n_0_[3] ));
  FDCE \OAR1_reg[4] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\OAR1_reg_n_0_[4] ));
  FDCE \OAR1_reg[5] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\OAR1_reg_n_0_[5] ));
  FDCE \OAR1_reg[6] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\OAR1_reg_n_0_[6] ));
  FDCE \OAR1_reg[7] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\OAR1_reg_n_0_[7] ));
  FDCE \OAR1_reg[8] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\OAR1_reg_n_0_[8] ));
  FDCE \OAR1_reg[9] 
       (.C(clk),
        .CE(OAR1_4),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\OAR1_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \OAR2[15]_i_1 
       (.I0(io_apb_PADDR[2]),
        .I1(ctrl_doWrite__0),
        .I2(\OAR1_reg[0]_0 ),
        .O(OAR2_2));
  FDCE \OAR2_reg[0] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(OAR2[0]));
  FDCE \OAR2_reg[10] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(OAR2[10]));
  FDCE \OAR2_reg[11] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(OAR2[11]));
  FDCE \OAR2_reg[12] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(OAR2[12]));
  FDCE \OAR2_reg[13] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(OAR2[13]));
  FDCE \OAR2_reg[14] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(OAR2[14]));
  FDCE \OAR2_reg[15] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(OAR2[15]));
  FDCE \OAR2_reg[1] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(OAR2[1]));
  FDCE \OAR2_reg[2] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(OAR2[2]));
  FDCE \OAR2_reg[3] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(OAR2[3]));
  FDCE \OAR2_reg[4] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(OAR2[4]));
  FDCE \OAR2_reg[5] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(OAR2[5]));
  FDCE \OAR2_reg[6] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(OAR2[6]));
  FDCE \OAR2_reg[7] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(OAR2[7]));
  FDCE \OAR2_reg[8] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(OAR2[8]));
  FDCE \OAR2_reg[9] 
       (.C(clk),
        .CE(OAR2_2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(OAR2[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \SR1[0]_i_1 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\CR1_reg_n_0_[8] ),
        .I4(sel),
        .I5(\SR1_reg_n_0_[0] ),
        .O(\SR1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \SR1[10]_i_1 
       (.I0(i2cState__0[0]),
        .I1(i2cState__0[1]),
        .I2(io_gpio_read),
        .I3(i2cState__0[2]),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(AF),
        .O(\SR1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \SR1[1]_i_1 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(\SR1[1]_i_2_n_0 ),
        .I4(p_1_out),
        .I5(ADDR),
        .O(\SR1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h10000800)) 
    \SR1[1]_i_2 
       (.I0(ADDMODE),
        .I1(\bitCounter_reg_n_0_[3] ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[0] ),
        .O(\SR1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \SR1[1]_i_3 
       (.I0(\SR1[1]_i_4_n_0 ),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[2]),
        .I3(when_apb3i2c_l171__2),
        .I4(ADDMODE),
        .I5(when_apb3i2c_l158__1),
        .O(p_1_out));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SR1[1]_i_4 
       (.I0(i2cState__0[0]),
        .I1(\clockCounter_reg[11]_0 ),
        .O(\SR1[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \SR1[1]_i_5 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .O(when_apb3i2c_l171__2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \SR1[1]_i_6 
       (.I0(\bitCounter_reg_n_0_[1] ),
        .I1(\bitCounter_reg_n_0_[2] ),
        .I2(\bitCounter_reg_n_0_[3] ),
        .O(when_apb3i2c_l158__1));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \SR1[2]_i_1 
       (.I0(i2cState__0[0]),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[2]),
        .I3(when_apb3i2c_l175),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(BTF),
        .O(\SR1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000080)) 
    \SR1[4]_i_1 
       (.I0(STOP),
        .I1(i2cState__0[2]),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(i2cState__0[1]),
        .I4(i2cState__0[0]),
        .I5(STOPF),
        .O(\SR1[4]_i_1_n_0 ));
  FDCE \SR1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[0]_i_1_n_0 ),
        .Q(\SR1_reg_n_0_[0] ));
  FDCE \SR1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[10]_i_1_n_0 ),
        .Q(AF));
  FDCE \SR1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[1]_i_1_n_0 ),
        .Q(ADDR));
  FDCE \SR1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[2]_i_1_n_0 ),
        .Q(BTF));
  FDCE \SR1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[4]_i_1_n_0 ),
        .Q(STOPF));
  FDCE \SR1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxFifo_io_pop_valid),
        .Q(RXNE));
  FDCE \SR1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_pop_ready),
        .Q(TXE));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \SR2[1]_i_1 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .O(\SR2[1]_i_1_n_0 ));
  FDCE \SR2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR2[1]_i_1_n_0 ),
        .Q(SR2));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \TRISE[15]_i_1 
       (.I0(\TRISE_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[5]),
        .O(TRISE_1));
  FDCE \TRISE_reg[0] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(TRISE[0]));
  FDCE \TRISE_reg[10] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(TRISE[10]));
  FDCE \TRISE_reg[11] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\TRISE_reg[15]_0 [4]));
  FDCE \TRISE_reg[12] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\TRISE_reg[15]_0 [5]));
  FDCE \TRISE_reg[13] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\TRISE_reg[15]_0 [6]));
  FDCE \TRISE_reg[14] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\TRISE_reg[15]_0 [7]));
  FDCE \TRISE_reg[15] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\TRISE_reg[15]_0 [8]));
  FDCE \TRISE_reg[1] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(TRISE[1]));
  FDCE \TRISE_reg[2] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(TRISE[2]));
  FDCE \TRISE_reg[3] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\TRISE_reg[15]_0 [0]));
  FDCE \TRISE_reg[4] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(TRISE[4]));
  FDCE \TRISE_reg[5] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\TRISE_reg[15]_0 [1]));
  FDCE \TRISE_reg[6] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(TRISE[6]));
  FDCE \TRISE_reg[7] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(TRISE[7]));
  FDCE \TRISE_reg[8] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\TRISE_reg[15]_0 [2]));
  FDCE \TRISE_reg[9] 
       (.C(clk),
        .CE(TRISE_1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\TRISE_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h33B0)) 
    \bitCounter[0]_i_1 
       (.I0(i2cState__0[2]),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(i2cState__0[0]),
        .I3(i2cState__0[1]),
        .O(\bitCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00F4F400)) 
    \bitCounter[1]_i_1 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\bitCounter_reg_n_0_[1] ),
        .O(\bitCounter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F4F4F4F4000000)) 
    \bitCounter[2]_i_1 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[0] ),
        .I5(\bitCounter_reg_n_0_[2] ),
        .O(\bitCounter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0DDD020202220)) 
    \bitCounter[3]_i_2 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter[3]_i_4_n_0 ),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(i2cState__0[2]),
        .I5(\bitCounter_reg_n_0_[3] ),
        .O(\bitCounter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0080800000808)) 
    \bitCounter[3]_i_3 
       (.I0(sel),
        .I1(\CR1_reg_n_0_[8] ),
        .I2(i2cState__0[1]),
        .I3(\bitCounter[3]_i_5_n_0 ),
        .I4(i2cState__0[0]),
        .I5(\clockCounter_reg[11]_0 ),
        .O(\bitCounter[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bitCounter[3]_i_4 
       (.I0(\bitCounter_reg_n_0_[0] ),
        .I1(\bitCounter_reg_n_0_[1] ),
        .O(\bitCounter[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h15FF00FF)) 
    \bitCounter[3]_i_5 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(ADDMODE),
        .O(\bitCounter[3]_i_5_n_0 ));
  FDCE \bitCounter_reg[0] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[0]_i_1_n_0 ),
        .Q(\bitCounter_reg_n_0_[0] ));
  FDCE \bitCounter_reg[1] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[1]_i_1_n_0 ),
        .Q(\bitCounter_reg_n_0_[1] ));
  FDCE \bitCounter_reg[2] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[2]_i_1_n_0 ),
        .Q(\bitCounter_reg_n_0_[2] ));
  FDCE \bitCounter_reg[3] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[3]_i_2_n_0 ),
        .Q(\bitCounter_reg_n_0_[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_2 
       (.I0(CCR[3]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[3]),
        .O(\clockCounter[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_3 
       (.I0(CCR[2]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[2]),
        .O(\clockCounter[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_4 
       (.I0(CCR[1]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[1]),
        .O(\clockCounter[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_5 
       (.I0(CCR[0]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[0]),
        .O(\clockCounter[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_6 
       (.I0(clockCounter_reg[3]),
        .I1(CCR[3]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_7 
       (.I0(clockCounter_reg[2]),
        .I1(CCR[2]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_8 
       (.I0(clockCounter_reg[1]),
        .I1(CCR[1]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_9 
       (.I0(clockCounter_reg[0]),
        .I1(CCR[0]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_2 
       (.I0(CCR[7]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[7]),
        .O(\clockCounter[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_3 
       (.I0(CCR[6]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[6]),
        .O(\clockCounter[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_4 
       (.I0(CCR[5]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[5]),
        .O(\clockCounter[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_5 
       (.I0(CCR[4]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[4]),
        .O(\clockCounter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_6 
       (.I0(clockCounter_reg[7]),
        .I1(CCR[7]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_7 
       (.I0(clockCounter_reg[6]),
        .I1(CCR[6]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_8 
       (.I0(clockCounter_reg[5]),
        .I1(CCR[5]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_9 
       (.I0(clockCounter_reg[4]),
        .I1(CCR[4]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_2 
       (.I0(CCR[10]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[10]),
        .O(\clockCounter[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_3 
       (.I0(CCR[9]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[9]),
        .O(\clockCounter[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_4 
       (.I0(CCR[8]),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[8]),
        .O(\clockCounter[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_5 
       (.I0(clockCounter_reg[11]),
        .I1(CCR[11]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_6 
       (.I0(clockCounter_reg[10]),
        .I1(CCR[10]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_7 
       (.I0(clockCounter_reg[9]),
        .I1(CCR[9]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_8 
       (.I0(clockCounter_reg[8]),
        .I1(CCR[8]),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_8_n_0 ));
  FDCE \clockCounter_reg[0] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1_n_7 ),
        .Q(clockCounter_reg[0]));
  CARRY4 \clockCounter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\clockCounter_reg[0]_i_1_n_0 ,\clockCounter_reg[0]_i_1_n_1 ,\clockCounter_reg[0]_i_1_n_2 ,\clockCounter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockCounter[0]_i_2_n_0 ,\clockCounter[0]_i_3_n_0 ,\clockCounter[0]_i_4_n_0 ,\clockCounter[0]_i_5_n_0 }),
        .O({\clockCounter_reg[0]_i_1_n_4 ,\clockCounter_reg[0]_i_1_n_5 ,\clockCounter_reg[0]_i_1_n_6 ,\clockCounter_reg[0]_i_1_n_7 }),
        .S({\clockCounter[0]_i_6_n_0 ,\clockCounter[0]_i_7_n_0 ,\clockCounter[0]_i_8_n_0 ,\clockCounter[0]_i_9_n_0 }));
  FDCE \clockCounter_reg[10] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1_n_5 ),
        .Q(clockCounter_reg[10]));
  FDCE \clockCounter_reg[11] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1_n_4 ),
        .Q(clockCounter_reg[11]));
  FDCE \clockCounter_reg[1] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1_n_6 ),
        .Q(clockCounter_reg[1]));
  FDCE \clockCounter_reg[2] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1_n_5 ),
        .Q(clockCounter_reg[2]));
  FDCE \clockCounter_reg[3] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1_n_4 ),
        .Q(clockCounter_reg[3]));
  FDCE \clockCounter_reg[4] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1_n_7 ),
        .Q(clockCounter_reg[4]));
  CARRY4 \clockCounter_reg[4]_i_1 
       (.CI(\clockCounter_reg[0]_i_1_n_0 ),
        .CO({\clockCounter_reg[4]_i_1_n_0 ,\clockCounter_reg[4]_i_1_n_1 ,\clockCounter_reg[4]_i_1_n_2 ,\clockCounter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockCounter[4]_i_2_n_0 ,\clockCounter[4]_i_3_n_0 ,\clockCounter[4]_i_4_n_0 ,\clockCounter[4]_i_5_n_0 }),
        .O({\clockCounter_reg[4]_i_1_n_4 ,\clockCounter_reg[4]_i_1_n_5 ,\clockCounter_reg[4]_i_1_n_6 ,\clockCounter_reg[4]_i_1_n_7 }),
        .S({\clockCounter[4]_i_6_n_0 ,\clockCounter[4]_i_7_n_0 ,\clockCounter[4]_i_8_n_0 ,\clockCounter[4]_i_9_n_0 }));
  FDCE \clockCounter_reg[5] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1_n_6 ),
        .Q(clockCounter_reg[5]));
  FDCE \clockCounter_reg[6] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1_n_5 ),
        .Q(clockCounter_reg[6]));
  FDCE \clockCounter_reg[7] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1_n_4 ),
        .Q(clockCounter_reg[7]));
  FDCE \clockCounter_reg[8] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1_n_7 ),
        .Q(clockCounter_reg[8]));
  CARRY4 \clockCounter_reg[8]_i_1 
       (.CI(\clockCounter_reg[4]_i_1_n_0 ),
        .CO({\NLW_clockCounter_reg[8]_i_1_CO_UNCONNECTED [3],\clockCounter_reg[8]_i_1_n_1 ,\clockCounter_reg[8]_i_1_n_2 ,\clockCounter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\clockCounter[8]_i_2_n_0 ,\clockCounter[8]_i_3_n_0 ,\clockCounter[8]_i_4_n_0 }),
        .O({\clockCounter_reg[8]_i_1_n_4 ,\clockCounter_reg[8]_i_1_n_5 ,\clockCounter_reg[8]_i_1_n_6 ,\clockCounter_reg[8]_i_1_n_7 }),
        .S({\clockCounter[8]_i_5_n_0 ,\clockCounter[8]_i_6_n_0 ,\clockCounter[8]_i_7_n_0 ,\clockCounter[8]_i_8_n_0 }));
  FDCE \clockCounter_reg[9] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1_n_6 ),
        .Q(clockCounter_reg[9]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[0]_INST_0_i_40 
       (.I0(TRISE[0]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_48_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \io_apb_PRDATA[0]_INST_0_i_41 
       (.I0(\SR1_reg_n_0_[0] ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[0]_INST_0_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \io_apb_PRDATA[0]_INST_0_i_42 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(CCR[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_48 
       (.I0(p_6_in[0]),
        .I1(OAR2[0]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(sel),
        .I5(\OAR1_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[10]_INST_0_i_23 
       (.I0(TRISE[10]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[10]_INST_0_i_36_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[10]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \io_apb_PRDATA[10]_INST_0_i_35 
       (.I0(RXNE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PADDR[6]),
        .I4(io_apb_decoder_io_output_PSEL),
        .I5(\io_apb_PRDATA[10]_INST_0_i_22 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_36 
       (.I0(p_6_in[10]),
        .I1(OAR2[10]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[10] ),
        .I5(OAR1[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_33 
       (.I0(CR2[11]),
        .I1(OAR2[11]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[11] ),
        .I5(OAR1[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_28 
       (.I0(CR2[12]),
        .I1(OAR2[12]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[12] ),
        .I5(OAR1[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_28 
       (.I0(CR2[13]),
        .I1(OAR2[13]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[13] ),
        .I5(OAR1[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_28 
       (.I0(CR2[14]),
        .I1(OAR2[14]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[14] ),
        .I5(OAR1[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_39 
       (.I0(CR2[15]),
        .I1(OAR2[15]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[15] ),
        .I5(ADDMODE),
        .O(\io_apb_PRDATA[15]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \io_apb_PRDATA[15]_INST_0_i_40 
       (.I0(RXNE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(\io_apb_PRDATA[15]_INST_0_i_26_0 ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_26 ),
        .I5(\io_apb_PRDATA[10]_INST_0_i_22 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[1]_INST_0_i_22 
       (.I0(TRISE[1]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_41_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\TRISE_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_41 
       (.I0(p_6_in[1]),
        .I1(OAR2[1]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[1] ),
        .I5(\OAR1_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \io_apb_PRDATA[1]_INST_0_i_42 
       (.I0(CCR[1]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(ADDR),
        .O(\io_apb_PRDATA[1]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[2]_INST_0_i_39 
       (.I0(TRISE[2]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[2]_INST_0_i_47_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[2]_INST_0_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \io_apb_PRDATA[2]_INST_0_i_40 
       (.I0(BTF),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[2]_INST_0_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \io_apb_PRDATA[2]_INST_0_i_41 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(CCR[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_47 
       (.I0(p_6_in[2]),
        .I1(OAR2[2]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[2] ),
        .I5(\OAR1_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_37 
       (.I0(p_6_in[3]),
        .I1(OAR2[3]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[3] ),
        .I5(\OAR1_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[4]_INST_0_i_38 
       (.I0(TRISE[4]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[4]_INST_0_i_46_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[4]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \io_apb_PRDATA[4]_INST_0_i_39 
       (.I0(STOPF),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[4]_INST_0_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \io_apb_PRDATA[4]_INST_0_i_40 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(CCR[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_46 
       (.I0(p_6_in[4]),
        .I1(OAR2[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[4] ),
        .I5(\OAR1_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_37 
       (.I0(p_6_in[5]),
        .I1(OAR2[5]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[5] ),
        .I5(\OAR1_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[6]_INST_0_i_38 
       (.I0(TRISE[6]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_47_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[6]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \io_apb_PRDATA[6]_INST_0_i_39 
       (.I0(CCR[6]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(RXNE),
        .O(\io_apb_PRDATA[6]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_47 
       (.I0(p_6_in[6]),
        .I1(OAR2[6]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[6] ),
        .I5(\OAR1_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[7]_INST_0_i_38 
       (.I0(TRISE[7]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_22 ),
        .I2(\io_apb_PRDATA[7]_INST_0_i_48_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[7]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \io_apb_PRDATA[7]_INST_0_i_39 
       (.I0(TXE),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[7]_INST_0_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \io_apb_PRDATA[7]_INST_0_i_40 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(CCR[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_48 
       (.I0(p_6_in[7]),
        .I1(OAR2[7]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[7] ),
        .I5(\OAR1_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_40 
       (.I0(p_6_in[8]),
        .I1(OAR2[8]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[8] ),
        .I5(\OAR1_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_32 
       (.I0(p_6_in[9]),
        .I1(OAR2[9]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(STOP),
        .I5(\OAR1_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \io_gpio_write[20]_INST_0_i_10 
       (.I0(\io_gpio_write[20]_INST_0_i_14_n_0 ),
        .I1(\io_gpio_write[20]_INST_0_i_15_n_0 ),
        .I2(\io_gpio_write[20]_INST_0_i_16_n_0 ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[2] ),
        .I5(\io_gpio_write[20]_INST_0_i_17_n_0 ),
        .O(\io_gpio_write[20]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[20]_INST_0_i_11 
       (.I0(\io_gpio_write[20]_INST_0_i_17_n_0 ),
        .I1(\io_gpio_write[20]_INST_0_i_16_n_0 ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\io_gpio_write[20]_INST_0_i_15_n_0 ),
        .I5(\io_gpio_write[20]_INST_0_i_14_n_0 ),
        .O(\io_gpio_write[20]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[20]_INST_0_i_12 
       (.I0(\txShiftReg_reg_n_0_[6] ),
        .I1(\txShiftReg_reg_n_0_[4] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[7] ),
        .I5(\txShiftReg_reg_n_0_[5] ),
        .O(\io_gpio_write[20]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[20]_INST_0_i_13 
       (.I0(\txShiftReg_reg_n_0_[14] ),
        .I1(\txShiftReg_reg_n_0_[12] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[15] ),
        .I5(\txShiftReg_reg_n_0_[13] ),
        .O(\io_gpio_write[20]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[20]_INST_0_i_14 
       (.I0(\OAR1_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[3] ),
        .O(\io_gpio_write[20]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[20]_INST_0_i_15 
       (.I0(\OAR1_reg_n_0_[6] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[7] ),
        .O(\io_gpio_write[20]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[20]_INST_0_i_16 
       (.I0(\OAR1_reg_n_0_[0] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[1] ),
        .O(\io_gpio_write[20]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[20]_INST_0_i_17 
       (.I0(\OAR1_reg_n_0_[4] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[5] ),
        .O(\io_gpio_write[20]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA0C000000000)) 
    \io_gpio_write[20]_INST_0_i_2 
       (.I0(\io_gpio_write[20]_INST_0_i_6_n_0 ),
        .I1(\io_gpio_write[20]_INST_0_i_7_n_0 ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(\io_gpio_write[20]_INST_0_i_8_n_0 ),
        .I5(i2cState__0[1]),
        .O(\io_gpio_write[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0AAF0FFF0F0CC)) 
    \io_gpio_write[20]_INST_0_i_3 
       (.I0(\bitCounter_reg_n_0_[0] ),
        .I1(\io_gpio_write[20]_INST_0_i_9_n_0 ),
        .I2(\io_gpio_write[20]_INST_0_i_10_n_0 ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(\bitCounter_reg_n_0_[2] ),
        .I5(\bitCounter_reg_n_0_[1] ),
        .O(\io_gpio_write[20]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \io_gpio_write[20]_INST_0_i_5 
       (.I0(\io_gpio_write[20]_INST_0_i_11_n_0 ),
        .I1(\bitCounter_reg_n_0_[1] ),
        .I2(\bitCounter_reg_n_0_[0] ),
        .I3(\bitCounter_reg_n_0_[2] ),
        .I4(\bitCounter_reg_n_0_[3] ),
        .O(\io_gpio_write[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[20]_INST_0_i_6 
       (.I0(\txShiftReg_reg_n_0_[10] ),
        .I1(\txShiftReg_reg_n_0_[8] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[11] ),
        .I5(\txShiftReg_reg_n_0_[9] ),
        .O(\io_gpio_write[20]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[20]_INST_0_i_7 
       (.I0(\txShiftReg_reg_n_0_[2] ),
        .I1(\txShiftReg_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[3] ),
        .I5(\txShiftReg_reg_n_0_[1] ),
        .O(\io_gpio_write[20]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3210FFFFFFFFFFFF)) 
    \io_gpio_write[20]_INST_0_i_8 
       (.I0(\bitCounter_reg_n_0_[3] ),
        .I1(\bitCounter_reg_n_0_[2] ),
        .I2(\io_gpio_write[20]_INST_0_i_12_n_0 ),
        .I3(\io_gpio_write[20]_INST_0_i_13_n_0 ),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(i2cState__0[2]),
        .O(\io_gpio_write[20]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[20]_INST_0_i_9 
       (.I0(\OAR1_reg_n_0_[8] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[9] ),
        .O(\io_gpio_write[20]_INST_0_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \io_interrupt[4]_INST_0 
       (.I0(\io_interrupt[4]_INST_0_i_1_n_0 ),
        .I1(\io_interrupt[4]_INST_0_i_2_n_0 ),
        .I2(\io_interrupt[4] ),
        .I3(\io_interrupt[4]_0 ),
        .O(io_interrupt));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \io_interrupt[4]_INST_0_i_1 
       (.I0(p_6_in[9]),
        .I1(\SR1_reg_n_0_[0] ),
        .I2(STOPF),
        .I3(BTF),
        .I4(ADDR),
        .O(\io_interrupt[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \io_interrupt[4]_INST_0_i_2 
       (.I0(p_6_in[8]),
        .I1(AF),
        .I2(RXNE),
        .I3(TXE),
        .I4(p_6_in[10]),
        .O(\io_interrupt[4]_INST_0_i_2_n_0 ));
  sys_Apb3Periph_0_0_StreamFifo_4_19 rxFifo
       (.AF(AF),
        .Q({CCR[15:8],CCR[5],CCR[3]}),
        .SR2(SR2),
        .\SR2_reg[1] (\SR2_reg[1]_0 ),
        .clk(clk),
        .clockCounter_reg(clockCounter_reg),
        .clockCounter_reg_11_sp_1(\clockCounter_reg[11]_0 ),
        .i2cState__0(i2cState__0),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_1_sp_1(io_apb_PADDR_1_sn_1),
        .io_apb_PADDR_4_sp_1(io_apb_PADDR_4_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_8 (\io_apb_PRDATA[0]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_8_0 (\io_apb_PRDATA[0]_INST_0_i_41_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_8_1 (\io_apb_PRDATA[0]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_3 (\io_apb_PRDATA[10]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_9_0 (\io_apb_PRDATA[10]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_9 (\io_apb_PRDATA[11]_INST_0_i_33_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_9 (\io_apb_PRDATA[12]_INST_0_i_28_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_9 (\io_apb_PRDATA[13]_INST_0_i_28_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_9 (\io_apb_PRDATA[14]_INST_0_i_28_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12 (\io_apb_PRDATA[15]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12_0 (\CCR_reg[0]_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12_1 (\io_apb_PRDATA[15]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_8 (\io_apb_PRDATA[1]_INST_0_i_8 ),
        .\io_apb_PRDATA[1]_INST_0_i_8_0 (\io_apb_PRDATA[1]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_8 (\io_apb_PRDATA[2]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_8_0 (\io_apb_PRDATA[2]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_8_1 (\io_apb_PRDATA[2]_INST_0_i_41_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_8 (\io_apb_PRDATA[3]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_8_0 (\io_apb_PRDATA[15]_INST_0_i_26 ),
        .\io_apb_PRDATA[4]_INST_0_i_8 (\io_apb_PRDATA[4]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_8_0 (\io_apb_PRDATA[4]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_8_1 (\io_apb_PRDATA[4]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_8 (\io_apb_PRDATA[5]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_8 (\io_apb_PRDATA[6]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_8_0 (\io_apb_PRDATA[6]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_8_1 (\io_apb_PRDATA[6]_INST_0_i_8 ),
        .\io_apb_PRDATA[7]_INST_0_i_8 (\io_apb_PRDATA[7]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_8_0 (\io_apb_PRDATA[7]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_8_1 (\io_apb_PRDATA[7]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_8 (\io_apb_PRDATA[8]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_9 (\io_apb_PRDATA[9]_INST_0_i_32_n_0 ),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .\logic_pop_sync_popReg_reg[0]_0 (RXNE),
        .\logic_ptr_push_reg[0]_0 ({\bitCounter_reg_n_0_[3] ,\bitCounter_reg_n_0_[2] ,\bitCounter_reg_n_0_[1] ,\bitCounter_reg_n_0_[0] }),
        .\logic_ram_spinal_port1_reg[0]_0 (\logic_ram_spinal_port1_reg[0] ),
        .\logic_ram_spinal_port1_reg[11]_0 (\logic_ram_spinal_port1_reg[11] ),
        .\logic_ram_spinal_port1_reg[12]_0 (\logic_ram_spinal_port1_reg[12] ),
        .\logic_ram_spinal_port1_reg[13]_0 (\logic_ram_spinal_port1_reg[13] ),
        .\logic_ram_spinal_port1_reg[13]_1 (rxShiftReg),
        .\logic_ram_spinal_port1_reg[14]_0 (\logic_ram_spinal_port1_reg[14] ),
        .\logic_ram_spinal_port1_reg[15]_0 (\logic_ram_spinal_port1_reg[15] ),
        .\logic_ram_spinal_port1_reg[2]_0 (\logic_ram_spinal_port1_reg[2] ),
        .\logic_ram_spinal_port1_reg[3]_0 (\logic_ram_spinal_port1_reg[3] ),
        .\logic_ram_spinal_port1_reg[4]_0 (\logic_ram_spinal_port1_reg[4] ),
        .\logic_ram_spinal_port1_reg[5]_0 (\logic_ram_spinal_port1_reg[5] ),
        .\logic_ram_spinal_port1_reg[6]_0 (\logic_ram_spinal_port1_reg[6] ),
        .\logic_ram_spinal_port1_reg[7]_0 (\logic_ram_spinal_port1_reg[7] ),
        .\logic_ram_spinal_port1_reg[8]_0 (\logic_ram_spinal_port1_reg[8] ),
        .\logic_ram_spinal_port1_reg[9]_0 (\logic_ram_spinal_port1_reg[9] ),
        .reset(reset),
        .rxFifo_io_pop_valid(rxFifo_io_pop_valid),
        .selIndex(selIndex),
        .when_apb3i2c_l175(when_apb3i2c_l175));
  LUT4 #(
    .INIT(16'h0080)) 
    \rxShiftReg[15]_i_1 
       (.I0(\clockCounter_reg[11]_0 ),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[2]),
        .O(rxShiftReg_0));
  FDCE \rxShiftReg_reg[0] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(io_gpio_read),
        .Q(rxShiftReg[0]));
  FDCE \rxShiftReg_reg[10] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[9]),
        .Q(rxShiftReg[10]));
  FDCE \rxShiftReg_reg[11] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[10]),
        .Q(rxShiftReg[11]));
  FDCE \rxShiftReg_reg[12] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[11]),
        .Q(rxShiftReg[12]));
  FDCE \rxShiftReg_reg[13] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[12]),
        .Q(rxShiftReg[13]));
  FDCE \rxShiftReg_reg[14] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[13]),
        .Q(rxShiftReg[14]));
  FDCE \rxShiftReg_reg[15] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[14]),
        .Q(rxShiftReg[15]));
  FDCE \rxShiftReg_reg[1] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[0]),
        .Q(rxShiftReg[1]));
  FDCE \rxShiftReg_reg[2] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[1]),
        .Q(rxShiftReg[2]));
  FDCE \rxShiftReg_reg[3] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[2]),
        .Q(rxShiftReg[3]));
  FDCE \rxShiftReg_reg[4] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[3]),
        .Q(rxShiftReg[4]));
  FDCE \rxShiftReg_reg[5] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[4]),
        .Q(rxShiftReg[5]));
  FDCE \rxShiftReg_reg[6] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[5]),
        .Q(rxShiftReg[6]));
  FDCE \rxShiftReg_reg[7] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[6]),
        .Q(rxShiftReg[7]));
  FDCE \rxShiftReg_reg[8] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[7]),
        .Q(rxShiftReg[8]));
  FDCE \rxShiftReg_reg[9] 
       (.C(clk),
        .CE(rxShiftReg_0),
        .CLR(reset),
        .D(rxShiftReg[8]),
        .Q(rxShiftReg[9]));
  sys_Apb3Periph_0_0_StreamFifo_4_20 txFifo
       (.\CR1_reg[9] (txFifo_n_5),
        .E(bitCounter),
        .\FSM_sequential_i2cState_reg[0] (\FSM_sequential_i2cState[0]_i_2_n_0 ),
        .\FSM_sequential_i2cState_reg[1] (txFifo_io_pop_ready),
        .\FSM_sequential_i2cState_reg[1]_0 (STOP),
        .\FSM_sequential_i2cState_reg[2] (txFifo_n_4),
        .\FSM_sequential_i2cState_reg[2]_0 (txFifo_n_6),
        .\FSM_sequential_i2cState_reg[2]_1 (\FSM_sequential_i2cState[2]_i_2_n_0 ),
        .\FSM_sequential_i2cState_reg[2]_2 (\FSM_sequential_i2cState[2]_i_4_n_0 ),
        .Q(Q),
        .\bitCounter_reg[0] (\clockCounter_reg[11]_0 ),
        .\bitCounter_reg[0]_0 (\bitCounter[3]_i_3_n_0 ),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .i2cState__0(i2cState__0),
        .io_apb_PADDR(io_apb_PADDR[6]),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_write(io_gpio_write),
        .\io_gpio_write[20] (\io_gpio_write[20]_INST_0_i_2_n_0 ),
        .\io_gpio_write[20]_0 (\io_gpio_write[20] ),
        .\io_gpio_write[20]_1 (\io_gpio_write[20]_INST_0_i_3_n_0 ),
        .\io_gpio_write[20]_2 (ADDMODE),
        .\io_gpio_write[20]_3 (\io_gpio_write[20]_INST_0_i_5_n_0 ),
        .\io_gpio_write[20]_INST_0_i_1_0 (\txShiftReg_reg_n_0_[7] ),
        .\logic_ptr_push_reg[0]_0 (TXE),
        .\logic_ptr_push_reg[0]_1 (io_apb_PADDR_4_sn_1),
        .\logic_ram_spinal_port1_reg[15]_0 (logic_ram_spinal_port1),
        .reset(reset),
        .when_apb3i2c_l175(when_apb3i2c_l175));
  FDCE \txShiftReg_reg[0] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[0]),
        .Q(\txShiftReg_reg_n_0_[0] ));
  FDCE \txShiftReg_reg[10] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[10]),
        .Q(\txShiftReg_reg_n_0_[10] ));
  FDCE \txShiftReg_reg[11] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[11]),
        .Q(\txShiftReg_reg_n_0_[11] ));
  FDCE \txShiftReg_reg[12] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[12]),
        .Q(\txShiftReg_reg_n_0_[12] ));
  FDCE \txShiftReg_reg[13] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[13]),
        .Q(\txShiftReg_reg_n_0_[13] ));
  FDCE \txShiftReg_reg[14] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[14]),
        .Q(\txShiftReg_reg_n_0_[14] ));
  FDCE \txShiftReg_reg[15] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[15]),
        .Q(\txShiftReg_reg_n_0_[15] ));
  FDCE \txShiftReg_reg[1] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[1]),
        .Q(\txShiftReg_reg_n_0_[1] ));
  FDCE \txShiftReg_reg[2] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[2]),
        .Q(\txShiftReg_reg_n_0_[2] ));
  FDCE \txShiftReg_reg[3] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[3]),
        .Q(\txShiftReg_reg_n_0_[3] ));
  FDCE \txShiftReg_reg[4] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[4]),
        .Q(\txShiftReg_reg_n_0_[4] ));
  FDCE \txShiftReg_reg[5] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[5]),
        .Q(\txShiftReg_reg_n_0_[5] ));
  FDCE \txShiftReg_reg[6] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[6]),
        .Q(\txShiftReg_reg_n_0_[6] ));
  FDCE \txShiftReg_reg[7] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[7]),
        .Q(\txShiftReg_reg_n_0_[7] ));
  FDCE \txShiftReg_reg[8] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[8]),
        .Q(\txShiftReg_reg_n_0_[8] ));
  FDCE \txShiftReg_reg[9] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(logic_ram_spinal_port1[9]),
        .Q(\txShiftReg_reg_n_0_[9] ));
endmodule

module sys_Apb3Periph_0_0_Apb3I2cArray
   (io_gpio_write,
    i2cCtrl_io_i2cs_0_scl,
    i2cCtrl_io_apb_PRDATA,
    io_apb_PADDR_1_sp_1,
    \io_apb_PADDR[1]_0 ,
    \io_apb_PADDR[1]_1 ,
    \io_apb_PADDR[1]_2 ,
    \io_apb_PADDR[1]_3 ,
    \io_apb_PADDR[1]_4 ,
    \io_apb_PADDR[1]_5 ,
    i2cCtrl_io_i2cs_1_scl,
    \io_apb_PADDR[1]_6 ,
    \TRISE_reg[9] ,
    \TRISE_reg[11] ,
    \TRISE_reg[12] ,
    \TRISE_reg[13] ,
    \TRISE_reg[14] ,
    \TRISE_reg[15] ,
    io_interrupt,
    clk,
    reset,
    \io_gpio_write[22] ,
    Q,
    io_gpio_read,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PWDATA,
    io_apb_PADDR,
    \io_apb_PRDATA[6]_INST_0_i_8 ,
    \io_apb_PRDATA[1]_INST_0_i_8 ,
    \io_apb_PRDATA[10]_INST_0_i_22 ,
    \CR1_reg[0] ,
    \CCR_reg[0] ,
    \io_apb_PRDATA[15]_INST_0_i_26 ,
    \io_apb_PRDATA[15]_INST_0_i_26_0 ,
    \TRISE_reg[0] ,
    \OAR1_reg[0] ,
    \CR2_reg[0] ,
    io_apb_PSEL,
    \io_apb_PRDATA[0]_INST_0_i_22 );
  output [1:0]io_gpio_write;
  output i2cCtrl_io_i2cs_0_scl;
  output [8:0]i2cCtrl_io_apb_PRDATA;
  output io_apb_PADDR_1_sp_1;
  output \io_apb_PADDR[1]_0 ;
  output \io_apb_PADDR[1]_1 ;
  output \io_apb_PADDR[1]_2 ;
  output \io_apb_PADDR[1]_3 ;
  output \io_apb_PADDR[1]_4 ;
  output \io_apb_PADDR[1]_5 ;
  output i2cCtrl_io_i2cs_1_scl;
  output \io_apb_PADDR[1]_6 ;
  output \TRISE_reg[9] ;
  output \TRISE_reg[11] ;
  output \TRISE_reg[12] ;
  output \TRISE_reg[13] ;
  output \TRISE_reg[14] ;
  output \TRISE_reg[15] ;
  output [0:0]io_interrupt;
  input clk;
  input reset;
  input [1:0]\io_gpio_write[22] ;
  input [1:0]Q;
  input [1:0]io_gpio_read;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [15:0]io_apb_PWDATA;
  input [10:0]io_apb_PADDR;
  input \io_apb_PRDATA[6]_INST_0_i_8 ;
  input \io_apb_PRDATA[1]_INST_0_i_8 ;
  input \io_apb_PRDATA[10]_INST_0_i_22 ;
  input \CR1_reg[0] ;
  input \CCR_reg[0] ;
  input \io_apb_PRDATA[15]_INST_0_i_26 ;
  input [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  input \TRISE_reg[0] ;
  input \OAR1_reg[0] ;
  input \CR2_reg[0] ;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[0]_INST_0_i_22 ;

  wire \CCR_reg[0] ;
  wire \CR1_reg[0] ;
  wire \CR2_reg[0] ;
  wire I2C_0_n_10;
  wire I2C_0_n_11;
  wire I2C_0_n_12;
  wire I2C_0_n_13;
  wire I2C_0_n_14;
  wire I2C_0_n_15;
  wire I2C_0_n_16;
  wire I2C_0_n_17;
  wire I2C_0_n_18;
  wire I2C_0_n_2;
  wire I2C_0_n_28;
  wire I2C_0_n_3;
  wire I2C_0_n_4;
  wire I2C_0_n_5;
  wire I2C_0_n_6;
  wire I2C_0_n_7;
  wire I2C_0_n_8;
  wire I2C_1_n_20;
  wire I2C_1_n_21;
  wire \OAR1_reg[0] ;
  wire [1:0]Q;
  wire [15:3]TRISE;
  wire \TRISE_reg[0] ;
  wire \TRISE_reg[11] ;
  wire \TRISE_reg[12] ;
  wire \TRISE_reg[13] ;
  wire \TRISE_reg[14] ;
  wire \TRISE_reg[15] ;
  wire \TRISE_reg[9] ;
  wire clk;
  wire [8:0]i2cCtrl_io_apb_PRDATA;
  wire i2cCtrl_io_i2cs_0_scl;
  wire i2cCtrl_io_i2cs_1_scl;
  wire [10:0]io_apb_PADDR;
  wire \io_apb_PADDR[1]_0 ;
  wire \io_apb_PADDR[1]_1 ;
  wire \io_apb_PADDR[1]_2 ;
  wire \io_apb_PADDR[1]_3 ;
  wire \io_apb_PADDR[1]_4 ;
  wire \io_apb_PADDR[1]_5 ;
  wire \io_apb_PADDR[1]_6 ;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_22 ;
  wire \io_apb_PRDATA[10]_INST_0_i_22 ;
  wire \io_apb_PRDATA[15]_INST_0_i_26 ;
  wire [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [2:2]io_apb_decoder_io_output_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire [1:0]io_gpio_read;
  wire [1:0]io_gpio_write;
  wire [1:0]\io_gpio_write[22] ;
  wire [0:0]io_interrupt;
  wire reset;
  wire selIndex;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  sys_Apb3Periph_0_0_Apb3I2c I2C_0
       (.\CCR_reg[0]_0 (\CCR_reg[0] ),
        .\CR1_reg[0]_0 (\CR1_reg[0] ),
        .\CR2_reg[0]_0 (\CR2_reg[0] ),
        .\OAR1_reg[0]_0 (\OAR1_reg[0] ),
        .Q(Q[0]),
        .\SR2_reg[1]_0 (I2C_0_n_5),
        .\TRISE_reg[0]_0 (\TRISE_reg[0] ),
        .\TRISE_reg[15]_0 ({TRISE[15:11],TRISE[9:8],TRISE[5],TRISE[3]}),
        .\TRISE_reg[1]_0 (I2C_0_n_28),
        .clk(clk),
        .\clockCounter_reg[11]_0 (i2cCtrl_io_i2cs_0_scl),
        .io_apb_PADDR(io_apb_PADDR[6:0]),
        .io_apb_PADDR_1_sp_1(io_apb_PADDR_1_sn_1),
        .io_apb_PADDR_4_sp_1(I2C_0_n_2),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_22 (\io_apb_PRDATA[0]_INST_0_i_22 ),
        .\io_apb_PRDATA[10]_INST_0_i_22 (\io_apb_PRDATA[10]_INST_0_i_22 ),
        .\io_apb_PRDATA[15]_INST_0_i_26 (\io_apb_PRDATA[15]_INST_0_i_26 ),
        .\io_apb_PRDATA[15]_INST_0_i_26_0 (\io_apb_PRDATA[15]_INST_0_i_26_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_8 (\io_apb_PRDATA[1]_INST_0_i_8 ),
        .\io_apb_PRDATA[6]_INST_0_i_8 (\io_apb_PRDATA[6]_INST_0_i_8 ),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_read(io_gpio_read[0]),
        .io_gpio_write(io_gpio_write[0]),
        .\io_gpio_write[20] (\io_gpio_write[22] [0]),
        .io_interrupt(io_interrupt),
        .\io_interrupt[4] (I2C_1_n_20),
        .\io_interrupt[4]_0 (I2C_1_n_21),
        .\logic_ram_spinal_port1_reg[0] (I2C_0_n_4),
        .\logic_ram_spinal_port1_reg[11] (I2C_0_n_14),
        .\logic_ram_spinal_port1_reg[12] (I2C_0_n_15),
        .\logic_ram_spinal_port1_reg[13] (I2C_0_n_16),
        .\logic_ram_spinal_port1_reg[14] (I2C_0_n_17),
        .\logic_ram_spinal_port1_reg[15] (I2C_0_n_18),
        .\logic_ram_spinal_port1_reg[2] (I2C_0_n_6),
        .\logic_ram_spinal_port1_reg[3] (I2C_0_n_10),
        .\logic_ram_spinal_port1_reg[4] (I2C_0_n_7),
        .\logic_ram_spinal_port1_reg[5] (I2C_0_n_11),
        .\logic_ram_spinal_port1_reg[6] (I2C_0_n_3),
        .\logic_ram_spinal_port1_reg[7] (I2C_0_n_8),
        .\logic_ram_spinal_port1_reg[8] (I2C_0_n_12),
        .\logic_ram_spinal_port1_reg[9] (I2C_0_n_13),
        .reset(reset),
        .selIndex(selIndex));
  sys_Apb3Periph_0_0_Apb3I2c_15 I2C_1
       (.\CCR_reg[0]_0 (\CCR_reg[0] ),
        .\CR1_reg[0]_0 (\CR1_reg[0] ),
        .\CR2_reg[0]_0 (\CR2_reg[0] ),
        .\CR2_reg[8]_0 (I2C_1_n_21),
        .\CR2_reg[9]_0 (I2C_1_n_20),
        .\OAR1_reg[0]_0 (\OAR1_reg[0] ),
        .Q(Q[1]),
        .\TRISE_reg[0]_0 (\TRISE_reg[0] ),
        .\TRISE_reg[11]_0 (\TRISE_reg[11] ),
        .\TRISE_reg[12]_0 (\TRISE_reg[12] ),
        .\TRISE_reg[13]_0 (\TRISE_reg[13] ),
        .\TRISE_reg[14]_0 (\TRISE_reg[14] ),
        .\TRISE_reg[15]_0 (\TRISE_reg[15] ),
        .\TRISE_reg[9]_0 (\TRISE_reg[9] ),
        .clk(clk),
        .\clockCounter_reg[11]_0 (i2cCtrl_io_i2cs_1_scl),
        .i2cCtrl_io_apb_PRDATA(i2cCtrl_io_apb_PRDATA),
        .io_apb_PADDR(io_apb_PADDR),
        .\io_apb_PADDR[1]_0 (\io_apb_PADDR[1]_1 ),
        .\io_apb_PADDR[1]_1 (\io_apb_PADDR[1]_2 ),
        .\io_apb_PADDR[1]_2 (\io_apb_PADDR[1]_3 ),
        .\io_apb_PADDR[1]_3 (\io_apb_PADDR[1]_4 ),
        .\io_apb_PADDR[1]_4 (\io_apb_PADDR[1]_5 ),
        .\io_apb_PADDR[1]_5 (\io_apb_PADDR[1]_6 ),
        .io_apb_PADDR_1_sp_1(\io_apb_PADDR[1]_0 ),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_3 (I2C_0_n_4),
        .\io_apb_PRDATA[0]_INST_0_i_8 (\io_apb_PRDATA[0]_INST_0_i_22 ),
        .\io_apb_PRDATA[10]_INST_0_i_20 (\io_apb_PRDATA[10]_INST_0_i_22 ),
        .\io_apb_PRDATA[11]_INST_0_i_3 (I2C_0_n_14),
        .\io_apb_PRDATA[12]_INST_0_i_3 (I2C_0_n_15),
        .\io_apb_PRDATA[13]_INST_0_i_3 (I2C_0_n_16),
        .\io_apb_PRDATA[14]_INST_0_i_3 (I2C_0_n_17),
        .\io_apb_PRDATA[15]_INST_0_i_25 (\io_apb_PRDATA[15]_INST_0_i_26 ),
        .\io_apb_PRDATA[15]_INST_0_i_3 (I2C_0_n_18),
        .\io_apb_PRDATA[15]_INST_0_i_3_0 ({TRISE[15:11],TRISE[9:8],TRISE[5],TRISE[3]}),
        .\io_apb_PRDATA[1]_INST_0_i_3 (I2C_0_n_28),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (I2C_0_n_5),
        .\io_apb_PRDATA[1]_INST_0_i_8 (\io_apb_PRDATA[1]_INST_0_i_8 ),
        .\io_apb_PRDATA[2]_INST_0_i_3 (I2C_0_n_6),
        .\io_apb_PRDATA[3]_INST_0_i_3 (I2C_0_n_10),
        .\io_apb_PRDATA[4]_INST_0_i_3 (I2C_0_n_7),
        .\io_apb_PRDATA[5]_INST_0_i_3 (I2C_0_n_11),
        .\io_apb_PRDATA[6]_INST_0_i_3 (\io_apb_PRDATA[6]_INST_0_i_8 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (I2C_0_n_3),
        .\io_apb_PRDATA[7]_INST_0_i_3 (I2C_0_n_8),
        .\io_apb_PRDATA[8]_INST_0_i_3 (I2C_0_n_12),
        .\io_apb_PRDATA[9]_INST_0_i_3 (I2C_0_n_13),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .io_gpio_read(io_gpio_read[1]),
        .io_gpio_write(io_gpio_write[1]),
        .\io_gpio_write[22] (\io_gpio_write[22] [1]),
        .\logic_pop_sync_popReg_reg[0] (I2C_0_n_2),
        .reset(reset),
        .selIndex(selIndex));
  sys_Apb3Periph_0_0_Apb3Router_16 apb3Router_7
       (.clk(clk),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .selIndex(selIndex));
endmodule

(* ORIG_REF_NAME = "Apb3I2c" *) 
module sys_Apb3Periph_0_0_Apb3I2c_15
   (io_gpio_write,
    io_apb_decoder_io_output_PSEL_0,
    i2cCtrl_io_apb_PRDATA,
    io_apb_PADDR_1_sp_1,
    \io_apb_PADDR[1]_0 ,
    \io_apb_PADDR[1]_1 ,
    \io_apb_PADDR[1]_2 ,
    \io_apb_PADDR[1]_3 ,
    \io_apb_PADDR[1]_4 ,
    \clockCounter_reg[11]_0 ,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PADDR[1]_5 ,
    \CR2_reg[9]_0 ,
    \CR2_reg[8]_0 ,
    \TRISE_reg[9]_0 ,
    \TRISE_reg[11]_0 ,
    \TRISE_reg[12]_0 ,
    \TRISE_reg[13]_0 ,
    \TRISE_reg[14]_0 ,
    \TRISE_reg[15]_0 ,
    clk,
    reset,
    \io_gpio_write[22] ,
    Q,
    \logic_pop_sync_popReg_reg[0] ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PWDATA,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    selIndex,
    io_apb_PADDR,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \CR1_reg[0]_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[9]_INST_0_i_3 ,
    \io_apb_PRDATA[11]_INST_0_i_3 ,
    \io_apb_PRDATA[12]_INST_0_i_3 ,
    \io_apb_PRDATA[13]_INST_0_i_3 ,
    \io_apb_PRDATA[14]_INST_0_i_3 ,
    \io_apb_PRDATA[15]_INST_0_i_3 ,
    io_gpio_read,
    \TRISE_reg[0]_0 ,
    \OAR1_reg[0]_0 ,
    \CCR_reg[0]_0 ,
    \CR2_reg[0]_0 ,
    \io_apb_PRDATA[1]_INST_0_i_8 ,
    \io_apb_PRDATA[10]_INST_0_i_20 ,
    \io_apb_PRDATA[15]_INST_0_i_25 ,
    io_apb_PSEL,
    \io_apb_PRDATA[15]_INST_0_i_3_0 ,
    \io_apb_PRDATA[0]_INST_0_i_8 );
  output [0:0]io_gpio_write;
  output [0:0]io_apb_decoder_io_output_PSEL_0;
  output [8:0]i2cCtrl_io_apb_PRDATA;
  output io_apb_PADDR_1_sp_1;
  output \io_apb_PADDR[1]_0 ;
  output \io_apb_PADDR[1]_1 ;
  output \io_apb_PADDR[1]_2 ;
  output \io_apb_PADDR[1]_3 ;
  output \io_apb_PADDR[1]_4 ;
  output \clockCounter_reg[11]_0 ;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output \io_apb_PADDR[1]_5 ;
  output \CR2_reg[9]_0 ;
  output \CR2_reg[8]_0 ;
  output \TRISE_reg[9]_0 ;
  output \TRISE_reg[11]_0 ;
  output \TRISE_reg[12]_0 ;
  output \TRISE_reg[13]_0 ;
  output \TRISE_reg[14]_0 ;
  output \TRISE_reg[15]_0 ;
  input clk;
  input reset;
  input [0:0]\io_gpio_write[22] ;
  input [0:0]Q;
  input \logic_pop_sync_popReg_reg[0] ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [15:0]io_apb_PWDATA;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input selIndex;
  input [10:0]io_apb_PADDR;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \CR1_reg[0]_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[9]_INST_0_i_3 ;
  input \io_apb_PRDATA[11]_INST_0_i_3 ;
  input \io_apb_PRDATA[12]_INST_0_i_3 ;
  input \io_apb_PRDATA[13]_INST_0_i_3 ;
  input \io_apb_PRDATA[14]_INST_0_i_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_3 ;
  input [0:0]io_gpio_read;
  input \TRISE_reg[0]_0 ;
  input \OAR1_reg[0]_0 ;
  input \CCR_reg[0]_0 ;
  input \CR2_reg[0]_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_8 ;
  input \io_apb_PRDATA[10]_INST_0_i_20 ;
  input \io_apb_PRDATA[15]_INST_0_i_25 ;
  input [0:0]io_apb_PSEL;
  input [8:0]\io_apb_PRDATA[15]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_8 ;

  wire ADDMODE;
  wire ADDR;
  wire AF;
  wire BTF;
  wire CCR;
  wire \CCR_reg[0]_0 ;
  wire \CCR_reg_n_0_[0] ;
  wire \CCR_reg_n_0_[10] ;
  wire \CCR_reg_n_0_[11] ;
  wire \CCR_reg_n_0_[12] ;
  wire \CCR_reg_n_0_[13] ;
  wire \CCR_reg_n_0_[14] ;
  wire \CCR_reg_n_0_[15] ;
  wire \CCR_reg_n_0_[1] ;
  wire \CCR_reg_n_0_[2] ;
  wire \CCR_reg_n_0_[3] ;
  wire \CCR_reg_n_0_[4] ;
  wire \CCR_reg_n_0_[5] ;
  wire \CCR_reg_n_0_[6] ;
  wire \CCR_reg_n_0_[7] ;
  wire \CCR_reg_n_0_[8] ;
  wire \CCR_reg_n_0_[9] ;
  wire CR1;
  wire \CR1_reg[0]_0 ;
  wire \CR1_reg_n_0_[0] ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[4] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[7] ;
  wire \CR1_reg_n_0_[8] ;
  wire CR2;
  wire [15:11]CR2__0;
  wire \CR2_reg[0]_0 ;
  wire \CR2_reg[8]_0 ;
  wire \CR2_reg[9]_0 ;
  wire \FSM_sequential_i2cState[0]_i_2__0_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_2__0_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_4__0_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_5__0_n_0 ;
  wire \FSM_sequential_i2cState[2]_i_6__0_n_0 ;
  wire OAR1;
  wire [14:10]OAR1__0;
  wire \OAR1_reg[0]_0 ;
  wire \OAR1_reg_n_0_[0] ;
  wire \OAR1_reg_n_0_[1] ;
  wire \OAR1_reg_n_0_[2] ;
  wire \OAR1_reg_n_0_[3] ;
  wire \OAR1_reg_n_0_[4] ;
  wire \OAR1_reg_n_0_[5] ;
  wire \OAR1_reg_n_0_[6] ;
  wire \OAR1_reg_n_0_[7] ;
  wire \OAR1_reg_n_0_[8] ;
  wire \OAR1_reg_n_0_[9] ;
  wire OAR2;
  wire \OAR2_reg_n_0_[0] ;
  wire \OAR2_reg_n_0_[10] ;
  wire \OAR2_reg_n_0_[11] ;
  wire \OAR2_reg_n_0_[12] ;
  wire \OAR2_reg_n_0_[13] ;
  wire \OAR2_reg_n_0_[14] ;
  wire \OAR2_reg_n_0_[15] ;
  wire \OAR2_reg_n_0_[1] ;
  wire \OAR2_reg_n_0_[2] ;
  wire \OAR2_reg_n_0_[3] ;
  wire \OAR2_reg_n_0_[4] ;
  wire \OAR2_reg_n_0_[5] ;
  wire \OAR2_reg_n_0_[6] ;
  wire \OAR2_reg_n_0_[7] ;
  wire \OAR2_reg_n_0_[8] ;
  wire \OAR2_reg_n_0_[9] ;
  wire [0:0]Q;
  wire RXNE;
  wire [0:0]SR13_in;
  wire \SR1[0]_i_1_n_0 ;
  wire \SR1[10]_i_1_n_0 ;
  wire \SR1[1]_i_1_n_0 ;
  wire \SR1[1]_i_2__0_n_0 ;
  wire \SR1[1]_i_3__0_n_0 ;
  wire \SR1[1]_i_4__0_n_0 ;
  wire \SR1[2]_i_1_n_0 ;
  wire \SR1[4]_i_1_n_0 ;
  wire \SR1_reg_n_0_[0] ;
  wire \SR2[1]_i_1__0_n_0 ;
  wire \SR2_reg_n_0_[1] ;
  wire STOP;
  wire STOPF;
  wire TRISE;
  wire \TRISE_reg[0]_0 ;
  wire \TRISE_reg[11]_0 ;
  wire \TRISE_reg[12]_0 ;
  wire \TRISE_reg[13]_0 ;
  wire \TRISE_reg[14]_0 ;
  wire \TRISE_reg[15]_0 ;
  wire \TRISE_reg[9]_0 ;
  wire \TRISE_reg_n_0_[0] ;
  wire \TRISE_reg_n_0_[10] ;
  wire \TRISE_reg_n_0_[11] ;
  wire \TRISE_reg_n_0_[12] ;
  wire \TRISE_reg_n_0_[13] ;
  wire \TRISE_reg_n_0_[14] ;
  wire \TRISE_reg_n_0_[15] ;
  wire \TRISE_reg_n_0_[1] ;
  wire \TRISE_reg_n_0_[2] ;
  wire \TRISE_reg_n_0_[3] ;
  wire \TRISE_reg_n_0_[4] ;
  wire \TRISE_reg_n_0_[5] ;
  wire \TRISE_reg_n_0_[6] ;
  wire \TRISE_reg_n_0_[7] ;
  wire \TRISE_reg_n_0_[8] ;
  wire \TRISE_reg_n_0_[9] ;
  wire TXE;
  wire bitCounter;
  wire \bitCounter[0]_i_1__0_n_0 ;
  wire \bitCounter[1]_i_1__0_n_0 ;
  wire \bitCounter[2]_i_1__0_n_0 ;
  wire \bitCounter[3]_i_2__0_n_0 ;
  wire \bitCounter[3]_i_3__0_n_0 ;
  wire \bitCounter[3]_i_4__0_n_0 ;
  wire \bitCounter[3]_i_5__0_n_0 ;
  wire \bitCounter_reg_n_0_[0] ;
  wire \bitCounter_reg_n_0_[1] ;
  wire \bitCounter_reg_n_0_[2] ;
  wire \bitCounter_reg_n_0_[3] ;
  wire clk;
  wire \clockCounter[0]_i_2__0_n_0 ;
  wire \clockCounter[0]_i_3__0_n_0 ;
  wire \clockCounter[0]_i_4__0_n_0 ;
  wire \clockCounter[0]_i_5__0_n_0 ;
  wire \clockCounter[0]_i_6__0_n_0 ;
  wire \clockCounter[0]_i_7__0_n_0 ;
  wire \clockCounter[0]_i_8__0_n_0 ;
  wire \clockCounter[0]_i_9__0_n_0 ;
  wire \clockCounter[4]_i_2__0_n_0 ;
  wire \clockCounter[4]_i_3__0_n_0 ;
  wire \clockCounter[4]_i_4__0_n_0 ;
  wire \clockCounter[4]_i_5__0_n_0 ;
  wire \clockCounter[4]_i_6__0_n_0 ;
  wire \clockCounter[4]_i_7__0_n_0 ;
  wire \clockCounter[4]_i_8__0_n_0 ;
  wire \clockCounter[4]_i_9__0_n_0 ;
  wire \clockCounter[8]_i_2__0_n_0 ;
  wire \clockCounter[8]_i_3__0_n_0 ;
  wire \clockCounter[8]_i_4__0_n_0 ;
  wire \clockCounter[8]_i_5__0_n_0 ;
  wire \clockCounter[8]_i_6__0_n_0 ;
  wire \clockCounter[8]_i_7__0_n_0 ;
  wire \clockCounter[8]_i_8__0_n_0 ;
  wire [11:0]clockCounter_reg;
  wire \clockCounter_reg[0]_i_1__0_n_0 ;
  wire \clockCounter_reg[0]_i_1__0_n_1 ;
  wire \clockCounter_reg[0]_i_1__0_n_2 ;
  wire \clockCounter_reg[0]_i_1__0_n_3 ;
  wire \clockCounter_reg[0]_i_1__0_n_4 ;
  wire \clockCounter_reg[0]_i_1__0_n_5 ;
  wire \clockCounter_reg[0]_i_1__0_n_6 ;
  wire \clockCounter_reg[0]_i_1__0_n_7 ;
  wire \clockCounter_reg[11]_0 ;
  wire \clockCounter_reg[4]_i_1__0_n_0 ;
  wire \clockCounter_reg[4]_i_1__0_n_1 ;
  wire \clockCounter_reg[4]_i_1__0_n_2 ;
  wire \clockCounter_reg[4]_i_1__0_n_3 ;
  wire \clockCounter_reg[4]_i_1__0_n_4 ;
  wire \clockCounter_reg[4]_i_1__0_n_5 ;
  wire \clockCounter_reg[4]_i_1__0_n_6 ;
  wire \clockCounter_reg[4]_i_1__0_n_7 ;
  wire \clockCounter_reg[8]_i_1__0_n_1 ;
  wire \clockCounter_reg[8]_i_1__0_n_2 ;
  wire \clockCounter_reg[8]_i_1__0_n_3 ;
  wire \clockCounter_reg[8]_i_1__0_n_4 ;
  wire \clockCounter_reg[8]_i_1__0_n_5 ;
  wire \clockCounter_reg[8]_i_1__0_n_6 ;
  wire \clockCounter_reg[8]_i_1__0_n_7 ;
  wire ctrl_doWrite__0;
  wire [8:0]i2cCtrl_io_apb_PRDATA;
  wire [2:0]i2cState__0;
  wire [10:0]io_apb_PADDR;
  wire \io_apb_PADDR[1]_0 ;
  wire \io_apb_PADDR[1]_1 ;
  wire \io_apb_PADDR[1]_2 ;
  wire \io_apb_PADDR[1]_3 ;
  wire \io_apb_PADDR[1]_4 ;
  wire \io_apb_PADDR[1]_5 ;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_8 ;
  wire \io_apb_PRDATA[10]_INST_0_i_20 ;
  wire \io_apb_PRDATA[10]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3 ;
  wire \io_apb_PRDATA[11]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3 ;
  wire \io_apb_PRDATA[13]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3 ;
  wire \io_apb_PRDATA[14]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_25 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_37_n_0 ;
  wire [8:0]\io_apb_PRDATA[15]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8 ;
  wire \io_apb_PRDATA[2]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3 ;
  wire \io_apb_PRDATA[9]_INST_0_i_31_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire [0:0]io_gpio_read;
  wire [0:0]io_gpio_write;
  wire [0:0]\io_gpio_write[22] ;
  wire \io_gpio_write[22]_INST_0_i_10_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_11_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_12_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_13_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_14_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_15_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_16_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_17_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_2_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_3_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_5_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_6_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_7_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_8_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_9_n_0 ;
  wire \logic_pop_sync_popReg_reg[0] ;
  wire [10:0]p_6_in;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire rxShiftReg;
  wire \rxShiftReg_reg_n_0_[0] ;
  wire \rxShiftReg_reg_n_0_[10] ;
  wire \rxShiftReg_reg_n_0_[11] ;
  wire \rxShiftReg_reg_n_0_[12] ;
  wire \rxShiftReg_reg_n_0_[13] ;
  wire \rxShiftReg_reg_n_0_[14] ;
  wire \rxShiftReg_reg_n_0_[15] ;
  wire \rxShiftReg_reg_n_0_[1] ;
  wire \rxShiftReg_reg_n_0_[2] ;
  wire \rxShiftReg_reg_n_0_[3] ;
  wire \rxShiftReg_reg_n_0_[4] ;
  wire \rxShiftReg_reg_n_0_[5] ;
  wire \rxShiftReg_reg_n_0_[6] ;
  wire \rxShiftReg_reg_n_0_[7] ;
  wire \rxShiftReg_reg_n_0_[8] ;
  wire \rxShiftReg_reg_n_0_[9] ;
  wire selIndex;
  wire txFifo_io_pop_ready;
  wire txFifo_n_10;
  wire txFifo_n_11;
  wire txFifo_n_12;
  wire txFifo_n_13;
  wire txFifo_n_14;
  wire txFifo_n_15;
  wire txFifo_n_16;
  wire txFifo_n_17;
  wire txFifo_n_18;
  wire txFifo_n_19;
  wire txFifo_n_20;
  wire txFifo_n_21;
  wire txFifo_n_22;
  wire txFifo_n_4;
  wire txFifo_n_5;
  wire txFifo_n_6;
  wire txFifo_n_7;
  wire txFifo_n_8;
  wire txFifo_n_9;
  wire \txShiftReg_reg_n_0_[0] ;
  wire \txShiftReg_reg_n_0_[10] ;
  wire \txShiftReg_reg_n_0_[11] ;
  wire \txShiftReg_reg_n_0_[12] ;
  wire \txShiftReg_reg_n_0_[13] ;
  wire \txShiftReg_reg_n_0_[14] ;
  wire \txShiftReg_reg_n_0_[15] ;
  wire \txShiftReg_reg_n_0_[1] ;
  wire \txShiftReg_reg_n_0_[2] ;
  wire \txShiftReg_reg_n_0_[3] ;
  wire \txShiftReg_reg_n_0_[4] ;
  wire \txShiftReg_reg_n_0_[5] ;
  wire \txShiftReg_reg_n_0_[6] ;
  wire \txShiftReg_reg_n_0_[7] ;
  wire \txShiftReg_reg_n_0_[8] ;
  wire \txShiftReg_reg_n_0_[9] ;
  wire when_apb3i2c_l158__1;
  wire when_apb3i2c_l162;
  wire when_apb3i2c_l171__2;
  wire when_apb3i2c_l175;
  wire [3:3]\NLW_clockCounter_reg[8]_i_1__0_CO_UNCONNECTED ;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CCR[15]_i_1__0 
       (.I0(ctrl_doWrite__0),
        .I1(\CCR_reg[0]_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(CCR));
  FDCE \CCR_reg[0] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_reg_n_0_[0] ));
  FDCE \CCR_reg[10] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_reg_n_0_[10] ));
  FDCE \CCR_reg[11] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_reg_n_0_[11] ));
  FDCE \CCR_reg[12] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_reg_n_0_[12] ));
  FDCE \CCR_reg[13] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_reg_n_0_[13] ));
  FDCE \CCR_reg[14] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_reg_n_0_[14] ));
  FDCE \CCR_reg[15] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_reg_n_0_[15] ));
  FDCE \CCR_reg[1] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_reg_n_0_[1] ));
  FDCE \CCR_reg[2] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_reg_n_0_[2] ));
  FDCE \CCR_reg[3] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_reg_n_0_[3] ));
  FDCE \CCR_reg[4] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_reg_n_0_[4] ));
  FDCE \CCR_reg[5] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_reg_n_0_[5] ));
  FDCE \CCR_reg[6] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_reg_n_0_[6] ));
  FDCE \CCR_reg[7] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_reg_n_0_[7] ));
  FDCE \CCR_reg[8] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_reg_n_0_[8] ));
  FDCE \CCR_reg[9] 
       (.C(clk),
        .CE(CCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \CR1[15]_i_1__4 
       (.I0(\CR1_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[1]),
        .O(CR1));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR1_reg_n_0_[0] ));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR1_reg_n_0_[4] ));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR1_reg_n_0_[7] ));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(STOP));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \CR2[15]_i_1__4 
       (.I0(\CR2_reg[0]_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[5]),
        .I5(ctrl_doWrite__0),
        .O(CR2));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_6_in[0]));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_6_in[10]));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CR2__0[11]));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CR2__0[12]));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CR2__0[13]));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CR2__0[14]));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CR2__0[15]));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_6_in[1]));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_6_in[2]));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_6_in[3]));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_6_in[4]));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_6_in[5]));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_6_in[6]));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_6_in[7]));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_6_in[8]));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_6_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h30F3005F)) 
    \FSM_sequential_i2cState[0]_i_2__0 
       (.I0(io_gpio_read),
        .I1(STOP),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(i2cState__0[2]),
        .O(\FSM_sequential_i2cState[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7C7CC0CC)) 
    \FSM_sequential_i2cState[2]_i_2__0 
       (.I0(STOP),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(io_gpio_read),
        .I4(i2cState__0[2]),
        .O(\FSM_sequential_i2cState[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF000EEEEF0F0EEEE)) 
    \FSM_sequential_i2cState[2]_i_4__0 
       (.I0(\FSM_sequential_i2cState[2]_i_5__0_n_0 ),
        .I1(\FSM_sequential_i2cState[2]_i_6__0_n_0 ),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(when_apb3i2c_l175),
        .I4(i2cState__0[1]),
        .I5(i2cState__0[0]),
        .O(\FSM_sequential_i2cState[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_i2cState[2]_i_5__0 
       (.I0(\SR1[1]_i_4__0_n_0 ),
        .I1(ADDMODE),
        .I2(\bitCounter_reg_n_0_[3] ),
        .O(\FSM_sequential_i2cState[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_sequential_i2cState[2]_i_6__0 
       (.I0(ADDMODE),
        .I1(when_apb3i2c_l158__1),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(when_apb3i2c_l162),
        .I4(i2cState__0[0]),
        .I5(SR13_in),
        .O(\FSM_sequential_i2cState[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_i2cState[2]_i_7__0 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[3] ),
        .I2(\bitCounter_reg_n_0_[0] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .O(when_apb3i2c_l162));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_i2cState[2]_i_8__0 
       (.I0(\CR1_reg_n_0_[8] ),
        .I1(\CR1_reg_n_0_[0] ),
        .O(SR13_in));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_6),
        .Q(i2cState__0[0]));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_5),
        .Q(i2cState__0[1]));
  (* FSM_ENCODED_STATES = "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000" *) 
  FDCE \FSM_sequential_i2cState_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_4),
        .Q(i2cState__0[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \OAR1[15]_i_1__0 
       (.I0(io_apb_PADDR[2]),
        .I1(ctrl_doWrite__0),
        .I2(\OAR1_reg[0]_0 ),
        .O(OAR1));
  FDCE \OAR1_reg[0] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\OAR1_reg_n_0_[0] ));
  FDCE \OAR1_reg[10] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(OAR1__0[10]));
  FDCE \OAR1_reg[11] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(OAR1__0[11]));
  FDCE \OAR1_reg[12] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(OAR1__0[12]));
  FDCE \OAR1_reg[13] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(OAR1__0[13]));
  FDCE \OAR1_reg[14] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(OAR1__0[14]));
  FDCE \OAR1_reg[15] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(ADDMODE));
  FDCE \OAR1_reg[1] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\OAR1_reg_n_0_[1] ));
  FDCE \OAR1_reg[2] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\OAR1_reg_n_0_[2] ));
  FDCE \OAR1_reg[3] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\OAR1_reg_n_0_[3] ));
  FDCE \OAR1_reg[4] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\OAR1_reg_n_0_[4] ));
  FDCE \OAR1_reg[5] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\OAR1_reg_n_0_[5] ));
  FDCE \OAR1_reg[6] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\OAR1_reg_n_0_[6] ));
  FDCE \OAR1_reg[7] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\OAR1_reg_n_0_[7] ));
  FDCE \OAR1_reg[8] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\OAR1_reg_n_0_[8] ));
  FDCE \OAR1_reg[9] 
       (.C(clk),
        .CE(OAR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\OAR1_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \OAR2[15]_i_1__0 
       (.I0(io_apb_PADDR[2]),
        .I1(ctrl_doWrite__0),
        .I2(\OAR1_reg[0]_0 ),
        .O(OAR2));
  FDCE \OAR2_reg[0] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\OAR2_reg_n_0_[0] ));
  FDCE \OAR2_reg[10] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\OAR2_reg_n_0_[10] ));
  FDCE \OAR2_reg[11] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\OAR2_reg_n_0_[11] ));
  FDCE \OAR2_reg[12] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\OAR2_reg_n_0_[12] ));
  FDCE \OAR2_reg[13] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\OAR2_reg_n_0_[13] ));
  FDCE \OAR2_reg[14] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\OAR2_reg_n_0_[14] ));
  FDCE \OAR2_reg[15] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\OAR2_reg_n_0_[15] ));
  FDCE \OAR2_reg[1] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\OAR2_reg_n_0_[1] ));
  FDCE \OAR2_reg[2] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\OAR2_reg_n_0_[2] ));
  FDCE \OAR2_reg[3] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\OAR2_reg_n_0_[3] ));
  FDCE \OAR2_reg[4] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\OAR2_reg_n_0_[4] ));
  FDCE \OAR2_reg[5] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\OAR2_reg_n_0_[5] ));
  FDCE \OAR2_reg[6] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\OAR2_reg_n_0_[6] ));
  FDCE \OAR2_reg[7] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\OAR2_reg_n_0_[7] ));
  FDCE \OAR2_reg[8] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\OAR2_reg_n_0_[8] ));
  FDCE \OAR2_reg[9] 
       (.C(clk),
        .CE(OAR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\OAR2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \SR1[0]_i_1 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\CR1_reg_n_0_[8] ),
        .I4(\CR1_reg_n_0_[0] ),
        .I5(\SR1_reg_n_0_[0] ),
        .O(\SR1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \SR1[10]_i_1 
       (.I0(i2cState__0[0]),
        .I1(i2cState__0[1]),
        .I2(io_gpio_read),
        .I3(i2cState__0[2]),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(AF),
        .O(\SR1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \SR1[1]_i_1 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(\SR1[1]_i_2__0_n_0 ),
        .I4(\SR1[1]_i_3__0_n_0 ),
        .I5(ADDR),
        .O(\SR1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h10000800)) 
    \SR1[1]_i_2__0 
       (.I0(ADDMODE),
        .I1(\bitCounter_reg_n_0_[3] ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[0] ),
        .O(\SR1[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000202020002)) 
    \SR1[1]_i_3__0 
       (.I0(\SR1[1]_i_4__0_n_0 ),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[2]),
        .I3(when_apb3i2c_l171__2),
        .I4(ADDMODE),
        .I5(when_apb3i2c_l158__1),
        .O(\SR1[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SR1[1]_i_4__0 
       (.I0(i2cState__0[0]),
        .I1(\clockCounter_reg[11]_0 ),
        .O(\SR1[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \SR1[1]_i_5__0 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .O(when_apb3i2c_l171__2));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \SR1[1]_i_6__0 
       (.I0(\bitCounter_reg_n_0_[1] ),
        .I1(\bitCounter_reg_n_0_[2] ),
        .I2(\bitCounter_reg_n_0_[3] ),
        .O(when_apb3i2c_l158__1));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \SR1[2]_i_1 
       (.I0(i2cState__0[0]),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[2]),
        .I3(when_apb3i2c_l175),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(BTF),
        .O(\SR1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000080)) 
    \SR1[4]_i_1 
       (.I0(STOP),
        .I1(i2cState__0[2]),
        .I2(\clockCounter_reg[11]_0 ),
        .I3(i2cState__0[1]),
        .I4(i2cState__0[0]),
        .I5(STOPF),
        .O(\SR1[4]_i_1_n_0 ));
  FDCE \SR1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[0]_i_1_n_0 ),
        .Q(\SR1_reg_n_0_[0] ));
  FDCE \SR1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[10]_i_1_n_0 ),
        .Q(AF));
  FDCE \SR1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[1]_i_1_n_0 ),
        .Q(ADDR));
  FDCE \SR1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[2]_i_1_n_0 ),
        .Q(BTF));
  FDCE \SR1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR1[4]_i_1_n_0 ),
        .Q(STOPF));
  FDCE \SR1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxFifo_io_pop_valid),
        .Q(RXNE));
  FDCE \SR1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_pop_ready),
        .Q(TXE));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \SR2[1]_i_1__0 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .O(\SR2[1]_i_1__0_n_0 ));
  FDCE \SR2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR2[1]_i_1__0_n_0 ),
        .Q(\SR2_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \TRISE[15]_i_1__0 
       (.I0(\TRISE_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[5]),
        .O(TRISE));
  FDCE \TRISE_reg[0] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\TRISE_reg_n_0_[0] ));
  FDCE \TRISE_reg[10] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\TRISE_reg_n_0_[10] ));
  FDCE \TRISE_reg[11] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\TRISE_reg_n_0_[11] ));
  FDCE \TRISE_reg[12] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\TRISE_reg_n_0_[12] ));
  FDCE \TRISE_reg[13] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\TRISE_reg_n_0_[13] ));
  FDCE \TRISE_reg[14] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\TRISE_reg_n_0_[14] ));
  FDCE \TRISE_reg[15] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\TRISE_reg_n_0_[15] ));
  FDCE \TRISE_reg[1] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\TRISE_reg_n_0_[1] ));
  FDCE \TRISE_reg[2] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\TRISE_reg_n_0_[2] ));
  FDCE \TRISE_reg[3] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\TRISE_reg_n_0_[3] ));
  FDCE \TRISE_reg[4] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\TRISE_reg_n_0_[4] ));
  FDCE \TRISE_reg[5] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\TRISE_reg_n_0_[5] ));
  FDCE \TRISE_reg[6] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\TRISE_reg_n_0_[6] ));
  FDCE \TRISE_reg[7] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\TRISE_reg_n_0_[7] ));
  FDCE \TRISE_reg[8] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\TRISE_reg_n_0_[8] ));
  FDCE \TRISE_reg[9] 
       (.C(clk),
        .CE(TRISE),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\TRISE_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h33B0)) 
    \bitCounter[0]_i_1__0 
       (.I0(i2cState__0[2]),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(i2cState__0[0]),
        .I3(i2cState__0[1]),
        .O(\bitCounter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00F4F400)) 
    \bitCounter[1]_i_1__0 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\bitCounter_reg_n_0_[1] ),
        .O(\bitCounter[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F4F4F4F4000000)) 
    \bitCounter[2]_i_1__0 
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[0] ),
        .I5(\bitCounter_reg_n_0_[2] ),
        .O(\bitCounter[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0DDD020202220)) 
    \bitCounter[3]_i_2__0 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter[3]_i_4__0_n_0 ),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(i2cState__0[2]),
        .I5(\bitCounter_reg_n_0_[3] ),
        .O(\bitCounter[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0080800000808)) 
    \bitCounter[3]_i_3__0 
       (.I0(\CR1_reg_n_0_[0] ),
        .I1(\CR1_reg_n_0_[8] ),
        .I2(i2cState__0[1]),
        .I3(\bitCounter[3]_i_5__0_n_0 ),
        .I4(i2cState__0[0]),
        .I5(\clockCounter_reg[11]_0 ),
        .O(\bitCounter[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bitCounter[3]_i_4__0 
       (.I0(\bitCounter_reg_n_0_[0] ),
        .I1(\bitCounter_reg_n_0_[1] ),
        .O(\bitCounter[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h15FF00FF)) 
    \bitCounter[3]_i_5__0 
       (.I0(\bitCounter_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(ADDMODE),
        .O(\bitCounter[3]_i_5__0_n_0 ));
  FDCE \bitCounter_reg[0] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[0]_i_1__0_n_0 ),
        .Q(\bitCounter_reg_n_0_[0] ));
  FDCE \bitCounter_reg[1] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[1]_i_1__0_n_0 ),
        .Q(\bitCounter_reg_n_0_[1] ));
  FDCE \bitCounter_reg[2] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[2]_i_1__0_n_0 ),
        .Q(\bitCounter_reg_n_0_[2] ));
  FDCE \bitCounter_reg[3] 
       (.C(clk),
        .CE(bitCounter),
        .CLR(reset),
        .D(\bitCounter[3]_i_2__0_n_0 ),
        .Q(\bitCounter_reg_n_0_[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_2__0 
       (.I0(\CCR_reg_n_0_[3] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[3]),
        .O(\clockCounter[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_3__0 
       (.I0(\CCR_reg_n_0_[2] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[2]),
        .O(\clockCounter[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_4__0 
       (.I0(\CCR_reg_n_0_[1] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[1]),
        .O(\clockCounter[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[0]_i_5__0 
       (.I0(\CCR_reg_n_0_[0] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[0]),
        .O(\clockCounter[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_6__0 
       (.I0(clockCounter_reg[3]),
        .I1(\CCR_reg_n_0_[3] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_7__0 
       (.I0(clockCounter_reg[2]),
        .I1(\CCR_reg_n_0_[2] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_8__0 
       (.I0(clockCounter_reg[1]),
        .I1(\CCR_reg_n_0_[1] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[0]_i_9__0 
       (.I0(clockCounter_reg[0]),
        .I1(\CCR_reg_n_0_[0] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_2__0 
       (.I0(\CCR_reg_n_0_[7] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[7]),
        .O(\clockCounter[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_3__0 
       (.I0(\CCR_reg_n_0_[6] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[6]),
        .O(\clockCounter[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_4__0 
       (.I0(\CCR_reg_n_0_[5] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[5]),
        .O(\clockCounter[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[4]_i_5__0 
       (.I0(\CCR_reg_n_0_[4] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[4]),
        .O(\clockCounter[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_6__0 
       (.I0(clockCounter_reg[7]),
        .I1(\CCR_reg_n_0_[7] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_7__0 
       (.I0(clockCounter_reg[6]),
        .I1(\CCR_reg_n_0_[6] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_8__0 
       (.I0(clockCounter_reg[5]),
        .I1(\CCR_reg_n_0_[5] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[4]_i_9__0 
       (.I0(clockCounter_reg[4]),
        .I1(\CCR_reg_n_0_[4] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_2__0 
       (.I0(\CCR_reg_n_0_[10] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[10]),
        .O(\clockCounter[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_3__0 
       (.I0(\CCR_reg_n_0_[9] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[9]),
        .O(\clockCounter[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockCounter[8]_i_4__0 
       (.I0(\CCR_reg_n_0_[8] ),
        .I1(\clockCounter_reg[11]_0 ),
        .I2(clockCounter_reg[8]),
        .O(\clockCounter[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_5__0 
       (.I0(clockCounter_reg[11]),
        .I1(\CCR_reg_n_0_[11] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_6__0 
       (.I0(clockCounter_reg[10]),
        .I1(\CCR_reg_n_0_[10] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_7__0 
       (.I0(clockCounter_reg[9]),
        .I1(\CCR_reg_n_0_[9] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockCounter[8]_i_8__0 
       (.I0(clockCounter_reg[8]),
        .I1(\CCR_reg_n_0_[8] ),
        .I2(\clockCounter_reg[11]_0 ),
        .O(\clockCounter[8]_i_8__0_n_0 ));
  FDCE \clockCounter_reg[0] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1__0_n_7 ),
        .Q(clockCounter_reg[0]));
  CARRY4 \clockCounter_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\clockCounter_reg[0]_i_1__0_n_0 ,\clockCounter_reg[0]_i_1__0_n_1 ,\clockCounter_reg[0]_i_1__0_n_2 ,\clockCounter_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockCounter[0]_i_2__0_n_0 ,\clockCounter[0]_i_3__0_n_0 ,\clockCounter[0]_i_4__0_n_0 ,\clockCounter[0]_i_5__0_n_0 }),
        .O({\clockCounter_reg[0]_i_1__0_n_4 ,\clockCounter_reg[0]_i_1__0_n_5 ,\clockCounter_reg[0]_i_1__0_n_6 ,\clockCounter_reg[0]_i_1__0_n_7 }),
        .S({\clockCounter[0]_i_6__0_n_0 ,\clockCounter[0]_i_7__0_n_0 ,\clockCounter[0]_i_8__0_n_0 ,\clockCounter[0]_i_9__0_n_0 }));
  FDCE \clockCounter_reg[10] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1__0_n_5 ),
        .Q(clockCounter_reg[10]));
  FDCE \clockCounter_reg[11] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1__0_n_4 ),
        .Q(clockCounter_reg[11]));
  FDCE \clockCounter_reg[1] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1__0_n_6 ),
        .Q(clockCounter_reg[1]));
  FDCE \clockCounter_reg[2] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1__0_n_5 ),
        .Q(clockCounter_reg[2]));
  FDCE \clockCounter_reg[3] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[0]_i_1__0_n_4 ),
        .Q(clockCounter_reg[3]));
  FDCE \clockCounter_reg[4] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1__0_n_7 ),
        .Q(clockCounter_reg[4]));
  CARRY4 \clockCounter_reg[4]_i_1__0 
       (.CI(\clockCounter_reg[0]_i_1__0_n_0 ),
        .CO({\clockCounter_reg[4]_i_1__0_n_0 ,\clockCounter_reg[4]_i_1__0_n_1 ,\clockCounter_reg[4]_i_1__0_n_2 ,\clockCounter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockCounter[4]_i_2__0_n_0 ,\clockCounter[4]_i_3__0_n_0 ,\clockCounter[4]_i_4__0_n_0 ,\clockCounter[4]_i_5__0_n_0 }),
        .O({\clockCounter_reg[4]_i_1__0_n_4 ,\clockCounter_reg[4]_i_1__0_n_5 ,\clockCounter_reg[4]_i_1__0_n_6 ,\clockCounter_reg[4]_i_1__0_n_7 }),
        .S({\clockCounter[4]_i_6__0_n_0 ,\clockCounter[4]_i_7__0_n_0 ,\clockCounter[4]_i_8__0_n_0 ,\clockCounter[4]_i_9__0_n_0 }));
  FDCE \clockCounter_reg[5] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1__0_n_6 ),
        .Q(clockCounter_reg[5]));
  FDCE \clockCounter_reg[6] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1__0_n_5 ),
        .Q(clockCounter_reg[6]));
  FDCE \clockCounter_reg[7] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[4]_i_1__0_n_4 ),
        .Q(clockCounter_reg[7]));
  FDCE \clockCounter_reg[8] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1__0_n_7 ),
        .Q(clockCounter_reg[8]));
  CARRY4 \clockCounter_reg[8]_i_1__0 
       (.CI(\clockCounter_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_clockCounter_reg[8]_i_1__0_CO_UNCONNECTED [3],\clockCounter_reg[8]_i_1__0_n_1 ,\clockCounter_reg[8]_i_1__0_n_2 ,\clockCounter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\clockCounter[8]_i_2__0_n_0 ,\clockCounter[8]_i_3__0_n_0 ,\clockCounter[8]_i_4__0_n_0 }),
        .O({\clockCounter_reg[8]_i_1__0_n_4 ,\clockCounter_reg[8]_i_1__0_n_5 ,\clockCounter_reg[8]_i_1__0_n_6 ,\clockCounter_reg[8]_i_1__0_n_7 }),
        .S({\clockCounter[8]_i_5__0_n_0 ,\clockCounter[8]_i_6__0_n_0 ,\clockCounter[8]_i_7__0_n_0 ,\clockCounter[8]_i_8__0_n_0 }));
  FDCE \clockCounter_reg[9] 
       (.C(clk),
        .CE(\CR1_reg_n_0_[0] ),
        .CLR(reset),
        .D(\clockCounter_reg[8]_i_1__0_n_6 ),
        .Q(clockCounter_reg[9]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[0]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[0] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_39_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_39 
       (.I0(p_6_in[0]),
        .I1(\OAR2_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[0] ),
        .I5(\OAR1_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[10]_INST_0_i_21 
       (.I0(\TRISE_reg_n_0_[10] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[10]_INST_0_i_34_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[10]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \io_apb_PRDATA[10]_INST_0_i_33 
       (.I0(RXNE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(io_apb_decoder_io_output_PSEL),
        .I4(io_apb_PADDR[6]),
        .I5(\io_apb_PRDATA[10]_INST_0_i_20 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_34 
       (.I0(p_6_in[10]),
        .I1(\OAR2_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[10] ),
        .I5(OAR1__0[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_32 
       (.I0(CR2__0[11]),
        .I1(\OAR2_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[11] ),
        .I5(OAR1__0[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[11]_INST_0_i_8 
       (.I0(\TRISE_reg_n_0_[11] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [4]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_27 
       (.I0(CR2__0[12]),
        .I1(\OAR2_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[12] ),
        .I5(OAR1__0[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[12]_INST_0_i_8 
       (.I0(\TRISE_reg_n_0_[12] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [5]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_27 
       (.I0(CR2__0[13]),
        .I1(\OAR2_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[13] ),
        .I5(OAR1__0[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[13]_INST_0_i_8 
       (.I0(\TRISE_reg_n_0_[13] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [6]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_27 
       (.I0(CR2__0[14]),
        .I1(\OAR2_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[14] ),
        .I5(OAR1__0[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[14]_INST_0_i_8 
       (.I0(\TRISE_reg_n_0_[14] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [7]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[15]_INST_0_i_11 
       (.I0(\TRISE_reg_n_0_[15] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [8]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_36 
       (.I0(CR2__0[15]),
        .I1(\OAR2_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[15] ),
        .I5(ADDMODE),
        .O(\io_apb_PRDATA[15]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \io_apb_PRDATA[15]_INST_0_i_37 
       (.I0(RXNE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(io_apb_decoder_io_output_PSEL_0),
        .I4(\io_apb_PRDATA[15]_INST_0_i_25 ),
        .I5(\io_apb_PRDATA[10]_INST_0_i_20 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[1]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[1] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_39_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[1]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_39 
       (.I0(p_6_in[1]),
        .I1(\OAR2_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[1] ),
        .I5(\OAR1_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \io_apb_PRDATA[1]_INST_0_i_40 
       (.I0(\CCR_reg_n_0_[1] ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(ADDR),
        .O(\io_apb_PRDATA[1]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[2]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[2] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[2]_INST_0_i_38_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[2]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_38 
       (.I0(p_6_in[2]),
        .I1(\OAR2_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[2] ),
        .I5(\OAR1_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[3]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[3] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [0]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_38 
       (.I0(p_6_in[3]),
        .I1(\OAR2_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[3] ),
        .I5(\OAR1_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[4]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[4] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[4]_INST_0_i_37_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[4]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_37 
       (.I0(p_6_in[4]),
        .I1(\OAR2_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[4] ),
        .I5(\OAR1_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[5]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[5] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [1]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_38 
       (.I0(p_6_in[5]),
        .I1(\OAR2_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[5] ),
        .I5(\OAR1_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[6]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[6] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_37_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[6]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_37 
       (.I0(p_6_in[6]),
        .I1(\OAR2_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[6] ),
        .I5(\OAR1_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \io_apb_PRDATA[7]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[7] ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I2(\io_apb_PRDATA[7]_INST_0_i_37_n_0 ),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[7]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_37 
       (.I0(p_6_in[7]),
        .I1(\OAR2_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[7] ),
        .I5(\OAR1_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[8]_INST_0_i_20 
       (.I0(\TRISE_reg_n_0_[8] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [2]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_41 
       (.I0(p_6_in[8]),
        .I1(\OAR2_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(\CR1_reg_n_0_[8] ),
        .I5(\OAR1_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_31 
       (.I0(p_6_in[9]),
        .I1(\OAR2_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(STOP),
        .I5(\OAR1_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \io_apb_PRDATA[9]_INST_0_i_8 
       (.I0(\TRISE_reg_n_0_[9] ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3_0 [3]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .O(\TRISE_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \io_gpio_write[22]_INST_0_i_10 
       (.I0(\io_gpio_write[22]_INST_0_i_14_n_0 ),
        .I1(\io_gpio_write[22]_INST_0_i_15_n_0 ),
        .I2(\io_gpio_write[22]_INST_0_i_16_n_0 ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\bitCounter_reg_n_0_[2] ),
        .I5(\io_gpio_write[22]_INST_0_i_17_n_0 ),
        .O(\io_gpio_write[22]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[22]_INST_0_i_11 
       (.I0(\io_gpio_write[22]_INST_0_i_17_n_0 ),
        .I1(\io_gpio_write[22]_INST_0_i_16_n_0 ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[1] ),
        .I4(\io_gpio_write[22]_INST_0_i_15_n_0 ),
        .I5(\io_gpio_write[22]_INST_0_i_14_n_0 ),
        .O(\io_gpio_write[22]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[22]_INST_0_i_12 
       (.I0(\txShiftReg_reg_n_0_[6] ),
        .I1(\txShiftReg_reg_n_0_[4] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[7] ),
        .I5(\txShiftReg_reg_n_0_[5] ),
        .O(\io_gpio_write[22]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[22]_INST_0_i_13 
       (.I0(\txShiftReg_reg_n_0_[14] ),
        .I1(\txShiftReg_reg_n_0_[12] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[15] ),
        .I5(\txShiftReg_reg_n_0_[13] ),
        .O(\io_gpio_write[22]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[22]_INST_0_i_14 
       (.I0(\OAR1_reg_n_0_[2] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[3] ),
        .O(\io_gpio_write[22]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[22]_INST_0_i_15 
       (.I0(\OAR1_reg_n_0_[6] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[7] ),
        .O(\io_gpio_write[22]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[22]_INST_0_i_16 
       (.I0(\OAR1_reg_n_0_[0] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[1] ),
        .O(\io_gpio_write[22]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[22]_INST_0_i_17 
       (.I0(\OAR1_reg_n_0_[4] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[5] ),
        .O(\io_gpio_write[22]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA0C000000000)) 
    \io_gpio_write[22]_INST_0_i_2 
       (.I0(\io_gpio_write[22]_INST_0_i_6_n_0 ),
        .I1(\io_gpio_write[22]_INST_0_i_7_n_0 ),
        .I2(\bitCounter_reg_n_0_[2] ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(\io_gpio_write[22]_INST_0_i_8_n_0 ),
        .I5(i2cState__0[1]),
        .O(\io_gpio_write[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0AAF0FFF0F0CC)) 
    \io_gpio_write[22]_INST_0_i_3 
       (.I0(\bitCounter_reg_n_0_[0] ),
        .I1(\io_gpio_write[22]_INST_0_i_9_n_0 ),
        .I2(\io_gpio_write[22]_INST_0_i_10_n_0 ),
        .I3(\bitCounter_reg_n_0_[3] ),
        .I4(\bitCounter_reg_n_0_[2] ),
        .I5(\bitCounter_reg_n_0_[1] ),
        .O(\io_gpio_write[22]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \io_gpio_write[22]_INST_0_i_5 
       (.I0(\io_gpio_write[22]_INST_0_i_11_n_0 ),
        .I1(\bitCounter_reg_n_0_[1] ),
        .I2(\bitCounter_reg_n_0_[0] ),
        .I3(\bitCounter_reg_n_0_[2] ),
        .I4(\bitCounter_reg_n_0_[3] ),
        .O(\io_gpio_write[22]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[22]_INST_0_i_6 
       (.I0(\txShiftReg_reg_n_0_[10] ),
        .I1(\txShiftReg_reg_n_0_[8] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[11] ),
        .I5(\txShiftReg_reg_n_0_[9] ),
        .O(\io_gpio_write[22]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_gpio_write[22]_INST_0_i_7 
       (.I0(\txShiftReg_reg_n_0_[2] ),
        .I1(\txShiftReg_reg_n_0_[0] ),
        .I2(\bitCounter_reg_n_0_[1] ),
        .I3(\bitCounter_reg_n_0_[0] ),
        .I4(\txShiftReg_reg_n_0_[3] ),
        .I5(\txShiftReg_reg_n_0_[1] ),
        .O(\io_gpio_write[22]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3210FFFFFFFFFFFF)) 
    \io_gpio_write[22]_INST_0_i_8 
       (.I0(\bitCounter_reg_n_0_[3] ),
        .I1(\bitCounter_reg_n_0_[2] ),
        .I2(\io_gpio_write[22]_INST_0_i_12_n_0 ),
        .I3(\io_gpio_write[22]_INST_0_i_13_n_0 ),
        .I4(\clockCounter_reg[11]_0 ),
        .I5(i2cState__0[2]),
        .O(\io_gpio_write[22]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \io_gpio_write[22]_INST_0_i_9 
       (.I0(\OAR1_reg_n_0_[8] ),
        .I1(\bitCounter_reg_n_0_[0] ),
        .I2(\OAR1_reg_n_0_[9] ),
        .O(\io_gpio_write[22]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \io_interrupt[4]_INST_0_i_3 
       (.I0(p_6_in[9]),
        .I1(\SR1_reg_n_0_[0] ),
        .I2(STOPF),
        .I3(BTF),
        .I4(ADDR),
        .O(\CR2_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \io_interrupt[4]_INST_0_i_4 
       (.I0(p_6_in[8]),
        .I1(AF),
        .I2(RXNE),
        .I3(TXE),
        .I4(p_6_in[10]),
        .O(\CR2_reg[8]_0 ));
  sys_Apb3Periph_0_0_StreamFifo_4_17 rxFifo
       (.AF(AF),
        .BTF(BTF),
        .Q({TXE,RXNE}),
        .STOPF(STOPF),
        .clk(clk),
        .clockCounter_reg(clockCounter_reg),
        .clockCounter_reg_11_sp_1(\clockCounter_reg[11]_0 ),
        .i2cCtrl_io_apb_PRDATA(i2cCtrl_io_apb_PRDATA),
        .i2cState__0(i2cState__0),
        .io_apb_PADDR({io_apb_PADDR[10:5],io_apb_PADDR[3:0]}),
        .\io_apb_PADDR[16] (io_apb_decoder_io_output_PSEL),
        .\io_apb_PADDR[1]_0 (\io_apb_PADDR[1]_0 ),
        .\io_apb_PADDR[1]_1 (\io_apb_PADDR[1]_1 ),
        .\io_apb_PADDR[1]_2 (\io_apb_PADDR[1]_2 ),
        .\io_apb_PADDR[1]_3 (\io_apb_PADDR[1]_3 ),
        .\io_apb_PADDR[1]_4 (\io_apb_PADDR[1]_4 ),
        .\io_apb_PADDR[1]_5 (\io_apb_PADDR[1]_5 ),
        .io_apb_PADDR_1_sp_1(io_apb_PADDR_1_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_3 (\io_apb_PRDATA[0]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (\io_apb_PRDATA[0]_INST_0_i_3 ),
        .\io_apb_PRDATA[0]_INST_0_i_8_0 (\SR1_reg_n_0_[0] ),
        .\io_apb_PRDATA[10]_INST_0_i_3 (\io_apb_PRDATA[10]_INST_0_i_21_n_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_8_0 (\io_apb_PRDATA[10]_INST_0_i_33_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_3 (\io_apb_PRDATA[11]_INST_0_i_3 ),
        .\io_apb_PRDATA[11]_INST_0_i_9_0 (\io_apb_PRDATA[11]_INST_0_i_32_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_3 (\io_apb_PRDATA[12]_INST_0_i_3 ),
        .\io_apb_PRDATA[12]_INST_0_i_9_0 (\io_apb_PRDATA[12]_INST_0_i_27_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_3 (\io_apb_PRDATA[13]_INST_0_i_3 ),
        .\io_apb_PRDATA[13]_INST_0_i_9_0 (\io_apb_PRDATA[13]_INST_0_i_27_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_3 (\io_apb_PRDATA[14]_INST_0_i_3 ),
        .\io_apb_PRDATA[14]_INST_0_i_9_0 (\io_apb_PRDATA[14]_INST_0_i_27_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12_0 ({\CCR_reg_n_0_[15] ,\CCR_reg_n_0_[14] ,\CCR_reg_n_0_[13] ,\CCR_reg_n_0_[12] ,\CCR_reg_n_0_[11] ,\CCR_reg_n_0_[10] ,\CCR_reg_n_0_[9] ,\CCR_reg_n_0_[8] ,\CCR_reg_n_0_[7] ,\CCR_reg_n_0_[6] ,\CCR_reg_n_0_[5] ,\CCR_reg_n_0_[4] ,\CCR_reg_n_0_[3] ,\CCR_reg_n_0_[2] ,\CCR_reg_n_0_[0] }),
        .\io_apb_PRDATA[15]_INST_0_i_12_1 (\io_apb_PRDATA[15]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12_2 (\CCR_reg[0]_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_12_3 (\io_apb_PRDATA[15]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_3 (\io_apb_PRDATA[15]_INST_0_i_3 ),
        .\io_apb_PRDATA[1]_INST_0_i_3 (\io_apb_PRDATA[1]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (\io_apb_PRDATA[1]_INST_0_i_3 ),
        .\io_apb_PRDATA[1]_INST_0_i_3_1 (\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_8_0 (\SR2_reg_n_0_[1] ),
        .\io_apb_PRDATA[1]_INST_0_i_8_1 (\io_apb_PRDATA[1]_INST_0_i_8 ),
        .\io_apb_PRDATA[1]_INST_0_i_8_2 (\io_apb_PRDATA[1]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_3 (\io_apb_PRDATA[2]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_3_0 (\io_apb_PRDATA[2]_INST_0_i_3 ),
        .\io_apb_PRDATA[3]_INST_0_i_3 (\io_apb_PRDATA[3]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_3_0 (\io_apb_PRDATA[3]_INST_0_i_3 ),
        .\io_apb_PRDATA[3]_INST_0_i_8_0 (\io_apb_PRDATA[3]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_8_1 (\io_apb_PRDATA[15]_INST_0_i_25 ),
        .\io_apb_PRDATA[4]_INST_0_i_3 (\io_apb_PRDATA[4]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_3_0 (\io_apb_PRDATA[4]_INST_0_i_3 ),
        .\io_apb_PRDATA[5]_INST_0_i_3 (\io_apb_PRDATA[5]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_3_0 (\io_apb_PRDATA[5]_INST_0_i_3 ),
        .\io_apb_PRDATA[5]_INST_0_i_8_0 (\io_apb_PRDATA[5]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_3 (\io_apb_PRDATA[6]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (\io_apb_PRDATA[6]_INST_0_i_3 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_1 (\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_3 (\io_apb_PRDATA[7]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_3_0 (\io_apb_PRDATA[7]_INST_0_i_3 ),
        .\io_apb_PRDATA[8]_INST_0_i_3 (\CR1_reg[0]_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_3_0 (\io_apb_PRDATA[8]_INST_0_i_20_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_3_1 (\io_apb_PRDATA[8]_INST_0_i_3 ),
        .\io_apb_PRDATA[8]_INST_0_i_8_0 (\io_apb_PRDATA[8]_INST_0_i_41_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_3 (\io_apb_PRDATA[9]_INST_0_i_3 ),
        .\io_apb_PRDATA[9]_INST_0_i_9_0 (\io_apb_PRDATA[9]_INST_0_i_31_n_0 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .\logic_pop_sync_popReg_reg[0]_0 (\logic_pop_sync_popReg_reg[0] ),
        .\logic_ptr_push_reg[0]_0 ({\bitCounter_reg_n_0_[3] ,\bitCounter_reg_n_0_[2] ,\bitCounter_reg_n_0_[1] ,\bitCounter_reg_n_0_[0] }),
        .\logic_ram_spinal_port1_reg[13]_0 ({\rxShiftReg_reg_n_0_[15] ,\rxShiftReg_reg_n_0_[14] ,\rxShiftReg_reg_n_0_[13] ,\rxShiftReg_reg_n_0_[12] ,\rxShiftReg_reg_n_0_[11] ,\rxShiftReg_reg_n_0_[10] ,\rxShiftReg_reg_n_0_[9] ,\rxShiftReg_reg_n_0_[8] ,\rxShiftReg_reg_n_0_[7] ,\rxShiftReg_reg_n_0_[6] ,\rxShiftReg_reg_n_0_[5] ,\rxShiftReg_reg_n_0_[4] ,\rxShiftReg_reg_n_0_[3] ,\rxShiftReg_reg_n_0_[2] ,\rxShiftReg_reg_n_0_[1] ,\rxShiftReg_reg_n_0_[0] }),
        .reset(reset),
        .rxFifo_io_pop_valid(rxFifo_io_pop_valid),
        .selIndex(selIndex),
        .when_apb3i2c_l175(when_apb3i2c_l175));
  LUT4 #(
    .INIT(16'h0080)) 
    \rxShiftReg[15]_i_1__0 
       (.I0(\clockCounter_reg[11]_0 ),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[2]),
        .O(rxShiftReg));
  FDCE \rxShiftReg_reg[0] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(io_gpio_read),
        .Q(\rxShiftReg_reg_n_0_[0] ));
  FDCE \rxShiftReg_reg[10] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[9] ),
        .Q(\rxShiftReg_reg_n_0_[10] ));
  FDCE \rxShiftReg_reg[11] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[10] ),
        .Q(\rxShiftReg_reg_n_0_[11] ));
  FDCE \rxShiftReg_reg[12] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[11] ),
        .Q(\rxShiftReg_reg_n_0_[12] ));
  FDCE \rxShiftReg_reg[13] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[12] ),
        .Q(\rxShiftReg_reg_n_0_[13] ));
  FDCE \rxShiftReg_reg[14] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[13] ),
        .Q(\rxShiftReg_reg_n_0_[14] ));
  FDCE \rxShiftReg_reg[15] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[14] ),
        .Q(\rxShiftReg_reg_n_0_[15] ));
  FDCE \rxShiftReg_reg[1] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[0] ),
        .Q(\rxShiftReg_reg_n_0_[1] ));
  FDCE \rxShiftReg_reg[2] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[1] ),
        .Q(\rxShiftReg_reg_n_0_[2] ));
  FDCE \rxShiftReg_reg[3] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[2] ),
        .Q(\rxShiftReg_reg_n_0_[3] ));
  FDCE \rxShiftReg_reg[4] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[3] ),
        .Q(\rxShiftReg_reg_n_0_[4] ));
  FDCE \rxShiftReg_reg[5] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[4] ),
        .Q(\rxShiftReg_reg_n_0_[5] ));
  FDCE \rxShiftReg_reg[6] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[5] ),
        .Q(\rxShiftReg_reg_n_0_[6] ));
  FDCE \rxShiftReg_reg[7] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[6] ),
        .Q(\rxShiftReg_reg_n_0_[7] ));
  FDCE \rxShiftReg_reg[8] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[7] ),
        .Q(\rxShiftReg_reg_n_0_[8] ));
  FDCE \rxShiftReg_reg[9] 
       (.C(clk),
        .CE(rxShiftReg),
        .CLR(reset),
        .D(\rxShiftReg_reg_n_0_[8] ),
        .Q(\rxShiftReg_reg_n_0_[9] ));
  sys_Apb3Periph_0_0_StreamFifo_4_18 txFifo
       (.\CR1_reg[9] (txFifo_n_5),
        .E(bitCounter),
        .\FSM_sequential_i2cState_reg[0] (\FSM_sequential_i2cState[0]_i_2__0_n_0 ),
        .\FSM_sequential_i2cState_reg[1] (txFifo_io_pop_ready),
        .\FSM_sequential_i2cState_reg[1]_0 (STOP),
        .\FSM_sequential_i2cState_reg[2] (txFifo_n_4),
        .\FSM_sequential_i2cState_reg[2]_0 (txFifo_n_6),
        .\FSM_sequential_i2cState_reg[2]_1 (\FSM_sequential_i2cState[2]_i_2__0_n_0 ),
        .\FSM_sequential_i2cState_reg[2]_2 (\FSM_sequential_i2cState[2]_i_4__0_n_0 ),
        .Q(Q),
        .\bitCounter_reg[0] (\clockCounter_reg[11]_0 ),
        .\bitCounter_reg[0]_0 (\bitCounter[3]_i_3__0_n_0 ),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .i2cState__0(i2cState__0),
        .io_apb_PADDR(io_apb_PADDR[6]),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_write(io_gpio_write),
        .\io_gpio_write[22] (\io_gpio_write[22]_INST_0_i_2_n_0 ),
        .\io_gpio_write[22]_0 (\io_gpio_write[22] ),
        .\io_gpio_write[22]_1 (\io_gpio_write[22]_INST_0_i_3_n_0 ),
        .\io_gpio_write[22]_2 (ADDMODE),
        .\io_gpio_write[22]_3 (\io_gpio_write[22]_INST_0_i_5_n_0 ),
        .\io_gpio_write[22]_INST_0_i_1_0 (\txShiftReg_reg_n_0_[7] ),
        .\logic_ptr_push_reg[0]_0 (TXE),
        .\logic_ptr_push_reg[0]_1 (\logic_pop_sync_popReg_reg[0] ),
        .\logic_ram_spinal_port1_reg[15]_0 ({txFifo_n_7,txFifo_n_8,txFifo_n_9,txFifo_n_10,txFifo_n_11,txFifo_n_12,txFifo_n_13,txFifo_n_14,txFifo_n_15,txFifo_n_16,txFifo_n_17,txFifo_n_18,txFifo_n_19,txFifo_n_20,txFifo_n_21,txFifo_n_22}),
        .reset(reset),
        .when_apb3i2c_l175(when_apb3i2c_l175));
  FDCE \txShiftReg_reg[0] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_22),
        .Q(\txShiftReg_reg_n_0_[0] ));
  FDCE \txShiftReg_reg[10] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_12),
        .Q(\txShiftReg_reg_n_0_[10] ));
  FDCE \txShiftReg_reg[11] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_11),
        .Q(\txShiftReg_reg_n_0_[11] ));
  FDCE \txShiftReg_reg[12] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_10),
        .Q(\txShiftReg_reg_n_0_[12] ));
  FDCE \txShiftReg_reg[13] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_9),
        .Q(\txShiftReg_reg_n_0_[13] ));
  FDCE \txShiftReg_reg[14] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_8),
        .Q(\txShiftReg_reg_n_0_[14] ));
  FDCE \txShiftReg_reg[15] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_7),
        .Q(\txShiftReg_reg_n_0_[15] ));
  FDCE \txShiftReg_reg[1] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_21),
        .Q(\txShiftReg_reg_n_0_[1] ));
  FDCE \txShiftReg_reg[2] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_20),
        .Q(\txShiftReg_reg_n_0_[2] ));
  FDCE \txShiftReg_reg[3] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_19),
        .Q(\txShiftReg_reg_n_0_[3] ));
  FDCE \txShiftReg_reg[4] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_18),
        .Q(\txShiftReg_reg_n_0_[4] ));
  FDCE \txShiftReg_reg[5] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_17),
        .Q(\txShiftReg_reg_n_0_[5] ));
  FDCE \txShiftReg_reg[6] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_16),
        .Q(\txShiftReg_reg_n_0_[6] ));
  FDCE \txShiftReg_reg[7] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_15),
        .Q(\txShiftReg_reg_n_0_[7] ));
  FDCE \txShiftReg_reg[8] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_14),
        .Q(\txShiftReg_reg_n_0_[8] ));
  FDCE \txShiftReg_reg[9] 
       (.C(clk),
        .CE(txFifo_io_pop_ready),
        .CLR(reset),
        .D(txFifo_n_13),
        .Q(\txShiftReg_reg_n_0_[9] ));
endmodule

module sys_Apb3Periph_0_0_Apb3Iwdg
   (io_apb_PADDR_1_sp_1,
    \RLR_reg[0]_0 ,
    Q,
    \RLR_reg[1]_0 ,
    \RLR_reg[2]_0 ,
    io_apb_PADDR,
    io_apb_PWDATA,
    io_apb_PWRITE,
    io_apb_decoder_io_output_PSEL,
    io_apb_PENABLE,
    \io_apb_PRDATA[1]_INST_0_i_11 ,
    selIndex,
    clk,
    reset);
  output io_apb_PADDR_1_sp_1;
  output \RLR_reg[0]_0 ;
  output [8:0]Q;
  output \RLR_reg[1]_0 ;
  output \RLR_reg[2]_0 ;
  input [4:0]io_apb_PADDR;
  input [31:0]io_apb_PWDATA;
  input io_apb_PWRITE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input io_apb_PENABLE;
  input \io_apb_PRDATA[1]_INST_0_i_11 ;
  input selIndex;
  input clk;
  input reset;

  wire [2:0]PR;
  wire \PR[0]_i_1_n_0 ;
  wire \PR[1]_i_1_n_0 ;
  wire \PR[2]_i_1_n_0 ;
  wire \PR[2]_i_2__0_n_0 ;
  wire [8:0]Q;
  wire [2:0]RLR;
  wire \RLR[11]_i_1_n_0 ;
  wire \RLR_reg[0]_0 ;
  wire \RLR_reg[1]_0 ;
  wire \RLR_reg[2]_0 ;
  wire \SR[0]_i_1_n_0 ;
  wire \SR[1]_i_10_n_0 ;
  wire \SR[1]_i_11_n_0 ;
  wire \SR[1]_i_12_n_0 ;
  wire \SR[1]_i_1_n_0 ;
  wire \SR[1]_i_3_n_0 ;
  wire \SR[1]_i_5_n_0 ;
  wire \SR[1]_i_6_n_0 ;
  wire \SR[1]_i_7_n_0 ;
  wire \SR[1]_i_8_n_0 ;
  wire \SR[1]_i_9_n_0 ;
  wire clk;
  wire ctrl_doWrite__0;
  wire [4:0]io_apb_PADDR;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[1]_INST_0_i_11 ;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire reset;
  wire selIndex;
  wire when_apb3wdg_l44;
  wire when_apb3wdg_l53;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \PR[0]_i_1 
       (.I0(io_apb_PWDATA[0]),
        .I1(\PR[2]_i_2__0_n_0 ),
        .I2(io_apb_PADDR_1_sn_1),
        .I3(when_apb3wdg_l44),
        .I4(ctrl_doWrite__0),
        .I5(PR[0]),
        .O(\PR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \PR[1]_i_1 
       (.I0(io_apb_PWDATA[1]),
        .I1(\PR[2]_i_2__0_n_0 ),
        .I2(io_apb_PADDR_1_sn_1),
        .I3(when_apb3wdg_l44),
        .I4(ctrl_doWrite__0),
        .I5(PR[1]),
        .O(\PR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \PR[2]_i_1 
       (.I0(io_apb_PWDATA[2]),
        .I1(\PR[2]_i_2__0_n_0 ),
        .I2(io_apb_PADDR_1_sn_1),
        .I3(when_apb3wdg_l44),
        .I4(ctrl_doWrite__0),
        .I5(PR[2]),
        .O(\PR[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \PR[2]_i_2__0 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .O(\PR[2]_i_2__0_n_0 ));
  FDCE \PR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\PR[0]_i_1_n_0 ),
        .Q(PR[0]));
  FDCE \PR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\PR[1]_i_1_n_0 ),
        .Q(PR[1]));
  FDCE \PR_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\PR[2]_i_1_n_0 ),
        .Q(PR[2]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \RLR[11]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .I3(when_apb3wdg_l53),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(\RLR[11]_i_1_n_0 ));
  FDPE \RLR_reg[0] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[0]),
        .PRE(reset),
        .Q(RLR[0]));
  FDPE \RLR_reg[10] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[10]),
        .PRE(reset),
        .Q(Q[7]));
  FDPE \RLR_reg[11] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[11]),
        .PRE(reset),
        .Q(Q[8]));
  FDPE \RLR_reg[1] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[1]),
        .PRE(reset),
        .Q(RLR[1]));
  FDPE \RLR_reg[2] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[2]),
        .PRE(reset),
        .Q(RLR[2]));
  FDPE \RLR_reg[3] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[3]),
        .PRE(reset),
        .Q(Q[0]));
  FDPE \RLR_reg[4] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[4]),
        .PRE(reset),
        .Q(Q[1]));
  FDPE \RLR_reg[5] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[5]),
        .PRE(reset),
        .Q(Q[2]));
  FDPE \RLR_reg[6] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[6]),
        .PRE(reset),
        .Q(Q[3]));
  FDPE \RLR_reg[7] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[7]),
        .PRE(reset),
        .Q(Q[4]));
  FDPE \RLR_reg[8] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[8]),
        .PRE(reset),
        .Q(Q[5]));
  FDPE \RLR_reg[9] 
       (.C(clk),
        .CE(\RLR[11]_i_1_n_0 ),
        .D(io_apb_PWDATA[9]),
        .PRE(reset),
        .Q(Q[6]));
  LUT6 #(
    .INIT(64'h0F0F0F0FCCCCCC4C)) 
    \SR[0]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(when_apb3wdg_l44),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR_1_sn_1),
        .I5(\SR[1]_i_3_n_0 ),
        .O(\SR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0FCCCCCC4C)) 
    \SR[1]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(when_apb3wdg_l53),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR_1_sn_1),
        .I5(\SR[1]_i_3_n_0 ),
        .O(\SR[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \SR[1]_i_10 
       (.I0(io_apb_PWDATA[11]),
        .I1(io_apb_PWDATA[10]),
        .I2(io_apb_PWDATA[9]),
        .I3(io_apb_PWDATA[8]),
        .O(\SR[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SR[1]_i_11 
       (.I0(io_apb_PWDATA[27]),
        .I1(io_apb_PWDATA[26]),
        .I2(io_apb_PWDATA[25]),
        .I3(io_apb_PWDATA[24]),
        .O(\SR[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \SR[1]_i_12 
       (.I0(io_apb_PWDATA[7]),
        .I1(io_apb_PWDATA[6]),
        .I2(io_apb_PWDATA[5]),
        .I3(io_apb_PWDATA[4]),
        .O(\SR[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \SR[1]_i_2 
       (.I0(io_apb_PWRITE),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PENABLE),
        .O(ctrl_doWrite__0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \SR[1]_i_3 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\SR[1]_i_5_n_0 ),
        .I5(\SR[1]_i_6_n_0 ),
        .O(\SR[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \SR[1]_i_5 
       (.I0(\SR[1]_i_7_n_0 ),
        .I1(io_apb_PWDATA[17]),
        .I2(io_apb_PWDATA[16]),
        .I3(io_apb_PWDATA[19]),
        .I4(io_apb_PWDATA[18]),
        .I5(\SR[1]_i_8_n_0 ),
        .O(\SR[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \SR[1]_i_6 
       (.I0(\SR[1]_i_9_n_0 ),
        .I1(\SR[1]_i_10_n_0 ),
        .I2(io_apb_PWDATA[15]),
        .I3(io_apb_PWDATA[14]),
        .I4(io_apb_PWDATA[13]),
        .I5(io_apb_PWDATA[12]),
        .O(\SR[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SR[1]_i_7 
       (.I0(io_apb_PWDATA[23]),
        .I1(io_apb_PWDATA[22]),
        .I2(io_apb_PWDATA[21]),
        .I3(io_apb_PWDATA[20]),
        .O(\SR[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \SR[1]_i_8 
       (.I0(io_apb_PWDATA[28]),
        .I1(io_apb_PWDATA[29]),
        .I2(io_apb_PWDATA[30]),
        .I3(io_apb_PWDATA[31]),
        .I4(\SR[1]_i_11_n_0 ),
        .O(\SR[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \SR[1]_i_9 
       (.I0(\SR[1]_i_12_n_0 ),
        .I1(io_apb_PWDATA[1]),
        .I2(io_apb_PWDATA[0]),
        .I3(io_apb_PWDATA[3]),
        .I4(io_apb_PWDATA[2]),
        .I5(ctrl_doWrite__0),
        .O(\SR[1]_i_9_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[0]_i_1_n_0 ),
        .Q(when_apb3wdg_l44));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[1]_i_1_n_0 ),
        .Q(when_apb3wdg_l53));
  LUT6 #(
    .INIT(64'hF000C0C0A0A00000)) 
    \io_apb_PRDATA[0]_INST_0_i_30 
       (.I0(RLR[0]),
        .I1(PR[0]),
        .I2(\io_apb_PRDATA[1]_INST_0_i_11 ),
        .I3(when_apb3wdg_l44),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(\RLR_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF000C0C0A0A00000)) 
    \io_apb_PRDATA[1]_INST_0_i_31 
       (.I0(RLR[1]),
        .I1(PR[1]),
        .I2(\io_apb_PRDATA[1]_INST_0_i_11 ),
        .I3(when_apb3wdg_l53),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(\RLR_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0003020000000200)) 
    \io_apb_PRDATA[2]_INST_0_i_30 
       (.I0(RLR[2]),
        .I1(io_apb_PADDR_1_sn_1),
        .I2(selIndex),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .I5(PR[2]),
        .O(\RLR_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \io_apb_PRDATA[31]_INST_0_i_8 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .O(io_apb_PADDR_1_sn_1));
endmodule

module sys_Apb3Periph_0_0_Apb3Periph
   (io_gpio_write,
    io_gpio_writeEnable,
    io_apb_PRDATA,
    io_interrupt,
    io_gpio_read,
    clk,
    reset,
    io_apb_PADDR,
    io_apb_PSEL,
    \io_apb_PRDATA[31]_INST_0_i_3 ,
    \io_apb_PRDATA[31]_INST_0_i_3_0 ,
    io_apb_PWDATA,
    io_apb_PRDATA_15_sp_1,
    \io_apb_PRDATA[15]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PRDATA_16_sp_1,
    \io_apb_PRDATA[15]_INST_0_i_27 ,
    \io_apb_PRDATA[15]_INST_0_i_28 ,
    \io_apb_PRDATA[15]_INST_0_i_28_0 ,
    \io_apb_PRDATA[7]_INST_0_i_25 ,
    \io_apb_PRDATA[15]_INST_0_i_28_1 ,
    \io_apb_PRDATA[15]_INST_0_i_28_2 ,
    \io_apb_PRDATA[15]_INST_0_i_28_3 ,
    \io_apb_PRDATA[6]_INST_0_i_8 ,
    \io_apb_PRDATA[16]_0 ,
    \io_apb_PRDATA[15]_INST_0_i_26 ,
    \io_apb_PRDATA[15]_INST_0_i_26_0 ,
    \io_apb_PRDATA[0]_INST_0_i_22 ,
    \io_apb_PRDATA[16]_1 ,
    \io_apb_PRDATA[0]_INST_0_i_7 );
  output [31:0]io_gpio_write;
  output [31:0]io_gpio_writeEnable;
  output [31:0]io_apb_PRDATA;
  output [5:0]io_interrupt;
  input [31:0]io_gpio_read;
  input clk;
  input reset;
  input [11:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[31]_INST_0_i_3 ;
  input \io_apb_PRDATA[31]_INST_0_i_3_0 ;
  input [31:0]io_apb_PWDATA;
  input io_apb_PRDATA_15_sp_1;
  input \io_apb_PRDATA[15]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input io_apb_PRDATA_16_sp_1;
  input \io_apb_PRDATA[15]_INST_0_i_27 ;
  input \io_apb_PRDATA[15]_INST_0_i_28 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_25 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_8 ;
  input \io_apb_PRDATA[16]_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_26 ;
  input [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_22 ;
  input \io_apb_PRDATA[16]_1 ;
  input \io_apb_PRDATA[0]_INST_0_i_7 ;

  wire [1:1]\GPIO_1/gpioCfg_12_cnf ;
  wire [1:1]\GPIO_1/gpioCfg_13_cnf ;
  wire [1:1]\GPIO_1/gpioCfg_4_cnf ;
  wire [1:1]\GPIO_1/gpioCfg_6_cnf ;
  wire [1:1]\GPIO_1/gpioCfg_8_cnf ;
  wire [1:1]\GPIO_1/gpioCfg_9_cnf ;
  wire [13:4]\GPIO_1/p_1_in ;
  wire [15:0]afioCtrl_io_afioExti;
  wire afioCtrl_n_16;
  wire afioCtrl_n_17;
  wire afioCtrl_n_18;
  wire afioCtrl_n_19;
  wire afioCtrl_n_20;
  wire afioCtrl_n_21;
  wire afioCtrl_n_22;
  wire afioCtrl_n_23;
  wire afioCtrl_n_24;
  wire afioCtrl_n_25;
  wire afioCtrl_n_26;
  wire afioCtrl_n_27;
  wire afioCtrl_n_28;
  wire afioCtrl_n_29;
  wire afioCtrl_n_30;
  wire afioCtrl_n_31;
  wire afioCtrl_n_32;
  wire afioCtrl_n_33;
  wire afioCtrl_n_34;
  wire afioCtrl_n_35;
  wire afioCtrl_n_36;
  wire afioCtrl_n_37;
  wire afioCtrl_n_38;
  wire afioCtrl_n_39;
  wire afioCtrl_n_40;
  wire afioCtrl_n_41;
  wire afioCtrl_n_42;
  wire afioCtrl_n_43;
  wire afioCtrl_n_44;
  wire afioCtrl_n_45;
  wire afioCtrl_n_46;
  wire afioCtrl_n_47;
  wire clk;
  wire [15:0]extiCtrl_io_apb_PRDATA;
  wire [15:0]gpioCtrl_io_apb_PRDATA;
  wire gpioCtrl_n_100;
  wire gpioCtrl_n_101;
  wire gpioCtrl_n_86;
  wire gpioCtrl_n_87;
  wire gpioCtrl_n_88;
  wire gpioCtrl_n_89;
  wire gpioCtrl_n_90;
  wire gpioCtrl_n_91;
  wire gpioCtrl_n_92;
  wire gpioCtrl_n_93;
  wire gpioCtrl_n_94;
  wire gpioCtrl_n_95;
  wire gpioCtrl_n_96;
  wire gpioCtrl_n_97;
  wire gpioCtrl_n_98;
  wire gpioCtrl_n_99;
  wire [8:0]i2cCtrl_io_apb_PRDATA;
  wire i2cCtrl_io_i2cs_0_scl;
  wire i2cCtrl_io_i2cs_1_scl;
  wire i2cCtrl_n_12;
  wire i2cCtrl_n_13;
  wire i2cCtrl_n_14;
  wire i2cCtrl_n_15;
  wire i2cCtrl_n_16;
  wire i2cCtrl_n_17;
  wire i2cCtrl_n_18;
  wire i2cCtrl_n_20;
  wire i2cCtrl_n_21;
  wire i2cCtrl_n_22;
  wire i2cCtrl_n_23;
  wire i2cCtrl_n_24;
  wire i2cCtrl_n_25;
  wire i2cCtrl_n_26;
  wire [11:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire [31:0]io_apb_PRDATA;
  wire \io_apb_PRDATA[0]_INST_0_i_22 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7 ;
  wire \io_apb_PRDATA[15]_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_26 ;
  wire [0:0]\io_apb_PRDATA[15]_INST_0_i_26_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_27 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  wire \io_apb_PRDATA[16]_0 ;
  wire \io_apb_PRDATA[16]_1 ;
  wire \io_apb_PRDATA[31]_INST_0_i_3 ;
  wire \io_apb_PRDATA[31]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8 ;
  wire \io_apb_PRDATA[7]_INST_0_i_25 ;
  wire io_apb_PRDATA_15_sn_1;
  wire io_apb_PRDATA_16_sn_1;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [8:8]io_apb_decoder_io_output_PSEL;
  wire [31:0]io_gpio_read;
  wire [31:0]io_gpio_write;
  wire [31:0]io_gpio_writeEnable;
  wire [5:0]io_interrupt;
  wire \io_interrupt[3]_INST_0_i_1_n_0 ;
  wire \io_interrupt[3]_INST_0_i_2_n_0 ;
  wire \io_interrupt[3]_INST_0_i_3_n_0 ;
  wire \io_interrupt[3]_INST_0_i_4_n_0 ;
  wire \io_interrupt[3]_INST_0_i_5_n_0 ;
  wire \io_interrupt[3]_INST_0_i_6_n_0 ;
  wire \io_interrupt[3]_INST_0_i_7_n_0 ;
  wire [15:0]p_0_in;
  wire [15:0]p_5_in;
  wire reset;
  wire [0:0]selIndex__0;
  wire [15:0]spiCtrl_io_apb_PRDATA;
  wire spiCtrl_io_spis_0_mosi;
  wire spiCtrl_io_spis_0_sclk;
  wire spiCtrl_io_spis_1_mosi;
  wire spiCtrl_n_4;
  wire spiCtrl_n_5;
  wire spiCtrl_n_6;
  wire spiCtrl_n_7;
  wire systickCtrl_n_0;
  wire systickCtrl_n_1;
  wire systickCtrl_n_10;
  wire systickCtrl_n_11;
  wire systickCtrl_n_12;
  wire systickCtrl_n_13;
  wire systickCtrl_n_14;
  wire systickCtrl_n_15;
  wire systickCtrl_n_16;
  wire systickCtrl_n_17;
  wire systickCtrl_n_18;
  wire systickCtrl_n_19;
  wire systickCtrl_n_2;
  wire systickCtrl_n_20;
  wire systickCtrl_n_21;
  wire systickCtrl_n_22;
  wire systickCtrl_n_23;
  wire systickCtrl_n_24;
  wire systickCtrl_n_25;
  wire systickCtrl_n_26;
  wire systickCtrl_n_27;
  wire systickCtrl_n_28;
  wire systickCtrl_n_29;
  wire systickCtrl_n_3;
  wire systickCtrl_n_30;
  wire systickCtrl_n_31;
  wire systickCtrl_n_33;
  wire systickCtrl_n_4;
  wire systickCtrl_n_5;
  wire systickCtrl_n_6;
  wire systickCtrl_n_7;
  wire systickCtrl_n_8;
  wire systickCtrl_n_9;
  wire [15:12]timCtrl_io_apb_PRDATA;
  wire [7:0]timCtrl_io_ch;
  wire timCtrl_n_0;
  wire timCtrl_n_10;
  wire timCtrl_n_11;
  wire timCtrl_n_12;
  wire timCtrl_n_13;
  wire timCtrl_n_2;
  wire timCtrl_n_3;
  wire timCtrl_n_4;
  wire timCtrl_n_5;
  wire timCtrl_n_6;
  wire timCtrl_n_7;
  wire timCtrl_n_8;
  wire timCtrl_n_9;
  wire [15:0]uartCtrl_io_apb_PRDATA;
  wire uartCtrl_io_uarts_0_txd;
  wire uartCtrl_io_uarts_1_txd;
  wire [11:0]wdgCtrl_io_apb_PRDATA;
  wire wdgCtrl_n_0;
  wire wdgCtrl_n_1;
  wire wdgCtrl_n_10;
  wire wdgCtrl_n_11;
  wire wdgCtrl_n_12;
  wire wdgCtrl_n_13;
  wire wdgCtrl_n_14;
  wire wdgCtrl_n_15;
  wire wdgCtrl_n_16;
  wire wdgCtrl_n_17;
  wire wdgCtrl_n_18;
  wire wdgCtrl_n_19;
  wire wdgCtrl_n_2;
  wire wdgCtrl_n_20;
  wire wdgCtrl_n_3;
  wire wdgCtrl_n_4;
  wire wdgCtrl_n_5;
  wire wdgCtrl_n_6;
  wire wdgCtrl_n_7;
  wire wdgCtrl_n_8;
  wire wdgCtrl_n_9;

  assign io_apb_PRDATA_15_sn_1 = io_apb_PRDATA_15_sp_1;
  assign io_apb_PRDATA_16_sn_1 = io_apb_PRDATA_16_sp_1;
  sys_Apb3Periph_0_0_Apb3Afio afioCtrl
       (.D(afioCtrl_io_afioExti),
        .\EXTICR_3_reg[0]_0 (systickCtrl_n_0),
        .Q(selIndex__0),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[11:8],io_apb_PADDR[4:0]}),
        .\io_apb_PRDATA[0]_INST_0_i_2 (systickCtrl_n_31),
        .\io_apb_PRDATA[10]_INST_0_i_2 (systickCtrl_n_21),
        .\io_apb_PRDATA[11]_INST_0_i_2 (systickCtrl_n_20),
        .\io_apb_PRDATA[12]_INST_0_i_2 (systickCtrl_n_19),
        .\io_apb_PRDATA[13]_INST_0_i_2 (systickCtrl_n_18),
        .\io_apb_PRDATA[14]_INST_0_i_2 (systickCtrl_n_17),
        .\io_apb_PRDATA[15]_INST_0_i_2 (systickCtrl_n_16),
        .\io_apb_PRDATA[16] (\io_apb_PRDATA[16]_1 ),
        .\io_apb_PRDATA[16]_0 (systickCtrl_n_15),
        .\io_apb_PRDATA[17] (systickCtrl_n_14),
        .\io_apb_PRDATA[18] (systickCtrl_n_13),
        .\io_apb_PRDATA[19] (systickCtrl_n_12),
        .\io_apb_PRDATA[1]_INST_0_i_2 (systickCtrl_n_30),
        .\io_apb_PRDATA[20] (systickCtrl_n_11),
        .\io_apb_PRDATA[21] (systickCtrl_n_10),
        .\io_apb_PRDATA[22] (systickCtrl_n_9),
        .\io_apb_PRDATA[23] (systickCtrl_n_8),
        .\io_apb_PRDATA[24] (systickCtrl_n_7),
        .\io_apb_PRDATA[25] (systickCtrl_n_6),
        .\io_apb_PRDATA[26] (systickCtrl_n_5),
        .\io_apb_PRDATA[27] (systickCtrl_n_4),
        .\io_apb_PRDATA[28] (systickCtrl_n_3),
        .\io_apb_PRDATA[29] (systickCtrl_n_2),
        .\io_apb_PRDATA[2]_INST_0_i_2 (systickCtrl_n_29),
        .\io_apb_PRDATA[30] (systickCtrl_n_1),
        .\io_apb_PRDATA[31] (systickCtrl_n_33),
        .\io_apb_PRDATA[31]_INST_0_i_3_0 (\io_apb_PRDATA[31]_INST_0_i_3 ),
        .\io_apb_PRDATA[31]_INST_0_i_3_1 (\io_apb_PRDATA[31]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_2 (systickCtrl_n_28),
        .\io_apb_PRDATA[4]_INST_0_i_2 (systickCtrl_n_27),
        .\io_apb_PRDATA[5]_INST_0_i_2 (systickCtrl_n_26),
        .\io_apb_PRDATA[6]_INST_0_i_2 (systickCtrl_n_25),
        .\io_apb_PRDATA[7]_INST_0_i_2 (systickCtrl_n_24),
        .\io_apb_PRDATA[8]_INST_0_i_2 (systickCtrl_n_23),
        .\io_apb_PRDATA[9]_INST_0_i_2 (systickCtrl_n_22),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_gpio_read(io_gpio_read),
        .reset(reset),
        .\selIndex_reg[0] (afioCtrl_n_16),
        .\selIndex_reg[0]_0 (afioCtrl_n_17),
        .\selIndex_reg[0]_1 (afioCtrl_n_18),
        .\selIndex_reg[0]_10 (afioCtrl_n_27),
        .\selIndex_reg[0]_11 (afioCtrl_n_28),
        .\selIndex_reg[0]_12 (afioCtrl_n_29),
        .\selIndex_reg[0]_13 (afioCtrl_n_30),
        .\selIndex_reg[0]_14 (afioCtrl_n_31),
        .\selIndex_reg[0]_15 (afioCtrl_n_32),
        .\selIndex_reg[0]_16 (afioCtrl_n_33),
        .\selIndex_reg[0]_17 (afioCtrl_n_34),
        .\selIndex_reg[0]_18 (afioCtrl_n_35),
        .\selIndex_reg[0]_19 (afioCtrl_n_36),
        .\selIndex_reg[0]_2 (afioCtrl_n_19),
        .\selIndex_reg[0]_20 (afioCtrl_n_37),
        .\selIndex_reg[0]_21 (afioCtrl_n_38),
        .\selIndex_reg[0]_22 (afioCtrl_n_39),
        .\selIndex_reg[0]_23 (afioCtrl_n_40),
        .\selIndex_reg[0]_24 (afioCtrl_n_41),
        .\selIndex_reg[0]_25 (afioCtrl_n_42),
        .\selIndex_reg[0]_26 (afioCtrl_n_43),
        .\selIndex_reg[0]_27 (afioCtrl_n_44),
        .\selIndex_reg[0]_28 (afioCtrl_n_45),
        .\selIndex_reg[0]_29 (afioCtrl_n_46),
        .\selIndex_reg[0]_3 (afioCtrl_n_20),
        .\selIndex_reg[0]_30 (afioCtrl_n_47),
        .\selIndex_reg[0]_4 (afioCtrl_n_21),
        .\selIndex_reg[0]_5 (afioCtrl_n_22),
        .\selIndex_reg[0]_6 (afioCtrl_n_23),
        .\selIndex_reg[0]_7 (afioCtrl_n_24),
        .\selIndex_reg[0]_8 (afioCtrl_n_25),
        .\selIndex_reg[0]_9 (afioCtrl_n_26));
  sys_Apb3Periph_0_0_Apb3Router_6 apb3Router_7
       (.Q(selIndex__0),
        .clk(clk),
        .extiCtrl_io_apb_PRDATA(extiCtrl_io_apb_PRDATA),
        .gpioCtrl_io_apb_PRDATA(gpioCtrl_io_apb_PRDATA),
        .i2cCtrl_io_apb_PRDATA(i2cCtrl_io_apb_PRDATA),
        .io_apb_PADDR(io_apb_PADDR[11:8]),
        .io_apb_PRDATA(io_apb_PRDATA),
        .\io_apb_PRDATA[0]_0 (afioCtrl_n_47),
        .\io_apb_PRDATA[10]_0 (afioCtrl_n_37),
        .\io_apb_PRDATA[10]_1 (i2cCtrl_n_20),
        .\io_apb_PRDATA[10]_2 (i2cCtrl_n_12),
        .\io_apb_PRDATA[11]_0 (afioCtrl_n_36),
        .\io_apb_PRDATA[11]_1 (i2cCtrl_n_22),
        .\io_apb_PRDATA[11]_2 (i2cCtrl_n_14),
        .\io_apb_PRDATA[12]_0 (afioCtrl_n_35),
        .\io_apb_PRDATA[12]_1 (i2cCtrl_n_23),
        .\io_apb_PRDATA[12]_2 (i2cCtrl_n_15),
        .\io_apb_PRDATA[13]_0 (afioCtrl_n_34),
        .\io_apb_PRDATA[13]_1 (i2cCtrl_n_24),
        .\io_apb_PRDATA[13]_2 (i2cCtrl_n_16),
        .\io_apb_PRDATA[14]_0 (afioCtrl_n_33),
        .\io_apb_PRDATA[14]_1 (i2cCtrl_n_25),
        .\io_apb_PRDATA[14]_2 (i2cCtrl_n_17),
        .\io_apb_PRDATA[15]_0 (afioCtrl_n_32),
        .\io_apb_PRDATA[15]_1 (i2cCtrl_n_26),
        .\io_apb_PRDATA[15]_2 (i2cCtrl_n_18),
        .\io_apb_PRDATA[16]_0 (wdgCtrl_n_5),
        .\io_apb_PRDATA[16]_1 (afioCtrl_n_31),
        .\io_apb_PRDATA[17]_0 (wdgCtrl_n_6),
        .\io_apb_PRDATA[17]_1 (afioCtrl_n_30),
        .\io_apb_PRDATA[18]_0 (wdgCtrl_n_7),
        .\io_apb_PRDATA[18]_1 (afioCtrl_n_29),
        .\io_apb_PRDATA[19]_0 (wdgCtrl_n_8),
        .\io_apb_PRDATA[19]_1 (afioCtrl_n_28),
        .\io_apb_PRDATA[1]_0 (afioCtrl_n_46),
        .\io_apb_PRDATA[20]_0 (wdgCtrl_n_9),
        .\io_apb_PRDATA[20]_1 (afioCtrl_n_27),
        .\io_apb_PRDATA[21]_0 (wdgCtrl_n_10),
        .\io_apb_PRDATA[21]_1 (afioCtrl_n_26),
        .\io_apb_PRDATA[22]_0 (wdgCtrl_n_11),
        .\io_apb_PRDATA[22]_1 (afioCtrl_n_25),
        .\io_apb_PRDATA[23]_0 (wdgCtrl_n_12),
        .\io_apb_PRDATA[23]_1 (afioCtrl_n_24),
        .\io_apb_PRDATA[24]_0 (wdgCtrl_n_13),
        .\io_apb_PRDATA[24]_1 (afioCtrl_n_23),
        .\io_apb_PRDATA[25]_0 (wdgCtrl_n_14),
        .\io_apb_PRDATA[25]_1 (afioCtrl_n_22),
        .\io_apb_PRDATA[26]_0 (wdgCtrl_n_15),
        .\io_apb_PRDATA[26]_1 (afioCtrl_n_21),
        .\io_apb_PRDATA[27]_0 (wdgCtrl_n_16),
        .\io_apb_PRDATA[27]_1 (afioCtrl_n_20),
        .\io_apb_PRDATA[28]_0 (wdgCtrl_n_17),
        .\io_apb_PRDATA[28]_1 (afioCtrl_n_19),
        .\io_apb_PRDATA[29]_0 (wdgCtrl_n_18),
        .\io_apb_PRDATA[29]_1 (afioCtrl_n_18),
        .\io_apb_PRDATA[2]_0 (afioCtrl_n_45),
        .\io_apb_PRDATA[30]_0 (wdgCtrl_n_19),
        .\io_apb_PRDATA[30]_1 (afioCtrl_n_17),
        .\io_apb_PRDATA[31]_0 (wdgCtrl_n_20),
        .\io_apb_PRDATA[31]_1 (afioCtrl_n_16),
        .\io_apb_PRDATA[3]_0 (afioCtrl_n_44),
        .\io_apb_PRDATA[4]_0 (afioCtrl_n_43),
        .\io_apb_PRDATA[5]_0 (afioCtrl_n_42),
        .\io_apb_PRDATA[6]_0 (afioCtrl_n_41),
        .\io_apb_PRDATA[7]_0 (afioCtrl_n_40),
        .\io_apb_PRDATA[8]_0 (afioCtrl_n_39),
        .\io_apb_PRDATA[9]_0 (afioCtrl_n_38),
        .\io_apb_PRDATA[9]_1 (i2cCtrl_n_21),
        .\io_apb_PRDATA[9]_2 (i2cCtrl_n_13),
        .io_apb_PRDATA_0_sp_1(timCtrl_n_13),
        .io_apb_PRDATA_10_sp_1(timCtrl_n_3),
        .io_apb_PRDATA_11_sp_1(timCtrl_n_2),
        .io_apb_PRDATA_12_sp_1(wdgCtrl_n_4),
        .io_apb_PRDATA_13_sp_1(wdgCtrl_n_3),
        .io_apb_PRDATA_14_sp_1(wdgCtrl_n_2),
        .io_apb_PRDATA_15_sp_1(wdgCtrl_n_1),
        .io_apb_PRDATA_16_sp_1(gpioCtrl_n_86),
        .io_apb_PRDATA_17_sp_1(gpioCtrl_n_87),
        .io_apb_PRDATA_18_sp_1(gpioCtrl_n_88),
        .io_apb_PRDATA_19_sp_1(gpioCtrl_n_89),
        .io_apb_PRDATA_1_sp_1(timCtrl_n_12),
        .io_apb_PRDATA_20_sp_1(gpioCtrl_n_90),
        .io_apb_PRDATA_21_sp_1(gpioCtrl_n_91),
        .io_apb_PRDATA_22_sp_1(gpioCtrl_n_92),
        .io_apb_PRDATA_23_sp_1(gpioCtrl_n_93),
        .io_apb_PRDATA_24_sp_1(gpioCtrl_n_94),
        .io_apb_PRDATA_25_sp_1(gpioCtrl_n_95),
        .io_apb_PRDATA_26_sp_1(gpioCtrl_n_96),
        .io_apb_PRDATA_27_sp_1(gpioCtrl_n_97),
        .io_apb_PRDATA_28_sp_1(gpioCtrl_n_98),
        .io_apb_PRDATA_29_sp_1(gpioCtrl_n_99),
        .io_apb_PRDATA_2_sp_1(timCtrl_n_11),
        .io_apb_PRDATA_30_sp_1(gpioCtrl_n_100),
        .io_apb_PRDATA_31_sp_1(gpioCtrl_n_101),
        .io_apb_PRDATA_3_sp_1(timCtrl_n_10),
        .io_apb_PRDATA_4_sp_1(timCtrl_n_9),
        .io_apb_PRDATA_5_sp_1(timCtrl_n_8),
        .io_apb_PRDATA_6_sp_1(timCtrl_n_7),
        .io_apb_PRDATA_7_sp_1(timCtrl_n_6),
        .io_apb_PRDATA_8_sp_1(timCtrl_n_5),
        .io_apb_PRDATA_9_sp_1(timCtrl_n_4),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .spiCtrl_io_apb_PRDATA(spiCtrl_io_apb_PRDATA),
        .uartCtrl_io_apb_PRDATA(uartCtrl_io_apb_PRDATA));
  sys_Apb3Periph_0_0_Apb3Exti extiCtrl
       (.D(afioCtrl_io_afioExti),
        .\IMR_reg[15]_0 (p_5_in),
        .Q(p_0_in),
        .\SWIER_reg[0]_0 (wdgCtrl_n_0),
        .clk(clk),
        .extiCtrl_io_apb_PRDATA(extiCtrl_io_apb_PRDATA),
        .io_apb_PADDR({io_apb_PADDR[11:8],io_apb_PADDR[4:0]}),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[15] (io_apb_PRDATA_15_sn_1),
        .\io_apb_PRDATA[15]_0 (\io_apb_PRDATA[15]_0 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[15:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .reset(reset));
  sys_Apb3Periph_0_0_Apb3GpioArray gpioCtrl
       (.\CRH_reg[23] ({\GPIO_1/gpioCfg_13_cnf ,\GPIO_1/gpioCfg_12_cnf ,\GPIO_1/gpioCfg_9_cnf ,\GPIO_1/gpioCfg_8_cnf }),
        .\CRL_reg[16] (gpioCtrl_n_86),
        .\CRL_reg[17] (gpioCtrl_n_87),
        .\CRL_reg[18] (gpioCtrl_n_88),
        .\CRL_reg[19] (gpioCtrl_n_89),
        .\CRL_reg[20] (gpioCtrl_n_90),
        .\CRL_reg[21] (gpioCtrl_n_91),
        .\CRL_reg[22] (gpioCtrl_n_92),
        .\CRL_reg[23] (gpioCtrl_n_93),
        .\CRL_reg[24] (gpioCtrl_n_94),
        .\CRL_reg[25] (gpioCtrl_n_95),
        .\CRL_reg[26] (gpioCtrl_n_96),
        .\CRL_reg[27] ({\GPIO_1/gpioCfg_6_cnf ,\GPIO_1/gpioCfg_4_cnf }),
        .\CRL_reg[27]_0 (gpioCtrl_n_97),
        .\CRL_reg[28] (gpioCtrl_n_98),
        .\CRL_reg[29] (gpioCtrl_n_99),
        .\CRL_reg[30] (gpioCtrl_n_100),
        .\CRL_reg[31] (gpioCtrl_n_101),
        .Q({\GPIO_1/p_1_in [13:12],\GPIO_1/p_1_in [9:8],\GPIO_1/p_1_in [6],\GPIO_1/p_1_in [4]}),
        .clk(clk),
        .gpioCtrl_io_apb_PRDATA(gpioCtrl_io_apb_PRDATA),
        .i2cCtrl_io_i2cs_0_scl(i2cCtrl_io_i2cs_0_scl),
        .i2cCtrl_io_i2cs_1_scl(i2cCtrl_io_i2cs_1_scl),
        .io_apb_PADDR({io_apb_PADDR[11:7],io_apb_PADDR[4:0]}),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[15]_INST_0_i_27 (\io_apb_PRDATA[15]_INST_0_i_27 ),
        .\io_apb_PRDATA[16] (io_apb_PRDATA_16_sn_1),
        .\io_apb_PRDATA[31] (selIndex__0),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_ch(timCtrl_io_ch),
        .io_gpio_read(io_gpio_read),
        .io_gpio_write({io_gpio_write[31:30],io_gpio_write[27:26],io_gpio_write[23],io_gpio_write[21],io_gpio_write[19:0]}),
        .io_gpio_writeEnable(io_gpio_writeEnable),
        .\io_gpio_writeEnable[29] ({io_gpio_write[29],io_gpio_write[25],io_gpio_write[22],io_gpio_write[20]}),
        .reset(reset),
        .spiCtrl_io_spis_0_mosi(spiCtrl_io_spis_0_mosi),
        .spiCtrl_io_spis_0_sclk(spiCtrl_io_spis_0_sclk),
        .spiCtrl_io_spis_1_mosi(spiCtrl_io_spis_1_mosi),
        .uartCtrl_io_uarts_0_txd(uartCtrl_io_uarts_0_txd),
        .uartCtrl_io_uarts_1_txd(uartCtrl_io_uarts_1_txd));
  sys_Apb3Periph_0_0_Apb3I2cArray i2cCtrl
       (.\CCR_reg[0] (spiCtrl_n_6),
        .\CR1_reg[0] (spiCtrl_n_7),
        .\CR2_reg[0] (spiCtrl_n_5),
        .\OAR1_reg[0] (spiCtrl_n_4),
        .Q({\GPIO_1/p_1_in [6],\GPIO_1/p_1_in [4]}),
        .\TRISE_reg[0] (wdgCtrl_n_0),
        .\TRISE_reg[11] (i2cCtrl_n_22),
        .\TRISE_reg[12] (i2cCtrl_n_23),
        .\TRISE_reg[13] (i2cCtrl_n_24),
        .\TRISE_reg[14] (i2cCtrl_n_25),
        .\TRISE_reg[15] (i2cCtrl_n_26),
        .\TRISE_reg[9] (i2cCtrl_n_21),
        .clk(clk),
        .i2cCtrl_io_apb_PRDATA(i2cCtrl_io_apb_PRDATA),
        .i2cCtrl_io_i2cs_0_scl(i2cCtrl_io_i2cs_0_scl),
        .i2cCtrl_io_i2cs_1_scl(i2cCtrl_io_i2cs_1_scl),
        .io_apb_PADDR({io_apb_PADDR[11:7],io_apb_PADDR[5:0]}),
        .\io_apb_PADDR[1]_0 (i2cCtrl_n_13),
        .\io_apb_PADDR[1]_1 (i2cCtrl_n_14),
        .\io_apb_PADDR[1]_2 (i2cCtrl_n_15),
        .\io_apb_PADDR[1]_3 (i2cCtrl_n_16),
        .\io_apb_PADDR[1]_4 (i2cCtrl_n_17),
        .\io_apb_PADDR[1]_5 (i2cCtrl_n_18),
        .\io_apb_PADDR[1]_6 (i2cCtrl_n_20),
        .io_apb_PADDR_1_sp_1(i2cCtrl_n_12),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_22 (\io_apb_PRDATA[0]_INST_0_i_22 ),
        .\io_apb_PRDATA[10]_INST_0_i_22 (timCtrl_n_0),
        .\io_apb_PRDATA[15]_INST_0_i_26 (\io_apb_PRDATA[15]_INST_0_i_26 ),
        .\io_apb_PRDATA[15]_INST_0_i_26_0 (\io_apb_PRDATA[15]_INST_0_i_26_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_8 (\io_apb_PRDATA[16]_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_8 (\io_apb_PRDATA[6]_INST_0_i_8 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[15:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_gpio_read({io_gpio_read[22],io_gpio_read[20]}),
        .io_gpio_write({io_gpio_write[22],io_gpio_write[20]}),
        .\io_gpio_write[22] ({\GPIO_1/gpioCfg_6_cnf ,\GPIO_1/gpioCfg_4_cnf }),
        .io_interrupt(io_interrupt[4]),
        .reset(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \io_interrupt[3]_INST_0 
       (.I0(\io_interrupt[3]_INST_0_i_1_n_0 ),
        .I1(p_5_in[0]),
        .I2(p_0_in[0]),
        .I3(p_5_in[1]),
        .I4(p_0_in[1]),
        .I5(\io_interrupt[3]_INST_0_i_2_n_0 ),
        .O(io_interrupt[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[3]_INST_0_i_1 
       (.I0(p_5_in[2]),
        .I1(p_0_in[2]),
        .I2(p_5_in[3]),
        .I3(p_0_in[3]),
        .O(\io_interrupt[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \io_interrupt[3]_INST_0_i_2 
       (.I0(p_5_in[4]),
        .I1(p_0_in[4]),
        .I2(p_5_in[5]),
        .I3(p_0_in[5]),
        .I4(\io_interrupt[3]_INST_0_i_3_n_0 ),
        .I5(\io_interrupt[3]_INST_0_i_4_n_0 ),
        .O(\io_interrupt[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_interrupt[3]_INST_0_i_3 
       (.I0(p_0_in[7]),
        .I1(p_5_in[7]),
        .I2(p_0_in[6]),
        .I3(p_5_in[6]),
        .I4(\io_interrupt[3]_INST_0_i_5_n_0 ),
        .O(\io_interrupt[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \io_interrupt[3]_INST_0_i_4 
       (.I0(\io_interrupt[3]_INST_0_i_6_n_0 ),
        .I1(p_5_in[12]),
        .I2(p_0_in[12]),
        .I3(p_5_in[13]),
        .I4(p_0_in[13]),
        .I5(\io_interrupt[3]_INST_0_i_7_n_0 ),
        .O(\io_interrupt[3]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[3]_INST_0_i_5 
       (.I0(p_5_in[8]),
        .I1(p_0_in[8]),
        .I2(p_5_in[9]),
        .I3(p_0_in[9]),
        .O(\io_interrupt[3]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[3]_INST_0_i_6 
       (.I0(p_5_in[14]),
        .I1(p_0_in[14]),
        .I2(p_5_in[15]),
        .I3(p_0_in[15]),
        .O(\io_interrupt[3]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[3]_INST_0_i_7 
       (.I0(p_5_in[10]),
        .I1(p_0_in[10]),
        .I2(p_5_in[11]),
        .I3(p_0_in[11]),
        .O(\io_interrupt[3]_INST_0_i_7_n_0 ));
  sys_Apb3Periph_0_0_Apb3SpiArray spiCtrl
       (.\CRCPR_reg[0] (timCtrl_n_0),
        .\I2SPR_reg[0] (wdgCtrl_n_0),
        .Q({\GPIO_1/p_1_in [13:12],\GPIO_1/p_1_in [9:8]}),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[11:7],io_apb_PADDR[5:0]}),
        .io_apb_PADDR_0_sp_1(spiCtrl_n_7),
        .io_apb_PADDR_2_sp_1(spiCtrl_n_6),
        .io_apb_PADDR_3_sp_1(spiCtrl_n_5),
        .io_apb_PADDR_4_sp_1(spiCtrl_n_4),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_3 (\io_apb_PRDATA[6]_INST_0_i_8 ),
        .\io_apb_PRDATA[0]_INST_0_i_7 (\io_apb_PRDATA[0]_INST_0_i_22 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_0 (\io_apb_PRDATA[0]_INST_0_i_7 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[15:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_gpio_read({io_gpio_read[31],io_gpio_read[27]}),
        .io_gpio_write({io_gpio_write[29:28],io_gpio_write[25:24]}),
        .\io_gpio_write[29] ({\GPIO_1/gpioCfg_13_cnf ,\GPIO_1/gpioCfg_12_cnf ,\GPIO_1/gpioCfg_9_cnf ,\GPIO_1/gpioCfg_8_cnf }),
        .io_interrupt(io_interrupt[5]),
        .reset(reset),
        .spiCtrl_io_apb_PRDATA(spiCtrl_io_apb_PRDATA),
        .spiCtrl_io_spis_0_mosi(spiCtrl_io_spis_0_mosi),
        .spiCtrl_io_spis_0_sclk(spiCtrl_io_spis_0_sclk),
        .spiCtrl_io_spis_1_mosi(spiCtrl_io_spis_1_mosi));
  sys_Apb3Periph_0_0_Apb3SysTick systickCtrl
       (.\VAL_reg[31]_0 (systickCtrl_n_33),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[11:8],io_apb_PADDR[3:0]}),
        .\io_apb_PADDR[0]_0 (systickCtrl_n_2),
        .\io_apb_PADDR[0]_1 (systickCtrl_n_3),
        .\io_apb_PADDR[0]_10 (systickCtrl_n_12),
        .\io_apb_PADDR[0]_11 (systickCtrl_n_13),
        .\io_apb_PADDR[0]_12 (systickCtrl_n_14),
        .\io_apb_PADDR[0]_13 (systickCtrl_n_15),
        .\io_apb_PADDR[0]_14 (systickCtrl_n_16),
        .\io_apb_PADDR[0]_15 (systickCtrl_n_17),
        .\io_apb_PADDR[0]_16 (systickCtrl_n_18),
        .\io_apb_PADDR[0]_17 (systickCtrl_n_19),
        .\io_apb_PADDR[0]_18 (systickCtrl_n_20),
        .\io_apb_PADDR[0]_19 (systickCtrl_n_21),
        .\io_apb_PADDR[0]_2 (systickCtrl_n_4),
        .\io_apb_PADDR[0]_20 (systickCtrl_n_22),
        .\io_apb_PADDR[0]_21 (systickCtrl_n_23),
        .\io_apb_PADDR[0]_22 (systickCtrl_n_24),
        .\io_apb_PADDR[0]_23 (systickCtrl_n_25),
        .\io_apb_PADDR[0]_24 (systickCtrl_n_26),
        .\io_apb_PADDR[0]_25 (systickCtrl_n_27),
        .\io_apb_PADDR[0]_26 (systickCtrl_n_28),
        .\io_apb_PADDR[0]_27 (systickCtrl_n_29),
        .\io_apb_PADDR[0]_28 (systickCtrl_n_30),
        .\io_apb_PADDR[0]_29 (systickCtrl_n_31),
        .\io_apb_PADDR[0]_3 (systickCtrl_n_5),
        .\io_apb_PADDR[0]_4 (systickCtrl_n_6),
        .\io_apb_PADDR[0]_5 (systickCtrl_n_7),
        .\io_apb_PADDR[0]_6 (systickCtrl_n_8),
        .\io_apb_PADDR[0]_7 (systickCtrl_n_9),
        .\io_apb_PADDR[0]_8 (systickCtrl_n_10),
        .\io_apb_PADDR[0]_9 (systickCtrl_n_11),
        .io_apb_PADDR_0_sp_1(systickCtrl_n_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_PWRITE_0(systickCtrl_n_0),
        .io_interrupt(io_interrupt[2]),
        .reset(reset));
  sys_Apb3Periph_0_0_Apb3TimArray timCtrl
       (.\CCR_2_reg[0] (spiCtrl_n_6),
        .\CCR_3_reg[0] (wdgCtrl_n_0),
        .Q(selIndex__0),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_2_sp_1(timCtrl_n_0),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[15:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_ch(timCtrl_io_ch),
        .io_interrupt(io_interrupt[1]),
        .reset(reset),
        .\selIndex_reg[0] (timCtrl_n_2),
        .\selIndex_reg[0]_0 (timCtrl_n_3),
        .\selIndex_reg[0]_1 (timCtrl_n_4),
        .\selIndex_reg[0]_10 (timCtrl_n_13),
        .\selIndex_reg[0]_2 (timCtrl_n_5),
        .\selIndex_reg[0]_3 (timCtrl_n_6),
        .\selIndex_reg[0]_4 (timCtrl_n_7),
        .\selIndex_reg[0]_5 (timCtrl_n_8),
        .\selIndex_reg[0]_6 (timCtrl_n_9),
        .\selIndex_reg[0]_7 (timCtrl_n_10),
        .\selIndex_reg[0]_8 (timCtrl_n_11),
        .\selIndex_reg[0]_9 (timCtrl_n_12),
        .timCtrl_io_apb_PRDATA(timCtrl_io_apb_PRDATA),
        .wdgCtrl_io_apb_PRDATA(wdgCtrl_io_apb_PRDATA));
  sys_Apb3Periph_0_0_Apb3UartArray uartCtrl
       (.clk(clk),
        .io_apb_PADDR({io_apb_PADDR[11:7],io_apb_PADDR[4:0]}),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[15]_INST_0_i_28 (\io_apb_PRDATA[15]_INST_0_i_28 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_0 (\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_1 (\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_2 (\io_apb_PRDATA[31]_INST_0_i_3 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_3 (\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_4 (\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .\io_apb_PRDATA[7]_INST_0_i_25 (\io_apb_PRDATA[7]_INST_0_i_25 ),
        .\io_apb_PRDATA[9]_INST_0_i_10 (wdgCtrl_n_0),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[15:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_gpio_read({io_gpio_read[19],io_gpio_read[17]}),
        .io_interrupt(io_interrupt[0]),
        .reset(reset),
        .uartCtrl_io_apb_PRDATA(uartCtrl_io_apb_PRDATA),
        .uartCtrl_io_uarts_0_txd(uartCtrl_io_uarts_0_txd),
        .uartCtrl_io_uarts_1_txd(uartCtrl_io_uarts_1_txd));
  sys_Apb3Periph_0_0_Apb3Wdg wdgCtrl
       (.Q(selIndex__0),
        .\SR_reg[12] (wdgCtrl_n_4),
        .\SR_reg[13] (wdgCtrl_n_3),
        .\SR_reg[14] (wdgCtrl_n_2),
        .\SR_reg[15] (wdgCtrl_n_1),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[11:7],io_apb_PADDR[4:0]}),
        .io_apb_PADDR_1_sp_1(wdgCtrl_n_0),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[16] (\io_apb_PRDATA[16]_0 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .reset(reset),
        .\selIndex_reg[0] (wdgCtrl_n_5),
        .\selIndex_reg[0]_0 (wdgCtrl_n_6),
        .\selIndex_reg[0]_1 (wdgCtrl_n_7),
        .\selIndex_reg[0]_10 (wdgCtrl_n_16),
        .\selIndex_reg[0]_11 (wdgCtrl_n_17),
        .\selIndex_reg[0]_12 (wdgCtrl_n_18),
        .\selIndex_reg[0]_13 (wdgCtrl_n_19),
        .\selIndex_reg[0]_14 (wdgCtrl_n_20),
        .\selIndex_reg[0]_2 (wdgCtrl_n_8),
        .\selIndex_reg[0]_3 (wdgCtrl_n_9),
        .\selIndex_reg[0]_4 (wdgCtrl_n_10),
        .\selIndex_reg[0]_5 (wdgCtrl_n_11),
        .\selIndex_reg[0]_6 (wdgCtrl_n_12),
        .\selIndex_reg[0]_7 (wdgCtrl_n_13),
        .\selIndex_reg[0]_8 (wdgCtrl_n_14),
        .\selIndex_reg[0]_9 (wdgCtrl_n_15),
        .timCtrl_io_apb_PRDATA(timCtrl_io_apb_PRDATA),
        .wdgCtrl_io_apb_PRDATA(wdgCtrl_io_apb_PRDATA));
endmodule

module sys_Apb3Periph_0_0_Apb3Router
   (selIndex,
    wdgCtrl_io_apb_PRDATA,
    io_apb_PADDR_0_sp_1,
    io_apb_PADDR_3_sp_1,
    io_apb_PADDR_1_sp_1,
    clk,
    io_apb_PADDR,
    io_apb_PSEL,
    \io_apb_PRDATA[0]_INST_0_i_5 ,
    Q,
    \io_apb_PRDATA[11]_INST_0_i_5 ,
    \io_apb_PRDATA[1]_INST_0_i_5 ,
    \io_apb_PRDATA[2]_INST_0_i_5 ,
    \io_apb_PRDATA[11]_INST_0_i_5_0 );
  output selIndex;
  output [11:0]wdgCtrl_io_apb_PRDATA;
  output io_apb_PADDR_0_sp_1;
  output io_apb_PADDR_3_sp_1;
  output io_apb_PADDR_1_sp_1;
  input clk;
  input [9:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[0]_INST_0_i_5 ;
  input [11:0]Q;
  input [11:0]\io_apb_PRDATA[11]_INST_0_i_5 ;
  input \io_apb_PRDATA[1]_INST_0_i_5 ;
  input \io_apb_PRDATA[2]_INST_0_i_5 ;
  input [8:0]\io_apb_PRDATA[11]_INST_0_i_5_0 ;

  wire [11:0]Q;
  wire clk;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PADDR_3_sn_1;
  wire \io_apb_PRDATA[0]_INST_0_i_5 ;
  wire \io_apb_PRDATA[11]_INST_0_i_24_n_0 ;
  wire [11:0]\io_apb_PRDATA[11]_INST_0_i_5 ;
  wire [8:0]\io_apb_PRDATA[11]_INST_0_i_5_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_5 ;
  wire \io_apb_PRDATA[2]_INST_0_i_5 ;
  wire [0:0]io_apb_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;
  wire [11:0]wdgCtrl_io_apb_PRDATA;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[0]_INST_0_i_11 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_5 ),
        .I1(io_apb_PADDR_0_sn_1),
        .I2(Q[0]),
        .I3(io_apb_PADDR_3_sn_1),
        .I4(\io_apb_PRDATA[11]_INST_0_i_5 [0]),
        .O(wdgCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[10]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [10]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [7]),
        .I4(Q[10]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[11]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [11]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [8]),
        .I4(Q[11]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \io_apb_PRDATA[11]_INST_0_i_24 
       (.I0(selIndex),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \io_apb_PRDATA[15]_INST_0_i_14 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(selIndex),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(io_apb_PADDR_0_sn_1));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \io_apb_PRDATA[15]_INST_0_i_15 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .I5(io_apb_PADDR[4]),
        .O(io_apb_PADDR_3_sn_1));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[1]_INST_0_i_11 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_5 ),
        .I1(io_apb_PADDR_0_sn_1),
        .I2(Q[1]),
        .I3(io_apb_PADDR_3_sn_1),
        .I4(\io_apb_PRDATA[11]_INST_0_i_5 [1]),
        .O(wdgCtrl_io_apb_PRDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \io_apb_PRDATA[1]_INST_0_i_43 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(selIndex),
        .O(io_apb_PADDR_1_sn_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[2]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [2]),
        .I2(io_apb_PADDR_0_sn_1),
        .I3(Q[2]),
        .I4(\io_apb_PRDATA[2]_INST_0_i_5 ),
        .O(wdgCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[3]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [3]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [0]),
        .I4(Q[3]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [4]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [1]),
        .I4(Q[4]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[5]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [5]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [2]),
        .I4(Q[5]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[6]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [6]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [3]),
        .I4(Q[6]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[7]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [7]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [4]),
        .I4(Q[7]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [8]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [5]),
        .I4(Q[8]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[9]_INST_0_i_11 
       (.I0(io_apb_PADDR_3_sn_1),
        .I1(\io_apb_PRDATA[11]_INST_0_i_5 [9]),
        .I2(\io_apb_PRDATA[11]_INST_0_i_24_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_5_0 [6]),
        .I4(Q[9]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(wdgCtrl_io_apb_PRDATA[9]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \selIndex[0]_i_1__1 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[9]),
        .I3(io_apb_PADDR[7]),
        .I4(io_apb_PADDR[6]),
        .I5(io_apb_PADDR[8]),
        .O(io_apb_decoder_io_output_PSEL_0));
  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Apb3Router" *) 
module sys_Apb3Periph_0_0_Apb3Router_1
   (selIndex,
    io_apb_decoder_io_output_PSEL_0,
    clk);
  output selIndex;
  input [0:0]io_apb_decoder_io_output_PSEL_0;
  input clk;

  wire clk;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;

  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Apb3Router" *) 
module sys_Apb3Periph_0_0_Apb3Router_10
   (selIndex,
    io_apb_decoder_io_output_PSEL_0,
    clk);
  output selIndex;
  input [0:0]io_apb_decoder_io_output_PSEL_0;
  input clk;

  wire clk;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;

  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Apb3Router" *) 
module sys_Apb3Periph_0_0_Apb3Router_16
   (selIndex,
    io_apb_decoder_io_output_PSEL_0,
    clk);
  output selIndex;
  input [0:0]io_apb_decoder_io_output_PSEL_0;
  input clk;

  wire clk;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;

  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Apb3Router" *) 
module sys_Apb3Periph_0_0_Apb3Router_22
   (gpioCtrl_io_apb_PRDATA,
    io_apb_PADDR_4_sp_1,
    \io_apb_PADDR[4]_0 ,
    clk,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    \io_apb_PRDATA[15]_INST_0_i_27_0 ,
    Q,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3_0 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3_0 ,
    \io_apb_PRDATA[9]_INST_0_i_10 ,
    \io_apb_PRDATA[9]_INST_0_i_10_0 ,
    \io_apb_PRDATA[10]_INST_0_i_10 ,
    \io_apb_PRDATA[10]_INST_0_i_10_0 ,
    \io_apb_PRDATA[11]_INST_0_i_10 ,
    \io_apb_PRDATA[11]_INST_0_i_10_0 ,
    \io_apb_PRDATA[12]_INST_0_i_10 ,
    \io_apb_PRDATA[12]_INST_0_i_10_0 ,
    \io_apb_PRDATA[13]_INST_0_i_10 ,
    \io_apb_PRDATA[13]_INST_0_i_10_0 ,
    \io_apb_PRDATA[14]_INST_0_i_10 ,
    \io_apb_PRDATA[14]_INST_0_i_10_0 ,
    \io_apb_PRDATA[15]_INST_0_i_13 ,
    \io_apb_PRDATA[15]_INST_0_i_13_0 ,
    io_apb_PADDR,
    io_apb_PSEL);
  output [15:0]gpioCtrl_io_apb_PRDATA;
  output io_apb_PADDR_4_sp_1;
  output \io_apb_PADDR[4]_0 ;
  input clk;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input [15:0]\io_apb_PRDATA[15]_INST_0_i_27_0 ;
  input [15:0]Q;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_10 ;
  input \io_apb_PRDATA[9]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[10]_INST_0_i_10 ;
  input \io_apb_PRDATA[10]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_10 ;
  input \io_apb_PRDATA[11]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_10 ;
  input \io_apb_PRDATA[12]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_10 ;
  input \io_apb_PRDATA[13]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_10 ;
  input \io_apb_PRDATA[14]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_13 ;
  input \io_apb_PRDATA[15]_INST_0_i_13_0 ;
  input [9:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;

  wire [15:0]Q;
  wire clk;
  wire [15:0]gpioCtrl_io_apb_PRDATA;
  wire [9:0]io_apb_PADDR;
  wire \io_apb_PADDR[4]_0 ;
  wire io_apb_PADDR_4_sn_1;
  wire \io_apb_PRDATA[0]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_10 ;
  wire \io_apb_PRDATA[10]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_10 ;
  wire \io_apb_PRDATA[11]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_10 ;
  wire \io_apb_PRDATA[12]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_10 ;
  wire \io_apb_PRDATA[13]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_10 ;
  wire \io_apb_PRDATA[14]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_13 ;
  wire \io_apb_PRDATA[15]_INST_0_i_13_0 ;
  wire [15:0]\io_apb_PRDATA[15]_INST_0_i_27_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_35_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;

  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[0]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[0]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[0]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [0]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[0]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[10]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[10]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_39_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[10]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [10]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[10]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[11]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[11]_INST_0_i_36_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[11]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [11]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[11]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[12]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[12]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[12]_INST_0_i_31_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[12]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [12]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[12]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[13]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[13]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[13]_INST_0_i_31_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[13]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [13]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[13]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[14]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[14]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[14]_INST_0_i_31_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[14]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [14]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[14]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[15]_INST_0_i_27 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_13 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_13_0 ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_43_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[15]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [15]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[15]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[1]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[1]_INST_0_i_30_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[1]_INST_0_i_30 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [1]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[1]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[2]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[2]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[2]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[2]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [2]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[2]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \io_apb_PRDATA[31]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(\io_apb_PADDR[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \io_apb_PRDATA[31]_INST_0_i_5 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(io_apb_PADDR_4_sn_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[3]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[3]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[3]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[3]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [3]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[3]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[4]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[4]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[4]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[4]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [4]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[4]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[5]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[5]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[5]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[5]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [5]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[5]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[6]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[6]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[6]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [6]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[6]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[7]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[7]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[7]_INST_0_i_29_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[7]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [7]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[7]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[8]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[8]_INST_0_i_3_0 ),
        .I4(\io_apb_PRDATA[8]_INST_0_i_32_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \io_apb_PRDATA[8]_INST_0_i_28 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .O(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \io_apb_PRDATA[8]_INST_0_i_30 
       (.I0(selIndex),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[8]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [8]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[8]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \io_apb_PRDATA[8]_INST_0_i_49 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[2]),
        .I5(selIndex),
        .O(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \io_apb_PRDATA[8]_INST_0_i_50 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[2]),
        .I5(selIndex),
        .O(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_apb_PRDATA[9]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_28_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_30_n_0 ),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10_0 ),
        .I4(\io_apb_PRDATA[9]_INST_0_i_35_n_0 ),
        .O(gpioCtrl_io_apb_PRDATA[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[9]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_27_0 [9]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_49_n_0 ),
        .I2(Q[9]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \selIndex[0]_i_1 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[9]),
        .I3(io_apb_PADDR[8]),
        .I4(io_apb_PADDR[6]),
        .I5(io_apb_PADDR[7]),
        .O(io_apb_decoder_io_output_PSEL_0));
  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

module sys_Apb3Periph_0_0_Apb3Router_6
   (io_apb_PRDATA,
    Q,
    io_apb_PRDATA_31_sp_1,
    \io_apb_PRDATA[31]_0 ,
    \io_apb_PRDATA[31]_1 ,
    io_apb_PRDATA_30_sp_1,
    \io_apb_PRDATA[30]_0 ,
    \io_apb_PRDATA[30]_1 ,
    io_apb_PRDATA_29_sp_1,
    \io_apb_PRDATA[29]_0 ,
    \io_apb_PRDATA[29]_1 ,
    io_apb_PRDATA_28_sp_1,
    \io_apb_PRDATA[28]_0 ,
    \io_apb_PRDATA[28]_1 ,
    io_apb_PRDATA_27_sp_1,
    \io_apb_PRDATA[27]_0 ,
    \io_apb_PRDATA[27]_1 ,
    io_apb_PRDATA_26_sp_1,
    \io_apb_PRDATA[26]_0 ,
    \io_apb_PRDATA[26]_1 ,
    io_apb_PRDATA_25_sp_1,
    \io_apb_PRDATA[25]_0 ,
    \io_apb_PRDATA[25]_1 ,
    io_apb_PRDATA_24_sp_1,
    \io_apb_PRDATA[24]_0 ,
    \io_apb_PRDATA[24]_1 ,
    io_apb_PRDATA_23_sp_1,
    \io_apb_PRDATA[23]_0 ,
    \io_apb_PRDATA[23]_1 ,
    io_apb_PRDATA_22_sp_1,
    \io_apb_PRDATA[22]_0 ,
    \io_apb_PRDATA[22]_1 ,
    io_apb_PRDATA_21_sp_1,
    \io_apb_PRDATA[21]_0 ,
    \io_apb_PRDATA[21]_1 ,
    io_apb_PRDATA_20_sp_1,
    \io_apb_PRDATA[20]_0 ,
    \io_apb_PRDATA[20]_1 ,
    io_apb_PRDATA_19_sp_1,
    \io_apb_PRDATA[19]_0 ,
    \io_apb_PRDATA[19]_1 ,
    io_apb_PRDATA_18_sp_1,
    \io_apb_PRDATA[18]_0 ,
    \io_apb_PRDATA[18]_1 ,
    io_apb_PRDATA_17_sp_1,
    \io_apb_PRDATA[17]_0 ,
    \io_apb_PRDATA[17]_1 ,
    io_apb_PRDATA_16_sp_1,
    \io_apb_PRDATA[16]_0 ,
    \io_apb_PRDATA[16]_1 ,
    extiCtrl_io_apb_PRDATA,
    io_apb_PRDATA_15_sp_1,
    \io_apb_PRDATA[15]_0 ,
    io_apb_PRDATA_14_sp_1,
    \io_apb_PRDATA[14]_0 ,
    io_apb_PRDATA_13_sp_1,
    \io_apb_PRDATA[13]_0 ,
    io_apb_PRDATA_12_sp_1,
    \io_apb_PRDATA[12]_0 ,
    io_apb_PRDATA_11_sp_1,
    \io_apb_PRDATA[11]_0 ,
    io_apb_PRDATA_10_sp_1,
    \io_apb_PRDATA[10]_0 ,
    io_apb_PRDATA_9_sp_1,
    \io_apb_PRDATA[9]_0 ,
    io_apb_PRDATA_8_sp_1,
    \io_apb_PRDATA[8]_0 ,
    io_apb_PRDATA_7_sp_1,
    \io_apb_PRDATA[7]_0 ,
    io_apb_PRDATA_6_sp_1,
    \io_apb_PRDATA[6]_0 ,
    io_apb_PRDATA_5_sp_1,
    \io_apb_PRDATA[5]_0 ,
    io_apb_PRDATA_4_sp_1,
    \io_apb_PRDATA[4]_0 ,
    io_apb_PRDATA_3_sp_1,
    \io_apb_PRDATA[3]_0 ,
    io_apb_PRDATA_2_sp_1,
    \io_apb_PRDATA[2]_0 ,
    io_apb_PRDATA_1_sp_1,
    \io_apb_PRDATA[1]_0 ,
    io_apb_PRDATA_0_sp_1,
    \io_apb_PRDATA[0]_0 ,
    spiCtrl_io_apb_PRDATA,
    i2cCtrl_io_apb_PRDATA,
    uartCtrl_io_apb_PRDATA,
    gpioCtrl_io_apb_PRDATA,
    \io_apb_PRDATA[9]_1 ,
    \io_apb_PRDATA[9]_2 ,
    \io_apb_PRDATA[10]_1 ,
    \io_apb_PRDATA[10]_2 ,
    \io_apb_PRDATA[11]_1 ,
    \io_apb_PRDATA[11]_2 ,
    \io_apb_PRDATA[12]_1 ,
    \io_apb_PRDATA[12]_2 ,
    \io_apb_PRDATA[13]_1 ,
    \io_apb_PRDATA[13]_2 ,
    \io_apb_PRDATA[14]_1 ,
    \io_apb_PRDATA[14]_2 ,
    \io_apb_PRDATA[15]_1 ,
    \io_apb_PRDATA[15]_2 ,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_decoder_io_output_PSEL,
    clk);
  output [31:0]io_apb_PRDATA;
  output [0:0]Q;
  input io_apb_PRDATA_31_sp_1;
  input \io_apb_PRDATA[31]_0 ;
  input \io_apb_PRDATA[31]_1 ;
  input io_apb_PRDATA_30_sp_1;
  input \io_apb_PRDATA[30]_0 ;
  input \io_apb_PRDATA[30]_1 ;
  input io_apb_PRDATA_29_sp_1;
  input \io_apb_PRDATA[29]_0 ;
  input \io_apb_PRDATA[29]_1 ;
  input io_apb_PRDATA_28_sp_1;
  input \io_apb_PRDATA[28]_0 ;
  input \io_apb_PRDATA[28]_1 ;
  input io_apb_PRDATA_27_sp_1;
  input \io_apb_PRDATA[27]_0 ;
  input \io_apb_PRDATA[27]_1 ;
  input io_apb_PRDATA_26_sp_1;
  input \io_apb_PRDATA[26]_0 ;
  input \io_apb_PRDATA[26]_1 ;
  input io_apb_PRDATA_25_sp_1;
  input \io_apb_PRDATA[25]_0 ;
  input \io_apb_PRDATA[25]_1 ;
  input io_apb_PRDATA_24_sp_1;
  input \io_apb_PRDATA[24]_0 ;
  input \io_apb_PRDATA[24]_1 ;
  input io_apb_PRDATA_23_sp_1;
  input \io_apb_PRDATA[23]_0 ;
  input \io_apb_PRDATA[23]_1 ;
  input io_apb_PRDATA_22_sp_1;
  input \io_apb_PRDATA[22]_0 ;
  input \io_apb_PRDATA[22]_1 ;
  input io_apb_PRDATA_21_sp_1;
  input \io_apb_PRDATA[21]_0 ;
  input \io_apb_PRDATA[21]_1 ;
  input io_apb_PRDATA_20_sp_1;
  input \io_apb_PRDATA[20]_0 ;
  input \io_apb_PRDATA[20]_1 ;
  input io_apb_PRDATA_19_sp_1;
  input \io_apb_PRDATA[19]_0 ;
  input \io_apb_PRDATA[19]_1 ;
  input io_apb_PRDATA_18_sp_1;
  input \io_apb_PRDATA[18]_0 ;
  input \io_apb_PRDATA[18]_1 ;
  input io_apb_PRDATA_17_sp_1;
  input \io_apb_PRDATA[17]_0 ;
  input \io_apb_PRDATA[17]_1 ;
  input io_apb_PRDATA_16_sp_1;
  input \io_apb_PRDATA[16]_0 ;
  input \io_apb_PRDATA[16]_1 ;
  input [15:0]extiCtrl_io_apb_PRDATA;
  input io_apb_PRDATA_15_sp_1;
  input \io_apb_PRDATA[15]_0 ;
  input io_apb_PRDATA_14_sp_1;
  input \io_apb_PRDATA[14]_0 ;
  input io_apb_PRDATA_13_sp_1;
  input \io_apb_PRDATA[13]_0 ;
  input io_apb_PRDATA_12_sp_1;
  input \io_apb_PRDATA[12]_0 ;
  input io_apb_PRDATA_11_sp_1;
  input \io_apb_PRDATA[11]_0 ;
  input io_apb_PRDATA_10_sp_1;
  input \io_apb_PRDATA[10]_0 ;
  input io_apb_PRDATA_9_sp_1;
  input \io_apb_PRDATA[9]_0 ;
  input io_apb_PRDATA_8_sp_1;
  input \io_apb_PRDATA[8]_0 ;
  input io_apb_PRDATA_7_sp_1;
  input \io_apb_PRDATA[7]_0 ;
  input io_apb_PRDATA_6_sp_1;
  input \io_apb_PRDATA[6]_0 ;
  input io_apb_PRDATA_5_sp_1;
  input \io_apb_PRDATA[5]_0 ;
  input io_apb_PRDATA_4_sp_1;
  input \io_apb_PRDATA[4]_0 ;
  input io_apb_PRDATA_3_sp_1;
  input \io_apb_PRDATA[3]_0 ;
  input io_apb_PRDATA_2_sp_1;
  input \io_apb_PRDATA[2]_0 ;
  input io_apb_PRDATA_1_sp_1;
  input \io_apb_PRDATA[1]_0 ;
  input io_apb_PRDATA_0_sp_1;
  input \io_apb_PRDATA[0]_0 ;
  input [15:0]spiCtrl_io_apb_PRDATA;
  input [8:0]i2cCtrl_io_apb_PRDATA;
  input [15:0]uartCtrl_io_apb_PRDATA;
  input [15:0]gpioCtrl_io_apb_PRDATA;
  input \io_apb_PRDATA[9]_1 ;
  input \io_apb_PRDATA[9]_2 ;
  input \io_apb_PRDATA[10]_1 ;
  input \io_apb_PRDATA[10]_2 ;
  input \io_apb_PRDATA[11]_1 ;
  input \io_apb_PRDATA[11]_2 ;
  input \io_apb_PRDATA[12]_1 ;
  input \io_apb_PRDATA[12]_2 ;
  input \io_apb_PRDATA[13]_1 ;
  input \io_apb_PRDATA[13]_2 ;
  input \io_apb_PRDATA[14]_1 ;
  input \io_apb_PRDATA[14]_2 ;
  input \io_apb_PRDATA[15]_1 ;
  input \io_apb_PRDATA[15]_2 ;
  input [3:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire [15:0]extiCtrl_io_apb_PRDATA;
  wire [15:0]gpioCtrl_io_apb_PRDATA;
  wire [8:0]i2cCtrl_io_apb_PRDATA;
  wire [3:0]io_apb_PADDR;
  wire [31:0]io_apb_PRDATA;
  wire \io_apb_PRDATA[0]_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[10]_0 ;
  wire \io_apb_PRDATA[10]_1 ;
  wire \io_apb_PRDATA[10]_2 ;
  wire \io_apb_PRDATA[10]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[11]_0 ;
  wire \io_apb_PRDATA[11]_1 ;
  wire \io_apb_PRDATA[11]_2 ;
  wire \io_apb_PRDATA[11]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[12]_0 ;
  wire \io_apb_PRDATA[12]_1 ;
  wire \io_apb_PRDATA[12]_2 ;
  wire \io_apb_PRDATA[12]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[13]_0 ;
  wire \io_apb_PRDATA[13]_1 ;
  wire \io_apb_PRDATA[13]_2 ;
  wire \io_apb_PRDATA[13]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[14]_0 ;
  wire \io_apb_PRDATA[14]_1 ;
  wire \io_apb_PRDATA[14]_2 ;
  wire \io_apb_PRDATA[14]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[15]_0 ;
  wire \io_apb_PRDATA[15]_1 ;
  wire \io_apb_PRDATA[15]_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_13_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[16]_0 ;
  wire \io_apb_PRDATA[16]_1 ;
  wire \io_apb_PRDATA[17]_0 ;
  wire \io_apb_PRDATA[17]_1 ;
  wire \io_apb_PRDATA[18]_0 ;
  wire \io_apb_PRDATA[18]_1 ;
  wire \io_apb_PRDATA[19]_0 ;
  wire \io_apb_PRDATA[19]_1 ;
  wire \io_apb_PRDATA[1]_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[20]_0 ;
  wire \io_apb_PRDATA[20]_1 ;
  wire \io_apb_PRDATA[21]_0 ;
  wire \io_apb_PRDATA[21]_1 ;
  wire \io_apb_PRDATA[22]_0 ;
  wire \io_apb_PRDATA[22]_1 ;
  wire \io_apb_PRDATA[23]_0 ;
  wire \io_apb_PRDATA[23]_1 ;
  wire \io_apb_PRDATA[24]_0 ;
  wire \io_apb_PRDATA[24]_1 ;
  wire \io_apb_PRDATA[25]_0 ;
  wire \io_apb_PRDATA[25]_1 ;
  wire \io_apb_PRDATA[26]_0 ;
  wire \io_apb_PRDATA[26]_1 ;
  wire \io_apb_PRDATA[27]_0 ;
  wire \io_apb_PRDATA[27]_1 ;
  wire \io_apb_PRDATA[28]_0 ;
  wire \io_apb_PRDATA[28]_1 ;
  wire \io_apb_PRDATA[29]_0 ;
  wire \io_apb_PRDATA[29]_1 ;
  wire \io_apb_PRDATA[2]_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[30]_0 ;
  wire \io_apb_PRDATA[30]_1 ;
  wire \io_apb_PRDATA[31]_0 ;
  wire \io_apb_PRDATA[31]_1 ;
  wire \io_apb_PRDATA[3]_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[4]_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[5]_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[6]_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[7]_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[8]_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_n_0 ;
  wire \io_apb_PRDATA[9]_0 ;
  wire \io_apb_PRDATA[9]_1 ;
  wire \io_apb_PRDATA[9]_2 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_2_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3_n_0 ;
  wire io_apb_PRDATA_0_sn_1;
  wire io_apb_PRDATA_10_sn_1;
  wire io_apb_PRDATA_11_sn_1;
  wire io_apb_PRDATA_12_sn_1;
  wire io_apb_PRDATA_13_sn_1;
  wire io_apb_PRDATA_14_sn_1;
  wire io_apb_PRDATA_15_sn_1;
  wire io_apb_PRDATA_16_sn_1;
  wire io_apb_PRDATA_17_sn_1;
  wire io_apb_PRDATA_18_sn_1;
  wire io_apb_PRDATA_19_sn_1;
  wire io_apb_PRDATA_1_sn_1;
  wire io_apb_PRDATA_20_sn_1;
  wire io_apb_PRDATA_21_sn_1;
  wire io_apb_PRDATA_22_sn_1;
  wire io_apb_PRDATA_23_sn_1;
  wire io_apb_PRDATA_24_sn_1;
  wire io_apb_PRDATA_25_sn_1;
  wire io_apb_PRDATA_26_sn_1;
  wire io_apb_PRDATA_27_sn_1;
  wire io_apb_PRDATA_28_sn_1;
  wire io_apb_PRDATA_29_sn_1;
  wire io_apb_PRDATA_2_sn_1;
  wire io_apb_PRDATA_30_sn_1;
  wire io_apb_PRDATA_31_sn_1;
  wire io_apb_PRDATA_3_sn_1;
  wire io_apb_PRDATA_4_sn_1;
  wire io_apb_PRDATA_5_sn_1;
  wire io_apb_PRDATA_6_sn_1;
  wire io_apb_PRDATA_7_sn_1;
  wire io_apb_PRDATA_8_sn_1;
  wire io_apb_PRDATA_9_sn_1;
  wire [0:0]io_apb_PSEL;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [2:0]p_3_out;
  wire [3:3]selIndex;
  wire [2:1]selIndex__0;
  wire [15:0]spiCtrl_io_apb_PRDATA;
  wire [15:0]uartCtrl_io_apb_PRDATA;

  assign io_apb_PRDATA_0_sn_1 = io_apb_PRDATA_0_sp_1;
  assign io_apb_PRDATA_10_sn_1 = io_apb_PRDATA_10_sp_1;
  assign io_apb_PRDATA_11_sn_1 = io_apb_PRDATA_11_sp_1;
  assign io_apb_PRDATA_12_sn_1 = io_apb_PRDATA_12_sp_1;
  assign io_apb_PRDATA_13_sn_1 = io_apb_PRDATA_13_sp_1;
  assign io_apb_PRDATA_14_sn_1 = io_apb_PRDATA_14_sp_1;
  assign io_apb_PRDATA_15_sn_1 = io_apb_PRDATA_15_sp_1;
  assign io_apb_PRDATA_16_sn_1 = io_apb_PRDATA_16_sp_1;
  assign io_apb_PRDATA_17_sn_1 = io_apb_PRDATA_17_sp_1;
  assign io_apb_PRDATA_18_sn_1 = io_apb_PRDATA_18_sp_1;
  assign io_apb_PRDATA_19_sn_1 = io_apb_PRDATA_19_sp_1;
  assign io_apb_PRDATA_1_sn_1 = io_apb_PRDATA_1_sp_1;
  assign io_apb_PRDATA_20_sn_1 = io_apb_PRDATA_20_sp_1;
  assign io_apb_PRDATA_21_sn_1 = io_apb_PRDATA_21_sp_1;
  assign io_apb_PRDATA_22_sn_1 = io_apb_PRDATA_22_sp_1;
  assign io_apb_PRDATA_23_sn_1 = io_apb_PRDATA_23_sp_1;
  assign io_apb_PRDATA_24_sn_1 = io_apb_PRDATA_24_sp_1;
  assign io_apb_PRDATA_25_sn_1 = io_apb_PRDATA_25_sp_1;
  assign io_apb_PRDATA_26_sn_1 = io_apb_PRDATA_26_sp_1;
  assign io_apb_PRDATA_27_sn_1 = io_apb_PRDATA_27_sp_1;
  assign io_apb_PRDATA_28_sn_1 = io_apb_PRDATA_28_sp_1;
  assign io_apb_PRDATA_29_sn_1 = io_apb_PRDATA_29_sp_1;
  assign io_apb_PRDATA_2_sn_1 = io_apb_PRDATA_2_sp_1;
  assign io_apb_PRDATA_30_sn_1 = io_apb_PRDATA_30_sp_1;
  assign io_apb_PRDATA_31_sn_1 = io_apb_PRDATA_31_sp_1;
  assign io_apb_PRDATA_3_sn_1 = io_apb_PRDATA_3_sp_1;
  assign io_apb_PRDATA_4_sn_1 = io_apb_PRDATA_4_sp_1;
  assign io_apb_PRDATA_5_sn_1 = io_apb_PRDATA_5_sp_1;
  assign io_apb_PRDATA_6_sn_1 = io_apb_PRDATA_6_sp_1;
  assign io_apb_PRDATA_7_sn_1 = io_apb_PRDATA_7_sp_1;
  assign io_apb_PRDATA_8_sn_1 = io_apb_PRDATA_8_sp_1;
  assign io_apb_PRDATA_9_sn_1 = io_apb_PRDATA_9_sp_1;
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[0]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[0]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[0]));
  MUXF7 \io_apb_PRDATA[0]_INST_0_i_2 
       (.I0(io_apb_PRDATA_0_sn_1),
        .I1(\io_apb_PRDATA[0]_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[0]),
        .I1(i2cCtrl_io_apb_PRDATA[0]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[0]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[10]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[10]),
        .I1(\io_apb_PRDATA[10]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[10]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[10]));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[10]),
        .I1(uartCtrl_io_apb_PRDATA[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_2 
       (.I0(io_apb_PRDATA_10_sn_1),
        .I1(\io_apb_PRDATA[10]_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[10]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[10]),
        .I1(Q),
        .I2(\io_apb_PRDATA[10]_1 ),
        .I3(\io_apb_PRDATA[10]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[10]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[11]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[11]),
        .I1(\io_apb_PRDATA[11]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[11]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[11]));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[11]),
        .I1(uartCtrl_io_apb_PRDATA[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_2 
       (.I0(io_apb_PRDATA_11_sn_1),
        .I1(\io_apb_PRDATA[11]_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[11]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[11]),
        .I1(Q),
        .I2(\io_apb_PRDATA[11]_1 ),
        .I3(\io_apb_PRDATA[11]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[11]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[12]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[12]),
        .I1(\io_apb_PRDATA[12]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[12]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[12]));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[12]),
        .I1(uartCtrl_io_apb_PRDATA[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_2 
       (.I0(io_apb_PRDATA_12_sn_1),
        .I1(\io_apb_PRDATA[12]_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[12]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[12]),
        .I1(Q),
        .I2(\io_apb_PRDATA[12]_1 ),
        .I3(\io_apb_PRDATA[12]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[12]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[13]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[13]),
        .I1(\io_apb_PRDATA[13]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[13]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[13]));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[13]),
        .I1(uartCtrl_io_apb_PRDATA[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_2 
       (.I0(io_apb_PRDATA_13_sn_1),
        .I1(\io_apb_PRDATA[13]_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[13]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[13]),
        .I1(Q),
        .I2(\io_apb_PRDATA[13]_1 ),
        .I3(\io_apb_PRDATA[13]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[13]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[14]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[14]),
        .I1(\io_apb_PRDATA[14]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[14]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[14]));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[14]),
        .I1(uartCtrl_io_apb_PRDATA[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_2 
       (.I0(io_apb_PRDATA_14_sn_1),
        .I1(\io_apb_PRDATA[14]_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[14]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[14]),
        .I1(Q),
        .I2(\io_apb_PRDATA[14]_1 ),
        .I3(\io_apb_PRDATA[14]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[14]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[15]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[15]),
        .I1(\io_apb_PRDATA[15]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[15]));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_13 
       (.I0(gpioCtrl_io_apb_PRDATA[15]),
        .I1(uartCtrl_io_apb_PRDATA[15]),
        .O(\io_apb_PRDATA[15]_INST_0_i_13_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_2 
       (.I0(io_apb_PRDATA_15_sn_1),
        .I1(\io_apb_PRDATA[15]_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[15]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[15]),
        .I1(Q),
        .I2(\io_apb_PRDATA[15]_1 ),
        .I3(\io_apb_PRDATA[15]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_13_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[16]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_16_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[16]_0 ),
        .I4(\io_apb_PRDATA[16]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[16]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[17]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_17_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[17]_0 ),
        .I4(\io_apb_PRDATA[17]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[17]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[18]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_18_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[18]_0 ),
        .I4(\io_apb_PRDATA[18]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[18]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[19]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_19_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[19]_0 ),
        .I4(\io_apb_PRDATA[19]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[1]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[1]),
        .I1(\io_apb_PRDATA[1]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[1]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[1]));
  MUXF7 \io_apb_PRDATA[1]_INST_0_i_2 
       (.I0(io_apb_PRDATA_1_sn_1),
        .I1(\io_apb_PRDATA[1]_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[1]),
        .I1(i2cCtrl_io_apb_PRDATA[1]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[1]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[20]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_20_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[20]_0 ),
        .I4(\io_apb_PRDATA[20]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[20]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[21]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_21_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[21]_0 ),
        .I4(\io_apb_PRDATA[21]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[21]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[22]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_22_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[22]_0 ),
        .I4(\io_apb_PRDATA[22]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[22]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[23]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_23_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[23]_0 ),
        .I4(\io_apb_PRDATA[23]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[23]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[24]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_24_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[24]_0 ),
        .I4(\io_apb_PRDATA[24]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[24]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[25]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_25_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[25]_0 ),
        .I4(\io_apb_PRDATA[25]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[25]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[26]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_26_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[26]_0 ),
        .I4(\io_apb_PRDATA[26]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[26]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[27]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_27_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[27]_0 ),
        .I4(\io_apb_PRDATA[27]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[27]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[28]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_28_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[28]_0 ),
        .I4(\io_apb_PRDATA[28]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[28]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[29]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_29_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[29]_0 ),
        .I4(\io_apb_PRDATA[29]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[2]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[2]),
        .I1(\io_apb_PRDATA[2]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[2]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[2]));
  MUXF7 \io_apb_PRDATA[2]_INST_0_i_2 
       (.I0(io_apb_PRDATA_2_sn_1),
        .I1(\io_apb_PRDATA[2]_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[2]),
        .I1(i2cCtrl_io_apb_PRDATA[2]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[2]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[30]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_30_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[30]_0 ),
        .I4(\io_apb_PRDATA[30]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[30]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \io_apb_PRDATA[31]_INST_0 
       (.I0(selIndex__0[1]),
        .I1(io_apb_PRDATA_31_sn_1),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[31]_0 ),
        .I4(\io_apb_PRDATA[31]_1 ),
        .I5(selIndex),
        .O(io_apb_PRDATA[31]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[3]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[3]),
        .I1(\io_apb_PRDATA[3]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[3]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[3]));
  MUXF7 \io_apb_PRDATA[3]_INST_0_i_2 
       (.I0(io_apb_PRDATA_3_sn_1),
        .I1(\io_apb_PRDATA[3]_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[3]),
        .I1(i2cCtrl_io_apb_PRDATA[3]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[3]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[4]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[4]),
        .I1(\io_apb_PRDATA[4]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[4]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[4]));
  MUXF7 \io_apb_PRDATA[4]_INST_0_i_2 
       (.I0(io_apb_PRDATA_4_sn_1),
        .I1(\io_apb_PRDATA[4]_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[4]),
        .I1(i2cCtrl_io_apb_PRDATA[4]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[4]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[5]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[5]),
        .I1(\io_apb_PRDATA[5]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[5]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[5]));
  MUXF7 \io_apb_PRDATA[5]_INST_0_i_2 
       (.I0(io_apb_PRDATA_5_sn_1),
        .I1(\io_apb_PRDATA[5]_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[5]),
        .I1(i2cCtrl_io_apb_PRDATA[5]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[5]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[6]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[6]),
        .I1(\io_apb_PRDATA[6]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[6]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[6]));
  MUXF7 \io_apb_PRDATA[6]_INST_0_i_2 
       (.I0(io_apb_PRDATA_6_sn_1),
        .I1(\io_apb_PRDATA[6]_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[6]),
        .I1(i2cCtrl_io_apb_PRDATA[6]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[6]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[7]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[7]),
        .I1(\io_apb_PRDATA[7]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[7]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[7]));
  MUXF7 \io_apb_PRDATA[7]_INST_0_i_2 
       (.I0(io_apb_PRDATA_7_sn_1),
        .I1(\io_apb_PRDATA[7]_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[7]),
        .I1(i2cCtrl_io_apb_PRDATA[7]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[7]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[8]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[8]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[8]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[8]));
  MUXF7 \io_apb_PRDATA[8]_INST_0_i_2 
       (.I0(io_apb_PRDATA_8_sn_1),
        .I1(\io_apb_PRDATA[8]_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[8]),
        .I1(i2cCtrl_io_apb_PRDATA[8]),
        .I2(selIndex__0[1]),
        .I3(uartCtrl_io_apb_PRDATA[8]),
        .I4(Q),
        .I5(gpioCtrl_io_apb_PRDATA[8]),
        .O(\io_apb_PRDATA[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \io_apb_PRDATA[9]_INST_0 
       (.I0(extiCtrl_io_apb_PRDATA[9]),
        .I1(\io_apb_PRDATA[9]_INST_0_i_2_n_0 ),
        .I2(selIndex__0[2]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_3_n_0 ),
        .I4(selIndex),
        .O(io_apb_PRDATA[9]));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_10 
       (.I0(gpioCtrl_io_apb_PRDATA[9]),
        .I1(uartCtrl_io_apb_PRDATA[9]),
        .O(\io_apb_PRDATA[9]_INST_0_i_10_n_0 ),
        .S(Q));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_2 
       (.I0(io_apb_PRDATA_9_sn_1),
        .I1(\io_apb_PRDATA[9]_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_2_n_0 ),
        .S(selIndex__0[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \io_apb_PRDATA[9]_INST_0_i_3 
       (.I0(spiCtrl_io_apb_PRDATA[9]),
        .I1(Q),
        .I2(\io_apb_PRDATA[9]_1 ),
        .I3(\io_apb_PRDATA[9]_2 ),
        .I4(selIndex__0[1]),
        .I5(\io_apb_PRDATA[9]_INST_0_i_10_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h404C0000)) 
    \selIndex[0]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PSEL),
        .O(p_3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h402A0000)) 
    \selIndex[1]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PSEL),
        .O(p_3_out[1]));
  LUT5 #(
    .INIT(32'h082A0000)) 
    \selIndex[2]_i_1 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PSEL),
        .O(p_3_out[2]));
  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(Q),
        .R(1'b0));
  FDRE \selIndex_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(selIndex__0[1]),
        .R(1'b0));
  FDRE \selIndex_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(selIndex__0[2]),
        .R(1'b0));
  FDRE \selIndex_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL),
        .Q(selIndex),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Apb3Router" *) 
module sys_Apb3Periph_0_0_Apb3Router_8
   (selIndex,
    clk,
    io_apb_PADDR,
    io_apb_PSEL);
  output selIndex;
  input clk;
  input [4:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;

  wire clk;
  wire [4:0]io_apb_PADDR;
  wire [0:0]io_apb_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire selIndex;

  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \selIndex[0]_i_1__0 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(io_apb_decoder_io_output_PSEL_0));
  FDRE \selIndex_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_apb_decoder_io_output_PSEL_0),
        .Q(selIndex),
        .R(1'b0));
endmodule

module sys_Apb3Periph_0_0_Apb3Spi
   (spiMaster_mosiReg_reg_0,
    io_gpio_write,
    io_apb_decoder_io_output_PSEL,
    io_apb_PADDR_4_sp_1,
    io_apb_PENABLE_0,
    io_interrupt,
    spiCtrl_io_spis_0_sclk,
    io_apb_PADDR_3_sp_1,
    spiCtrl_io_apb_PRDATA,
    clk,
    reset,
    \io_gpio_write[28] ,
    Q,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \io_interrupt[15] ,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    selIndex,
    \io_apb_PRDATA[0]_INST_0_i_7 ,
    \io_apb_PRDATA[0]_INST_0_i_7_0 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[9]_INST_0_i_3 ,
    \io_apb_PRDATA[10]_INST_0_i_3 ,
    \io_apb_PRDATA[11]_INST_0_i_3 ,
    \io_apb_PRDATA[12]_INST_0_i_3 ,
    \io_apb_PRDATA[13]_INST_0_i_3 ,
    \io_apb_PRDATA[14]_INST_0_i_3 ,
    \io_apb_PRDATA[15]_INST_0_i_3 ,
    \I2SCFGR_reg[0]_0 ,
    \I2SPR_reg[0]_0 ,
    \CRCPR_reg[0]_0 ,
    \CR2_reg[0]_0 ,
    \CR1_reg[0]_0 ,
    io_apb_PWDATA,
    logic_ram_reg_0_15_0_5_i_3__3,
    io_gpio_read);
  output spiMaster_mosiReg_reg_0;
  output [2:0]io_gpio_write;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output io_apb_PADDR_4_sp_1;
  output io_apb_PENABLE_0;
  output [0:0]io_interrupt;
  output spiCtrl_io_spis_0_sclk;
  output io_apb_PADDR_3_sp_1;
  output [15:0]spiCtrl_io_apb_PRDATA;
  input clk;
  input reset;
  input [2:0]\io_gpio_write[28] ;
  input [2:0]Q;
  input [10:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]\io_interrupt[15] ;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input selIndex;
  input \io_apb_PRDATA[0]_INST_0_i_7 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[9]_INST_0_i_3 ;
  input \io_apb_PRDATA[10]_INST_0_i_3 ;
  input \io_apb_PRDATA[11]_INST_0_i_3 ;
  input \io_apb_PRDATA[12]_INST_0_i_3 ;
  input \io_apb_PRDATA[13]_INST_0_i_3 ;
  input \io_apb_PRDATA[14]_INST_0_i_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_3 ;
  input \I2SCFGR_reg[0]_0 ;
  input \I2SPR_reg[0]_0 ;
  input \CRCPR_reg[0]_0 ;
  input \CR2_reg[0]_0 ;
  input \CR1_reg[0]_0 ;
  input [15:0]io_apb_PWDATA;
  input logic_ram_reg_0_15_0_5_i_3__3;
  input [0:0]io_gpio_read;

  wire [2:0]BR;
  wire CPOL;
  wire CR1;
  wire \CR1_reg[0]_0 ;
  wire \CR1_reg_n_0_[0] ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[8] ;
  wire [15:8]CR2;
  wire CR2_3;
  wire \CR2_reg[0]_0 ;
  wire CRCEN;
  wire CRCERR;
  wire CRCPR;
  wire \CRCPR_reg[0]_0 ;
  wire \FSM_onehot_spiMaster_state[2]_i_4_n_0 ;
  wire \FSM_onehot_spiMaster_state_reg_n_0_[0] ;
  wire \FSM_onehot_spiMaster_state_reg_n_0_[1] ;
  wire [15:0]I2SCFGR;
  wire I2SCFGR_2;
  wire \I2SCFGR_reg[0]_0 ;
  wire [15:0]I2SPR;
  wire I2SPR_1;
  wire \I2SPR_reg[0]_0 ;
  wire LSBFIRST;
  wire [2:0]Q;
  wire RXCRCR;
  wire [15:1]RXCRCR0;
  wire [0:0]RXCRCR1;
  wire SPE;
  wire SR1;
  wire SR1_carry__0_i_1_n_0;
  wire SR1_carry__0_i_2_n_0;
  wire SR1_carry__0_n_3;
  wire SR1_carry_i_1_n_0;
  wire SR1_carry_i_2_n_0;
  wire SR1_carry_i_3_n_0;
  wire SR1_carry_i_4_n_0;
  wire SR1_carry_n_0;
  wire SR1_carry_n_1;
  wire SR1_carry_n_2;
  wire SR1_carry_n_3;
  wire \SR[7]_i_1__1_n_0 ;
  wire \SR_reg_n_0_[0] ;
  wire \SR_reg_n_0_[7] ;
  wire SSM;
  wire [15:1]TXCRCR0;
  wire [0:0]TXCRCR1;
  wire TXE;
  wire [15:1]_zz_RXCRCR;
  wire clk;
  wire ctrl_doWrite__0;
  wire [10:0]io_apb_PADDR;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PENABLE;
  wire io_apb_PENABLE_0;
  wire \io_apb_PRDATA[0]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3 ;
  wire \io_apb_PRDATA[10]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3 ;
  wire \io_apb_PRDATA[11]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_17_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3 ;
  wire \io_apb_PRDATA[13]_INST_0_i_17_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3 ;
  wire \io_apb_PRDATA[14]_INST_0_i_17_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_19_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3 ;
  wire \io_apb_PRDATA[9]_INST_0_i_30_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_gpio_read;
  wire [2:0]io_gpio_write;
  wire [2:0]\io_gpio_write[28] ;
  wire [0:0]io_interrupt;
  wire [0:0]\io_interrupt[15] ;
  wire logic_ram_reg_0_15_0_5_i_3__3;
  wire [7:0]p_0_in;
  wire p_0_in_4;
  wire p_1_in0_in;
  wire [4:0]p_1_out;
  wire [15:0]p_2_in;
  wire [15:0]p_4_in;
  wire [7:0]p_6_in;
  wire reset;
  wire rxFifo_io_push_valid;
  wire selIndex;
  wire [15:0]spiCtrl_io_apb_PRDATA;
  wire [0:0]spiCtrl_io_interrupt;
  wire spiCtrl_io_spis_0_sclk;
  wire \spiMaster_clockCounter[6]_i_2_n_0 ;
  wire \spiMaster_clockCounter[7]_i_2_n_0 ;
  wire [7:0]spiMaster_clockCounter_reg__0;
  wire [6:0]spiMaster_clockDivider;
  wire [6:0]spiMaster_clockDivider0;
  wire spiMaster_mosiReg_i_1_n_0;
  wire spiMaster_mosiReg_i_2_n_0;
  wire spiMaster_mosiReg_reg_0;
  wire [15:0]spiMaster_rxShiftReg;
  wire \spiMaster_rxShiftReg[0]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[10]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[11]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[12]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[13]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[14]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[15]_i_2_n_0 ;
  wire \spiMaster_rxShiftReg[1]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[2]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[3]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[4]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[5]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[6]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[7]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[8]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[9]_i_1_n_0 ;
  wire spiMaster_rxShiftReg_0;
  wire spiMaster_sclkReg_i_1_n_0;
  wire spiMaster_sclkReg_reg_n_0;
  wire spiMaster_sclkToggle__6;
  wire [4:0]spiMaster_txBitCnt;
  wire \spiMaster_txBitCnt_reg_n_0_[0] ;
  wire \spiMaster_txBitCnt_reg_n_0_[1] ;
  wire \spiMaster_txBitCnt_reg_n_0_[2] ;
  wire \spiMaster_txBitCnt_reg_n_0_[3] ;
  wire \spiMaster_txBitCnt_reg_n_0_[4] ;
  wire \spiMaster_txShiftReg[14]_i_2_n_0 ;
  wire \spiMaster_txShiftReg[14]_i_3_n_0 ;
  wire \spiMaster_txShiftReg[7]_i_2_n_0 ;
  wire \spiMaster_txShiftReg_reg_n_0_[0] ;
  wire \spiMaster_txShiftReg_reg_n_0_[10] ;
  wire \spiMaster_txShiftReg_reg_n_0_[11] ;
  wire \spiMaster_txShiftReg_reg_n_0_[12] ;
  wire \spiMaster_txShiftReg_reg_n_0_[13] ;
  wire \spiMaster_txShiftReg_reg_n_0_[14] ;
  wire \spiMaster_txShiftReg_reg_n_0_[15] ;
  wire \spiMaster_txShiftReg_reg_n_0_[1] ;
  wire \spiMaster_txShiftReg_reg_n_0_[2] ;
  wire \spiMaster_txShiftReg_reg_n_0_[3] ;
  wire \spiMaster_txShiftReg_reg_n_0_[4] ;
  wire \spiMaster_txShiftReg_reg_n_0_[5] ;
  wire \spiMaster_txShiftReg_reg_n_0_[6] ;
  wire \spiMaster_txShiftReg_reg_n_0_[7] ;
  wire \spiMaster_txShiftReg_reg_n_0_[8] ;
  wire \spiMaster_txShiftReg_reg_n_0_[9] ;
  wire txFifo_io_push_ready;
  wire txFifo_n_1;
  wire txFifo_n_10;
  wire txFifo_n_11;
  wire txFifo_n_12;
  wire txFifo_n_13;
  wire txFifo_n_14;
  wire txFifo_n_15;
  wire txFifo_n_16;
  wire txFifo_n_17;
  wire txFifo_n_18;
  wire txFifo_n_19;
  wire txFifo_n_2;
  wire txFifo_n_20;
  wire txFifo_n_21;
  wire txFifo_n_22;
  wire txFifo_n_23;
  wire txFifo_n_6;
  wire txFifo_n_7;
  wire txFifo_n_8;
  wire txFifo_n_9;
  wire [3:0]NLW_SR1_carry_O_UNCONNECTED;
  wire [3:2]NLW_SR1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_SR1_carry__0_O_UNCONNECTED;

  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \CR1[15]_i_1__5 
       (.I0(\CR1_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[1]),
        .O(CR1));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR1_reg_n_0_[0] ));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CRCEN));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(CPOL));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(BR[0]));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(BR[1]));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(BR[2]));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(SPE));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(LSBFIRST));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(SSM));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CR2[15]_i_1__5 
       (.I0(ctrl_doWrite__0),
        .I1(\CR2_reg[0]_0 ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[1]),
        .O(CR2_3));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_6_in[0]));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(CR2[10]));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CR2[11]));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CR2[12]));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CR2[13]));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CR2[14]));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CR2[15]));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_6_in[1]));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_6_in[2]));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_6_in[3]));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_6_in[4]));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_6_in[5]));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_6_in[6]));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_6_in[7]));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(CR2[8]));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2_3),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(CR2[9]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CRCPR[15]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(\CRCPR_reg[0]_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[1]),
        .O(CRCPR));
  FDCE \CRCPR_reg[0] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_4_in[0]));
  FDCE \CRCPR_reg[10] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_4_in[10]));
  FDCE \CRCPR_reg[11] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(p_4_in[11]));
  FDCE \CRCPR_reg[12] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(p_4_in[12]));
  FDCE \CRCPR_reg[13] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(p_4_in[13]));
  FDCE \CRCPR_reg[14] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(p_4_in[14]));
  FDCE \CRCPR_reg[15] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(p_4_in[15]));
  FDCE \CRCPR_reg[1] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_4_in[1]));
  FDCE \CRCPR_reg[2] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_4_in[2]));
  FDCE \CRCPR_reg[3] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_4_in[3]));
  FDCE \CRCPR_reg[4] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_4_in[4]));
  FDCE \CRCPR_reg[5] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_4_in[5]));
  FDCE \CRCPR_reg[6] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_4_in[6]));
  FDCE \CRCPR_reg[7] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_4_in[7]));
  FDCE \CRCPR_reg[8] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_4_in[8]));
  FDCE \CRCPR_reg[9] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_4_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000018)) 
    \FSM_onehot_spiMaster_state[2]_i_3 
       (.I0(\CR1_reg_n_0_[11] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[4] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I4(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I5(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .O(p_0_in_4));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h82280000)) 
    \FSM_onehot_spiMaster_state[2]_i_4 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\CR1_reg_n_0_[0] ),
        .I2(CPOL),
        .I3(spiMaster_sclkReg_reg_n_0),
        .I4(spiMaster_sclkToggle__6),
        .O(\FSM_onehot_spiMaster_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_spiMaster_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(txFifo_n_23),
        .PRE(reset),
        .Q(\FSM_onehot_spiMaster_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_spiMaster_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_1),
        .Q(\FSM_onehot_spiMaster_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_spiMaster_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_22),
        .Q(rxFifo_io_push_valid));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \I2SCFGR[15]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(\I2SCFGR_reg[0]_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(I2SCFGR_2));
  FDCE \I2SCFGR_reg[0] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(I2SCFGR[0]));
  FDCE \I2SCFGR_reg[10] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(I2SCFGR[10]));
  FDCE \I2SCFGR_reg[11] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(I2SCFGR[11]));
  FDCE \I2SCFGR_reg[12] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(I2SCFGR[12]));
  FDCE \I2SCFGR_reg[13] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(I2SCFGR[13]));
  FDCE \I2SCFGR_reg[14] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(I2SCFGR[14]));
  FDCE \I2SCFGR_reg[15] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(I2SCFGR[15]));
  FDCE \I2SCFGR_reg[1] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(I2SCFGR[1]));
  FDCE \I2SCFGR_reg[2] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(I2SCFGR[2]));
  FDCE \I2SCFGR_reg[3] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(I2SCFGR[3]));
  FDCE \I2SCFGR_reg[4] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(I2SCFGR[4]));
  FDCE \I2SCFGR_reg[5] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(I2SCFGR[5]));
  FDCE \I2SCFGR_reg[6] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(I2SCFGR[6]));
  FDCE \I2SCFGR_reg[7] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(I2SCFGR[7]));
  FDCE \I2SCFGR_reg[8] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(I2SCFGR[8]));
  FDCE \I2SCFGR_reg[9] 
       (.C(clk),
        .CE(I2SCFGR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(I2SCFGR[9]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \I2SPR[15]_i_1 
       (.I0(\I2SPR_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[5]),
        .O(I2SPR_1));
  FDCE \I2SPR_reg[0] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(I2SPR[0]));
  FDCE \I2SPR_reg[10] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(I2SPR[10]));
  FDCE \I2SPR_reg[11] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(I2SPR[11]));
  FDCE \I2SPR_reg[12] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(I2SPR[12]));
  FDCE \I2SPR_reg[13] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(I2SPR[13]));
  FDCE \I2SPR_reg[14] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(I2SPR[14]));
  FDCE \I2SPR_reg[15] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(I2SPR[15]));
  FDCE \I2SPR_reg[1] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(I2SPR[1]));
  FDCE \I2SPR_reg[2] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(I2SPR[2]));
  FDCE \I2SPR_reg[3] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(I2SPR[3]));
  FDCE \I2SPR_reg[4] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(I2SPR[4]));
  FDCE \I2SPR_reg[5] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(I2SPR[5]));
  FDCE \I2SPR_reg[6] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(I2SPR[6]));
  FDCE \I2SPR_reg[7] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(I2SPR[7]));
  FDCE \I2SPR_reg[8] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(I2SPR[8]));
  FDCE \I2SPR_reg[9] 
       (.C(clk),
        .CE(I2SPR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(I2SPR[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \RXCRCR[0]_i_1 
       (.I0(p_4_in[0]),
        .I1(p_1_in0_in),
        .I2(io_gpio_read),
        .O(RXCRCR1));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[10]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[10]),
        .I3(_zz_RXCRCR[10]),
        .O(RXCRCR0[10]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[11]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[11]),
        .I3(_zz_RXCRCR[11]),
        .O(RXCRCR0[11]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[12]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[12]),
        .I3(_zz_RXCRCR[12]),
        .O(RXCRCR0[12]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[13]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[13]),
        .I3(_zz_RXCRCR[13]),
        .O(RXCRCR0[13]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[14]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[14]),
        .I3(_zz_RXCRCR[14]),
        .O(RXCRCR0[14]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[15]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[15]),
        .I3(_zz_RXCRCR[15]),
        .O(RXCRCR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[1]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[1]),
        .I3(_zz_RXCRCR[1]),
        .O(RXCRCR0[1]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[2]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[2]),
        .I3(_zz_RXCRCR[2]),
        .O(RXCRCR0[2]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[3]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[3]),
        .I3(_zz_RXCRCR[3]),
        .O(RXCRCR0[3]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[4]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[4]),
        .I3(_zz_RXCRCR[4]),
        .O(RXCRCR0[4]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[5]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[5]),
        .I3(_zz_RXCRCR[5]),
        .O(RXCRCR0[5]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[6]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[6]),
        .I3(_zz_RXCRCR[6]),
        .O(RXCRCR0[6]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[7]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[7]),
        .I3(_zz_RXCRCR[7]),
        .O(RXCRCR0[7]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[8]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[8]),
        .I3(_zz_RXCRCR[8]),
        .O(RXCRCR0[8]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[9]_i_1 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[9]),
        .I3(_zz_RXCRCR[9]),
        .O(RXCRCR0[9]));
  FDCE \RXCRCR_reg[0] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR1),
        .Q(_zz_RXCRCR[1]));
  FDCE \RXCRCR_reg[10] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[10]),
        .Q(_zz_RXCRCR[11]));
  FDCE \RXCRCR_reg[11] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[11]),
        .Q(_zz_RXCRCR[12]));
  FDCE \RXCRCR_reg[12] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[12]),
        .Q(_zz_RXCRCR[13]));
  FDCE \RXCRCR_reg[13] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[13]),
        .Q(_zz_RXCRCR[14]));
  FDCE \RXCRCR_reg[14] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[14]),
        .Q(_zz_RXCRCR[15]));
  FDCE \RXCRCR_reg[15] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[15]),
        .Q(p_1_in0_in));
  FDCE \RXCRCR_reg[1] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[1]),
        .Q(_zz_RXCRCR[2]));
  FDCE \RXCRCR_reg[2] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[2]),
        .Q(_zz_RXCRCR[3]));
  FDCE \RXCRCR_reg[3] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[3]),
        .Q(_zz_RXCRCR[4]));
  FDCE \RXCRCR_reg[4] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[4]),
        .Q(_zz_RXCRCR[5]));
  FDCE \RXCRCR_reg[5] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[5]),
        .Q(_zz_RXCRCR[6]));
  FDCE \RXCRCR_reg[6] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[6]),
        .Q(_zz_RXCRCR[7]));
  FDCE \RXCRCR_reg[7] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[7]),
        .Q(_zz_RXCRCR[8]));
  FDCE \RXCRCR_reg[8] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[8]),
        .Q(_zz_RXCRCR[9]));
  FDCE \RXCRCR_reg[9] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[9]),
        .Q(_zz_RXCRCR[10]));
  CARRY4 SR1_carry
       (.CI(1'b0),
        .CO({SR1_carry_n_0,SR1_carry_n_1,SR1_carry_n_2,SR1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_SR1_carry_O_UNCONNECTED[3:0]),
        .S({SR1_carry_i_1_n_0,SR1_carry_i_2_n_0,SR1_carry_i_3_n_0,SR1_carry_i_4_n_0}));
  CARRY4 SR1_carry__0
       (.CI(SR1_carry_n_0),
        .CO({NLW_SR1_carry__0_CO_UNCONNECTED[3:2],SR1,SR1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_SR1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,SR1_carry__0_i_1_n_0,SR1_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    SR1_carry__0_i_1
       (.I0(p_2_in[15]),
        .I1(p_1_in0_in),
        .O(SR1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry__0_i_2
       (.I0(_zz_RXCRCR[14]),
        .I1(p_2_in[13]),
        .I2(_zz_RXCRCR[13]),
        .I3(p_2_in[12]),
        .I4(p_2_in[14]),
        .I5(_zz_RXCRCR[15]),
        .O(SR1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_1
       (.I0(_zz_RXCRCR[11]),
        .I1(p_2_in[10]),
        .I2(_zz_RXCRCR[10]),
        .I3(p_2_in[9]),
        .I4(p_2_in[11]),
        .I5(_zz_RXCRCR[12]),
        .O(SR1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_2
       (.I0(_zz_RXCRCR[8]),
        .I1(p_2_in[7]),
        .I2(_zz_RXCRCR[7]),
        .I3(p_2_in[6]),
        .I4(p_2_in[8]),
        .I5(_zz_RXCRCR[9]),
        .O(SR1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_3
       (.I0(_zz_RXCRCR[5]),
        .I1(p_2_in[4]),
        .I2(_zz_RXCRCR[4]),
        .I3(p_2_in[3]),
        .I4(p_2_in[5]),
        .I5(_zz_RXCRCR[6]),
        .O(SR1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_4
       (.I0(_zz_RXCRCR[2]),
        .I1(p_2_in[1]),
        .I2(_zz_RXCRCR[1]),
        .I3(p_2_in[0]),
        .I4(p_2_in[2]),
        .I5(_zz_RXCRCR[3]),
        .O(SR1_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SR[4]_i_1 
       (.I0(CRCEN),
        .I1(SR1),
        .O(p_1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SR[7]_i_1__1 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .O(\SR[7]_i_1__1_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_out[0]),
        .Q(\SR_reg_n_0_[0] ));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_push_ready),
        .Q(TXE));
  FDCE \SR_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_out[4]),
        .Q(CRCERR));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[7]_i_1__1_n_0 ),
        .Q(\SR_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \TXCRCR[0]_i_1 
       (.I0(p_4_in[0]),
        .I1(p_2_in[15]),
        .I2(spiMaster_mosiReg_reg_0),
        .O(TXCRCR1));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[10]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[10]),
        .I3(p_2_in[9]),
        .O(TXCRCR0[10]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[11]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[11]),
        .I3(p_2_in[10]),
        .O(TXCRCR0[11]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[12]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[12]),
        .I3(p_2_in[11]),
        .O(TXCRCR0[12]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[13]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[13]),
        .I3(p_2_in[12]),
        .O(TXCRCR0[13]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[14]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[14]),
        .I3(p_2_in[13]),
        .O(TXCRCR0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \TXCRCR[15]_i_1 
       (.I0(spiMaster_sclkToggle__6),
        .I1(CRCEN),
        .O(RXCRCR));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[15]_i_2 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[15]),
        .I3(p_2_in[14]),
        .O(TXCRCR0[15]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[1]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[1]),
        .I3(p_2_in[0]),
        .O(TXCRCR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[2]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[2]),
        .I3(p_2_in[1]),
        .O(TXCRCR0[2]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[3]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[3]),
        .I3(p_2_in[2]),
        .O(TXCRCR0[3]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[4]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[4]),
        .I3(p_2_in[3]),
        .O(TXCRCR0[4]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[5]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[5]),
        .I3(p_2_in[4]),
        .O(TXCRCR0[5]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[6]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[6]),
        .I3(p_2_in[5]),
        .O(TXCRCR0[6]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[7]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[7]),
        .I3(p_2_in[6]),
        .O(TXCRCR0[7]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[8]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[8]),
        .I3(p_2_in[7]),
        .O(TXCRCR0[8]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[9]_i_1 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[9]),
        .I3(p_2_in[8]),
        .O(TXCRCR0[9]));
  FDCE \TXCRCR_reg[0] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR1),
        .Q(p_2_in[0]));
  FDCE \TXCRCR_reg[10] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[10]),
        .Q(p_2_in[10]));
  FDCE \TXCRCR_reg[11] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[11]),
        .Q(p_2_in[11]));
  FDCE \TXCRCR_reg[12] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[12]),
        .Q(p_2_in[12]));
  FDCE \TXCRCR_reg[13] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[13]),
        .Q(p_2_in[13]));
  FDCE \TXCRCR_reg[14] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[14]),
        .Q(p_2_in[14]));
  FDCE \TXCRCR_reg[15] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[15]),
        .Q(p_2_in[15]));
  FDCE \TXCRCR_reg[1] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[1]),
        .Q(p_2_in[1]));
  FDCE \TXCRCR_reg[2] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[2]),
        .Q(p_2_in[2]));
  FDCE \TXCRCR_reg[3] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[3]),
        .Q(p_2_in[3]));
  FDCE \TXCRCR_reg[4] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[4]),
        .Q(p_2_in[4]));
  FDCE \TXCRCR_reg[5] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[5]),
        .Q(p_2_in[5]));
  FDCE \TXCRCR_reg[6] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[6]),
        .Q(p_2_in[6]));
  FDCE \TXCRCR_reg[7] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[7]),
        .Q(p_2_in[7]));
  FDCE \TXCRCR_reg[8] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[8]),
        .Q(p_2_in[8]));
  FDCE \TXCRCR_reg[9] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[9]),
        .Q(p_2_in[9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_19 
       (.I0(_zz_RXCRCR[1]),
        .I1(I2SCFGR[0]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[0]),
        .I5(p_2_in[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \io_apb_PRDATA[0]_INST_0_i_37 
       (.I0(\CR1_reg_n_0_[0] ),
        .I1(p_6_in[0]),
        .I2(\SR_reg_n_0_[0] ),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .O(\io_apb_PRDATA[0]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_19 
       (.I0(_zz_RXCRCR[11]),
        .I1(I2SCFGR[10]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[10]),
        .I5(p_2_in[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[10]_INST_0_i_32 
       (.I0(CR2[10]),
        .I1(\CR1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[10]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_19 
       (.I0(_zz_RXCRCR[12]),
        .I1(I2SCFGR[11]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[11]),
        .I5(p_2_in[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[11]_INST_0_i_31 
       (.I0(CR2[11]),
        .I1(\CR1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[11]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_17 
       (.I0(_zz_RXCRCR[13]),
        .I1(I2SCFGR[12]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[12]),
        .I5(p_2_in[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[12]_INST_0_i_26 
       (.I0(CR2[12]),
        .I1(\CR1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[12]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_17 
       (.I0(_zz_RXCRCR[14]),
        .I1(I2SCFGR[13]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[13]),
        .I5(p_2_in[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[13]_INST_0_i_26 
       (.I0(CR2[13]),
        .I1(CRCEN),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[13]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_17 
       (.I0(_zz_RXCRCR[15]),
        .I1(I2SCFGR[14]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[14]),
        .I5(p_2_in[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[14]_INST_0_i_26 
       (.I0(CR2[14]),
        .I1(\CR1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[14]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_22 
       (.I0(p_1_in0_in),
        .I1(I2SCFGR[15]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[15]),
        .I5(p_2_in[15]),
        .O(\io_apb_PRDATA[15]_INST_0_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[15]_INST_0_i_34 
       (.I0(CR2[15]),
        .I1(\CR1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[15]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \io_apb_PRDATA[15]_INST_0_i_35 
       (.I0(\SR_reg_n_0_[0] ),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PADDR[6]),
        .I4(io_apb_decoder_io_output_PSEL),
        .I5(\I2SCFGR_reg[0]_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_19 
       (.I0(_zz_RXCRCR[2]),
        .I1(I2SCFGR[1]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[1]),
        .I5(p_2_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[1]_INST_0_i_38 
       (.I0(CPOL),
        .I1(TXE),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_19 
       (.I0(_zz_RXCRCR[3]),
        .I1(I2SCFGR[2]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[2]),
        .I5(p_2_in[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[2]_INST_0_i_37 
       (.I0(p_6_in[2]),
        .I1(\CR1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[2]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_19 
       (.I0(_zz_RXCRCR[4]),
        .I1(I2SCFGR[3]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[3]),
        .I5(p_2_in[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[3]_INST_0_i_36 
       (.I0(p_6_in[3]),
        .I1(BR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_19 
       (.I0(_zz_RXCRCR[5]),
        .I1(I2SCFGR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[4]),
        .I5(p_2_in[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[4]_INST_0_i_36 
       (.I0(BR[1]),
        .I1(CRCERR),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_19 
       (.I0(_zz_RXCRCR[6]),
        .I1(I2SCFGR[5]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[5]),
        .I5(p_2_in[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[5]_INST_0_i_36 
       (.I0(p_6_in[5]),
        .I1(BR[2]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[5]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_19 
       (.I0(_zz_RXCRCR[7]),
        .I1(I2SCFGR[6]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[6]),
        .I5(p_2_in[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[6]_INST_0_i_36 
       (.I0(p_6_in[6]),
        .I1(SPE),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[6]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_19 
       (.I0(_zz_RXCRCR[8]),
        .I1(I2SCFGR[7]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[7]),
        .I5(p_2_in[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[7]_INST_0_i_36 
       (.I0(LSBFIRST),
        .I1(\SR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_19 
       (.I0(_zz_RXCRCR[9]),
        .I1(I2SCFGR[8]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[8]),
        .I5(p_2_in[8]),
        .O(\io_apb_PRDATA[8]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[8]_INST_0_i_39 
       (.I0(CR2[8]),
        .I1(\CR1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[8]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_19 
       (.I0(_zz_RXCRCR[10]),
        .I1(I2SCFGR[9]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[9]),
        .I5(p_2_in[9]),
        .O(\io_apb_PRDATA[9]_INST_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[9]_INST_0_i_30 
       (.I0(CR2[9]),
        .I1(SSM),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[9]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \io_gpio_writeEnable[28]_INST_0_i_1 
       (.I0(CPOL),
        .I1(spiMaster_sclkReg_reg_n_0),
        .O(spiCtrl_io_spis_0_sclk));
  LUT4 #(
    .INIT(16'h6F60)) 
    \io_gpio_write[24]_INST_0 
       (.I0(CPOL),
        .I1(spiMaster_sclkReg_reg_n_0),
        .I2(\io_gpio_write[28] [0]),
        .I3(Q[0]),
        .O(io_gpio_write[0]));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \io_gpio_write[25]_INST_0 
       (.I0(p_6_in[2]),
        .I1(SSM),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I3(\io_gpio_write[28] [1]),
        .I4(Q[1]),
        .O(io_gpio_write[1]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \io_gpio_write[28]_INST_0 
       (.I0(CPOL),
        .I1(spiMaster_sclkReg_reg_n_0),
        .I2(\io_gpio_write[28] [2]),
        .I3(Q[2]),
        .O(io_gpio_write[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \io_interrupt[15]_INST_0 
       (.I0(spiCtrl_io_interrupt),
        .I1(\io_interrupt[15] ),
        .O(io_interrupt));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_interrupt[15]_INST_0_i_1 
       (.I0(p_6_in[7]),
        .I1(TXE),
        .I2(p_6_in[5]),
        .I3(CRCERR),
        .I4(\SR_reg_n_0_[0] ),
        .I5(p_6_in[6]),
        .O(spiCtrl_io_interrupt));
  sys_Apb3Periph_0_0_StreamFifo_4_13 rxFifo
       (.D(p_1_out[0]),
        .Q(\SR_reg_n_0_[0] ),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR[6:0]),
        .io_apb_PADDR_3_sp_1(io_apb_PADDR_3_sn_1),
        .io_apb_PADDR_4_sp_1(io_apb_PADDR_4_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PENABLE_0(io_apb_PENABLE_0),
        .\io_apb_PRDATA[0]_INST_0_i_3 (\io_apb_PRDATA[0]_INST_0_i_3 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (\io_apb_PRDATA[0]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_1 (\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_0 (\io_apb_PRDATA[0]_INST_0_i_7 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_1 (\io_apb_PRDATA[0]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_2 (\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_3 (\io_apb_PRDATA[10]_INST_0_i_3 ),
        .\io_apb_PRDATA[10]_INST_0_i_3_0 (\io_apb_PRDATA[10]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_7_0 (\io_apb_PRDATA[10]_INST_0_i_32_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_3 (\io_apb_PRDATA[11]_INST_0_i_3 ),
        .\io_apb_PRDATA[11]_INST_0_i_3_0 (\io_apb_PRDATA[11]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_7_0 (\io_apb_PRDATA[11]_INST_0_i_31_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_3 (\io_apb_PRDATA[12]_INST_0_i_3 ),
        .\io_apb_PRDATA[12]_INST_0_i_3_0 (\io_apb_PRDATA[12]_INST_0_i_17_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_7_0 (\io_apb_PRDATA[12]_INST_0_i_26_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_3 (\io_apb_PRDATA[13]_INST_0_i_3 ),
        .\io_apb_PRDATA[13]_INST_0_i_3_0 (\io_apb_PRDATA[13]_INST_0_i_17_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_7_0 (\io_apb_PRDATA[13]_INST_0_i_26_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_3 (\io_apb_PRDATA[14]_INST_0_i_3 ),
        .\io_apb_PRDATA[14]_INST_0_i_3_0 (\io_apb_PRDATA[14]_INST_0_i_17_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_7_0 (\io_apb_PRDATA[14]_INST_0_i_26_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_10_0 (I2SPR),
        .\io_apb_PRDATA[15]_INST_0_i_10_1 (\io_apb_PRDATA[15]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_10_2 (\io_apb_PRDATA[15]_INST_0_i_34_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_3 (\io_apb_PRDATA[15]_INST_0_i_3 ),
        .\io_apb_PRDATA[15]_INST_0_i_3_0 (\io_apb_PRDATA[15]_INST_0_i_22_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_3 (\io_apb_PRDATA[1]_INST_0_i_3 ),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (\io_apb_PRDATA[1]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_7_0 (\io_apb_PRDATA[1]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_3 (\io_apb_PRDATA[2]_INST_0_i_3 ),
        .\io_apb_PRDATA[2]_INST_0_i_3_0 (\io_apb_PRDATA[2]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_7_0 (\io_apb_PRDATA[2]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_3 (\io_apb_PRDATA[3]_INST_0_i_3 ),
        .\io_apb_PRDATA[3]_INST_0_i_3_0 (\io_apb_PRDATA[3]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_7_0 (\io_apb_PRDATA[3]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_3 (\io_apb_PRDATA[4]_INST_0_i_3 ),
        .\io_apb_PRDATA[4]_INST_0_i_3_0 (\io_apb_PRDATA[4]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_7_0 (\io_apb_PRDATA[4]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_3 (\io_apb_PRDATA[5]_INST_0_i_3 ),
        .\io_apb_PRDATA[5]_INST_0_i_3_0 (\io_apb_PRDATA[5]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_7_0 (\io_apb_PRDATA[5]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_3 (\io_apb_PRDATA[6]_INST_0_i_3 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (\io_apb_PRDATA[6]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_7_0 (\io_apb_PRDATA[6]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_3 (\io_apb_PRDATA[7]_INST_0_i_3 ),
        .\io_apb_PRDATA[7]_INST_0_i_3_0 (\io_apb_PRDATA[7]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_7_0 (\io_apb_PRDATA[7]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_3 (\io_apb_PRDATA[8]_INST_0_i_3 ),
        .\io_apb_PRDATA[8]_INST_0_i_3_0 (\io_apb_PRDATA[8]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_7_0 (\io_apb_PRDATA[8]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_3 (\io_apb_PRDATA[9]_INST_0_i_3 ),
        .\io_apb_PRDATA[9]_INST_0_i_3_0 (\io_apb_PRDATA[9]_INST_0_i_19_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_7_0 (\io_apb_PRDATA[9]_INST_0_i_30_n_0 ),
        .io_apb_PWRITE(io_apb_PWRITE),
        .\logic_pop_sync_popReg_reg[0]_0 (io_apb_decoder_io_output_PSEL),
        .\logic_ram_spinal_port1_reg[13]_0 (spiMaster_rxShiftReg),
        .reset(reset),
        .rxFifo_io_push_valid(rxFifo_io_push_valid),
        .selIndex(selIndex),
        .spiCtrl_io_apb_PRDATA(spiCtrl_io_apb_PRDATA));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \spiMaster_clockCounter[0]_i_1 
       (.I0(spiMaster_clockDivider[0]),
        .I1(spiMaster_sclkToggle__6),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \spiMaster_clockCounter[1]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[1]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_sclkToggle__6),
        .I3(spiMaster_clockDivider[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \spiMaster_clockCounter[2]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[2]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_clockCounter_reg__0[1]),
        .I3(spiMaster_sclkToggle__6),
        .I4(spiMaster_clockDivider[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \spiMaster_clockCounter[3]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[3]),
        .I1(spiMaster_clockCounter_reg__0[1]),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .I3(spiMaster_clockCounter_reg__0[2]),
        .I4(spiMaster_sclkToggle__6),
        .I5(spiMaster_clockDivider[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \spiMaster_clockCounter[4]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[4]),
        .I1(\spiMaster_clockCounter[6]_i_2_n_0 ),
        .I2(spiMaster_sclkToggle__6),
        .I3(spiMaster_clockDivider[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \spiMaster_clockCounter[5]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[5]),
        .I1(spiMaster_clockCounter_reg__0[4]),
        .I2(\spiMaster_clockCounter[6]_i_2_n_0 ),
        .I3(spiMaster_sclkToggle__6),
        .I4(spiMaster_clockDivider[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \spiMaster_clockCounter[6]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[6]),
        .I1(spiMaster_clockCounter_reg__0[5]),
        .I2(\spiMaster_clockCounter[6]_i_2_n_0 ),
        .I3(spiMaster_clockCounter_reg__0[4]),
        .I4(spiMaster_sclkToggle__6),
        .I5(spiMaster_clockDivider[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \spiMaster_clockCounter[6]_i_2 
       (.I0(spiMaster_clockCounter_reg__0[2]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_clockCounter_reg__0[1]),
        .I3(spiMaster_clockCounter_reg__0[3]),
        .O(\spiMaster_clockCounter[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00A9)) 
    \spiMaster_clockCounter[7]_i_1 
       (.I0(spiMaster_clockCounter_reg__0[7]),
        .I1(spiMaster_clockCounter_reg__0[6]),
        .I2(\spiMaster_clockCounter[7]_i_2_n_0 ),
        .I3(spiMaster_sclkToggle__6),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \spiMaster_clockCounter[7]_i_2 
       (.I0(spiMaster_clockCounter_reg__0[4]),
        .I1(spiMaster_clockCounter_reg__0[2]),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .I3(spiMaster_clockCounter_reg__0[1]),
        .I4(spiMaster_clockCounter_reg__0[3]),
        .I5(spiMaster_clockCounter_reg__0[5]),
        .O(\spiMaster_clockCounter[7]_i_2_n_0 ));
  FDCE \spiMaster_clockCounter_reg[0] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(spiMaster_clockCounter_reg__0[0]));
  FDCE \spiMaster_clockCounter_reg[1] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(spiMaster_clockCounter_reg__0[1]));
  FDCE \spiMaster_clockCounter_reg[2] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(spiMaster_clockCounter_reg__0[2]));
  FDCE \spiMaster_clockCounter_reg[3] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(spiMaster_clockCounter_reg__0[3]));
  FDCE \spiMaster_clockCounter_reg[4] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(spiMaster_clockCounter_reg__0[4]));
  FDCE \spiMaster_clockCounter_reg[5] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(spiMaster_clockCounter_reg__0[5]));
  FDCE \spiMaster_clockCounter_reg[6] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(spiMaster_clockCounter_reg__0[6]));
  FDCE \spiMaster_clockCounter_reg[7] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(spiMaster_clockCounter_reg__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \spiMaster_clockDivider[0]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \spiMaster_clockDivider[1]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \spiMaster_clockDivider[2]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \spiMaster_clockDivider[3]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \spiMaster_clockDivider[4]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \spiMaster_clockDivider[5]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \spiMaster_clockDivider[6]_i_1 
       (.I0(BR[0]),
        .I1(BR[1]),
        .I2(BR[2]),
        .O(spiMaster_clockDivider0[6]));
  FDCE \spiMaster_clockDivider_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[0]),
        .Q(spiMaster_clockDivider[0]));
  FDCE \spiMaster_clockDivider_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[1]),
        .Q(spiMaster_clockDivider[1]));
  FDCE \spiMaster_clockDivider_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[2]),
        .Q(spiMaster_clockDivider[2]));
  FDCE \spiMaster_clockDivider_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[3]),
        .Q(spiMaster_clockDivider[3]));
  FDCE \spiMaster_clockDivider_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[4]),
        .Q(spiMaster_clockDivider[4]));
  FDCE \spiMaster_clockDivider_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[5]),
        .Q(spiMaster_clockDivider[5]));
  FDCE \spiMaster_clockDivider_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_clockDivider0[6]),
        .Q(spiMaster_clockDivider[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEFEC)) 
    spiMaster_mosiReg_i_1
       (.I0(spiMaster_mosiReg_i_2_n_0),
        .I1(\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_spiMaster_state[2]_i_4_n_0 ),
        .I3(spiMaster_mosiReg_reg_0),
        .O(spiMaster_mosiReg_i_1_n_0));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    spiMaster_mosiReg_i_2
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\spiMaster_txShiftReg_reg_n_0_[0] ),
        .I2(LSBFIRST),
        .I3(\spiMaster_txShiftReg_reg_n_0_[15] ),
        .I4(\spiMaster_txShiftReg_reg_n_0_[7] ),
        .I5(\CR1_reg_n_0_[11] ),
        .O(spiMaster_mosiReg_i_2_n_0));
  FDCE spiMaster_mosiReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_mosiReg_i_1_n_0),
        .Q(spiMaster_mosiReg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[0]_i_1__0 
       (.I0(spiMaster_rxShiftReg[1]),
        .I1(LSBFIRST),
        .I2(io_gpio_read),
        .O(\spiMaster_rxShiftReg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[10]_i_1 
       (.I0(spiMaster_rxShiftReg[11]),
        .I1(spiMaster_rxShiftReg[9]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[11]_i_1 
       (.I0(spiMaster_rxShiftReg[12]),
        .I1(spiMaster_rxShiftReg[10]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[12]_i_1 
       (.I0(spiMaster_rxShiftReg[13]),
        .I1(spiMaster_rxShiftReg[11]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[13]_i_1 
       (.I0(spiMaster_rxShiftReg[14]),
        .I1(spiMaster_rxShiftReg[12]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[14]_i_1 
       (.I0(spiMaster_rxShiftReg[15]),
        .I1(spiMaster_rxShiftReg[13]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h69000000)) 
    \spiMaster_rxShiftReg[15]_i_1 
       (.I0(\CR1_reg_n_0_[0] ),
        .I1(CPOL),
        .I2(spiMaster_sclkReg_reg_n_0),
        .I3(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I4(spiMaster_sclkToggle__6),
        .O(spiMaster_rxShiftReg_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[15]_i_2 
       (.I0(io_gpio_read),
        .I1(spiMaster_rxShiftReg[14]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[1]_i_1__0 
       (.I0(spiMaster_rxShiftReg[2]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[0]),
        .O(\spiMaster_rxShiftReg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[2]_i_1__0 
       (.I0(spiMaster_rxShiftReg[3]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[1]),
        .O(\spiMaster_rxShiftReg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[3]_i_1__0 
       (.I0(spiMaster_rxShiftReg[4]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[2]),
        .O(\spiMaster_rxShiftReg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[4]_i_1__0 
       (.I0(spiMaster_rxShiftReg[5]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[3]),
        .O(\spiMaster_rxShiftReg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[5]_i_1__0 
       (.I0(spiMaster_rxShiftReg[6]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[4]),
        .O(\spiMaster_rxShiftReg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[6]_i_1__0 
       (.I0(spiMaster_rxShiftReg[7]),
        .I1(LSBFIRST),
        .I2(spiMaster_rxShiftReg[5]),
        .O(\spiMaster_rxShiftReg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \spiMaster_rxShiftReg[7]_i_1 
       (.I0(spiMaster_rxShiftReg[6]),
        .I1(io_gpio_read),
        .I2(spiMaster_rxShiftReg[8]),
        .I3(LSBFIRST),
        .I4(\CR1_reg_n_0_[11] ),
        .O(\spiMaster_rxShiftReg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[8]_i_1 
       (.I0(spiMaster_rxShiftReg[9]),
        .I1(spiMaster_rxShiftReg[7]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[9]_i_1 
       (.I0(spiMaster_rxShiftReg[10]),
        .I1(spiMaster_rxShiftReg[8]),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[9]_i_1_n_0 ));
  FDCE \spiMaster_rxShiftReg_reg[0] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[0]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[0]));
  FDCE \spiMaster_rxShiftReg_reg[10] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[10]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[10]));
  FDCE \spiMaster_rxShiftReg_reg[11] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[11]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[11]));
  FDCE \spiMaster_rxShiftReg_reg[12] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[12]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[12]));
  FDCE \spiMaster_rxShiftReg_reg[13] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[13]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[13]));
  FDCE \spiMaster_rxShiftReg_reg[14] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[14]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[14]));
  FDCE \spiMaster_rxShiftReg_reg[15] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[15]_i_2_n_0 ),
        .Q(spiMaster_rxShiftReg[15]));
  FDCE \spiMaster_rxShiftReg_reg[1] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[1]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[1]));
  FDCE \spiMaster_rxShiftReg_reg[2] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[2]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[2]));
  FDCE \spiMaster_rxShiftReg_reg[3] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[3]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[3]));
  FDCE \spiMaster_rxShiftReg_reg[4] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[4]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[4]));
  FDCE \spiMaster_rxShiftReg_reg[5] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[5]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[5]));
  FDCE \spiMaster_rxShiftReg_reg[6] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[6]_i_1__0_n_0 ),
        .Q(spiMaster_rxShiftReg[6]));
  FDCE \spiMaster_rxShiftReg_reg[7] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[7]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[7]));
  FDCE \spiMaster_rxShiftReg_reg[8] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[8]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[8]));
  FDCE \spiMaster_rxShiftReg_reg[9] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg_0),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[9]_i_1_n_0 ),
        .Q(spiMaster_rxShiftReg[9]));
  LUT3 #(
    .INIT(8'h78)) 
    spiMaster_sclkReg_i_1
       (.I0(spiMaster_sclkToggle__6),
        .I1(SPE),
        .I2(spiMaster_sclkReg_reg_n_0),
        .O(spiMaster_sclkReg_i_1_n_0));
  FDCE spiMaster_sclkReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_sclkReg_i_1_n_0),
        .Q(spiMaster_sclkReg_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spiMaster_txBitCnt[0]_i_1 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .O(spiMaster_txBitCnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \spiMaster_txBitCnt[1]_i_1 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .O(spiMaster_txBitCnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \spiMaster_txBitCnt[2]_i_1 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .O(spiMaster_txBitCnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \spiMaster_txBitCnt[3]_i_1 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I4(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .O(spiMaster_txBitCnt[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \spiMaster_txBitCnt[4]_i_2 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .I4(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I5(\spiMaster_txBitCnt_reg_n_0_[4] ),
        .O(spiMaster_txBitCnt[4]));
  FDCE \spiMaster_txBitCnt_reg[0] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(spiMaster_txBitCnt[0]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[0] ));
  FDCE \spiMaster_txBitCnt_reg[1] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(spiMaster_txBitCnt[1]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[1] ));
  FDCE \spiMaster_txBitCnt_reg[2] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(spiMaster_txBitCnt[2]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[2] ));
  FDCE \spiMaster_txBitCnt_reg[3] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(spiMaster_txBitCnt[3]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[3] ));
  FDCE \spiMaster_txBitCnt_reg[4] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(spiMaster_txBitCnt[4]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \spiMaster_txShiftReg[14]_i_2 
       (.I0(LSBFIRST),
        .I1(\CR1_reg_n_0_[11] ),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .O(\spiMaster_txShiftReg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spiMaster_txShiftReg[14]_i_3 
       (.I0(\CR1_reg_n_0_[11] ),
        .I1(LSBFIRST),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .O(\spiMaster_txShiftReg[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spiMaster_txShiftReg[7]_i_2 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(LSBFIRST),
        .O(\spiMaster_txShiftReg[7]_i_2_n_0 ));
  FDCE \spiMaster_txShiftReg_reg[0] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_21),
        .Q(\spiMaster_txShiftReg_reg_n_0_[0] ));
  FDCE \spiMaster_txShiftReg_reg[10] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_11),
        .Q(\spiMaster_txShiftReg_reg_n_0_[10] ));
  FDCE \spiMaster_txShiftReg_reg[11] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_10),
        .Q(\spiMaster_txShiftReg_reg_n_0_[11] ));
  FDCE \spiMaster_txShiftReg_reg[12] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_9),
        .Q(\spiMaster_txShiftReg_reg_n_0_[12] ));
  FDCE \spiMaster_txShiftReg_reg[13] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_8),
        .Q(\spiMaster_txShiftReg_reg_n_0_[13] ));
  FDCE \spiMaster_txShiftReg_reg[14] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_7),
        .Q(\spiMaster_txShiftReg_reg_n_0_[14] ));
  FDCE \spiMaster_txShiftReg_reg[15] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_6),
        .Q(\spiMaster_txShiftReg_reg_n_0_[15] ));
  FDCE \spiMaster_txShiftReg_reg[1] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_20),
        .Q(\spiMaster_txShiftReg_reg_n_0_[1] ));
  FDCE \spiMaster_txShiftReg_reg[2] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_19),
        .Q(\spiMaster_txShiftReg_reg_n_0_[2] ));
  FDCE \spiMaster_txShiftReg_reg[3] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_18),
        .Q(\spiMaster_txShiftReg_reg_n_0_[3] ));
  FDCE \spiMaster_txShiftReg_reg[4] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_17),
        .Q(\spiMaster_txShiftReg_reg_n_0_[4] ));
  FDCE \spiMaster_txShiftReg_reg[5] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_16),
        .Q(\spiMaster_txShiftReg_reg_n_0_[5] ));
  FDCE \spiMaster_txShiftReg_reg[6] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_15),
        .Q(\spiMaster_txShiftReg_reg_n_0_[6] ));
  FDCE \spiMaster_txShiftReg_reg[7] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_14),
        .Q(\spiMaster_txShiftReg_reg_n_0_[7] ));
  FDCE \spiMaster_txShiftReg_reg[8] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_13),
        .Q(\spiMaster_txShiftReg_reg_n_0_[8] ));
  FDCE \spiMaster_txShiftReg_reg[9] 
       (.C(clk),
        .CE(txFifo_n_2),
        .CLR(reset),
        .D(txFifo_n_12),
        .Q(\spiMaster_txShiftReg_reg_n_0_[9] ));
  sys_Apb3Periph_0_0_StreamFifo_4_14 txFifo
       (.D(txFifo_io_push_ready),
        .E(txFifo_n_2),
        .\FSM_onehot_spiMaster_state_reg[0] (\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .\FSM_onehot_spiMaster_state_reg[1] (txFifo_n_22),
        .\FSM_onehot_spiMaster_state_reg[1]_0 (txFifo_n_23),
        .\FSM_onehot_spiMaster_state_reg[2] (txFifo_n_1),
        .\FSM_onehot_spiMaster_state_reg[2]_0 (\FSM_onehot_spiMaster_state[2]_i_4_n_0 ),
        .\FSM_onehot_spiMaster_state_reg[2]_1 (\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .Q({\CR1_reg_n_0_[11] ,LSBFIRST,CPOL,\CR1_reg_n_0_[0] }),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .io_apb_PADDR({io_apb_PADDR[10:6],io_apb_PADDR[2]}),
        .\io_apb_PADDR[17] (io_apb_decoder_io_output_PSEL),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .logic_pop_addressGen_rValid_reg_0(spiMaster_sclkReg_reg_n_0),
        .logic_pop_addressGen_rValid_reg_1(spiMaster_clockCounter_reg__0),
        .\logic_ptr_push_reg[0]_0 (TXE),
        .\logic_ptr_push_reg[0]_1 (io_apb_PADDR_4_sn_1),
        .logic_ram_reg_0_15_0_5_i_3__3_0(logic_ram_reg_0_15_0_5_i_3__3),
        .p_0_in_4(p_0_in_4),
        .reset(reset),
        .rxFifo_io_push_valid(rxFifo_io_push_valid),
        .spiMaster_sclkToggle__6(spiMaster_sclkToggle__6),
        .\spiMaster_txShiftReg_reg[14] ({txFifo_n_6,txFifo_n_7,txFifo_n_8,txFifo_n_9,txFifo_n_10,txFifo_n_11,txFifo_n_12,txFifo_n_13,txFifo_n_14,txFifo_n_15,txFifo_n_16,txFifo_n_17,txFifo_n_18,txFifo_n_19,txFifo_n_20,txFifo_n_21}),
        .\spiMaster_txShiftReg_reg[14]_0 ({\spiMaster_txShiftReg_reg_n_0_[15] ,\spiMaster_txShiftReg_reg_n_0_[14] ,\spiMaster_txShiftReg_reg_n_0_[13] ,\spiMaster_txShiftReg_reg_n_0_[12] ,\spiMaster_txShiftReg_reg_n_0_[11] ,\spiMaster_txShiftReg_reg_n_0_[10] ,\spiMaster_txShiftReg_reg_n_0_[9] ,\spiMaster_txShiftReg_reg_n_0_[8] ,\spiMaster_txShiftReg_reg_n_0_[7] ,\spiMaster_txShiftReg_reg_n_0_[6] ,\spiMaster_txShiftReg_reg_n_0_[5] ,\spiMaster_txShiftReg_reg_n_0_[4] ,\spiMaster_txShiftReg_reg_n_0_[3] ,\spiMaster_txShiftReg_reg_n_0_[2] ,\spiMaster_txShiftReg_reg_n_0_[1] ,\spiMaster_txShiftReg_reg_n_0_[0] }),
        .\spiMaster_txShiftReg_reg[7] (\spiMaster_txShiftReg[7]_i_2_n_0 ),
        .\spiMaster_txShiftReg_reg[8] (\spiMaster_txShiftReg[14]_i_2_n_0 ),
        .\spiMaster_txShiftReg_reg[8]_0 (\spiMaster_txShiftReg[14]_i_3_n_0 ));
endmodule

module sys_Apb3Periph_0_0_Apb3SpiArray
   (io_gpio_write,
    io_apb_PADDR_4_sp_1,
    io_apb_PADDR_3_sp_1,
    io_apb_PADDR_2_sp_1,
    io_apb_PADDR_0_sp_1,
    io_interrupt,
    spiCtrl_io_spis_0_sclk,
    spiCtrl_io_apb_PRDATA,
    spiCtrl_io_spis_0_mosi,
    spiCtrl_io_spis_1_mosi,
    \io_gpio_write[29] ,
    Q,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PENABLE,
    io_apb_PWRITE,
    clk,
    reset,
    io_apb_PWDATA,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_7 ,
    \io_apb_PRDATA[0]_INST_0_i_7_0 ,
    \I2SPR_reg[0] ,
    \CRCPR_reg[0] ,
    io_gpio_read);
  output [3:0]io_gpio_write;
  output io_apb_PADDR_4_sp_1;
  output io_apb_PADDR_3_sp_1;
  output io_apb_PADDR_2_sp_1;
  output io_apb_PADDR_0_sp_1;
  output [0:0]io_interrupt;
  output spiCtrl_io_spis_0_sclk;
  output [15:0]spiCtrl_io_apb_PRDATA;
  output spiCtrl_io_spis_0_mosi;
  output spiCtrl_io_spis_1_mosi;
  input [3:0]\io_gpio_write[29] ;
  input [3:0]Q;
  input [10:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input clk;
  input reset;
  input [15:0]io_apb_PWDATA;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_7 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  input \I2SPR_reg[0] ;
  input \CRCPR_reg[0] ;
  input [1:0]io_gpio_read;

  wire \CRCPR_reg[0] ;
  wire \I2SPR_reg[0] ;
  wire [3:0]Q;
  wire SPI_0_n_6;
  wire SPI_0_n_9;
  wire SPI_1_n_10;
  wire SPI_1_n_11;
  wire SPI_1_n_12;
  wire SPI_1_n_13;
  wire SPI_1_n_14;
  wire SPI_1_n_15;
  wire SPI_1_n_16;
  wire SPI_1_n_17;
  wire SPI_1_n_18;
  wire SPI_1_n_19;
  wire SPI_1_n_20;
  wire SPI_1_n_21;
  wire SPI_1_n_22;
  wire SPI_1_n_6;
  wire SPI_1_n_7;
  wire SPI_1_n_8;
  wire SPI_1_n_9;
  wire clk;
  wire [10:0]io_apb_PADDR;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PADDR_2_sn_1;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [3:3]io_apb_decoder_io_output_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire [1:0]io_gpio_read;
  wire [3:0]io_gpio_write;
  wire [3:0]\io_gpio_write[29] ;
  wire [0:0]io_interrupt;
  wire reset;
  wire selIndex;
  wire [15:0]spiCtrl_io_apb_PRDATA;
  wire [1:1]spiCtrl_io_interrupt;
  wire spiCtrl_io_spis_0_mosi;
  wire spiCtrl_io_spis_0_sclk;
  wire spiCtrl_io_spis_1_mosi;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  assign io_apb_PADDR_2_sp_1 = io_apb_PADDR_2_sn_1;
  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  sys_Apb3Periph_0_0_Apb3Spi SPI_0
       (.\CR1_reg[0]_0 (io_apb_PADDR_0_sn_1),
        .\CR2_reg[0]_0 (io_apb_PADDR_3_sn_1),
        .\CRCPR_reg[0]_0 (\CRCPR_reg[0] ),
        .\I2SCFGR_reg[0]_0 (io_apb_PADDR_2_sn_1),
        .\I2SPR_reg[0]_0 (\I2SPR_reg[0] ),
        .Q(Q[2:0]),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_3_sp_1(SPI_0_n_9),
        .io_apb_PADDR_4_sp_1(io_apb_PADDR_4_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PENABLE_0(SPI_0_n_6),
        .\io_apb_PRDATA[0]_INST_0_i_3 (SPI_1_n_7),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (\io_apb_PRDATA[0]_INST_0_i_3 ),
        .\io_apb_PRDATA[0]_INST_0_i_7 (\io_apb_PRDATA[0]_INST_0_i_7 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_0 (\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_3 (SPI_1_n_17),
        .\io_apb_PRDATA[11]_INST_0_i_3 (SPI_1_n_18),
        .\io_apb_PRDATA[12]_INST_0_i_3 (SPI_1_n_19),
        .\io_apb_PRDATA[13]_INST_0_i_3 (SPI_1_n_20),
        .\io_apb_PRDATA[14]_INST_0_i_3 (SPI_1_n_21),
        .\io_apb_PRDATA[15]_INST_0_i_3 (SPI_1_n_22),
        .\io_apb_PRDATA[1]_INST_0_i_3 (SPI_1_n_8),
        .\io_apb_PRDATA[2]_INST_0_i_3 (SPI_1_n_9),
        .\io_apb_PRDATA[3]_INST_0_i_3 (SPI_1_n_10),
        .\io_apb_PRDATA[4]_INST_0_i_3 (SPI_1_n_11),
        .\io_apb_PRDATA[5]_INST_0_i_3 (SPI_1_n_12),
        .\io_apb_PRDATA[6]_INST_0_i_3 (SPI_1_n_13),
        .\io_apb_PRDATA[7]_INST_0_i_3 (SPI_1_n_14),
        .\io_apb_PRDATA[8]_INST_0_i_3 (SPI_1_n_15),
        .\io_apb_PRDATA[9]_INST_0_i_3 (SPI_1_n_16),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_read(io_gpio_read[0]),
        .io_gpio_write(io_gpio_write[2:0]),
        .\io_gpio_write[28] (\io_gpio_write[29] [2:0]),
        .io_interrupt(io_interrupt),
        .\io_interrupt[15] (spiCtrl_io_interrupt),
        .logic_ram_reg_0_15_0_5_i_3__3(SPI_1_n_6),
        .reset(reset),
        .selIndex(selIndex),
        .spiCtrl_io_apb_PRDATA(spiCtrl_io_apb_PRDATA),
        .spiCtrl_io_spis_0_sclk(spiCtrl_io_spis_0_sclk),
        .spiMaster_mosiReg_reg_0(spiCtrl_io_spis_0_mosi));
  sys_Apb3Periph_0_0_Apb3Spi_9 SPI_1
       (.\CR2_reg[7]_0 (spiCtrl_io_interrupt),
        .\CRCPR_reg[0]_0 (\CRCPR_reg[0] ),
        .\I2SPR_reg[0]_0 (SPI_1_n_7),
        .\I2SPR_reg[0]_1 (\I2SPR_reg[0] ),
        .\I2SPR_reg[10]_0 (SPI_1_n_17),
        .\I2SPR_reg[11]_0 (SPI_1_n_18),
        .\I2SPR_reg[12]_0 (SPI_1_n_19),
        .\I2SPR_reg[13]_0 (SPI_1_n_20),
        .\I2SPR_reg[14]_0 (SPI_1_n_21),
        .\I2SPR_reg[15]_0 (SPI_1_n_22),
        .\I2SPR_reg[1]_0 (SPI_1_n_8),
        .\I2SPR_reg[2]_0 (SPI_1_n_9),
        .\I2SPR_reg[3]_0 (SPI_1_n_10),
        .\I2SPR_reg[4]_0 (SPI_1_n_11),
        .\I2SPR_reg[5]_0 (SPI_1_n_12),
        .\I2SPR_reg[6]_0 (SPI_1_n_13),
        .\I2SPR_reg[7]_0 (SPI_1_n_14),
        .\I2SPR_reg[8]_0 (SPI_1_n_15),
        .\I2SPR_reg[9]_0 (SPI_1_n_16),
        .Q(Q[3]),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .\io_apb_PADDR[0]_0 (SPI_1_n_6),
        .io_apb_PADDR_0_sp_1(io_apb_PADDR_0_sn_1),
        .io_apb_PADDR_2_sp_1(io_apb_PADDR_2_sn_1),
        .io_apb_PADDR_3_sp_1(io_apb_PADDR_3_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_17 (SPI_0_n_6),
        .\io_apb_PRDATA[0]_INST_0_i_7 (\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_0 (\io_apb_PRDATA[0]_INST_0_i_7 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_1 (\io_apb_PRDATA[0]_INST_0_i_3 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .io_gpio_read(io_gpio_read[1]),
        .io_gpio_write(io_gpio_write[3]),
        .\io_gpio_write[29] (\io_gpio_write[29] [3]),
        .\logic_pop_sync_popReg_reg[0] (SPI_0_n_9),
        .\logic_ptr_push_reg[0] (io_apb_PADDR_4_sn_1),
        .reset(reset),
        .spiMaster_mosiReg_reg_0(spiCtrl_io_spis_1_mosi));
  sys_Apb3Periph_0_0_Apb3Router_10 apb3Router_7
       (.clk(clk),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .selIndex(selIndex));
endmodule

(* ORIG_REF_NAME = "Apb3Spi" *) 
module sys_Apb3Periph_0_0_Apb3Spi_9
   (spiMaster_mosiReg_reg_0,
    io_gpio_write,
    io_apb_PADDR_3_sp_1,
    io_apb_PADDR_2_sp_1,
    io_apb_PADDR_0_sp_1,
    io_apb_decoder_io_output_PSEL_0,
    \io_apb_PADDR[0]_0 ,
    \I2SPR_reg[0]_0 ,
    \I2SPR_reg[1]_0 ,
    \I2SPR_reg[2]_0 ,
    \I2SPR_reg[3]_0 ,
    \I2SPR_reg[4]_0 ,
    \I2SPR_reg[5]_0 ,
    \I2SPR_reg[6]_0 ,
    \I2SPR_reg[7]_0 ,
    \I2SPR_reg[8]_0 ,
    \I2SPR_reg[9]_0 ,
    \I2SPR_reg[10]_0 ,
    \I2SPR_reg[11]_0 ,
    \I2SPR_reg[12]_0 ,
    \I2SPR_reg[13]_0 ,
    \I2SPR_reg[14]_0 ,
    \I2SPR_reg[15]_0 ,
    \CR2_reg[7]_0 ,
    clk,
    reset,
    \io_gpio_write[29] ,
    Q,
    io_apb_PADDR,
    \logic_ptr_push_reg[0] ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \logic_pop_sync_popReg_reg[0] ,
    \I2SPR_reg[0]_1 ,
    \CRCPR_reg[0]_0 ,
    io_apb_PWDATA,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PRDATA[0]_INST_0_i_7 ,
    \io_apb_PRDATA[0]_INST_0_i_7_0 ,
    \io_apb_PRDATA[0]_INST_0_i_7_1 ,
    \io_apb_PRDATA[0]_INST_0_i_17 ,
    io_apb_PSEL,
    io_gpio_read);
  output spiMaster_mosiReg_reg_0;
  output [0:0]io_gpio_write;
  output io_apb_PADDR_3_sp_1;
  output io_apb_PADDR_2_sp_1;
  output io_apb_PADDR_0_sp_1;
  output [0:0]io_apb_decoder_io_output_PSEL_0;
  output \io_apb_PADDR[0]_0 ;
  output \I2SPR_reg[0]_0 ;
  output \I2SPR_reg[1]_0 ;
  output \I2SPR_reg[2]_0 ;
  output \I2SPR_reg[3]_0 ;
  output \I2SPR_reg[4]_0 ;
  output \I2SPR_reg[5]_0 ;
  output \I2SPR_reg[6]_0 ;
  output \I2SPR_reg[7]_0 ;
  output \I2SPR_reg[8]_0 ;
  output \I2SPR_reg[9]_0 ;
  output \I2SPR_reg[10]_0 ;
  output \I2SPR_reg[11]_0 ;
  output \I2SPR_reg[12]_0 ;
  output \I2SPR_reg[13]_0 ;
  output \I2SPR_reg[14]_0 ;
  output \I2SPR_reg[15]_0 ;
  output [0:0]\CR2_reg[7]_0 ;
  input clk;
  input reset;
  input [0:0]\io_gpio_write[29] ;
  input [0:0]Q;
  input [10:0]io_apb_PADDR;
  input \logic_ptr_push_reg[0] ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input \logic_pop_sync_popReg_reg[0] ;
  input \I2SPR_reg[0]_1 ;
  input \CRCPR_reg[0]_0 ;
  input [15:0]io_apb_PWDATA;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \io_apb_PRDATA[0]_INST_0_i_7 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  input \io_apb_PRDATA[0]_INST_0_i_17 ;
  input [0:0]io_apb_PSEL;
  input [0:0]io_gpio_read;

  wire CPOL;
  wire CR1;
  wire \CR1_reg_n_0_[0] ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[4] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[8] ;
  wire CR2;
  wire [15:8]CR2__0;
  wire [0:0]\CR2_reg[7]_0 ;
  wire CRCEN;
  wire CRCERR;
  wire CRCPR;
  wire \CRCPR_reg[0]_0 ;
  wire \FSM_onehot_spiMaster_state[2]_i_4__0_n_0 ;
  wire \FSM_onehot_spiMaster_state_reg_n_0_[0] ;
  wire \FSM_onehot_spiMaster_state_reg_n_0_[1] ;
  wire I2SCFGR;
  wire \I2SCFGR_reg_n_0_[0] ;
  wire \I2SCFGR_reg_n_0_[10] ;
  wire \I2SCFGR_reg_n_0_[11] ;
  wire \I2SCFGR_reg_n_0_[12] ;
  wire \I2SCFGR_reg_n_0_[13] ;
  wire \I2SCFGR_reg_n_0_[14] ;
  wire \I2SCFGR_reg_n_0_[15] ;
  wire \I2SCFGR_reg_n_0_[1] ;
  wire \I2SCFGR_reg_n_0_[2] ;
  wire \I2SCFGR_reg_n_0_[3] ;
  wire \I2SCFGR_reg_n_0_[4] ;
  wire \I2SCFGR_reg_n_0_[5] ;
  wire \I2SCFGR_reg_n_0_[6] ;
  wire \I2SCFGR_reg_n_0_[7] ;
  wire \I2SCFGR_reg_n_0_[8] ;
  wire \I2SCFGR_reg_n_0_[9] ;
  wire I2SPR;
  wire \I2SPR_reg[0]_0 ;
  wire \I2SPR_reg[0]_1 ;
  wire \I2SPR_reg[10]_0 ;
  wire \I2SPR_reg[11]_0 ;
  wire \I2SPR_reg[12]_0 ;
  wire \I2SPR_reg[13]_0 ;
  wire \I2SPR_reg[14]_0 ;
  wire \I2SPR_reg[15]_0 ;
  wire \I2SPR_reg[1]_0 ;
  wire \I2SPR_reg[2]_0 ;
  wire \I2SPR_reg[3]_0 ;
  wire \I2SPR_reg[4]_0 ;
  wire \I2SPR_reg[5]_0 ;
  wire \I2SPR_reg[6]_0 ;
  wire \I2SPR_reg[7]_0 ;
  wire \I2SPR_reg[8]_0 ;
  wire \I2SPR_reg[9]_0 ;
  wire \I2SPR_reg_n_0_[0] ;
  wire \I2SPR_reg_n_0_[10] ;
  wire \I2SPR_reg_n_0_[11] ;
  wire \I2SPR_reg_n_0_[12] ;
  wire \I2SPR_reg_n_0_[13] ;
  wire \I2SPR_reg_n_0_[14] ;
  wire \I2SPR_reg_n_0_[15] ;
  wire \I2SPR_reg_n_0_[1] ;
  wire \I2SPR_reg_n_0_[2] ;
  wire \I2SPR_reg_n_0_[3] ;
  wire \I2SPR_reg_n_0_[4] ;
  wire \I2SPR_reg_n_0_[5] ;
  wire \I2SPR_reg_n_0_[6] ;
  wire \I2SPR_reg_n_0_[7] ;
  wire \I2SPR_reg_n_0_[8] ;
  wire \I2SPR_reg_n_0_[9] ;
  wire LSBFIRST;
  wire [0:0]Q;
  wire RXCRCR;
  wire [15:1]RXCRCR0;
  wire [0:0]RXCRCR1;
  wire SPE;
  wire SR1;
  wire SR1_carry__0_i_1__0_n_0;
  wire SR1_carry__0_i_2__0_n_0;
  wire SR1_carry__0_n_3;
  wire SR1_carry_i_1__0_n_0;
  wire SR1_carry_i_2__0_n_0;
  wire SR1_carry_i_3__0_n_0;
  wire SR1_carry_i_4__0_n_0;
  wire SR1_carry_n_0;
  wire SR1_carry_n_1;
  wire SR1_carry_n_2;
  wire SR1_carry_n_3;
  wire \SR[7]_i_1__2_n_0 ;
  wire \SR_reg_n_0_[0] ;
  wire \SR_reg_n_0_[7] ;
  wire SSM;
  wire [15:1]TXCRCR0;
  wire [0:0]TXCRCR1;
  wire TXE;
  wire [15:1]_zz_RXCRCR;
  wire clk;
  wire ctrl_doWrite__0;
  wire [10:0]io_apb_PADDR;
  wire \io_apb_PADDR[0]_0 ;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PADDR_2_sn_1;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_17 ;
  wire \io_apb_PRDATA[0]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  wire \io_apb_PRDATA[10]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_44_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire [0:0]io_gpio_read;
  wire [0:0]io_gpio_write;
  wire [0:0]\io_gpio_write[29] ;
  wire \logic_pop_sync_popReg_reg[0] ;
  wire \logic_ptr_push_reg[0] ;
  wire p_0_in;
  wire [7:0]p_0_in__0;
  wire p_1_in0_in;
  wire [4:0]p_1_out;
  wire [15:0]p_2_in;
  wire [15:0]p_4_in;
  wire [7:0]p_6_in;
  wire reset;
  wire rxFifo_io_push_valid;
  wire \spiMaster_clockCounter[6]_i_2__0_n_0 ;
  wire \spiMaster_clockCounter[7]_i_2__0_n_0 ;
  wire [7:0]spiMaster_clockCounter_reg__0;
  wire \spiMaster_clockDivider[0]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[1]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[2]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[3]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[4]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[5]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider[6]_i_1__0_n_0 ;
  wire \spiMaster_clockDivider_reg_n_0_[0] ;
  wire \spiMaster_clockDivider_reg_n_0_[1] ;
  wire \spiMaster_clockDivider_reg_n_0_[2] ;
  wire \spiMaster_clockDivider_reg_n_0_[3] ;
  wire \spiMaster_clockDivider_reg_n_0_[4] ;
  wire \spiMaster_clockDivider_reg_n_0_[5] ;
  wire \spiMaster_clockDivider_reg_n_0_[6] ;
  wire spiMaster_mosiReg_i_1__0_n_0;
  wire spiMaster_mosiReg_i_2__0_n_0;
  wire spiMaster_mosiReg_reg_0;
  wire spiMaster_rxShiftReg;
  wire \spiMaster_rxShiftReg[0]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[10]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[11]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[12]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[13]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[14]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[15]_i_2__0_n_0 ;
  wire \spiMaster_rxShiftReg[1]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[2]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[3]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[4]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[5]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[6]_i_1_n_0 ;
  wire \spiMaster_rxShiftReg[7]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[8]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg[9]_i_1__0_n_0 ;
  wire \spiMaster_rxShiftReg_reg_n_0_[0] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[10] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[11] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[12] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[13] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[14] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[15] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[1] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[2] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[3] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[4] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[5] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[6] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[7] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[8] ;
  wire \spiMaster_rxShiftReg_reg_n_0_[9] ;
  wire spiMaster_sclkReg_i_1__0_n_0;
  wire spiMaster_sclkReg_reg_n_0;
  wire spiMaster_sclkToggle__6;
  wire [4:0]spiMaster_txBitCnt;
  wire \spiMaster_txBitCnt_reg_n_0_[0] ;
  wire \spiMaster_txBitCnt_reg_n_0_[1] ;
  wire \spiMaster_txBitCnt_reg_n_0_[2] ;
  wire \spiMaster_txBitCnt_reg_n_0_[3] ;
  wire \spiMaster_txBitCnt_reg_n_0_[4] ;
  wire \spiMaster_txShiftReg[14]_i_2__0_n_0 ;
  wire \spiMaster_txShiftReg[14]_i_3__0_n_0 ;
  wire \spiMaster_txShiftReg[7]_i_2__0_n_0 ;
  wire \spiMaster_txShiftReg_reg_n_0_[0] ;
  wire \spiMaster_txShiftReg_reg_n_0_[10] ;
  wire \spiMaster_txShiftReg_reg_n_0_[11] ;
  wire \spiMaster_txShiftReg_reg_n_0_[12] ;
  wire \spiMaster_txShiftReg_reg_n_0_[13] ;
  wire \spiMaster_txShiftReg_reg_n_0_[14] ;
  wire \spiMaster_txShiftReg_reg_n_0_[15] ;
  wire \spiMaster_txShiftReg_reg_n_0_[1] ;
  wire \spiMaster_txShiftReg_reg_n_0_[2] ;
  wire \spiMaster_txShiftReg_reg_n_0_[3] ;
  wire \spiMaster_txShiftReg_reg_n_0_[4] ;
  wire \spiMaster_txShiftReg_reg_n_0_[5] ;
  wire \spiMaster_txShiftReg_reg_n_0_[6] ;
  wire \spiMaster_txShiftReg_reg_n_0_[7] ;
  wire \spiMaster_txShiftReg_reg_n_0_[8] ;
  wire \spiMaster_txShiftReg_reg_n_0_[9] ;
  wire txFifo_io_push_ready;
  wire txFifo_n_0;
  wire txFifo_n_10;
  wire txFifo_n_11;
  wire txFifo_n_12;
  wire txFifo_n_13;
  wire txFifo_n_14;
  wire txFifo_n_15;
  wire txFifo_n_16;
  wire txFifo_n_17;
  wire txFifo_n_18;
  wire txFifo_n_19;
  wire txFifo_n_20;
  wire txFifo_n_21;
  wire txFifo_n_22;
  wire txFifo_n_23;
  wire txFifo_n_3;
  wire txFifo_n_6;
  wire txFifo_n_7;
  wire txFifo_n_8;
  wire txFifo_n_9;
  wire [3:0]NLW_SR1_carry_O_UNCONNECTED;
  wire [3:2]NLW_SR1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_SR1_carry__0_O_UNCONNECTED;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  assign io_apb_PADDR_2_sp_1 = io_apb_PADDR_2_sn_1;
  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \CCR_2[15]_i_2 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[3]),
        .O(io_apb_PADDR_2_sn_1));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \CR1[15]_i_1__6 
       (.I0(io_apb_PADDR_0_sn_1),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[1]),
        .O(CR1));
  LUT2 #(
    .INIT(4'hE)) 
    \CR1[15]_i_2__3 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[5]),
        .O(io_apb_PADDR_0_sn_1));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR1_reg_n_0_[0] ));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CRCEN));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(CPOL));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR1_reg_n_0_[4] ));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(SPE));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(LSBFIRST));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(SSM));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CR2[15]_i_1__6 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR_3_sn_1),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[1]),
        .O(CR2));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \CR2[15]_i_2 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[4]),
        .O(io_apb_PADDR_3_sn_1));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_6_in[0]));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(CR2__0[10]));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CR2__0[11]));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CR2__0[12]));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CR2__0[13]));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CR2__0[14]));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CR2__0[15]));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_6_in[1]));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_6_in[2]));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_6_in[3]));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_6_in[4]));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_6_in[5]));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_6_in[6]));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_6_in[7]));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(CR2__0[8]));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(CR2__0[9]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \CRCPR[15]_i_1__0 
       (.I0(ctrl_doWrite__0),
        .I1(\CRCPR_reg[0]_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR[1]),
        .O(CRCPR));
  FDCE \CRCPR_reg[0] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_4_in[0]));
  FDCE \CRCPR_reg[10] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(p_4_in[10]));
  FDCE \CRCPR_reg[11] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(p_4_in[11]));
  FDCE \CRCPR_reg[12] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(p_4_in[12]));
  FDCE \CRCPR_reg[13] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(p_4_in[13]));
  FDCE \CRCPR_reg[14] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(p_4_in[14]));
  FDCE \CRCPR_reg[15] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(p_4_in[15]));
  FDCE \CRCPR_reg[1] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_4_in[1]));
  FDCE \CRCPR_reg[2] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_4_in[2]));
  FDCE \CRCPR_reg[3] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_4_in[3]));
  FDCE \CRCPR_reg[4] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_4_in[4]));
  FDCE \CRCPR_reg[5] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(p_4_in[5]));
  FDCE \CRCPR_reg[6] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(p_4_in[6]));
  FDCE \CRCPR_reg[7] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_4_in[7]));
  FDCE \CRCPR_reg[8] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(p_4_in[8]));
  FDCE \CRCPR_reg[9] 
       (.C(clk),
        .CE(CRCPR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(p_4_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000018)) 
    \FSM_onehot_spiMaster_state[2]_i_3__0 
       (.I0(\CR1_reg_n_0_[11] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[4] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I4(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I5(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h82280000)) 
    \FSM_onehot_spiMaster_state[2]_i_4__0 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\CR1_reg_n_0_[0] ),
        .I2(CPOL),
        .I3(spiMaster_sclkReg_reg_n_0),
        .I4(spiMaster_sclkToggle__6),
        .O(\FSM_onehot_spiMaster_state[2]_i_4__0_n_0 ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_spiMaster_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(txFifo_n_23),
        .PRE(reset),
        .Q(\FSM_onehot_spiMaster_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_spiMaster_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_0),
        .Q(\FSM_onehot_spiMaster_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_spiMaster_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_22),
        .Q(rxFifo_io_push_valid));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \I2SCFGR[15]_i_1__0 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR_2_sn_1),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PADDR[0]),
        .O(I2SCFGR));
  FDCE \I2SCFGR_reg[0] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\I2SCFGR_reg_n_0_[0] ));
  FDCE \I2SCFGR_reg[10] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\I2SCFGR_reg_n_0_[10] ));
  FDCE \I2SCFGR_reg[11] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\I2SCFGR_reg_n_0_[11] ));
  FDCE \I2SCFGR_reg[12] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\I2SCFGR_reg_n_0_[12] ));
  FDCE \I2SCFGR_reg[13] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\I2SCFGR_reg_n_0_[13] ));
  FDCE \I2SCFGR_reg[14] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\I2SCFGR_reg_n_0_[14] ));
  FDCE \I2SCFGR_reg[15] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\I2SCFGR_reg_n_0_[15] ));
  FDCE \I2SCFGR_reg[1] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\I2SCFGR_reg_n_0_[1] ));
  FDCE \I2SCFGR_reg[2] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\I2SCFGR_reg_n_0_[2] ));
  FDCE \I2SCFGR_reg[3] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\I2SCFGR_reg_n_0_[3] ));
  FDCE \I2SCFGR_reg[4] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\I2SCFGR_reg_n_0_[4] ));
  FDCE \I2SCFGR_reg[5] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\I2SCFGR_reg_n_0_[5] ));
  FDCE \I2SCFGR_reg[6] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\I2SCFGR_reg_n_0_[6] ));
  FDCE \I2SCFGR_reg[7] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\I2SCFGR_reg_n_0_[7] ));
  FDCE \I2SCFGR_reg[8] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\I2SCFGR_reg_n_0_[8] ));
  FDCE \I2SCFGR_reg[9] 
       (.C(clk),
        .CE(I2SCFGR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\I2SCFGR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \I2SPR[15]_i_1__0 
       (.I0(\I2SPR_reg[0]_1 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[5]),
        .O(I2SPR));
  FDCE \I2SPR_reg[0] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\I2SPR_reg_n_0_[0] ));
  FDCE \I2SPR_reg[10] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\I2SPR_reg_n_0_[10] ));
  FDCE \I2SPR_reg[11] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\I2SPR_reg_n_0_[11] ));
  FDCE \I2SPR_reg[12] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\I2SPR_reg_n_0_[12] ));
  FDCE \I2SPR_reg[13] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\I2SPR_reg_n_0_[13] ));
  FDCE \I2SPR_reg[14] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\I2SPR_reg_n_0_[14] ));
  FDCE \I2SPR_reg[15] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\I2SPR_reg_n_0_[15] ));
  FDCE \I2SPR_reg[1] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\I2SPR_reg_n_0_[1] ));
  FDCE \I2SPR_reg[2] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\I2SPR_reg_n_0_[2] ));
  FDCE \I2SPR_reg[3] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\I2SPR_reg_n_0_[3] ));
  FDCE \I2SPR_reg[4] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\I2SPR_reg_n_0_[4] ));
  FDCE \I2SPR_reg[5] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\I2SPR_reg_n_0_[5] ));
  FDCE \I2SPR_reg[6] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\I2SPR_reg_n_0_[6] ));
  FDCE \I2SPR_reg[7] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\I2SPR_reg_n_0_[7] ));
  FDCE \I2SPR_reg[8] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\I2SPR_reg_n_0_[8] ));
  FDCE \I2SPR_reg[9] 
       (.C(clk),
        .CE(I2SPR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\I2SPR_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \RXCRCR[0]_i_1__0 
       (.I0(p_4_in[0]),
        .I1(p_1_in0_in),
        .I2(io_gpio_read),
        .O(RXCRCR1));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[10]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[10]),
        .I3(_zz_RXCRCR[10]),
        .O(RXCRCR0[10]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[11]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[11]),
        .I3(_zz_RXCRCR[11]),
        .O(RXCRCR0[11]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[12]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[12]),
        .I3(_zz_RXCRCR[12]),
        .O(RXCRCR0[12]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[13]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[13]),
        .I3(_zz_RXCRCR[13]),
        .O(RXCRCR0[13]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[14]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[14]),
        .I3(_zz_RXCRCR[14]),
        .O(RXCRCR0[14]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[15]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[15]),
        .I3(_zz_RXCRCR[15]),
        .O(RXCRCR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[1]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[1]),
        .I3(_zz_RXCRCR[1]),
        .O(RXCRCR0[1]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[2]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[2]),
        .I3(_zz_RXCRCR[2]),
        .O(RXCRCR0[2]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[3]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[3]),
        .I3(_zz_RXCRCR[3]),
        .O(RXCRCR0[3]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[4]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[4]),
        .I3(_zz_RXCRCR[4]),
        .O(RXCRCR0[4]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[5]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[5]),
        .I3(_zz_RXCRCR[5]),
        .O(RXCRCR0[5]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[6]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[6]),
        .I3(_zz_RXCRCR[6]),
        .O(RXCRCR0[6]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[7]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[7]),
        .I3(_zz_RXCRCR[7]),
        .O(RXCRCR0[7]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[8]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[8]),
        .I3(_zz_RXCRCR[8]),
        .O(RXCRCR0[8]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \RXCRCR[9]_i_1__0 
       (.I0(io_gpio_read),
        .I1(p_1_in0_in),
        .I2(p_4_in[9]),
        .I3(_zz_RXCRCR[9]),
        .O(RXCRCR0[9]));
  FDCE \RXCRCR_reg[0] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR1),
        .Q(_zz_RXCRCR[1]));
  FDCE \RXCRCR_reg[10] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[10]),
        .Q(_zz_RXCRCR[11]));
  FDCE \RXCRCR_reg[11] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[11]),
        .Q(_zz_RXCRCR[12]));
  FDCE \RXCRCR_reg[12] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[12]),
        .Q(_zz_RXCRCR[13]));
  FDCE \RXCRCR_reg[13] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[13]),
        .Q(_zz_RXCRCR[14]));
  FDCE \RXCRCR_reg[14] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[14]),
        .Q(_zz_RXCRCR[15]));
  FDCE \RXCRCR_reg[15] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[15]),
        .Q(p_1_in0_in));
  FDCE \RXCRCR_reg[1] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[1]),
        .Q(_zz_RXCRCR[2]));
  FDCE \RXCRCR_reg[2] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[2]),
        .Q(_zz_RXCRCR[3]));
  FDCE \RXCRCR_reg[3] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[3]),
        .Q(_zz_RXCRCR[4]));
  FDCE \RXCRCR_reg[4] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[4]),
        .Q(_zz_RXCRCR[5]));
  FDCE \RXCRCR_reg[5] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[5]),
        .Q(_zz_RXCRCR[6]));
  FDCE \RXCRCR_reg[6] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[6]),
        .Q(_zz_RXCRCR[7]));
  FDCE \RXCRCR_reg[7] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[7]),
        .Q(_zz_RXCRCR[8]));
  FDCE \RXCRCR_reg[8] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[8]),
        .Q(_zz_RXCRCR[9]));
  FDCE \RXCRCR_reg[9] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(RXCRCR0[9]),
        .Q(_zz_RXCRCR[10]));
  CARRY4 SR1_carry
       (.CI(1'b0),
        .CO({SR1_carry_n_0,SR1_carry_n_1,SR1_carry_n_2,SR1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_SR1_carry_O_UNCONNECTED[3:0]),
        .S({SR1_carry_i_1__0_n_0,SR1_carry_i_2__0_n_0,SR1_carry_i_3__0_n_0,SR1_carry_i_4__0_n_0}));
  CARRY4 SR1_carry__0
       (.CI(SR1_carry_n_0),
        .CO({NLW_SR1_carry__0_CO_UNCONNECTED[3:2],SR1,SR1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_SR1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,SR1_carry__0_i_1__0_n_0,SR1_carry__0_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    SR1_carry__0_i_1__0
       (.I0(p_2_in[15]),
        .I1(p_1_in0_in),
        .O(SR1_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry__0_i_2__0
       (.I0(_zz_RXCRCR[14]),
        .I1(p_2_in[13]),
        .I2(_zz_RXCRCR[13]),
        .I3(p_2_in[12]),
        .I4(p_2_in[14]),
        .I5(_zz_RXCRCR[15]),
        .O(SR1_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_1__0
       (.I0(_zz_RXCRCR[11]),
        .I1(p_2_in[10]),
        .I2(_zz_RXCRCR[10]),
        .I3(p_2_in[9]),
        .I4(p_2_in[11]),
        .I5(_zz_RXCRCR[12]),
        .O(SR1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_2__0
       (.I0(_zz_RXCRCR[8]),
        .I1(p_2_in[7]),
        .I2(_zz_RXCRCR[7]),
        .I3(p_2_in[6]),
        .I4(p_2_in[8]),
        .I5(_zz_RXCRCR[9]),
        .O(SR1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_3__0
       (.I0(_zz_RXCRCR[5]),
        .I1(p_2_in[4]),
        .I2(_zz_RXCRCR[4]),
        .I3(p_2_in[3]),
        .I4(p_2_in[5]),
        .I5(_zz_RXCRCR[6]),
        .O(SR1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    SR1_carry_i_4__0
       (.I0(_zz_RXCRCR[2]),
        .I1(p_2_in[1]),
        .I2(_zz_RXCRCR[1]),
        .I3(p_2_in[0]),
        .I4(p_2_in[2]),
        .I5(_zz_RXCRCR[3]),
        .O(SR1_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SR[4]_i_1__0 
       (.I0(CRCEN),
        .I1(SR1),
        .O(p_1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SR[7]_i_1__2 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .O(\SR[7]_i_1__2_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_out[0]),
        .Q(\SR_reg_n_0_[0] ));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_push_ready),
        .Q(TXE));
  FDCE \SR_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_out[4]),
        .Q(CRCERR));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[7]_i_1__2_n_0 ),
        .Q(\SR_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \TXCRCR[0]_i_1__0 
       (.I0(p_4_in[0]),
        .I1(p_2_in[15]),
        .I2(spiMaster_mosiReg_reg_0),
        .O(TXCRCR1));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[10]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[10]),
        .I3(p_2_in[9]),
        .O(TXCRCR0[10]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[11]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[11]),
        .I3(p_2_in[10]),
        .O(TXCRCR0[11]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[12]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[12]),
        .I3(p_2_in[11]),
        .O(TXCRCR0[12]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[13]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[13]),
        .I3(p_2_in[12]),
        .O(TXCRCR0[13]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[14]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[14]),
        .I3(p_2_in[13]),
        .O(TXCRCR0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \TXCRCR[15]_i_1__0 
       (.I0(spiMaster_sclkToggle__6),
        .I1(CRCEN),
        .O(RXCRCR));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[15]_i_2__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[15]),
        .I3(p_2_in[14]),
        .O(TXCRCR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[1]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[1]),
        .I3(p_2_in[0]),
        .O(TXCRCR0[1]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[2]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[2]),
        .I3(p_2_in[1]),
        .O(TXCRCR0[2]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[3]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[3]),
        .I3(p_2_in[2]),
        .O(TXCRCR0[3]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[4]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[4]),
        .I3(p_2_in[3]),
        .O(TXCRCR0[4]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[5]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[5]),
        .I3(p_2_in[4]),
        .O(TXCRCR0[5]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[6]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[6]),
        .I3(p_2_in[5]),
        .O(TXCRCR0[6]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[7]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[7]),
        .I3(p_2_in[6]),
        .O(TXCRCR0[7]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[8]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[8]),
        .I3(p_2_in[7]),
        .O(TXCRCR0[8]));
  LUT4 #(
    .INIT(16'h9F60)) 
    \TXCRCR[9]_i_1__0 
       (.I0(spiMaster_mosiReg_reg_0),
        .I1(p_2_in[15]),
        .I2(p_4_in[9]),
        .I3(p_2_in[8]),
        .O(TXCRCR0[9]));
  FDCE \TXCRCR_reg[0] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR1),
        .Q(p_2_in[0]));
  FDCE \TXCRCR_reg[10] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[10]),
        .Q(p_2_in[10]));
  FDCE \TXCRCR_reg[11] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[11]),
        .Q(p_2_in[11]));
  FDCE \TXCRCR_reg[12] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[12]),
        .Q(p_2_in[12]));
  FDCE \TXCRCR_reg[13] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[13]),
        .Q(p_2_in[13]));
  FDCE \TXCRCR_reg[14] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[14]),
        .Q(p_2_in[14]));
  FDCE \TXCRCR_reg[15] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[15]),
        .Q(p_2_in[15]));
  FDCE \TXCRCR_reg[1] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[1]),
        .Q(p_2_in[1]));
  FDCE \TXCRCR_reg[2] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[2]),
        .Q(p_2_in[2]));
  FDCE \TXCRCR_reg[3] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[3]),
        .Q(p_2_in[3]));
  FDCE \TXCRCR_reg[4] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[4]),
        .Q(p_2_in[4]));
  FDCE \TXCRCR_reg[5] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[5]),
        .Q(p_2_in[5]));
  FDCE \TXCRCR_reg[6] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[6]),
        .Q(p_2_in[6]));
  FDCE \TXCRCR_reg[7] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[7]),
        .Q(p_2_in[7]));
  FDCE \TXCRCR_reg[8] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[8]),
        .Q(p_2_in[8]));
  FDCE \TXCRCR_reg[9] 
       (.C(clk),
        .CE(RXCRCR),
        .CLR(reset),
        .D(TXCRCR0[9]),
        .Q(p_2_in[9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[0]_INST_0_i_36 
       (.I0(_zz_RXCRCR[1]),
        .I1(\I2SCFGR_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[0]),
        .I5(p_2_in[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \io_apb_PRDATA[0]_INST_0_i_47 
       (.I0(\CR1_reg_n_0_[0] ),
        .I1(p_6_in[0]),
        .I2(\SR_reg_n_0_[0] ),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .O(\io_apb_PRDATA[0]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[10]_INST_0_i_31 
       (.I0(_zz_RXCRCR[11]),
        .I1(\I2SCFGR_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[10]),
        .I5(p_2_in[10]),
        .O(\io_apb_PRDATA[10]_INST_0_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[10]_INST_0_i_48 
       (.I0(CR2__0[10]),
        .I1(\CR1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[10]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[11]_INST_0_i_30 
       (.I0(_zz_RXCRCR[12]),
        .I1(\I2SCFGR_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[11]),
        .I5(p_2_in[11]),
        .O(\io_apb_PRDATA[11]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[11]_INST_0_i_45 
       (.I0(CR2__0[11]),
        .I1(\CR1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[11]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[12]_INST_0_i_25 
       (.I0(_zz_RXCRCR[13]),
        .I1(\I2SCFGR_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[12]),
        .I5(p_2_in[12]),
        .O(\io_apb_PRDATA[12]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[12]_INST_0_i_42 
       (.I0(CR2__0[12]),
        .I1(\CR1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[12]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[13]_INST_0_i_25 
       (.I0(_zz_RXCRCR[14]),
        .I1(\I2SCFGR_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[13]),
        .I5(p_2_in[13]),
        .O(\io_apb_PRDATA[13]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[13]_INST_0_i_42 
       (.I0(CR2__0[13]),
        .I1(CRCEN),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[13]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[14]_INST_0_i_25 
       (.I0(_zz_RXCRCR[15]),
        .I1(\I2SCFGR_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[14]),
        .I5(p_2_in[14]),
        .O(\io_apb_PRDATA[14]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[14]_INST_0_i_42 
       (.I0(CR2__0[14]),
        .I1(\CR1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[14]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[15]_INST_0_i_33 
       (.I0(p_1_in0_in),
        .I1(\I2SCFGR_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[15]),
        .I5(p_2_in[15]),
        .O(\io_apb_PRDATA[15]_INST_0_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[15]_INST_0_i_54 
       (.I0(CR2__0[15]),
        .I1(\CR1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[15]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[1]_INST_0_i_37 
       (.I0(_zz_RXCRCR[2]),
        .I1(\I2SCFGR_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[1]),
        .I5(p_2_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[1]_INST_0_i_48 
       (.I0(CPOL),
        .I1(TXE),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[2]_INST_0_i_36 
       (.I0(_zz_RXCRCR[3]),
        .I1(\I2SCFGR_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[2]),
        .I5(p_2_in[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[2]_INST_0_i_46 
       (.I0(p_6_in[2]),
        .I1(\CR1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[2]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[3]_INST_0_i_35 
       (.I0(_zz_RXCRCR[4]),
        .I1(\I2SCFGR_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[3]),
        .I5(p_2_in[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[3]_INST_0_i_45 
       (.I0(p_6_in[3]),
        .I1(\CR1_reg_n_0_[3] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[4]_INST_0_i_35 
       (.I0(_zz_RXCRCR[5]),
        .I1(\I2SCFGR_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[4]),
        .I5(p_2_in[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[4]_INST_0_i_45 
       (.I0(\CR1_reg_n_0_[4] ),
        .I1(CRCERR),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[4]),
        .O(\io_apb_PRDATA[4]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[5]_INST_0_i_35 
       (.I0(_zz_RXCRCR[6]),
        .I1(\I2SCFGR_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[5]),
        .I5(p_2_in[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[5]_INST_0_i_45 
       (.I0(p_6_in[5]),
        .I1(\CR1_reg_n_0_[5] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[5]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[6]_INST_0_i_35 
       (.I0(_zz_RXCRCR[7]),
        .I1(\I2SCFGR_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[6]),
        .I5(p_2_in[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[6]_INST_0_i_46 
       (.I0(p_6_in[6]),
        .I1(SPE),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[6]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[7]_INST_0_i_35 
       (.I0(_zz_RXCRCR[8]),
        .I1(\I2SCFGR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[7]),
        .I5(p_2_in[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \io_apb_PRDATA[7]_INST_0_i_47 
       (.I0(LSBFIRST),
        .I1(\SR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_6_in[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[8]_INST_0_i_38 
       (.I0(_zz_RXCRCR[9]),
        .I1(\I2SCFGR_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[8]),
        .I5(p_2_in[8]),
        .O(\io_apb_PRDATA[8]_INST_0_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[8]_INST_0_i_55 
       (.I0(CR2__0[8]),
        .I1(\CR1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[8]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \io_apb_PRDATA[9]_INST_0_i_29 
       (.I0(_zz_RXCRCR[10]),
        .I1(\I2SCFGR_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[2]),
        .I4(p_4_in[9]),
        .I5(p_2_in[9]),
        .O(\io_apb_PRDATA[9]_INST_0_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \io_apb_PRDATA[9]_INST_0_i_44 
       (.I0(CR2__0[9]),
        .I1(SSM),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[9]_INST_0_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \io_gpio_write[29]_INST_0 
       (.I0(p_6_in[2]),
        .I1(SSM),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I3(\io_gpio_write[29] ),
        .I4(Q),
        .O(io_gpio_write));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_interrupt[15]_INST_0_i_2 
       (.I0(p_6_in[7]),
        .I1(TXE),
        .I2(p_6_in[5]),
        .I3(CRCERR),
        .I4(\SR_reg_n_0_[0] ),
        .I5(p_6_in[6]),
        .O(\CR2_reg[7]_0 ));
  sys_Apb3Periph_0_0_StreamFifo_4_11 rxFifo
       (.D(p_1_out[0]),
        .\I2SPR_reg[0] (\I2SPR_reg[0]_0 ),
        .\I2SPR_reg[10] (\I2SPR_reg[10]_0 ),
        .\I2SPR_reg[11] (\I2SPR_reg[11]_0 ),
        .\I2SPR_reg[12] (\I2SPR_reg[12]_0 ),
        .\I2SPR_reg[13] (\I2SPR_reg[13]_0 ),
        .\I2SPR_reg[14] (\I2SPR_reg[14]_0 ),
        .\I2SPR_reg[15] (\I2SPR_reg[15]_0 ),
        .\I2SPR_reg[1] (\I2SPR_reg[1]_0 ),
        .\I2SPR_reg[2] (\I2SPR_reg[2]_0 ),
        .\I2SPR_reg[3] (\I2SPR_reg[3]_0 ),
        .\I2SPR_reg[4] (\I2SPR_reg[4]_0 ),
        .\I2SPR_reg[5] (\I2SPR_reg[5]_0 ),
        .\I2SPR_reg[6] (\I2SPR_reg[6]_0 ),
        .\I2SPR_reg[7] (\I2SPR_reg[7]_0 ),
        .\I2SPR_reg[8] (\I2SPR_reg[8]_0 ),
        .\I2SPR_reg[9] (\I2SPR_reg[9]_0 ),
        .Q(\SR_reg_n_0_[0] ),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[10:6],io_apb_PADDR[3:2]}),
        .\io_apb_PADDR[12] (io_apb_decoder_io_output_PSEL_0),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_17_0 (\io_apb_PRDATA[0]_INST_0_i_47_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_17_1 (\io_apb_PRDATA[0]_INST_0_i_17 ),
        .\io_apb_PRDATA[0]_INST_0_i_7 (\io_apb_PRDATA[0]_INST_0_i_7 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_0 (\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_1 (\io_apb_PRDATA[0]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7_2 (\io_apb_PRDATA[0]_INST_0_i_7_1 ),
        .\io_apb_PRDATA[10]_INST_0_i_17_0 (\io_apb_PRDATA[10]_INST_0_i_48_n_0 ),
        .\io_apb_PRDATA[10]_INST_0_i_7 (\io_apb_PRDATA[10]_INST_0_i_31_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_17_0 (\io_apb_PRDATA[11]_INST_0_i_45_n_0 ),
        .\io_apb_PRDATA[11]_INST_0_i_7 (\io_apb_PRDATA[11]_INST_0_i_30_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_15_0 (\io_apb_PRDATA[12]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[12]_INST_0_i_7 (\io_apb_PRDATA[12]_INST_0_i_25_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_15_0 (\io_apb_PRDATA[13]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[13]_INST_0_i_7 (\io_apb_PRDATA[13]_INST_0_i_25_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_15_0 (\io_apb_PRDATA[14]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[14]_INST_0_i_7 (\io_apb_PRDATA[14]_INST_0_i_25_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_10 ({\I2SPR_reg_n_0_[15] ,\I2SPR_reg_n_0_[14] ,\I2SPR_reg_n_0_[13] ,\I2SPR_reg_n_0_[12] ,\I2SPR_reg_n_0_[11] ,\I2SPR_reg_n_0_[10] ,\I2SPR_reg_n_0_[9] ,\I2SPR_reg_n_0_[8] ,\I2SPR_reg_n_0_[7] ,\I2SPR_reg_n_0_[6] ,\I2SPR_reg_n_0_[5] ,\I2SPR_reg_n_0_[4] ,\I2SPR_reg_n_0_[3] ,\I2SPR_reg_n_0_[2] ,\I2SPR_reg_n_0_[1] ,\I2SPR_reg_n_0_[0] }),
        .\io_apb_PRDATA[15]_INST_0_i_10_0 (\io_apb_PRDATA[15]_INST_0_i_33_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_20_0 (io_apb_PADDR_2_sn_1),
        .\io_apb_PRDATA[15]_INST_0_i_20_1 (\io_apb_PRDATA[15]_INST_0_i_54_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_17_0 (\io_apb_PRDATA[1]_INST_0_i_48_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_7 (\io_apb_PRDATA[1]_INST_0_i_37_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_17_0 (\io_apb_PRDATA[2]_INST_0_i_46_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_7 (\io_apb_PRDATA[2]_INST_0_i_36_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_17_0 (\io_apb_PRDATA[3]_INST_0_i_45_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_7 (\io_apb_PRDATA[3]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_17_0 (\io_apb_PRDATA[4]_INST_0_i_45_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_7 (\io_apb_PRDATA[4]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_17_0 (\io_apb_PRDATA[5]_INST_0_i_45_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_7 (\io_apb_PRDATA[5]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_17_0 (\io_apb_PRDATA[6]_INST_0_i_46_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_7 (\io_apb_PRDATA[6]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_17_0 (\io_apb_PRDATA[7]_INST_0_i_47_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_7 (\io_apb_PRDATA[7]_INST_0_i_35_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_17_0 (\io_apb_PRDATA[8]_INST_0_i_55_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_7 (\io_apb_PRDATA[8]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_17_0 (\io_apb_PRDATA[9]_INST_0_i_44_n_0 ),
        .\io_apb_PRDATA[9]_INST_0_i_7 (\io_apb_PRDATA[9]_INST_0_i_29_n_0 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .logic_pop_addressGen_rValid_reg_0(\logic_ptr_push_reg[0] ),
        .\logic_pop_sync_popReg_reg[0]_0 (\logic_pop_sync_popReg_reg[0] ),
        .\logic_ram_spinal_port1_reg[13]_0 ({\spiMaster_rxShiftReg_reg_n_0_[15] ,\spiMaster_rxShiftReg_reg_n_0_[14] ,\spiMaster_rxShiftReg_reg_n_0_[13] ,\spiMaster_rxShiftReg_reg_n_0_[12] ,\spiMaster_rxShiftReg_reg_n_0_[11] ,\spiMaster_rxShiftReg_reg_n_0_[10] ,\spiMaster_rxShiftReg_reg_n_0_[9] ,\spiMaster_rxShiftReg_reg_n_0_[8] ,\spiMaster_rxShiftReg_reg_n_0_[7] ,\spiMaster_rxShiftReg_reg_n_0_[6] ,\spiMaster_rxShiftReg_reg_n_0_[5] ,\spiMaster_rxShiftReg_reg_n_0_[4] ,\spiMaster_rxShiftReg_reg_n_0_[3] ,\spiMaster_rxShiftReg_reg_n_0_[2] ,\spiMaster_rxShiftReg_reg_n_0_[1] ,\spiMaster_rxShiftReg_reg_n_0_[0] }),
        .reset(reset),
        .rxFifo_io_push_valid(rxFifo_io_push_valid));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \spiMaster_clockCounter[0]_i_1__0 
       (.I0(\spiMaster_clockDivider_reg_n_0_[0] ),
        .I1(spiMaster_sclkToggle__6),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \spiMaster_clockCounter[1]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[1]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_sclkToggle__6),
        .I3(\spiMaster_clockDivider_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \spiMaster_clockCounter[2]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[2]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_clockCounter_reg__0[1]),
        .I3(spiMaster_sclkToggle__6),
        .I4(\spiMaster_clockDivider_reg_n_0_[2] ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \spiMaster_clockCounter[3]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[3]),
        .I1(spiMaster_clockCounter_reg__0[1]),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .I3(spiMaster_clockCounter_reg__0[2]),
        .I4(spiMaster_sclkToggle__6),
        .I5(\spiMaster_clockDivider_reg_n_0_[3] ),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \spiMaster_clockCounter[4]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[4]),
        .I1(\spiMaster_clockCounter[6]_i_2__0_n_0 ),
        .I2(spiMaster_sclkToggle__6),
        .I3(\spiMaster_clockDivider_reg_n_0_[4] ),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \spiMaster_clockCounter[5]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[5]),
        .I1(spiMaster_clockCounter_reg__0[4]),
        .I2(\spiMaster_clockCounter[6]_i_2__0_n_0 ),
        .I3(spiMaster_sclkToggle__6),
        .I4(\spiMaster_clockDivider_reg_n_0_[5] ),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \spiMaster_clockCounter[6]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[6]),
        .I1(spiMaster_clockCounter_reg__0[5]),
        .I2(\spiMaster_clockCounter[6]_i_2__0_n_0 ),
        .I3(spiMaster_clockCounter_reg__0[4]),
        .I4(spiMaster_sclkToggle__6),
        .I5(\spiMaster_clockDivider_reg_n_0_[6] ),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \spiMaster_clockCounter[6]_i_2__0 
       (.I0(spiMaster_clockCounter_reg__0[2]),
        .I1(spiMaster_clockCounter_reg__0[0]),
        .I2(spiMaster_clockCounter_reg__0[1]),
        .I3(spiMaster_clockCounter_reg__0[3]),
        .O(\spiMaster_clockCounter[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h00A9)) 
    \spiMaster_clockCounter[7]_i_1__0 
       (.I0(spiMaster_clockCounter_reg__0[7]),
        .I1(spiMaster_clockCounter_reg__0[6]),
        .I2(\spiMaster_clockCounter[7]_i_2__0_n_0 ),
        .I3(spiMaster_sclkToggle__6),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \spiMaster_clockCounter[7]_i_2__0 
       (.I0(spiMaster_clockCounter_reg__0[4]),
        .I1(spiMaster_clockCounter_reg__0[2]),
        .I2(spiMaster_clockCounter_reg__0[0]),
        .I3(spiMaster_clockCounter_reg__0[1]),
        .I4(spiMaster_clockCounter_reg__0[3]),
        .I5(spiMaster_clockCounter_reg__0[5]),
        .O(\spiMaster_clockCounter[7]_i_2__0_n_0 ));
  FDCE \spiMaster_clockCounter_reg[0] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(spiMaster_clockCounter_reg__0[0]));
  FDCE \spiMaster_clockCounter_reg[1] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(spiMaster_clockCounter_reg__0[1]));
  FDCE \spiMaster_clockCounter_reg[2] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(spiMaster_clockCounter_reg__0[2]));
  FDCE \spiMaster_clockCounter_reg[3] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(spiMaster_clockCounter_reg__0[3]));
  FDCE \spiMaster_clockCounter_reg[4] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(spiMaster_clockCounter_reg__0[4]));
  FDCE \spiMaster_clockCounter_reg[5] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(spiMaster_clockCounter_reg__0[5]));
  FDCE \spiMaster_clockCounter_reg[6] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(spiMaster_clockCounter_reg__0[6]));
  FDCE \spiMaster_clockCounter_reg[7] 
       (.C(clk),
        .CE(SPE),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(spiMaster_clockCounter_reg__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \spiMaster_clockDivider[0]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \spiMaster_clockDivider[1]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \spiMaster_clockDivider[2]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \spiMaster_clockDivider[3]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \spiMaster_clockDivider[4]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \spiMaster_clockDivider[5]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \spiMaster_clockDivider[6]_i_1__0 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(\CR1_reg_n_0_[5] ),
        .O(\spiMaster_clockDivider[6]_i_1__0_n_0 ));
  FDCE \spiMaster_clockDivider_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[0]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[0] ));
  FDCE \spiMaster_clockDivider_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[1]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[1] ));
  FDCE \spiMaster_clockDivider_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[2]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[2] ));
  FDCE \spiMaster_clockDivider_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[3]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[3] ));
  FDCE \spiMaster_clockDivider_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[4]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[4] ));
  FDCE \spiMaster_clockDivider_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[5]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[5] ));
  FDCE \spiMaster_clockDivider_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\spiMaster_clockDivider[6]_i_1__0_n_0 ),
        .Q(\spiMaster_clockDivider_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hEFEC)) 
    spiMaster_mosiReg_i_1__0
       (.I0(spiMaster_mosiReg_i_2__0_n_0),
        .I1(\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_spiMaster_state[2]_i_4__0_n_0 ),
        .I3(spiMaster_mosiReg_reg_0),
        .O(spiMaster_mosiReg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    spiMaster_mosiReg_i_2__0
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\spiMaster_txShiftReg_reg_n_0_[0] ),
        .I2(LSBFIRST),
        .I3(\spiMaster_txShiftReg_reg_n_0_[15] ),
        .I4(\spiMaster_txShiftReg_reg_n_0_[7] ),
        .I5(\CR1_reg_n_0_[11] ),
        .O(spiMaster_mosiReg_i_2__0_n_0));
  FDCE spiMaster_mosiReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_mosiReg_i_1__0_n_0),
        .Q(spiMaster_mosiReg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[0]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[1] ),
        .I1(LSBFIRST),
        .I2(io_gpio_read),
        .O(\spiMaster_rxShiftReg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[10]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[11] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[9] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[11]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[12] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[10] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[12]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[13] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[11] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[13]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[14] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[12] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[14]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[15] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[13] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h69000000)) 
    \spiMaster_rxShiftReg[15]_i_1__0 
       (.I0(\CR1_reg_n_0_[0] ),
        .I1(CPOL),
        .I2(spiMaster_sclkReg_reg_n_0),
        .I3(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I4(spiMaster_sclkToggle__6),
        .O(spiMaster_rxShiftReg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[15]_i_2__0 
       (.I0(io_gpio_read),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[14] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[1]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[2] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[0] ),
        .O(\spiMaster_rxShiftReg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[2]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[3] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[1] ),
        .O(\spiMaster_rxShiftReg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[3]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[4] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[2] ),
        .O(\spiMaster_rxShiftReg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[4]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[5] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[3] ),
        .O(\spiMaster_rxShiftReg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[5]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[6] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[4] ),
        .O(\spiMaster_rxShiftReg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spiMaster_rxShiftReg[6]_i_1 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[7] ),
        .I1(LSBFIRST),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[5] ),
        .O(\spiMaster_rxShiftReg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \spiMaster_rxShiftReg[7]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[6] ),
        .I1(io_gpio_read),
        .I2(\spiMaster_rxShiftReg_reg_n_0_[8] ),
        .I3(LSBFIRST),
        .I4(\CR1_reg_n_0_[11] ),
        .O(\spiMaster_rxShiftReg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[8]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[9] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[7] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \spiMaster_rxShiftReg[9]_i_1__0 
       (.I0(\spiMaster_rxShiftReg_reg_n_0_[10] ),
        .I1(\spiMaster_rxShiftReg_reg_n_0_[8] ),
        .I2(\CR1_reg_n_0_[11] ),
        .I3(LSBFIRST),
        .O(\spiMaster_rxShiftReg[9]_i_1__0_n_0 ));
  FDCE \spiMaster_rxShiftReg_reg[0] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[0]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[0] ));
  FDCE \spiMaster_rxShiftReg_reg[10] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[10]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[10] ));
  FDCE \spiMaster_rxShiftReg_reg[11] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[11]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[11] ));
  FDCE \spiMaster_rxShiftReg_reg[12] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[12]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[12] ));
  FDCE \spiMaster_rxShiftReg_reg[13] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[13]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[13] ));
  FDCE \spiMaster_rxShiftReg_reg[14] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[14]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[14] ));
  FDCE \spiMaster_rxShiftReg_reg[15] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[15]_i_2__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[15] ));
  FDCE \spiMaster_rxShiftReg_reg[1] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[1]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[1] ));
  FDCE \spiMaster_rxShiftReg_reg[2] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[2]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[2] ));
  FDCE \spiMaster_rxShiftReg_reg[3] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[3]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[3] ));
  FDCE \spiMaster_rxShiftReg_reg[4] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[4]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[4] ));
  FDCE \spiMaster_rxShiftReg_reg[5] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[5]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[5] ));
  FDCE \spiMaster_rxShiftReg_reg[6] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[6]_i_1_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[6] ));
  FDCE \spiMaster_rxShiftReg_reg[7] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[7]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[7] ));
  FDCE \spiMaster_rxShiftReg_reg[8] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[8]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[8] ));
  FDCE \spiMaster_rxShiftReg_reg[9] 
       (.C(clk),
        .CE(spiMaster_rxShiftReg),
        .CLR(reset),
        .D(\spiMaster_rxShiftReg[9]_i_1__0_n_0 ),
        .Q(\spiMaster_rxShiftReg_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h78)) 
    spiMaster_sclkReg_i_1__0
       (.I0(spiMaster_sclkToggle__6),
        .I1(SPE),
        .I2(spiMaster_sclkReg_reg_n_0),
        .O(spiMaster_sclkReg_i_1__0_n_0));
  FDCE spiMaster_sclkReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(spiMaster_sclkReg_i_1__0_n_0),
        .Q(spiMaster_sclkReg_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spiMaster_txBitCnt[0]_i_1__0 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .O(spiMaster_txBitCnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \spiMaster_txBitCnt[1]_i_1__0 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .O(spiMaster_txBitCnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \spiMaster_txBitCnt[2]_i_1__0 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .O(spiMaster_txBitCnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \spiMaster_txBitCnt[3]_i_1__0 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I4(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .O(spiMaster_txBitCnt[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \spiMaster_txBitCnt[4]_i_2__0 
       (.I0(\spiMaster_txBitCnt_reg_n_0_[3] ),
        .I1(\spiMaster_txBitCnt_reg_n_0_[1] ),
        .I2(\spiMaster_txBitCnt_reg_n_0_[0] ),
        .I3(\spiMaster_txBitCnt_reg_n_0_[2] ),
        .I4(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I5(\spiMaster_txBitCnt_reg_n_0_[4] ),
        .O(spiMaster_txBitCnt[4]));
  FDCE \spiMaster_txBitCnt_reg[0] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(spiMaster_txBitCnt[0]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[0] ));
  FDCE \spiMaster_txBitCnt_reg[1] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(spiMaster_txBitCnt[1]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[1] ));
  FDCE \spiMaster_txBitCnt_reg[2] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(spiMaster_txBitCnt[2]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[2] ));
  FDCE \spiMaster_txBitCnt_reg[3] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(spiMaster_txBitCnt[3]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[3] ));
  FDCE \spiMaster_txBitCnt_reg[4] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(spiMaster_txBitCnt[4]),
        .Q(\spiMaster_txBitCnt_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \spiMaster_txShiftReg[14]_i_2__0 
       (.I0(LSBFIRST),
        .I1(\CR1_reg_n_0_[11] ),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .O(\spiMaster_txShiftReg[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spiMaster_txShiftReg[14]_i_3__0 
       (.I0(\CR1_reg_n_0_[11] ),
        .I1(LSBFIRST),
        .I2(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .O(\spiMaster_txShiftReg[14]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \spiMaster_txShiftReg[7]_i_2__0 
       (.I0(\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .I1(LSBFIRST),
        .O(\spiMaster_txShiftReg[7]_i_2__0_n_0 ));
  FDCE \spiMaster_txShiftReg_reg[0] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_21),
        .Q(\spiMaster_txShiftReg_reg_n_0_[0] ));
  FDCE \spiMaster_txShiftReg_reg[10] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_11),
        .Q(\spiMaster_txShiftReg_reg_n_0_[10] ));
  FDCE \spiMaster_txShiftReg_reg[11] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_10),
        .Q(\spiMaster_txShiftReg_reg_n_0_[11] ));
  FDCE \spiMaster_txShiftReg_reg[12] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_9),
        .Q(\spiMaster_txShiftReg_reg_n_0_[12] ));
  FDCE \spiMaster_txShiftReg_reg[13] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_8),
        .Q(\spiMaster_txShiftReg_reg_n_0_[13] ));
  FDCE \spiMaster_txShiftReg_reg[14] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_7),
        .Q(\spiMaster_txShiftReg_reg_n_0_[14] ));
  FDCE \spiMaster_txShiftReg_reg[15] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_6),
        .Q(\spiMaster_txShiftReg_reg_n_0_[15] ));
  FDCE \spiMaster_txShiftReg_reg[1] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_20),
        .Q(\spiMaster_txShiftReg_reg_n_0_[1] ));
  FDCE \spiMaster_txShiftReg_reg[2] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_19),
        .Q(\spiMaster_txShiftReg_reg_n_0_[2] ));
  FDCE \spiMaster_txShiftReg_reg[3] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_18),
        .Q(\spiMaster_txShiftReg_reg_n_0_[3] ));
  FDCE \spiMaster_txShiftReg_reg[4] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_17),
        .Q(\spiMaster_txShiftReg_reg_n_0_[4] ));
  FDCE \spiMaster_txShiftReg_reg[5] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_16),
        .Q(\spiMaster_txShiftReg_reg_n_0_[5] ));
  FDCE \spiMaster_txShiftReg_reg[6] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_15),
        .Q(\spiMaster_txShiftReg_reg_n_0_[6] ));
  FDCE \spiMaster_txShiftReg_reg[7] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_14),
        .Q(\spiMaster_txShiftReg_reg_n_0_[7] ));
  FDCE \spiMaster_txShiftReg_reg[8] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_13),
        .Q(\spiMaster_txShiftReg_reg_n_0_[8] ));
  FDCE \spiMaster_txShiftReg_reg[9] 
       (.C(clk),
        .CE(txFifo_n_3),
        .CLR(reset),
        .D(txFifo_n_12),
        .Q(\spiMaster_txShiftReg_reg_n_0_[9] ));
  sys_Apb3Periph_0_0_StreamFifo_4_12 txFifo
       (.D(txFifo_io_push_ready),
        .E(txFifo_n_3),
        .\FSM_onehot_spiMaster_state_reg[0] (\FSM_onehot_spiMaster_state_reg_n_0_[0] ),
        .\FSM_onehot_spiMaster_state_reg[1] (txFifo_n_22),
        .\FSM_onehot_spiMaster_state_reg[1]_0 (txFifo_n_23),
        .\FSM_onehot_spiMaster_state_reg[2] (txFifo_n_0),
        .\FSM_onehot_spiMaster_state_reg[2]_0 (\FSM_onehot_spiMaster_state[2]_i_4__0_n_0 ),
        .\FSM_onehot_spiMaster_state_reg[2]_1 (\FSM_onehot_spiMaster_state_reg_n_0_[1] ),
        .Q(TXE),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .io_apb_PADDR(io_apb_PADDR[6:0]),
        .io_apb_PADDR_0_sp_1(\io_apb_PADDR[0]_0 ),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .logic_pop_addressGen_rValid_reg_0(spiMaster_sclkReg_reg_n_0),
        .logic_pop_addressGen_rValid_reg_1(spiMaster_clockCounter_reg__0),
        .\logic_ptr_push_reg[0]_0 (\logic_ptr_push_reg[0] ),
        .p_0_in(p_0_in),
        .reset(reset),
        .rxFifo_io_push_valid(rxFifo_io_push_valid),
        .spiMaster_sclkToggle__6(spiMaster_sclkToggle__6),
        .\spiMaster_txShiftReg_reg[14] ({txFifo_n_6,txFifo_n_7,txFifo_n_8,txFifo_n_9,txFifo_n_10,txFifo_n_11,txFifo_n_12,txFifo_n_13,txFifo_n_14,txFifo_n_15,txFifo_n_16,txFifo_n_17,txFifo_n_18,txFifo_n_19,txFifo_n_20,txFifo_n_21}),
        .\spiMaster_txShiftReg_reg[14]_0 ({\spiMaster_txShiftReg_reg_n_0_[15] ,\spiMaster_txShiftReg_reg_n_0_[14] ,\spiMaster_txShiftReg_reg_n_0_[13] ,\spiMaster_txShiftReg_reg_n_0_[12] ,\spiMaster_txShiftReg_reg_n_0_[11] ,\spiMaster_txShiftReg_reg_n_0_[10] ,\spiMaster_txShiftReg_reg_n_0_[9] ,\spiMaster_txShiftReg_reg_n_0_[8] ,\spiMaster_txShiftReg_reg_n_0_[7] ,\spiMaster_txShiftReg_reg_n_0_[6] ,\spiMaster_txShiftReg_reg_n_0_[5] ,\spiMaster_txShiftReg_reg_n_0_[4] ,\spiMaster_txShiftReg_reg_n_0_[3] ,\spiMaster_txShiftReg_reg_n_0_[2] ,\spiMaster_txShiftReg_reg_n_0_[1] ,\spiMaster_txShiftReg_reg_n_0_[0] }),
        .\spiMaster_txShiftReg_reg[15] ({\CR1_reg_n_0_[11] ,LSBFIRST,CPOL,\CR1_reg_n_0_[0] }),
        .\spiMaster_txShiftReg_reg[7] (\spiMaster_txShiftReg[7]_i_2__0_n_0 ),
        .\spiMaster_txShiftReg_reg[8] (\spiMaster_txShiftReg[14]_i_2__0_n_0 ),
        .\spiMaster_txShiftReg_reg[8]_0 (\spiMaster_txShiftReg[14]_i_3__0_n_0 ));
endmodule

module sys_Apb3Periph_0_0_Apb3SysTick
   (io_apb_PWRITE_0,
    io_apb_PADDR_0_sp_1,
    \io_apb_PADDR[0]_0 ,
    \io_apb_PADDR[0]_1 ,
    \io_apb_PADDR[0]_2 ,
    \io_apb_PADDR[0]_3 ,
    \io_apb_PADDR[0]_4 ,
    \io_apb_PADDR[0]_5 ,
    \io_apb_PADDR[0]_6 ,
    \io_apb_PADDR[0]_7 ,
    \io_apb_PADDR[0]_8 ,
    \io_apb_PADDR[0]_9 ,
    \io_apb_PADDR[0]_10 ,
    \io_apb_PADDR[0]_11 ,
    \io_apb_PADDR[0]_12 ,
    \io_apb_PADDR[0]_13 ,
    \io_apb_PADDR[0]_14 ,
    \io_apb_PADDR[0]_15 ,
    \io_apb_PADDR[0]_16 ,
    \io_apb_PADDR[0]_17 ,
    \io_apb_PADDR[0]_18 ,
    \io_apb_PADDR[0]_19 ,
    \io_apb_PADDR[0]_20 ,
    \io_apb_PADDR[0]_21 ,
    \io_apb_PADDR[0]_22 ,
    \io_apb_PADDR[0]_23 ,
    \io_apb_PADDR[0]_24 ,
    \io_apb_PADDR[0]_25 ,
    \io_apb_PADDR[0]_26 ,
    \io_apb_PADDR[0]_27 ,
    \io_apb_PADDR[0]_28 ,
    \io_apb_PADDR[0]_29 ,
    io_interrupt,
    \VAL_reg[31]_0 ,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_PWDATA,
    clk,
    reset);
  output io_apb_PWRITE_0;
  output io_apb_PADDR_0_sp_1;
  output \io_apb_PADDR[0]_0 ;
  output \io_apb_PADDR[0]_1 ;
  output \io_apb_PADDR[0]_2 ;
  output \io_apb_PADDR[0]_3 ;
  output \io_apb_PADDR[0]_4 ;
  output \io_apb_PADDR[0]_5 ;
  output \io_apb_PADDR[0]_6 ;
  output \io_apb_PADDR[0]_7 ;
  output \io_apb_PADDR[0]_8 ;
  output \io_apb_PADDR[0]_9 ;
  output \io_apb_PADDR[0]_10 ;
  output \io_apb_PADDR[0]_11 ;
  output \io_apb_PADDR[0]_12 ;
  output \io_apb_PADDR[0]_13 ;
  output \io_apb_PADDR[0]_14 ;
  output \io_apb_PADDR[0]_15 ;
  output \io_apb_PADDR[0]_16 ;
  output \io_apb_PADDR[0]_17 ;
  output \io_apb_PADDR[0]_18 ;
  output \io_apb_PADDR[0]_19 ;
  output \io_apb_PADDR[0]_20 ;
  output \io_apb_PADDR[0]_21 ;
  output \io_apb_PADDR[0]_22 ;
  output \io_apb_PADDR[0]_23 ;
  output \io_apb_PADDR[0]_24 ;
  output \io_apb_PADDR[0]_25 ;
  output \io_apb_PADDR[0]_26 ;
  output \io_apb_PADDR[0]_27 ;
  output \io_apb_PADDR[0]_28 ;
  output \io_apb_PADDR[0]_29 ;
  output [0:0]io_interrupt;
  output \VAL_reg[31]_0 ;
  input [7:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [31:0]io_apb_PWDATA;
  input clk;
  input reset;

  wire COUNTFLAG;
  wire \CTRL[16]_i_1_n_0 ;
  wire \CTRL[16]_i_2_n_0 ;
  wire \CTRL_reg_n_0_[10] ;
  wire \CTRL_reg_n_0_[11] ;
  wire \CTRL_reg_n_0_[12] ;
  wire \CTRL_reg_n_0_[13] ;
  wire \CTRL_reg_n_0_[14] ;
  wire \CTRL_reg_n_0_[15] ;
  wire \CTRL_reg_n_0_[17] ;
  wire \CTRL_reg_n_0_[18] ;
  wire \CTRL_reg_n_0_[19] ;
  wire \CTRL_reg_n_0_[1] ;
  wire \CTRL_reg_n_0_[20] ;
  wire \CTRL_reg_n_0_[21] ;
  wire \CTRL_reg_n_0_[22] ;
  wire \CTRL_reg_n_0_[23] ;
  wire \CTRL_reg_n_0_[24] ;
  wire \CTRL_reg_n_0_[25] ;
  wire \CTRL_reg_n_0_[26] ;
  wire \CTRL_reg_n_0_[27] ;
  wire \CTRL_reg_n_0_[28] ;
  wire \CTRL_reg_n_0_[29] ;
  wire \CTRL_reg_n_0_[2] ;
  wire \CTRL_reg_n_0_[30] ;
  wire \CTRL_reg_n_0_[31] ;
  wire \CTRL_reg_n_0_[3] ;
  wire \CTRL_reg_n_0_[4] ;
  wire \CTRL_reg_n_0_[5] ;
  wire \CTRL_reg_n_0_[6] ;
  wire \CTRL_reg_n_0_[7] ;
  wire \CTRL_reg_n_0_[8] ;
  wire \CTRL_reg_n_0_[9] ;
  wire ENABLE;
  wire [31:0]LOAD;
  wire \LOAD[31]_i_1_n_0 ;
  wire [31:0]VAL;
  wire [31:1]VAL0;
  wire \VAL[12]_i_3_n_0 ;
  wire \VAL[12]_i_4_n_0 ;
  wire \VAL[12]_i_5_n_0 ;
  wire \VAL[12]_i_6_n_0 ;
  wire \VAL[16]_i_3_n_0 ;
  wire \VAL[16]_i_4_n_0 ;
  wire \VAL[16]_i_5_n_0 ;
  wire \VAL[16]_i_6_n_0 ;
  wire \VAL[20]_i_3_n_0 ;
  wire \VAL[20]_i_4_n_0 ;
  wire \VAL[20]_i_5_n_0 ;
  wire \VAL[20]_i_6_n_0 ;
  wire \VAL[24]_i_3_n_0 ;
  wire \VAL[24]_i_4_n_0 ;
  wire \VAL[24]_i_5_n_0 ;
  wire \VAL[24]_i_6_n_0 ;
  wire \VAL[28]_i_3_n_0 ;
  wire \VAL[28]_i_4_n_0 ;
  wire \VAL[28]_i_5_n_0 ;
  wire \VAL[28]_i_6_n_0 ;
  wire \VAL[31]_i_10_n_0 ;
  wire \VAL[31]_i_11_n_0 ;
  wire \VAL[31]_i_12_n_0 ;
  wire \VAL[31]_i_13_n_0 ;
  wire \VAL[31]_i_14_n_0 ;
  wire \VAL[31]_i_15_n_0 ;
  wire \VAL[31]_i_16_n_0 ;
  wire \VAL[31]_i_1_n_0 ;
  wire \VAL[31]_i_3_n_0 ;
  wire \VAL[31]_i_4_n_0 ;
  wire \VAL[31]_i_6_n_0 ;
  wire \VAL[31]_i_7_n_0 ;
  wire \VAL[31]_i_8_n_0 ;
  wire \VAL[31]_i_9_n_0 ;
  wire \VAL[4]_i_3_n_0 ;
  wire \VAL[4]_i_4_n_0 ;
  wire \VAL[4]_i_5_n_0 ;
  wire \VAL[4]_i_6_n_0 ;
  wire \VAL[8]_i_3_n_0 ;
  wire \VAL[8]_i_4_n_0 ;
  wire \VAL[8]_i_5_n_0 ;
  wire \VAL[8]_i_6_n_0 ;
  wire \VAL_reg[12]_i_2_n_0 ;
  wire \VAL_reg[12]_i_2_n_1 ;
  wire \VAL_reg[12]_i_2_n_2 ;
  wire \VAL_reg[12]_i_2_n_3 ;
  wire \VAL_reg[16]_i_2_n_0 ;
  wire \VAL_reg[16]_i_2_n_1 ;
  wire \VAL_reg[16]_i_2_n_2 ;
  wire \VAL_reg[16]_i_2_n_3 ;
  wire \VAL_reg[20]_i_2_n_0 ;
  wire \VAL_reg[20]_i_2_n_1 ;
  wire \VAL_reg[20]_i_2_n_2 ;
  wire \VAL_reg[20]_i_2_n_3 ;
  wire \VAL_reg[24]_i_2_n_0 ;
  wire \VAL_reg[24]_i_2_n_1 ;
  wire \VAL_reg[24]_i_2_n_2 ;
  wire \VAL_reg[24]_i_2_n_3 ;
  wire \VAL_reg[28]_i_2_n_0 ;
  wire \VAL_reg[28]_i_2_n_1 ;
  wire \VAL_reg[28]_i_2_n_2 ;
  wire \VAL_reg[28]_i_2_n_3 ;
  wire \VAL_reg[31]_0 ;
  wire \VAL_reg[31]_i_5_n_2 ;
  wire \VAL_reg[31]_i_5_n_3 ;
  wire \VAL_reg[4]_i_2_n_0 ;
  wire \VAL_reg[4]_i_2_n_1 ;
  wire \VAL_reg[4]_i_2_n_2 ;
  wire \VAL_reg[4]_i_2_n_3 ;
  wire \VAL_reg[8]_i_2_n_0 ;
  wire \VAL_reg[8]_i_2_n_1 ;
  wire \VAL_reg[8]_i_2_n_2 ;
  wire \VAL_reg[8]_i_2_n_3 ;
  wire clk;
  wire [7:0]io_apb_PADDR;
  wire \io_apb_PADDR[0]_0 ;
  wire \io_apb_PADDR[0]_1 ;
  wire \io_apb_PADDR[0]_10 ;
  wire \io_apb_PADDR[0]_11 ;
  wire \io_apb_PADDR[0]_12 ;
  wire \io_apb_PADDR[0]_13 ;
  wire \io_apb_PADDR[0]_14 ;
  wire \io_apb_PADDR[0]_15 ;
  wire \io_apb_PADDR[0]_16 ;
  wire \io_apb_PADDR[0]_17 ;
  wire \io_apb_PADDR[0]_18 ;
  wire \io_apb_PADDR[0]_19 ;
  wire \io_apb_PADDR[0]_2 ;
  wire \io_apb_PADDR[0]_20 ;
  wire \io_apb_PADDR[0]_21 ;
  wire \io_apb_PADDR[0]_22 ;
  wire \io_apb_PADDR[0]_23 ;
  wire \io_apb_PADDR[0]_24 ;
  wire \io_apb_PADDR[0]_25 ;
  wire \io_apb_PADDR[0]_26 ;
  wire \io_apb_PADDR[0]_27 ;
  wire \io_apb_PADDR[0]_28 ;
  wire \io_apb_PADDR[0]_29 ;
  wire \io_apb_PADDR[0]_3 ;
  wire \io_apb_PADDR[0]_4 ;
  wire \io_apb_PADDR[0]_5 ;
  wire \io_apb_PADDR[0]_6 ;
  wire \io_apb_PADDR[0]_7 ;
  wire \io_apb_PADDR[0]_8 ;
  wire \io_apb_PADDR[0]_9 ;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PENABLE;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire io_apb_PWRITE_0;
  wire [6:6]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_interrupt;
  wire [31:31]p_0_in;
  wire [31:0]p_1_in;
  wire reset;
  wire [3:2]\NLW_VAL_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_VAL_reg[31]_i_5_O_UNCONNECTED ;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  LUT5 #(
    .INIT(32'hAAF0AAC0)) 
    \CTRL[16]_i_1 
       (.I0(io_apb_PWDATA[16]),
        .I1(\CTRL[16]_i_2_n_0 ),
        .I2(ENABLE),
        .I3(p_0_in),
        .I4(COUNTFLAG),
        .O(\CTRL[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \CTRL[16]_i_2 
       (.I0(\VAL[31]_i_6_n_0 ),
        .I1(\VAL[31]_i_7_n_0 ),
        .I2(VAL[1]),
        .I3(VAL[0]),
        .I4(\VAL[31]_i_8_n_0 ),
        .I5(\VAL[31]_i_9_n_0 ),
        .O(\CTRL[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \CTRL[31]_i_1 
       (.I0(io_apb_PWRITE_0),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[1]),
        .O(p_0_in));
  FDCE \CTRL_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(ENABLE));
  FDCE \CTRL_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CTRL_reg_n_0_[10] ));
  FDCE \CTRL_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CTRL_reg_n_0_[11] ));
  FDCE \CTRL_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CTRL_reg_n_0_[12] ));
  FDCE \CTRL_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CTRL_reg_n_0_[13] ));
  FDCE \CTRL_reg[14] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CTRL_reg_n_0_[14] ));
  FDCE \CTRL_reg[15] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CTRL_reg_n_0_[15] ));
  FDCE \CTRL_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\CTRL[16]_i_1_n_0 ),
        .Q(COUNTFLAG));
  FDCE \CTRL_reg[17] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(\CTRL_reg_n_0_[17] ));
  FDCE \CTRL_reg[18] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(\CTRL_reg_n_0_[18] ));
  FDCE \CTRL_reg[19] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(\CTRL_reg_n_0_[19] ));
  FDCE \CTRL_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CTRL_reg_n_0_[1] ));
  FDCE \CTRL_reg[20] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(\CTRL_reg_n_0_[20] ));
  FDCE \CTRL_reg[21] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(\CTRL_reg_n_0_[21] ));
  FDCE \CTRL_reg[22] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(\CTRL_reg_n_0_[22] ));
  FDCE \CTRL_reg[23] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(\CTRL_reg_n_0_[23] ));
  FDCE \CTRL_reg[24] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(\CTRL_reg_n_0_[24] ));
  FDCE \CTRL_reg[25] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(\CTRL_reg_n_0_[25] ));
  FDCE \CTRL_reg[26] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(\CTRL_reg_n_0_[26] ));
  FDCE \CTRL_reg[27] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(\CTRL_reg_n_0_[27] ));
  FDCE \CTRL_reg[28] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(\CTRL_reg_n_0_[28] ));
  FDCE \CTRL_reg[29] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(\CTRL_reg_n_0_[29] ));
  FDCE \CTRL_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CTRL_reg_n_0_[2] ));
  FDCE \CTRL_reg[30] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(\CTRL_reg_n_0_[30] ));
  FDCE \CTRL_reg[31] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(\CTRL_reg_n_0_[31] ));
  FDCE \CTRL_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CTRL_reg_n_0_[3] ));
  FDCE \CTRL_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CTRL_reg_n_0_[4] ));
  FDCE \CTRL_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CTRL_reg_n_0_[5] ));
  FDCE \CTRL_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CTRL_reg_n_0_[6] ));
  FDCE \CTRL_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CTRL_reg_n_0_[7] ));
  FDCE \CTRL_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CTRL_reg_n_0_[8] ));
  FDCE \CTRL_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CTRL_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \LOAD[31]_i_1 
       (.I0(io_apb_PWRITE_0),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[0]),
        .O(\LOAD[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LOAD[31]_i_2 
       (.I0(io_apb_PWRITE),
        .I1(io_apb_PENABLE),
        .O(io_apb_PWRITE_0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \LOAD[31]_i_3 
       (.I0(io_apb_PADDR[6]),
        .I1(io_apb_PADDR[5]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[7]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
  FDCE \LOAD_reg[0] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(LOAD[0]));
  FDCE \LOAD_reg[10] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(LOAD[10]));
  FDCE \LOAD_reg[11] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(LOAD[11]));
  FDCE \LOAD_reg[12] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(LOAD[12]));
  FDCE \LOAD_reg[13] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(LOAD[13]));
  FDCE \LOAD_reg[14] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(LOAD[14]));
  FDCE \LOAD_reg[15] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(LOAD[15]));
  FDCE \LOAD_reg[16] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[16]),
        .Q(LOAD[16]));
  FDCE \LOAD_reg[17] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[17]),
        .Q(LOAD[17]));
  FDCE \LOAD_reg[18] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[18]),
        .Q(LOAD[18]));
  FDCE \LOAD_reg[19] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[19]),
        .Q(LOAD[19]));
  FDCE \LOAD_reg[1] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(LOAD[1]));
  FDCE \LOAD_reg[20] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[20]),
        .Q(LOAD[20]));
  FDCE \LOAD_reg[21] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[21]),
        .Q(LOAD[21]));
  FDCE \LOAD_reg[22] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[22]),
        .Q(LOAD[22]));
  FDCE \LOAD_reg[23] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[23]),
        .Q(LOAD[23]));
  FDCE \LOAD_reg[24] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[24]),
        .Q(LOAD[24]));
  FDCE \LOAD_reg[25] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[25]),
        .Q(LOAD[25]));
  FDCE \LOAD_reg[26] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[26]),
        .Q(LOAD[26]));
  FDCE \LOAD_reg[27] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[27]),
        .Q(LOAD[27]));
  FDCE \LOAD_reg[28] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[28]),
        .Q(LOAD[28]));
  FDCE \LOAD_reg[29] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[29]),
        .Q(LOAD[29]));
  FDCE \LOAD_reg[2] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(LOAD[2]));
  FDCE \LOAD_reg[30] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[30]),
        .Q(LOAD[30]));
  FDCE \LOAD_reg[31] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[31]),
        .Q(LOAD[31]));
  FDCE \LOAD_reg[3] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(LOAD[3]));
  FDCE \LOAD_reg[4] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(LOAD[4]));
  FDCE \LOAD_reg[5] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(LOAD[5]));
  FDCE \LOAD_reg[6] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(LOAD[6]));
  FDCE \LOAD_reg[7] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(LOAD[7]));
  FDCE \LOAD_reg[8] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(LOAD[8]));
  FDCE \LOAD_reg[9] 
       (.C(clk),
        .CE(\LOAD[31]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(LOAD[9]));
  LUT5 #(
    .INIT(32'hB8BB888B)) 
    \VAL[0]_i_1 
       (.I0(io_apb_PWDATA[0]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL[0]),
        .I4(LOAD[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[10]_i_1 
       (.I0(io_apb_PWDATA[10]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[10]),
        .I4(LOAD[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[11]_i_1 
       (.I0(io_apb_PWDATA[11]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[11]),
        .I4(LOAD[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[12]_i_1 
       (.I0(io_apb_PWDATA[12]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[12]),
        .I4(LOAD[12]),
        .O(p_1_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[12]_i_3 
       (.I0(VAL[12]),
        .O(\VAL[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[12]_i_4 
       (.I0(VAL[11]),
        .O(\VAL[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[12]_i_5 
       (.I0(VAL[10]),
        .O(\VAL[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[12]_i_6 
       (.I0(VAL[9]),
        .O(\VAL[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[13]_i_1 
       (.I0(io_apb_PWDATA[13]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[13]),
        .I4(LOAD[13]),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[14]_i_1 
       (.I0(io_apb_PWDATA[14]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[14]),
        .I4(LOAD[14]),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[15]_i_1 
       (.I0(io_apb_PWDATA[15]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[15]),
        .I4(LOAD[15]),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[16]_i_1 
       (.I0(io_apb_PWDATA[16]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[16]),
        .I4(LOAD[16]),
        .O(p_1_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[16]_i_3 
       (.I0(VAL[16]),
        .O(\VAL[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[16]_i_4 
       (.I0(VAL[15]),
        .O(\VAL[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[16]_i_5 
       (.I0(VAL[14]),
        .O(\VAL[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[16]_i_6 
       (.I0(VAL[13]),
        .O(\VAL[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[17]_i_1 
       (.I0(io_apb_PWDATA[17]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[17]),
        .I4(LOAD[17]),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[18]_i_1 
       (.I0(io_apb_PWDATA[18]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[18]),
        .I4(LOAD[18]),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[19]_i_1 
       (.I0(io_apb_PWDATA[19]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[19]),
        .I4(LOAD[19]),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[1]_i_1 
       (.I0(io_apb_PWDATA[1]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[1]),
        .I4(LOAD[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[20]_i_1 
       (.I0(io_apb_PWDATA[20]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[20]),
        .I4(LOAD[20]),
        .O(p_1_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[20]_i_3 
       (.I0(VAL[20]),
        .O(\VAL[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[20]_i_4 
       (.I0(VAL[19]),
        .O(\VAL[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[20]_i_5 
       (.I0(VAL[18]),
        .O(\VAL[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[20]_i_6 
       (.I0(VAL[17]),
        .O(\VAL[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[21]_i_1 
       (.I0(io_apb_PWDATA[21]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[21]),
        .I4(LOAD[21]),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[22]_i_1 
       (.I0(io_apb_PWDATA[22]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[22]),
        .I4(LOAD[22]),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[23]_i_1 
       (.I0(io_apb_PWDATA[23]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[23]),
        .I4(LOAD[23]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[24]_i_1 
       (.I0(io_apb_PWDATA[24]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[24]),
        .I4(LOAD[24]),
        .O(p_1_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[24]_i_3 
       (.I0(VAL[24]),
        .O(\VAL[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[24]_i_4 
       (.I0(VAL[23]),
        .O(\VAL[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[24]_i_5 
       (.I0(VAL[22]),
        .O(\VAL[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[24]_i_6 
       (.I0(VAL[21]),
        .O(\VAL[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[25]_i_1 
       (.I0(io_apb_PWDATA[25]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[25]),
        .I4(LOAD[25]),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[26]_i_1 
       (.I0(io_apb_PWDATA[26]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[26]),
        .I4(LOAD[26]),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[27]_i_1 
       (.I0(io_apb_PWDATA[27]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[27]),
        .I4(LOAD[27]),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[28]_i_1 
       (.I0(io_apb_PWDATA[28]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[28]),
        .I4(LOAD[28]),
        .O(p_1_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[28]_i_3 
       (.I0(VAL[28]),
        .O(\VAL[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[28]_i_4 
       (.I0(VAL[27]),
        .O(\VAL[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[28]_i_5 
       (.I0(VAL[26]),
        .O(\VAL[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[28]_i_6 
       (.I0(VAL[25]),
        .O(\VAL[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[29]_i_1 
       (.I0(io_apb_PWDATA[29]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[29]),
        .I4(LOAD[29]),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[2]_i_1 
       (.I0(io_apb_PWDATA[2]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[2]),
        .I4(LOAD[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[30]_i_1 
       (.I0(io_apb_PWDATA[30]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[30]),
        .I4(LOAD[30]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'hE)) 
    \VAL[31]_i_1 
       (.I0(ENABLE),
        .I1(\VAL[31]_i_3_n_0 ),
        .O(\VAL[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[31]_i_10 
       (.I0(VAL[31]),
        .O(\VAL[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[31]_i_11 
       (.I0(VAL[30]),
        .O(\VAL[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[31]_i_12 
       (.I0(VAL[29]),
        .O(\VAL[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \VAL[31]_i_13 
       (.I0(VAL[20]),
        .I1(VAL[23]),
        .I2(VAL[21]),
        .I3(VAL[22]),
        .O(\VAL[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \VAL[31]_i_14 
       (.I0(VAL[26]),
        .I1(VAL[25]),
        .I2(VAL[27]),
        .I3(VAL[24]),
        .I4(\VAL[31]_i_16_n_0 ),
        .O(\VAL[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \VAL[31]_i_15 
       (.I0(VAL[12]),
        .I1(VAL[15]),
        .I2(VAL[13]),
        .I3(VAL[14]),
        .O(\VAL[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \VAL[31]_i_16 
       (.I0(VAL[28]),
        .I1(VAL[31]),
        .I2(VAL[29]),
        .I3(VAL[30]),
        .O(\VAL[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[31]_i_2 
       (.I0(io_apb_PWDATA[31]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[31]),
        .I4(LOAD[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \VAL[31]_i_3 
       (.I0(io_apb_PWRITE_0),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(\VAL[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \VAL[31]_i_4 
       (.I0(\VAL[31]_i_6_n_0 ),
        .I1(\VAL[31]_i_7_n_0 ),
        .I2(VAL[1]),
        .I3(VAL[0]),
        .I4(\VAL[31]_i_8_n_0 ),
        .I5(\VAL[31]_i_9_n_0 ),
        .O(\VAL[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \VAL[31]_i_6 
       (.I0(\VAL[31]_i_13_n_0 ),
        .I1(VAL[16]),
        .I2(VAL[19]),
        .I3(VAL[17]),
        .I4(VAL[18]),
        .I5(\VAL[31]_i_14_n_0 ),
        .O(\VAL[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \VAL[31]_i_7 
       (.I0(VAL[4]),
        .I1(VAL[7]),
        .I2(VAL[5]),
        .I3(VAL[6]),
        .O(\VAL[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \VAL[31]_i_8 
       (.I0(VAL[3]),
        .I1(VAL[2]),
        .O(\VAL[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \VAL[31]_i_9 
       (.I0(VAL[10]),
        .I1(VAL[9]),
        .I2(VAL[11]),
        .I3(VAL[8]),
        .I4(\VAL[31]_i_15_n_0 ),
        .O(\VAL[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[3]_i_1 
       (.I0(io_apb_PWDATA[3]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[3]),
        .I4(LOAD[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[4]_i_1 
       (.I0(io_apb_PWDATA[4]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[4]),
        .I4(LOAD[4]),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[4]_i_3 
       (.I0(VAL[4]),
        .O(\VAL[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[4]_i_4 
       (.I0(VAL[3]),
        .O(\VAL[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[4]_i_5 
       (.I0(VAL[2]),
        .O(\VAL[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[4]_i_6 
       (.I0(VAL[1]),
        .O(\VAL[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[5]_i_1 
       (.I0(io_apb_PWDATA[5]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[5]),
        .I4(LOAD[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[6]_i_1 
       (.I0(io_apb_PWDATA[6]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[6]),
        .I4(LOAD[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[7]_i_1 
       (.I0(io_apb_PWDATA[7]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[7]),
        .I4(LOAD[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[8]_i_1 
       (.I0(io_apb_PWDATA[8]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[8]),
        .I4(LOAD[8]),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[8]_i_3 
       (.I0(VAL[8]),
        .O(\VAL[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[8]_i_4 
       (.I0(VAL[7]),
        .O(\VAL[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[8]_i_5 
       (.I0(VAL[6]),
        .O(\VAL[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \VAL[8]_i_6 
       (.I0(VAL[5]),
        .O(\VAL[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \VAL[9]_i_1 
       (.I0(io_apb_PWDATA[9]),
        .I1(\VAL[31]_i_3_n_0 ),
        .I2(\VAL[31]_i_4_n_0 ),
        .I3(VAL0[9]),
        .I4(LOAD[9]),
        .O(p_1_in[9]));
  FDCE \VAL_reg[0] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(VAL[0]));
  FDCE \VAL_reg[10] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[10]),
        .Q(VAL[10]));
  FDCE \VAL_reg[11] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[11]),
        .Q(VAL[11]));
  FDCE \VAL_reg[12] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[12]),
        .Q(VAL[12]));
  CARRY4 \VAL_reg[12]_i_2 
       (.CI(\VAL_reg[8]_i_2_n_0 ),
        .CO({\VAL_reg[12]_i_2_n_0 ,\VAL_reg[12]_i_2_n_1 ,\VAL_reg[12]_i_2_n_2 ,\VAL_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[12:9]),
        .O(VAL0[12:9]),
        .S({\VAL[12]_i_3_n_0 ,\VAL[12]_i_4_n_0 ,\VAL[12]_i_5_n_0 ,\VAL[12]_i_6_n_0 }));
  FDCE \VAL_reg[13] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[13]),
        .Q(VAL[13]));
  FDCE \VAL_reg[14] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[14]),
        .Q(VAL[14]));
  FDCE \VAL_reg[15] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[15]),
        .Q(VAL[15]));
  FDCE \VAL_reg[16] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[16]),
        .Q(VAL[16]));
  CARRY4 \VAL_reg[16]_i_2 
       (.CI(\VAL_reg[12]_i_2_n_0 ),
        .CO({\VAL_reg[16]_i_2_n_0 ,\VAL_reg[16]_i_2_n_1 ,\VAL_reg[16]_i_2_n_2 ,\VAL_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[16:13]),
        .O(VAL0[16:13]),
        .S({\VAL[16]_i_3_n_0 ,\VAL[16]_i_4_n_0 ,\VAL[16]_i_5_n_0 ,\VAL[16]_i_6_n_0 }));
  FDCE \VAL_reg[17] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[17]),
        .Q(VAL[17]));
  FDCE \VAL_reg[18] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[18]),
        .Q(VAL[18]));
  FDCE \VAL_reg[19] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[19]),
        .Q(VAL[19]));
  FDCE \VAL_reg[1] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(VAL[1]));
  FDCE \VAL_reg[20] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[20]),
        .Q(VAL[20]));
  CARRY4 \VAL_reg[20]_i_2 
       (.CI(\VAL_reg[16]_i_2_n_0 ),
        .CO({\VAL_reg[20]_i_2_n_0 ,\VAL_reg[20]_i_2_n_1 ,\VAL_reg[20]_i_2_n_2 ,\VAL_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[20:17]),
        .O(VAL0[20:17]),
        .S({\VAL[20]_i_3_n_0 ,\VAL[20]_i_4_n_0 ,\VAL[20]_i_5_n_0 ,\VAL[20]_i_6_n_0 }));
  FDCE \VAL_reg[21] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[21]),
        .Q(VAL[21]));
  FDCE \VAL_reg[22] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[22]),
        .Q(VAL[22]));
  FDCE \VAL_reg[23] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[23]),
        .Q(VAL[23]));
  FDCE \VAL_reg[24] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[24]),
        .Q(VAL[24]));
  CARRY4 \VAL_reg[24]_i_2 
       (.CI(\VAL_reg[20]_i_2_n_0 ),
        .CO({\VAL_reg[24]_i_2_n_0 ,\VAL_reg[24]_i_2_n_1 ,\VAL_reg[24]_i_2_n_2 ,\VAL_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[24:21]),
        .O(VAL0[24:21]),
        .S({\VAL[24]_i_3_n_0 ,\VAL[24]_i_4_n_0 ,\VAL[24]_i_5_n_0 ,\VAL[24]_i_6_n_0 }));
  FDCE \VAL_reg[25] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[25]),
        .Q(VAL[25]));
  FDCE \VAL_reg[26] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[26]),
        .Q(VAL[26]));
  FDCE \VAL_reg[27] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[27]),
        .Q(VAL[27]));
  FDCE \VAL_reg[28] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[28]),
        .Q(VAL[28]));
  CARRY4 \VAL_reg[28]_i_2 
       (.CI(\VAL_reg[24]_i_2_n_0 ),
        .CO({\VAL_reg[28]_i_2_n_0 ,\VAL_reg[28]_i_2_n_1 ,\VAL_reg[28]_i_2_n_2 ,\VAL_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[28:25]),
        .O(VAL0[28:25]),
        .S({\VAL[28]_i_3_n_0 ,\VAL[28]_i_4_n_0 ,\VAL[28]_i_5_n_0 ,\VAL[28]_i_6_n_0 }));
  FDCE \VAL_reg[29] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[29]),
        .Q(VAL[29]));
  FDCE \VAL_reg[2] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(VAL[2]));
  FDCE \VAL_reg[30] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[30]),
        .Q(VAL[30]));
  FDCE \VAL_reg[31] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[31]),
        .Q(VAL[31]));
  CARRY4 \VAL_reg[31]_i_5 
       (.CI(\VAL_reg[28]_i_2_n_0 ),
        .CO({\NLW_VAL_reg[31]_i_5_CO_UNCONNECTED [3:2],\VAL_reg[31]_i_5_n_2 ,\VAL_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,VAL[30:29]}),
        .O({\NLW_VAL_reg[31]_i_5_O_UNCONNECTED [3],VAL0[31:29]}),
        .S({1'b0,\VAL[31]_i_10_n_0 ,\VAL[31]_i_11_n_0 ,\VAL[31]_i_12_n_0 }));
  FDCE \VAL_reg[3] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(VAL[3]));
  FDCE \VAL_reg[4] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(VAL[4]));
  CARRY4 \VAL_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\VAL_reg[4]_i_2_n_0 ,\VAL_reg[4]_i_2_n_1 ,\VAL_reg[4]_i_2_n_2 ,\VAL_reg[4]_i_2_n_3 }),
        .CYINIT(VAL[0]),
        .DI(VAL[4:1]),
        .O(VAL0[4:1]),
        .S({\VAL[4]_i_3_n_0 ,\VAL[4]_i_4_n_0 ,\VAL[4]_i_5_n_0 ,\VAL[4]_i_6_n_0 }));
  FDCE \VAL_reg[5] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(VAL[5]));
  FDCE \VAL_reg[6] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(VAL[6]));
  FDCE \VAL_reg[7] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(VAL[7]));
  FDCE \VAL_reg[8] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[8]),
        .Q(VAL[8]));
  CARRY4 \VAL_reg[8]_i_2 
       (.CI(\VAL_reg[4]_i_2_n_0 ),
        .CO({\VAL_reg[8]_i_2_n_0 ,\VAL_reg[8]_i_2_n_1 ,\VAL_reg[8]_i_2_n_2 ,\VAL_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(VAL[8:5]),
        .O(VAL0[8:5]),
        .S({\VAL[8]_i_3_n_0 ,\VAL[8]_i_4_n_0 ,\VAL[8]_i_5_n_0 ,\VAL[8]_i_6_n_0 }));
  FDCE \VAL_reg[9] 
       (.C(clk),
        .CE(\VAL[31]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[9]),
        .Q(VAL[9]));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[0]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(ENABLE),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[0]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[0]),
        .O(\io_apb_PADDR[0]_29 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[10]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[10] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[10]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[10]),
        .O(\io_apb_PADDR[0]_19 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[11]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[11] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[11]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[11]),
        .O(\io_apb_PADDR[0]_18 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[12]_INST_0_i_14 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[12] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[12]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[12]),
        .O(\io_apb_PADDR[0]_17 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[13]_INST_0_i_14 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[13] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[13]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[13]),
        .O(\io_apb_PADDR[0]_16 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[14]_INST_0_i_14 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[14] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[14]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[14]),
        .O(\io_apb_PADDR[0]_15 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[15]_INST_0_i_19 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[15] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[15]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[15]),
        .O(\io_apb_PADDR[0]_14 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[16]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(COUNTFLAG),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[16]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[16]),
        .O(\io_apb_PADDR[0]_13 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[17]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[17] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[17]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[17]),
        .O(\io_apb_PADDR[0]_12 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[18]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[18] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[18]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[18]),
        .O(\io_apb_PADDR[0]_11 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[19]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[19] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[19]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[19]),
        .O(\io_apb_PADDR[0]_10 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[1]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[1] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[1]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[1]),
        .O(\io_apb_PADDR[0]_28 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[20]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[20] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[20]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[20]),
        .O(\io_apb_PADDR[0]_9 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[21]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[21] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[21]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[21]),
        .O(\io_apb_PADDR[0]_8 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[22]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[22] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[22]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[22]),
        .O(\io_apb_PADDR[0]_7 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[23]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[23] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[23]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[23]),
        .O(\io_apb_PADDR[0]_6 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[24]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[24] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[24]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[24]),
        .O(\io_apb_PADDR[0]_5 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[25]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[25] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[25]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[25]),
        .O(\io_apb_PADDR[0]_4 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[26]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[26] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[26]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[26]),
        .O(\io_apb_PADDR[0]_3 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[27]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[27] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[27]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[27]),
        .O(\io_apb_PADDR[0]_2 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[28]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[28] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[28]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[28]),
        .O(\io_apb_PADDR[0]_1 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[29]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[29] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[29]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[29]),
        .O(\io_apb_PADDR[0]_0 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[2]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[2] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[2]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[2]),
        .O(\io_apb_PADDR[0]_27 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[30]_INST_0_i_7 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[30] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[30]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[30]),
        .O(io_apb_PADDR_0_sn_1));
  LUT6 #(
    .INIT(64'hFCFCDCDFFFFFDCDF)) 
    \io_apb_PRDATA[31]_INST_0_i_12 
       (.I0(VAL[31]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[3]),
        .I3(\CTRL_reg_n_0_[31] ),
        .I4(io_apb_PADDR[2]),
        .I5(LOAD[31]),
        .O(\VAL_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[3]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[3] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[3]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[3]),
        .O(\io_apb_PADDR[0]_26 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \io_apb_PRDATA[4]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[4] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[4]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[4]),
        .O(\io_apb_PADDR[0]_25 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[5]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[5] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[5]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[5]),
        .O(\io_apb_PADDR[0]_24 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[6]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[6] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[6]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[6]),
        .O(\io_apb_PADDR[0]_23 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[7]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[7] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[7]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[7]),
        .O(\io_apb_PADDR[0]_22 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[8]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[8] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[8]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[8]),
        .O(\io_apb_PADDR[0]_21 ));
  LUT6 #(
    .INIT(64'hAAAAABFBAFAFABFB)) 
    \io_apb_PRDATA[9]_INST_0_i_16 
       (.I0(io_apb_PADDR[0]),
        .I1(\CTRL_reg_n_0_[9] ),
        .I2(io_apb_PADDR[2]),
        .I3(LOAD[9]),
        .I4(io_apb_PADDR[3]),
        .I5(VAL[9]),
        .O(\io_apb_PADDR[0]_20 ));
  LUT2 #(
    .INIT(4'h8)) 
    \io_interrupt[2]_INST_0 
       (.I0(COUNTFLAG),
        .I1(\CTRL_reg_n_0_[1] ),
        .O(io_interrupt));
endmodule

module sys_Apb3Periph_0_0_Apb3Tim
   (io_ch,
    io_apb_PADDR_4_sp_1,
    \io_apb_PADDR[4]_0 ,
    \io_apb_PADDR[4]_1 ,
    \io_apb_PADDR[4]_2 ,
    \io_apb_PADDR[4]_3 ,
    \io_apb_PADDR[4]_4 ,
    \io_apb_PADDR[4]_5 ,
    \io_apb_PADDR[4]_6 ,
    \io_apb_PADDR[4]_7 ,
    \io_apb_PADDR[4]_8 ,
    \io_apb_PADDR[4]_9 ,
    \io_apb_PADDR[4]_10 ,
    \io_apb_PADDR[4]_11 ,
    io_apb_PADDR_5_sp_1,
    io_apb_PADDR_6_sp_1,
    io_interrupt,
    \io_apb_PADDR[5]_0 ,
    \io_apb_PADDR[5]_1 ,
    \io_apb_PADDR[5]_2 ,
    \io_apb_PADDR[5]_3 ,
    io_apb_PADDR_0_sp_1,
    \io_apb_PADDR[0]_0 ,
    io_apb_PADDR_1_sp_1,
    \io_apb_PADDR[1]_0 ,
    io_apb_PADDR_2_sp_1,
    \io_apb_PADDR[2]_0 ,
    \io_apb_PADDR[2]_1 ,
    clk,
    reset,
    io_apb_PADDR,
    Q,
    p_15_in,
    \CCR_3_reg[0]_0 ,
    \CCER_reg[0]_0 ,
    io_apb_PWDATA,
    \ARR_reg[0]_0 ,
    \CCR_2_reg[0]_0 ,
    io_apb_decoder_io_output_PSEL,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \SR_reg[0]_0 );
  output [3:0]io_ch;
  output io_apb_PADDR_4_sp_1;
  output \io_apb_PADDR[4]_0 ;
  output \io_apb_PADDR[4]_1 ;
  output \io_apb_PADDR[4]_2 ;
  output \io_apb_PADDR[4]_3 ;
  output \io_apb_PADDR[4]_4 ;
  output \io_apb_PADDR[4]_5 ;
  output \io_apb_PADDR[4]_6 ;
  output \io_apb_PADDR[4]_7 ;
  output \io_apb_PADDR[4]_8 ;
  output \io_apb_PADDR[4]_9 ;
  output \io_apb_PADDR[4]_10 ;
  output \io_apb_PADDR[4]_11 ;
  output io_apb_PADDR_5_sp_1;
  output io_apb_PADDR_6_sp_1;
  output [0:0]io_interrupt;
  output \io_apb_PADDR[5]_0 ;
  output \io_apb_PADDR[5]_1 ;
  output \io_apb_PADDR[5]_2 ;
  output \io_apb_PADDR[5]_3 ;
  output io_apb_PADDR_0_sp_1;
  output \io_apb_PADDR[0]_0 ;
  output io_apb_PADDR_1_sp_1;
  output \io_apb_PADDR[1]_0 ;
  output io_apb_PADDR_2_sp_1;
  output \io_apb_PADDR[2]_0 ;
  output \io_apb_PADDR[2]_1 ;
  input clk;
  input reset;
  input [7:0]io_apb_PADDR;
  input [0:0]Q;
  input [0:0]p_15_in;
  input \CCR_3_reg[0]_0 ;
  input \CCER_reg[0]_0 ;
  input [15:0]io_apb_PWDATA;
  input \ARR_reg[0]_0 ;
  input \CCR_2_reg[0]_0 ;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input \SR_reg[0]_0 ;

  wire ARR;
  wire \ARR_reg[0]_0 ;
  wire \ARR_reg_n_0_[0] ;
  wire \ARR_reg_n_0_[10] ;
  wire \ARR_reg_n_0_[11] ;
  wire \ARR_reg_n_0_[12] ;
  wire \ARR_reg_n_0_[13] ;
  wire \ARR_reg_n_0_[14] ;
  wire \ARR_reg_n_0_[15] ;
  wire \ARR_reg_n_0_[1] ;
  wire \ARR_reg_n_0_[2] ;
  wire \ARR_reg_n_0_[3] ;
  wire \ARR_reg_n_0_[4] ;
  wire \ARR_reg_n_0_[5] ;
  wire \ARR_reg_n_0_[6] ;
  wire \ARR_reg_n_0_[7] ;
  wire \ARR_reg_n_0_[8] ;
  wire \ARR_reg_n_0_[9] ;
  wire BDTR;
  wire \BDTR_reg_n_0_[0] ;
  wire \BDTR_reg_n_0_[10] ;
  wire \BDTR_reg_n_0_[11] ;
  wire \BDTR_reg_n_0_[12] ;
  wire \BDTR_reg_n_0_[13] ;
  wire \BDTR_reg_n_0_[14] ;
  wire \BDTR_reg_n_0_[15] ;
  wire \BDTR_reg_n_0_[1] ;
  wire \BDTR_reg_n_0_[2] ;
  wire \BDTR_reg_n_0_[3] ;
  wire \BDTR_reg_n_0_[4] ;
  wire \BDTR_reg_n_0_[5] ;
  wire \BDTR_reg_n_0_[6] ;
  wire \BDTR_reg_n_0_[7] ;
  wire \BDTR_reg_n_0_[8] ;
  wire \BDTR_reg_n_0_[9] ;
  wire CCER;
  wire \CCER_reg[0]_0 ;
  wire \CCER_reg_n_0_[10] ;
  wire \CCER_reg_n_0_[11] ;
  wire \CCER_reg_n_0_[12] ;
  wire \CCER_reg_n_0_[13] ;
  wire \CCER_reg_n_0_[14] ;
  wire \CCER_reg_n_0_[15] ;
  wire \CCER_reg_n_0_[4] ;
  wire \CCER_reg_n_0_[5] ;
  wire \CCER_reg_n_0_[6] ;
  wire \CCER_reg_n_0_[7] ;
  wire \CCER_reg_n_0_[8] ;
  wire \CCER_reg_n_0_[9] ;
  wire CCMR1;
  wire \CCMR1_reg_n_0_[0] ;
  wire \CCMR1_reg_n_0_[10] ;
  wire \CCMR1_reg_n_0_[11] ;
  wire \CCMR1_reg_n_0_[12] ;
  wire \CCMR1_reg_n_0_[13] ;
  wire \CCMR1_reg_n_0_[14] ;
  wire \CCMR1_reg_n_0_[15] ;
  wire \CCMR1_reg_n_0_[1] ;
  wire \CCMR1_reg_n_0_[2] ;
  wire \CCMR1_reg_n_0_[3] ;
  wire \CCMR1_reg_n_0_[4] ;
  wire \CCMR1_reg_n_0_[5] ;
  wire \CCMR1_reg_n_0_[6] ;
  wire \CCMR1_reg_n_0_[7] ;
  wire \CCMR1_reg_n_0_[8] ;
  wire \CCMR1_reg_n_0_[9] ;
  wire CCMR2;
  wire \CCMR2_reg_n_0_[0] ;
  wire \CCMR2_reg_n_0_[10] ;
  wire \CCMR2_reg_n_0_[11] ;
  wire \CCMR2_reg_n_0_[12] ;
  wire \CCMR2_reg_n_0_[13] ;
  wire \CCMR2_reg_n_0_[14] ;
  wire \CCMR2_reg_n_0_[15] ;
  wire \CCMR2_reg_n_0_[1] ;
  wire \CCMR2_reg_n_0_[2] ;
  wire \CCMR2_reg_n_0_[3] ;
  wire \CCMR2_reg_n_0_[4] ;
  wire \CCMR2_reg_n_0_[5] ;
  wire \CCMR2_reg_n_0_[6] ;
  wire \CCMR2_reg_n_0_[7] ;
  wire \CCMR2_reg_n_0_[8] ;
  wire \CCMR2_reg_n_0_[9] ;
  wire CCR_0;
  wire \CCR_0[15]_i_3_n_0 ;
  wire \CCR_0_reg_n_0_[0] ;
  wire \CCR_0_reg_n_0_[10] ;
  wire \CCR_0_reg_n_0_[11] ;
  wire \CCR_0_reg_n_0_[12] ;
  wire \CCR_0_reg_n_0_[13] ;
  wire \CCR_0_reg_n_0_[14] ;
  wire \CCR_0_reg_n_0_[15] ;
  wire \CCR_0_reg_n_0_[1] ;
  wire \CCR_0_reg_n_0_[2] ;
  wire \CCR_0_reg_n_0_[3] ;
  wire \CCR_0_reg_n_0_[4] ;
  wire \CCR_0_reg_n_0_[5] ;
  wire \CCR_0_reg_n_0_[6] ;
  wire \CCR_0_reg_n_0_[7] ;
  wire \CCR_0_reg_n_0_[8] ;
  wire \CCR_0_reg_n_0_[9] ;
  wire CCR_1;
  wire \CCR_1_reg_n_0_[0] ;
  wire \CCR_1_reg_n_0_[10] ;
  wire \CCR_1_reg_n_0_[11] ;
  wire \CCR_1_reg_n_0_[12] ;
  wire \CCR_1_reg_n_0_[13] ;
  wire \CCR_1_reg_n_0_[14] ;
  wire \CCR_1_reg_n_0_[15] ;
  wire \CCR_1_reg_n_0_[1] ;
  wire \CCR_1_reg_n_0_[2] ;
  wire \CCR_1_reg_n_0_[3] ;
  wire \CCR_1_reg_n_0_[4] ;
  wire \CCR_1_reg_n_0_[5] ;
  wire \CCR_1_reg_n_0_[6] ;
  wire \CCR_1_reg_n_0_[7] ;
  wire \CCR_1_reg_n_0_[8] ;
  wire \CCR_1_reg_n_0_[9] ;
  wire CCR_2;
  wire \CCR_2_reg[0]_0 ;
  wire \CCR_2_reg_n_0_[0] ;
  wire \CCR_2_reg_n_0_[10] ;
  wire \CCR_2_reg_n_0_[11] ;
  wire \CCR_2_reg_n_0_[12] ;
  wire \CCR_2_reg_n_0_[13] ;
  wire \CCR_2_reg_n_0_[14] ;
  wire \CCR_2_reg_n_0_[15] ;
  wire \CCR_2_reg_n_0_[1] ;
  wire \CCR_2_reg_n_0_[2] ;
  wire \CCR_2_reg_n_0_[3] ;
  wire \CCR_2_reg_n_0_[4] ;
  wire \CCR_2_reg_n_0_[5] ;
  wire \CCR_2_reg_n_0_[6] ;
  wire \CCR_2_reg_n_0_[7] ;
  wire \CCR_2_reg_n_0_[8] ;
  wire \CCR_2_reg_n_0_[9] ;
  wire CCR_3;
  wire \CCR_3_reg[0]_0 ;
  wire \CCR_3_reg_n_0_[0] ;
  wire \CCR_3_reg_n_0_[10] ;
  wire \CCR_3_reg_n_0_[11] ;
  wire \CCR_3_reg_n_0_[12] ;
  wire \CCR_3_reg_n_0_[13] ;
  wire \CCR_3_reg_n_0_[14] ;
  wire \CCR_3_reg_n_0_[15] ;
  wire \CCR_3_reg_n_0_[1] ;
  wire \CCR_3_reg_n_0_[2] ;
  wire \CCR_3_reg_n_0_[3] ;
  wire \CCR_3_reg_n_0_[4] ;
  wire \CCR_3_reg_n_0_[5] ;
  wire \CCR_3_reg_n_0_[6] ;
  wire \CCR_3_reg_n_0_[7] ;
  wire \CCR_3_reg_n_0_[8] ;
  wire \CCR_3_reg_n_0_[9] ;
  wire [15:1]CNT0;
  wire [15:1]CNT00_in;
  wire \CNT[10]_i_2_n_0 ;
  wire \CNT[11]_i_2_n_0 ;
  wire \CNT[12]_i_2_n_0 ;
  wire \CNT[12]_i_5_n_0 ;
  wire \CNT[12]_i_6_n_0 ;
  wire \CNT[12]_i_7_n_0 ;
  wire \CNT[12]_i_8_n_0 ;
  wire \CNT[13]_i_2_n_0 ;
  wire \CNT[14]_i_2_n_0 ;
  wire \CNT[15]_i_10_n_0 ;
  wire \CNT[15]_i_11_n_0 ;
  wire \CNT[15]_i_12_n_0 ;
  wire \CNT[15]_i_1_n_0 ;
  wire \CNT[15]_i_3_n_0 ;
  wire \CNT[15]_i_7_n_0 ;
  wire \CNT[15]_i_8_n_0 ;
  wire \CNT[15]_i_9_n_0 ;
  wire \CNT[1]_i_2_n_0 ;
  wire \CNT[2]_i_2_n_0 ;
  wire \CNT[3]_i_2_n_0 ;
  wire \CNT[4]_i_2_n_0 ;
  wire \CNT[4]_i_5_n_0 ;
  wire \CNT[4]_i_6_n_0 ;
  wire \CNT[4]_i_7_n_0 ;
  wire \CNT[4]_i_8_n_0 ;
  wire \CNT[5]_i_2_n_0 ;
  wire \CNT[6]_i_2_n_0 ;
  wire \CNT[7]_i_2_n_0 ;
  wire \CNT[8]_i_2_n_0 ;
  wire \CNT[8]_i_5_n_0 ;
  wire \CNT[8]_i_6_n_0 ;
  wire \CNT[8]_i_7_n_0 ;
  wire \CNT[8]_i_8_n_0 ;
  wire \CNT[9]_i_2_n_0 ;
  wire [15:0]CNT__0;
  wire \CNT_reg[12]_i_3_n_0 ;
  wire \CNT_reg[12]_i_3_n_1 ;
  wire \CNT_reg[12]_i_3_n_2 ;
  wire \CNT_reg[12]_i_3_n_3 ;
  wire \CNT_reg[12]_i_4_n_0 ;
  wire \CNT_reg[12]_i_4_n_1 ;
  wire \CNT_reg[12]_i_4_n_2 ;
  wire \CNT_reg[12]_i_4_n_3 ;
  wire \CNT_reg[15]_i_4_n_2 ;
  wire \CNT_reg[15]_i_4_n_3 ;
  wire \CNT_reg[15]_i_6_n_2 ;
  wire \CNT_reg[15]_i_6_n_3 ;
  wire \CNT_reg[4]_i_3_n_0 ;
  wire \CNT_reg[4]_i_3_n_1 ;
  wire \CNT_reg[4]_i_3_n_2 ;
  wire \CNT_reg[4]_i_3_n_3 ;
  wire \CNT_reg[4]_i_4_n_0 ;
  wire \CNT_reg[4]_i_4_n_1 ;
  wire \CNT_reg[4]_i_4_n_2 ;
  wire \CNT_reg[4]_i_4_n_3 ;
  wire \CNT_reg[8]_i_3_n_0 ;
  wire \CNT_reg[8]_i_3_n_1 ;
  wire \CNT_reg[8]_i_3_n_2 ;
  wire \CNT_reg[8]_i_3_n_3 ;
  wire \CNT_reg[8]_i_4_n_0 ;
  wire \CNT_reg[8]_i_4_n_1 ;
  wire \CNT_reg[8]_i_4_n_2 ;
  wire \CNT_reg[8]_i_4_n_3 ;
  wire CR1;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[4] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[7] ;
  wire \CR1_reg_n_0_[8] ;
  wire \CR1_reg_n_0_[9] ;
  wire CR2;
  wire \CR2_reg_n_0_[0] ;
  wire \CR2_reg_n_0_[10] ;
  wire \CR2_reg_n_0_[11] ;
  wire \CR2_reg_n_0_[12] ;
  wire \CR2_reg_n_0_[13] ;
  wire \CR2_reg_n_0_[14] ;
  wire \CR2_reg_n_0_[15] ;
  wire \CR2_reg_n_0_[1] ;
  wire \CR2_reg_n_0_[2] ;
  wire \CR2_reg_n_0_[3] ;
  wire \CR2_reg_n_0_[4] ;
  wire \CR2_reg_n_0_[5] ;
  wire \CR2_reg_n_0_[6] ;
  wire \CR2_reg_n_0_[7] ;
  wire \CR2_reg_n_0_[8] ;
  wire \CR2_reg_n_0_[9] ;
  wire DCR;
  wire \DCR_reg_n_0_[0] ;
  wire \DCR_reg_n_0_[10] ;
  wire \DCR_reg_n_0_[11] ;
  wire \DCR_reg_n_0_[12] ;
  wire \DCR_reg_n_0_[13] ;
  wire \DCR_reg_n_0_[14] ;
  wire \DCR_reg_n_0_[15] ;
  wire \DCR_reg_n_0_[1] ;
  wire \DCR_reg_n_0_[2] ;
  wire \DCR_reg_n_0_[3] ;
  wire \DCR_reg_n_0_[4] ;
  wire \DCR_reg_n_0_[5] ;
  wire \DCR_reg_n_0_[6] ;
  wire \DCR_reg_n_0_[7] ;
  wire \DCR_reg_n_0_[8] ;
  wire \DCR_reg_n_0_[9] ;
  wire DIER;
  wire \DIER_reg_n_0_[10] ;
  wire \DIER_reg_n_0_[11] ;
  wire \DIER_reg_n_0_[12] ;
  wire \DIER_reg_n_0_[13] ;
  wire \DIER_reg_n_0_[14] ;
  wire \DIER_reg_n_0_[15] ;
  wire \DIER_reg_n_0_[1] ;
  wire \DIER_reg_n_0_[2] ;
  wire \DIER_reg_n_0_[3] ;
  wire \DIER_reg_n_0_[4] ;
  wire \DIER_reg_n_0_[5] ;
  wire \DIER_reg_n_0_[6] ;
  wire \DIER_reg_n_0_[7] ;
  wire \DIER_reg_n_0_[8] ;
  wire \DIER_reg_n_0_[9] ;
  wire DMAR;
  wire \DMAR_reg_n_0_[0] ;
  wire \DMAR_reg_n_0_[10] ;
  wire \DMAR_reg_n_0_[11] ;
  wire \DMAR_reg_n_0_[12] ;
  wire \DMAR_reg_n_0_[13] ;
  wire \DMAR_reg_n_0_[14] ;
  wire \DMAR_reg_n_0_[15] ;
  wire \DMAR_reg_n_0_[1] ;
  wire \DMAR_reg_n_0_[2] ;
  wire \DMAR_reg_n_0_[3] ;
  wire \DMAR_reg_n_0_[4] ;
  wire \DMAR_reg_n_0_[5] ;
  wire \DMAR_reg_n_0_[6] ;
  wire \DMAR_reg_n_0_[7] ;
  wire \DMAR_reg_n_0_[8] ;
  wire \DMAR_reg_n_0_[9] ;
  wire EGR;
  wire \EGR[0]_i_1_n_0 ;
  wire \EGR[10]_i_1_n_0 ;
  wire \EGR[11]_i_1_n_0 ;
  wire \EGR[12]_i_1_n_0 ;
  wire \EGR[13]_i_1_n_0 ;
  wire \EGR[14]_i_1_n_0 ;
  wire \EGR[15]_i_2_n_0 ;
  wire \EGR[15]_i_3_n_0 ;
  wire \EGR[15]_i_4_n_0 ;
  wire \EGR[1]_i_1_n_0 ;
  wire \EGR[2]_i_1_n_0 ;
  wire \EGR[3]_i_1_n_0 ;
  wire \EGR[4]_i_1_n_0 ;
  wire \EGR[5]_i_1_n_0 ;
  wire \EGR[6]_i_1_n_0 ;
  wire \EGR[7]_i_1_n_0 ;
  wire \EGR[8]_i_1_n_0 ;
  wire \EGR[9]_i_1_n_0 ;
  wire \EGR_reg_n_0_[10] ;
  wire \EGR_reg_n_0_[11] ;
  wire \EGR_reg_n_0_[12] ;
  wire \EGR_reg_n_0_[13] ;
  wire \EGR_reg_n_0_[14] ;
  wire \EGR_reg_n_0_[15] ;
  wire \EGR_reg_n_0_[7] ;
  wire \EGR_reg_n_0_[8] ;
  wire \EGR_reg_n_0_[9] ;
  wire PSC;
  wire \PSC_reg_n_0_[0] ;
  wire \PSC_reg_n_0_[10] ;
  wire \PSC_reg_n_0_[11] ;
  wire \PSC_reg_n_0_[12] ;
  wire \PSC_reg_n_0_[13] ;
  wire \PSC_reg_n_0_[14] ;
  wire \PSC_reg_n_0_[15] ;
  wire \PSC_reg_n_0_[1] ;
  wire \PSC_reg_n_0_[2] ;
  wire \PSC_reg_n_0_[3] ;
  wire \PSC_reg_n_0_[4] ;
  wire \PSC_reg_n_0_[5] ;
  wire \PSC_reg_n_0_[6] ;
  wire \PSC_reg_n_0_[7] ;
  wire \PSC_reg_n_0_[8] ;
  wire \PSC_reg_n_0_[9] ;
  wire [0:0]Q;
  wire RCR;
  wire \RCR_reg_n_0_[0] ;
  wire \RCR_reg_n_0_[10] ;
  wire \RCR_reg_n_0_[11] ;
  wire \RCR_reg_n_0_[12] ;
  wire \RCR_reg_n_0_[13] ;
  wire \RCR_reg_n_0_[14] ;
  wire \RCR_reg_n_0_[15] ;
  wire \RCR_reg_n_0_[1] ;
  wire \RCR_reg_n_0_[2] ;
  wire \RCR_reg_n_0_[3] ;
  wire \RCR_reg_n_0_[4] ;
  wire \RCR_reg_n_0_[5] ;
  wire \RCR_reg_n_0_[6] ;
  wire \RCR_reg_n_0_[7] ;
  wire \RCR_reg_n_0_[8] ;
  wire \RCR_reg_n_0_[9] ;
  wire SMCR;
  wire \SMCR_reg_n_0_[0] ;
  wire \SMCR_reg_n_0_[10] ;
  wire \SMCR_reg_n_0_[11] ;
  wire \SMCR_reg_n_0_[12] ;
  wire \SMCR_reg_n_0_[13] ;
  wire \SMCR_reg_n_0_[14] ;
  wire \SMCR_reg_n_0_[15] ;
  wire \SMCR_reg_n_0_[1] ;
  wire \SMCR_reg_n_0_[2] ;
  wire \SMCR_reg_n_0_[3] ;
  wire \SMCR_reg_n_0_[4] ;
  wire \SMCR_reg_n_0_[5] ;
  wire \SMCR_reg_n_0_[6] ;
  wire \SMCR_reg_n_0_[7] ;
  wire \SMCR_reg_n_0_[8] ;
  wire \SMCR_reg_n_0_[9] ;
  wire \SR[0]_i_1_n_0 ;
  wire \SR[0]_i_4_n_0 ;
  wire \SR[15]_i_1__0_n_0 ;
  wire [0:0]SR__0;
  wire \SR_reg[0]_0 ;
  wire \SR_reg_n_0_[10] ;
  wire \SR_reg_n_0_[11] ;
  wire \SR_reg_n_0_[12] ;
  wire \SR_reg_n_0_[13] ;
  wire \SR_reg_n_0_[14] ;
  wire \SR_reg_n_0_[15] ;
  wire \SR_reg_n_0_[1] ;
  wire \SR_reg_n_0_[2] ;
  wire \SR_reg_n_0_[3] ;
  wire \SR_reg_n_0_[4] ;
  wire \SR_reg_n_0_[5] ;
  wire \SR_reg_n_0_[6] ;
  wire \SR_reg_n_0_[7] ;
  wire \SR_reg_n_0_[8] ;
  wire \SR_reg_n_0_[9] ;
  wire _zz_io_ch0;
  wire _zz_io_ch1;
  wire _zz_io_ch1_carry__0_i_1_n_0;
  wire _zz_io_ch1_carry__0_i_2_n_0;
  wire _zz_io_ch1_carry__0_i_3_n_0;
  wire _zz_io_ch1_carry__0_i_4_n_0;
  wire _zz_io_ch1_carry__0_i_5_n_0;
  wire _zz_io_ch1_carry__0_i_6_n_0;
  wire _zz_io_ch1_carry__0_i_7_n_0;
  wire _zz_io_ch1_carry__0_i_8_n_0;
  wire _zz_io_ch1_carry__0_n_1;
  wire _zz_io_ch1_carry__0_n_2;
  wire _zz_io_ch1_carry__0_n_3;
  wire _zz_io_ch1_carry_i_1_n_0;
  wire _zz_io_ch1_carry_i_2_n_0;
  wire _zz_io_ch1_carry_i_3_n_0;
  wire _zz_io_ch1_carry_i_4_n_0;
  wire _zz_io_ch1_carry_i_5_n_0;
  wire _zz_io_ch1_carry_i_6_n_0;
  wire _zz_io_ch1_carry_i_7_n_0;
  wire _zz_io_ch1_carry_i_8_n_0;
  wire _zz_io_ch1_carry_n_0;
  wire _zz_io_ch1_carry_n_1;
  wire _zz_io_ch1_carry_n_2;
  wire _zz_io_ch1_carry_n_3;
  wire _zz_io_ch_10;
  wire _zz_io_ch_11;
  wire _zz_io_ch_11_carry__0_i_1_n_0;
  wire _zz_io_ch_11_carry__0_i_2_n_0;
  wire _zz_io_ch_11_carry__0_i_3_n_0;
  wire _zz_io_ch_11_carry__0_i_4_n_0;
  wire _zz_io_ch_11_carry__0_i_5_n_0;
  wire _zz_io_ch_11_carry__0_i_6_n_0;
  wire _zz_io_ch_11_carry__0_i_7_n_0;
  wire _zz_io_ch_11_carry__0_i_8_n_0;
  wire _zz_io_ch_11_carry__0_n_1;
  wire _zz_io_ch_11_carry__0_n_2;
  wire _zz_io_ch_11_carry__0_n_3;
  wire _zz_io_ch_11_carry_i_1_n_0;
  wire _zz_io_ch_11_carry_i_2_n_0;
  wire _zz_io_ch_11_carry_i_3_n_0;
  wire _zz_io_ch_11_carry_i_4_n_0;
  wire _zz_io_ch_11_carry_i_5_n_0;
  wire _zz_io_ch_11_carry_i_6_n_0;
  wire _zz_io_ch_11_carry_i_7_n_0;
  wire _zz_io_ch_11_carry_i_8_n_0;
  wire _zz_io_ch_11_carry_n_0;
  wire _zz_io_ch_11_carry_n_1;
  wire _zz_io_ch_11_carry_n_2;
  wire _zz_io_ch_11_carry_n_3;
  wire _zz_io_ch_20;
  wire _zz_io_ch_21;
  wire _zz_io_ch_21_carry__0_i_1_n_0;
  wire _zz_io_ch_21_carry__0_i_2_n_0;
  wire _zz_io_ch_21_carry__0_i_3_n_0;
  wire _zz_io_ch_21_carry__0_i_4_n_0;
  wire _zz_io_ch_21_carry__0_i_5_n_0;
  wire _zz_io_ch_21_carry__0_i_6_n_0;
  wire _zz_io_ch_21_carry__0_i_7_n_0;
  wire _zz_io_ch_21_carry__0_i_8_n_0;
  wire _zz_io_ch_21_carry__0_n_1;
  wire _zz_io_ch_21_carry__0_n_2;
  wire _zz_io_ch_21_carry__0_n_3;
  wire _zz_io_ch_21_carry_i_1_n_0;
  wire _zz_io_ch_21_carry_i_2_n_0;
  wire _zz_io_ch_21_carry_i_3_n_0;
  wire _zz_io_ch_21_carry_i_4_n_0;
  wire _zz_io_ch_21_carry_i_5_n_0;
  wire _zz_io_ch_21_carry_i_6_n_0;
  wire _zz_io_ch_21_carry_i_7_n_0;
  wire _zz_io_ch_21_carry_i_8_n_0;
  wire _zz_io_ch_21_carry_n_0;
  wire _zz_io_ch_21_carry_n_1;
  wire _zz_io_ch_21_carry_n_2;
  wire _zz_io_ch_21_carry_n_3;
  wire _zz_io_ch_30;
  wire _zz_io_ch_31;
  wire _zz_io_ch_31_carry__0_i_1_n_0;
  wire _zz_io_ch_31_carry__0_i_2_n_0;
  wire _zz_io_ch_31_carry__0_i_3_n_0;
  wire _zz_io_ch_31_carry__0_i_4_n_0;
  wire _zz_io_ch_31_carry__0_i_5_n_0;
  wire _zz_io_ch_31_carry__0_i_6_n_0;
  wire _zz_io_ch_31_carry__0_i_7_n_0;
  wire _zz_io_ch_31_carry__0_i_8_n_0;
  wire _zz_io_ch_31_carry__0_n_1;
  wire _zz_io_ch_31_carry__0_n_2;
  wire _zz_io_ch_31_carry__0_n_3;
  wire _zz_io_ch_31_carry_i_1_n_0;
  wire _zz_io_ch_31_carry_i_2_n_0;
  wire _zz_io_ch_31_carry_i_3_n_0;
  wire _zz_io_ch_31_carry_i_4_n_0;
  wire _zz_io_ch_31_carry_i_5_n_0;
  wire _zz_io_ch_31_carry_i_6_n_0;
  wire _zz_io_ch_31_carry_i_7_n_0;
  wire _zz_io_ch_31_carry_i_8_n_0;
  wire _zz_io_ch_31_carry_n_0;
  wire _zz_io_ch_31_carry_n_1;
  wire _zz_io_ch_31_carry_n_2;
  wire _zz_io_ch_31_carry_n_3;
  wire clk;
  wire ctrl_doWrite__0;
  wire [7:0]io_apb_PADDR;
  wire \io_apb_PADDR[0]_0 ;
  wire \io_apb_PADDR[1]_0 ;
  wire \io_apb_PADDR[2]_0 ;
  wire \io_apb_PADDR[2]_1 ;
  wire \io_apb_PADDR[4]_0 ;
  wire \io_apb_PADDR[4]_1 ;
  wire \io_apb_PADDR[4]_10 ;
  wire \io_apb_PADDR[4]_11 ;
  wire \io_apb_PADDR[4]_2 ;
  wire \io_apb_PADDR[4]_3 ;
  wire \io_apb_PADDR[4]_4 ;
  wire \io_apb_PADDR[4]_5 ;
  wire \io_apb_PADDR[4]_6 ;
  wire \io_apb_PADDR[4]_7 ;
  wire \io_apb_PADDR[4]_8 ;
  wire \io_apb_PADDR[4]_9 ;
  wire \io_apb_PADDR[5]_0 ;
  wire \io_apb_PADDR[5]_1 ;
  wire \io_apb_PADDR[5]_2 ;
  wire \io_apb_PADDR[5]_3 ;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PADDR_2_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PADDR_5_sn_1;
  wire io_apb_PADDR_6_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_61_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_62_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_63_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_64_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_55_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_53_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_54_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_60_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_61_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_62_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_63_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_52_n_0 ;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [3:0]io_ch;
  wire [0:0]io_interrupt;
  wire [3:0]p_11_in;
  wire [6:0]p_14_in;
  wire [0:0]p_15_in;
  wire [0:0]p_15_in_0;
  wire [0:0]p_16_in;
  wire [15:0]p_1_in;
  wire \prescaler[0]_i_2_n_0 ;
  wire \prescaler[0]_i_3_n_0 ;
  wire \prescaler[0]_i_4_n_0 ;
  wire \prescaler[0]_i_5_n_0 ;
  wire \prescaler[0]_i_6_n_0 ;
  wire \prescaler[12]_i_2_n_0 ;
  wire \prescaler[12]_i_3_n_0 ;
  wire \prescaler[12]_i_4_n_0 ;
  wire \prescaler[12]_i_5_n_0 ;
  wire \prescaler[4]_i_2_n_0 ;
  wire \prescaler[4]_i_3_n_0 ;
  wire \prescaler[4]_i_4_n_0 ;
  wire \prescaler[4]_i_5_n_0 ;
  wire \prescaler[8]_i_2_n_0 ;
  wire \prescaler[8]_i_3_n_0 ;
  wire \prescaler[8]_i_4_n_0 ;
  wire \prescaler[8]_i_5_n_0 ;
  wire [15:0]prescaler_reg;
  wire \prescaler_reg[0]_i_1_n_0 ;
  wire \prescaler_reg[0]_i_1_n_1 ;
  wire \prescaler_reg[0]_i_1_n_2 ;
  wire \prescaler_reg[0]_i_1_n_3 ;
  wire \prescaler_reg[0]_i_1_n_4 ;
  wire \prescaler_reg[0]_i_1_n_5 ;
  wire \prescaler_reg[0]_i_1_n_6 ;
  wire \prescaler_reg[0]_i_1_n_7 ;
  wire \prescaler_reg[12]_i_1_n_1 ;
  wire \prescaler_reg[12]_i_1_n_2 ;
  wire \prescaler_reg[12]_i_1_n_3 ;
  wire \prescaler_reg[12]_i_1_n_4 ;
  wire \prescaler_reg[12]_i_1_n_5 ;
  wire \prescaler_reg[12]_i_1_n_6 ;
  wire \prescaler_reg[12]_i_1_n_7 ;
  wire \prescaler_reg[4]_i_1_n_0 ;
  wire \prescaler_reg[4]_i_1_n_1 ;
  wire \prescaler_reg[4]_i_1_n_2 ;
  wire \prescaler_reg[4]_i_1_n_3 ;
  wire \prescaler_reg[4]_i_1_n_4 ;
  wire \prescaler_reg[4]_i_1_n_5 ;
  wire \prescaler_reg[4]_i_1_n_6 ;
  wire \prescaler_reg[4]_i_1_n_7 ;
  wire \prescaler_reg[8]_i_1_n_0 ;
  wire \prescaler_reg[8]_i_1_n_1 ;
  wire \prescaler_reg[8]_i_1_n_2 ;
  wire \prescaler_reg[8]_i_1_n_3 ;
  wire \prescaler_reg[8]_i_1_n_4 ;
  wire \prescaler_reg[8]_i_1_n_5 ;
  wire \prescaler_reg[8]_i_1_n_6 ;
  wire \prescaler_reg[8]_i_1_n_7 ;
  wire reset;
  wire when_apb3tim_l87;
  wire when_apb3tim_l89;
  wire when_apb3tim_l89_carry__0_i_1_n_0;
  wire when_apb3tim_l89_carry__0_i_2_n_0;
  wire when_apb3tim_l89_carry__0_n_3;
  wire when_apb3tim_l89_carry_i_1_n_0;
  wire when_apb3tim_l89_carry_i_2_n_0;
  wire when_apb3tim_l89_carry_i_3_n_0;
  wire when_apb3tim_l89_carry_i_4_n_0;
  wire when_apb3tim_l89_carry_n_0;
  wire when_apb3tim_l89_carry_n_1;
  wire when_apb3tim_l89_carry_n_2;
  wire when_apb3tim_l89_carry_n_3;
  wire when_apb3tim_l93;
  wire when_apb3tim_l93_carry__0_i_1_n_0;
  wire when_apb3tim_l93_carry__0_i_2_n_0;
  wire when_apb3tim_l93_carry__0_n_3;
  wire when_apb3tim_l93_carry_i_1_n_0;
  wire when_apb3tim_l93_carry_i_2_n_0;
  wire when_apb3tim_l93_carry_i_3_n_0;
  wire when_apb3tim_l93_carry_i_4_n_0;
  wire when_apb3tim_l93_carry_n_0;
  wire when_apb3tim_l93_carry_n_1;
  wire when_apb3tim_l93_carry_n_2;
  wire when_apb3tim_l93_carry_n_3;
  wire when_apb3tim_l99__14;
  wire [3:2]\NLW_CNT_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNT_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_CNT_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNT_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]NLW__zz_io_ch1_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_11_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_11_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_21_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_21_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_31_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_31_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_prescaler_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_when_apb3tim_l89_carry_O_UNCONNECTED;
  wire [3:2]NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l93_carry_O_UNCONNECTED;
  wire [3:2]NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  assign io_apb_PADDR_2_sp_1 = io_apb_PADDR_2_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  assign io_apb_PADDR_5_sp_1 = io_apb_PADDR_5_sn_1;
  assign io_apb_PADDR_6_sp_1 = io_apb_PADDR_6_sn_1;
  LUT5 #(
    .INIT(32'h40000000)) 
    \ARR[15]_i_1 
       (.I0(\ARR_reg[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[5]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[2]),
        .O(ARR));
  FDPE \ARR_reg[0] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[0]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[0] ));
  FDPE \ARR_reg[10] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[10]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[10] ));
  FDPE \ARR_reg[11] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[11]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[11] ));
  FDPE \ARR_reg[12] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[12]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[12] ));
  FDPE \ARR_reg[13] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[13]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[13] ));
  FDPE \ARR_reg[14] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[14]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[14] ));
  FDPE \ARR_reg[15] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[15]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[15] ));
  FDPE \ARR_reg[1] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[1]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[1] ));
  FDPE \ARR_reg[2] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[2]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[2] ));
  FDPE \ARR_reg[3] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[3]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[3] ));
  FDPE \ARR_reg[4] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[4]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[4] ));
  FDPE \ARR_reg[5] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[5]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[5] ));
  FDPE \ARR_reg[6] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[6]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[6] ));
  FDPE \ARR_reg[7] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[7]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[7] ));
  FDPE \ARR_reg[8] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[8]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[8] ));
  FDPE \ARR_reg[9] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[9]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \BDTR[15]_i_1__0 
       (.I0(io_apb_PADDR_0_sn_1),
        .I1(io_apb_PADDR[2]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[6]),
        .O(BDTR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \BDTR[15]_i_2 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .O(io_apb_PADDR_0_sn_1));
  FDCE \BDTR_reg[0] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\BDTR_reg_n_0_[0] ));
  FDCE \BDTR_reg[10] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\BDTR_reg_n_0_[10] ));
  FDCE \BDTR_reg[11] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\BDTR_reg_n_0_[11] ));
  FDCE \BDTR_reg[12] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\BDTR_reg_n_0_[12] ));
  FDCE \BDTR_reg[13] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\BDTR_reg_n_0_[13] ));
  FDCE \BDTR_reg[14] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\BDTR_reg_n_0_[14] ));
  FDCE \BDTR_reg[15] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\BDTR_reg_n_0_[15] ));
  FDCE \BDTR_reg[1] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\BDTR_reg_n_0_[1] ));
  FDCE \BDTR_reg[2] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\BDTR_reg_n_0_[2] ));
  FDCE \BDTR_reg[3] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\BDTR_reg_n_0_[3] ));
  FDCE \BDTR_reg[4] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\BDTR_reg_n_0_[4] ));
  FDCE \BDTR_reg[5] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\BDTR_reg_n_0_[5] ));
  FDCE \BDTR_reg[6] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\BDTR_reg_n_0_[6] ));
  FDCE \BDTR_reg[7] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\BDTR_reg_n_0_[7] ));
  FDCE \BDTR_reg[8] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\BDTR_reg_n_0_[8] ));
  FDCE \BDTR_reg[9] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\BDTR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \CCER[15]_i_1__0 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR_6_sn_1),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[5]),
        .I5(\CCER_reg[0]_0 ),
        .O(CCER));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \CCER[15]_i_2 
       (.I0(io_apb_PADDR[6]),
        .I1(io_apb_PADDR[1]),
        .O(io_apb_PADDR_6_sn_1));
  FDCE \CCER_reg[0] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_11_in[0]));
  FDCE \CCER_reg[10] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCER_reg_n_0_[10] ));
  FDCE \CCER_reg[11] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCER_reg_n_0_[11] ));
  FDCE \CCER_reg[12] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCER_reg_n_0_[12] ));
  FDCE \CCER_reg[13] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCER_reg_n_0_[13] ));
  FDCE \CCER_reg[14] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCER_reg_n_0_[14] ));
  FDCE \CCER_reg[15] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCER_reg_n_0_[15] ));
  FDCE \CCER_reg[1] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_11_in[1]));
  FDCE \CCER_reg[2] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_11_in[2]));
  FDCE \CCER_reg[3] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_11_in[3]));
  FDCE \CCER_reg[4] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCER_reg_n_0_[4] ));
  FDCE \CCER_reg[5] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCER_reg_n_0_[5] ));
  FDCE \CCER_reg[6] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCER_reg_n_0_[6] ));
  FDCE \CCER_reg[7] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCER_reg_n_0_[7] ));
  FDCE \CCER_reg[8] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCER_reg_n_0_[8] ));
  FDCE \CCER_reg[9] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCER_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \CCMR1[15]_i_1__0 
       (.I0(io_apb_PADDR_2_sn_1),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .O(CCMR1));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CCMR1[15]_i_2 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[5]),
        .O(io_apb_PADDR_2_sn_1));
  FDCE \CCMR1_reg[0] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCMR1_reg_n_0_[0] ));
  FDCE \CCMR1_reg[10] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCMR1_reg_n_0_[10] ));
  FDCE \CCMR1_reg[11] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCMR1_reg_n_0_[11] ));
  FDCE \CCMR1_reg[12] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCMR1_reg_n_0_[12] ));
  FDCE \CCMR1_reg[13] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCMR1_reg_n_0_[13] ));
  FDCE \CCMR1_reg[14] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCMR1_reg_n_0_[14] ));
  FDCE \CCMR1_reg[15] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCMR1_reg_n_0_[15] ));
  FDCE \CCMR1_reg[1] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCMR1_reg_n_0_[1] ));
  FDCE \CCMR1_reg[2] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCMR1_reg_n_0_[2] ));
  FDCE \CCMR1_reg[3] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCMR1_reg_n_0_[3] ));
  FDCE \CCMR1_reg[4] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCMR1_reg_n_0_[4] ));
  FDCE \CCMR1_reg[5] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCMR1_reg_n_0_[5] ));
  FDCE \CCMR1_reg[6] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCMR1_reg_n_0_[6] ));
  FDCE \CCMR1_reg[7] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCMR1_reg_n_0_[7] ));
  FDCE \CCMR1_reg[8] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCMR1_reg_n_0_[8] ));
  FDCE \CCMR1_reg[9] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCMR1_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \CCMR2[15]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[2]),
        .O(CCMR2));
  FDCE \CCMR2_reg[0] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCMR2_reg_n_0_[0] ));
  FDCE \CCMR2_reg[10] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCMR2_reg_n_0_[10] ));
  FDCE \CCMR2_reg[11] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCMR2_reg_n_0_[11] ));
  FDCE \CCMR2_reg[12] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCMR2_reg_n_0_[12] ));
  FDCE \CCMR2_reg[13] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCMR2_reg_n_0_[13] ));
  FDCE \CCMR2_reg[14] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCMR2_reg_n_0_[14] ));
  FDCE \CCMR2_reg[15] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCMR2_reg_n_0_[15] ));
  FDCE \CCMR2_reg[1] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCMR2_reg_n_0_[1] ));
  FDCE \CCMR2_reg[2] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCMR2_reg_n_0_[2] ));
  FDCE \CCMR2_reg[3] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCMR2_reg_n_0_[3] ));
  FDCE \CCMR2_reg[4] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCMR2_reg_n_0_[4] ));
  FDCE \CCMR2_reg[5] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCMR2_reg_n_0_[5] ));
  FDCE \CCMR2_reg[6] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCMR2_reg_n_0_[6] ));
  FDCE \CCMR2_reg[7] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCMR2_reg_n_0_[7] ));
  FDCE \CCMR2_reg[8] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCMR2_reg_n_0_[8] ));
  FDCE \CCMR2_reg[9] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCMR2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \CCR_0[15]_i_1__0 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[3]),
        .I4(\io_apb_PADDR[4]_11 ),
        .I5(\CCR_0[15]_i_3_n_0 ),
        .O(CCR_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \CCR_0[15]_i_2__0 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[5]),
        .O(\io_apb_PADDR[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \CCR_0[15]_i_3 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .O(\CCR_0[15]_i_3_n_0 ));
  FDCE \CCR_0_reg[0] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_0_reg_n_0_[0] ));
  FDCE \CCR_0_reg[10] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_0_reg_n_0_[10] ));
  FDCE \CCR_0_reg[11] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_0_reg_n_0_[11] ));
  FDCE \CCR_0_reg[12] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_0_reg_n_0_[12] ));
  FDCE \CCR_0_reg[13] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_0_reg_n_0_[13] ));
  FDCE \CCR_0_reg[14] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_0_reg_n_0_[14] ));
  FDCE \CCR_0_reg[15] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_0_reg_n_0_[15] ));
  FDCE \CCR_0_reg[1] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_0_reg_n_0_[1] ));
  FDCE \CCR_0_reg[2] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_0_reg_n_0_[2] ));
  FDCE \CCR_0_reg[3] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_0_reg_n_0_[3] ));
  FDCE \CCR_0_reg[4] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_0_reg_n_0_[4] ));
  FDCE \CCR_0_reg[5] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_0_reg_n_0_[5] ));
  FDCE \CCR_0_reg[6] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_0_reg_n_0_[6] ));
  FDCE \CCR_0_reg[7] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_0_reg_n_0_[7] ));
  FDCE \CCR_0_reg[8] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_0_reg_n_0_[8] ));
  FDCE \CCR_0_reg[9] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_0_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \CCR_1[15]_i_1 
       (.I0(\io_apb_PADDR[2]_1 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[5]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[3]),
        .O(CCR_1));
  FDCE \CCR_1_reg[0] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_1_reg_n_0_[0] ));
  FDCE \CCR_1_reg[10] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_1_reg_n_0_[10] ));
  FDCE \CCR_1_reg[11] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_1_reg_n_0_[11] ));
  FDCE \CCR_1_reg[12] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_1_reg_n_0_[12] ));
  FDCE \CCR_1_reg[13] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_1_reg_n_0_[13] ));
  FDCE \CCR_1_reg[14] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_1_reg_n_0_[14] ));
  FDCE \CCR_1_reg[15] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_1_reg_n_0_[15] ));
  FDCE \CCR_1_reg[1] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_1_reg_n_0_[1] ));
  FDCE \CCR_1_reg[2] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_1_reg_n_0_[2] ));
  FDCE \CCR_1_reg[3] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_1_reg_n_0_[3] ));
  FDCE \CCR_1_reg[4] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_1_reg_n_0_[4] ));
  FDCE \CCR_1_reg[5] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_1_reg_n_0_[5] ));
  FDCE \CCR_1_reg[6] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_1_reg_n_0_[6] ));
  FDCE \CCR_1_reg[7] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_1_reg_n_0_[7] ));
  FDCE \CCR_1_reg[8] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_1_reg_n_0_[8] ));
  FDCE \CCR_1_reg[9] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \CCR_2[15]_i_1__0 
       (.I0(io_apb_PADDR[0]),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[1]),
        .I4(\io_apb_PADDR[4]_11 ),
        .I5(\CCR_2_reg[0]_0 ),
        .O(CCR_2));
  FDCE \CCR_2_reg[0] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_2_reg_n_0_[0] ));
  FDCE \CCR_2_reg[10] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_2_reg_n_0_[10] ));
  FDCE \CCR_2_reg[11] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_2_reg_n_0_[11] ));
  FDCE \CCR_2_reg[12] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_2_reg_n_0_[12] ));
  FDCE \CCR_2_reg[13] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_2_reg_n_0_[13] ));
  FDCE \CCR_2_reg[14] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_2_reg_n_0_[14] ));
  FDCE \CCR_2_reg[15] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_2_reg_n_0_[15] ));
  FDCE \CCR_2_reg[1] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_2_reg_n_0_[1] ));
  FDCE \CCR_2_reg[2] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_2_reg_n_0_[2] ));
  FDCE \CCR_2_reg[3] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_2_reg_n_0_[3] ));
  FDCE \CCR_2_reg[4] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_2_reg_n_0_[4] ));
  FDCE \CCR_2_reg[5] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_2_reg_n_0_[5] ));
  FDCE \CCR_2_reg[6] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_2_reg_n_0_[6] ));
  FDCE \CCR_2_reg[7] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_2_reg_n_0_[7] ));
  FDCE \CCR_2_reg[8] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_2_reg_n_0_[8] ));
  FDCE \CCR_2_reg[9] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \CCR_3[15]_i_1__0 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[4]),
        .I2(\CCR_3_reg[0]_0 ),
        .I3(io_apb_PADDR[6]),
        .I4(ctrl_doWrite__0),
        .I5(\CCER_reg[0]_0 ),
        .O(CCR_3));
  FDCE \CCR_3_reg[0] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_3_reg_n_0_[0] ));
  FDCE \CCR_3_reg[10] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_3_reg_n_0_[10] ));
  FDCE \CCR_3_reg[11] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_3_reg_n_0_[11] ));
  FDCE \CCR_3_reg[12] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_3_reg_n_0_[12] ));
  FDCE \CCR_3_reg[13] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_3_reg_n_0_[13] ));
  FDCE \CCR_3_reg[14] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_3_reg_n_0_[14] ));
  FDCE \CCR_3_reg[15] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_3_reg_n_0_[15] ));
  FDCE \CCR_3_reg[1] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_3_reg_n_0_[1] ));
  FDCE \CCR_3_reg[2] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_3_reg_n_0_[2] ));
  FDCE \CCR_3_reg[3] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_3_reg_n_0_[3] ));
  FDCE \CCR_3_reg[4] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_3_reg_n_0_[4] ));
  FDCE \CCR_3_reg[5] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_3_reg_n_0_[5] ));
  FDCE \CCR_3_reg[6] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_3_reg_n_0_[6] ));
  FDCE \CCR_3_reg[7] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_3_reg_n_0_[7] ));
  FDCE \CCR_3_reg[8] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_3_reg_n_0_[8] ));
  FDCE \CCR_3_reg[9] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_3_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00000000F1310131)) 
    \CNT[0]_i_1 
       (.I0(when_apb3tim_l93),
        .I1(CNT__0[0]),
        .I2(\CR1_reg_n_0_[4] ),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[0] ),
        .I5(p_14_in[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[10]_i_1 
       (.I0(\CNT[10]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[10]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[10] ),
        .I5(p_14_in[0]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[10]_i_2 
       (.I0(CNT00_in[10]),
        .I1(when_apb3tim_l93),
        .O(\CNT[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[11]_i_1 
       (.I0(\CNT[11]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[11]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[11] ),
        .I5(p_14_in[0]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[11]_i_2 
       (.I0(CNT00_in[11]),
        .I1(when_apb3tim_l93),
        .O(\CNT[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[12]_i_1 
       (.I0(\CNT[12]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[12]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[12] ),
        .I5(p_14_in[0]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[12]_i_2 
       (.I0(CNT00_in[12]),
        .I1(when_apb3tim_l93),
        .O(\CNT[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_5 
       (.I0(CNT__0[12]),
        .O(\CNT[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_6 
       (.I0(CNT__0[11]),
        .O(\CNT[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_7 
       (.I0(CNT__0[10]),
        .O(\CNT[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_8 
       (.I0(CNT__0[9]),
        .O(\CNT[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[13]_i_1 
       (.I0(\CNT[13]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[13]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[13] ),
        .I5(p_14_in[0]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[13]_i_2 
       (.I0(CNT00_in[13]),
        .I1(when_apb3tim_l93),
        .O(\CNT[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[14]_i_1 
       (.I0(\CNT[14]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[14]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[14] ),
        .I5(p_14_in[0]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[14]_i_2 
       (.I0(CNT00_in[14]),
        .I1(when_apb3tim_l93),
        .O(\CNT[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \CNT[15]_i_1 
       (.I0(p_14_in[0]),
        .I1(when_apb3tim_l89),
        .I2(when_apb3tim_l87),
        .O(\CNT[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CNT[15]_i_10 
       (.I0(CNT__0[9]),
        .I1(CNT__0[8]),
        .I2(CNT__0[11]),
        .I3(CNT__0[10]),
        .O(\CNT[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \CNT[15]_i_11 
       (.I0(CNT__0[0]),
        .I1(CNT__0[1]),
        .I2(CNT__0[2]),
        .I3(CNT__0[3]),
        .I4(\CNT[15]_i_12_n_0 ),
        .O(\CNT[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \CNT[15]_i_12 
       (.I0(CNT__0[7]),
        .I1(CNT__0[6]),
        .I2(CNT__0[5]),
        .I3(CNT__0[4]),
        .O(\CNT[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[15]_i_2 
       (.I0(\CNT[15]_i_3_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[15]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[15] ),
        .I5(p_14_in[0]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[15]_i_3 
       (.I0(CNT00_in[15]),
        .I1(when_apb3tim_l93),
        .O(\CNT[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \CNT[15]_i_5 
       (.I0(\CNT[15]_i_10_n_0 ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(CNT__0[13]),
        .I4(CNT__0[12]),
        .I5(\CNT[15]_i_11_n_0 ),
        .O(when_apb3tim_l99__14));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_7 
       (.I0(CNT__0[15]),
        .O(\CNT[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_8 
       (.I0(CNT__0[14]),
        .O(\CNT[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_9 
       (.I0(CNT__0[13]),
        .O(\CNT[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[1]_i_1 
       (.I0(\CNT[1]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[1]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[1] ),
        .I5(p_14_in[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[1]_i_2 
       (.I0(CNT00_in[1]),
        .I1(when_apb3tim_l93),
        .O(\CNT[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[2]_i_1 
       (.I0(\CNT[2]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[2]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[2] ),
        .I5(p_14_in[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[2]_i_2 
       (.I0(CNT00_in[2]),
        .I1(when_apb3tim_l93),
        .O(\CNT[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[3]_i_1 
       (.I0(\CNT[3]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[3]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[3] ),
        .I5(p_14_in[0]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[3]_i_2 
       (.I0(CNT00_in[3]),
        .I1(when_apb3tim_l93),
        .O(\CNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[4]_i_1 
       (.I0(\CNT[4]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[4]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[4] ),
        .I5(p_14_in[0]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[4]_i_2 
       (.I0(CNT00_in[4]),
        .I1(when_apb3tim_l93),
        .O(\CNT[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_5 
       (.I0(CNT__0[4]),
        .O(\CNT[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_6 
       (.I0(CNT__0[3]),
        .O(\CNT[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_7 
       (.I0(CNT__0[2]),
        .O(\CNT[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_8 
       (.I0(CNT__0[1]),
        .O(\CNT[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[5]_i_1 
       (.I0(\CNT[5]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[5]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[5] ),
        .I5(p_14_in[0]),
        .O(p_1_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[5]_i_2 
       (.I0(CNT00_in[5]),
        .I1(when_apb3tim_l93),
        .O(\CNT[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[6]_i_1 
       (.I0(\CNT[6]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[6]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[6] ),
        .I5(p_14_in[0]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[6]_i_2 
       (.I0(CNT00_in[6]),
        .I1(when_apb3tim_l93),
        .O(\CNT[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[7]_i_1 
       (.I0(\CNT[7]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[7]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[7] ),
        .I5(p_14_in[0]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[7]_i_2 
       (.I0(CNT00_in[7]),
        .I1(when_apb3tim_l93),
        .O(\CNT[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[8]_i_1 
       (.I0(\CNT[8]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[8]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[8] ),
        .I5(p_14_in[0]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[8]_i_2 
       (.I0(CNT00_in[8]),
        .I1(when_apb3tim_l93),
        .O(\CNT[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_5 
       (.I0(CNT__0[8]),
        .O(\CNT[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_6 
       (.I0(CNT__0[7]),
        .O(\CNT[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_7 
       (.I0(CNT__0[6]),
        .O(\CNT[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_8 
       (.I0(CNT__0[5]),
        .O(\CNT[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[9]_i_1 
       (.I0(\CNT[9]_i_2_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[9]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[9] ),
        .I5(p_14_in[0]),
        .O(p_1_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[9]_i_2 
       (.I0(CNT00_in[9]),
        .I1(when_apb3tim_l93),
        .O(\CNT[9]_i_2_n_0 ));
  FDCE \CNT_reg[0] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(CNT__0[0]));
  FDCE \CNT_reg[10] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[10]),
        .Q(CNT__0[10]));
  FDCE \CNT_reg[11] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[11]),
        .Q(CNT__0[11]));
  FDCE \CNT_reg[12] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[12]),
        .Q(CNT__0[12]));
  CARRY4 \CNT_reg[12]_i_3 
       (.CI(\CNT_reg[8]_i_3_n_0 ),
        .CO({\CNT_reg[12]_i_3_n_0 ,\CNT_reg[12]_i_3_n_1 ,\CNT_reg[12]_i_3_n_2 ,\CNT_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT__0[12:9]),
        .O(CNT0[12:9]),
        .S({\CNT[12]_i_5_n_0 ,\CNT[12]_i_6_n_0 ,\CNT[12]_i_7_n_0 ,\CNT[12]_i_8_n_0 }));
  CARRY4 \CNT_reg[12]_i_4 
       (.CI(\CNT_reg[8]_i_4_n_0 ),
        .CO({\CNT_reg[12]_i_4_n_0 ,\CNT_reg[12]_i_4_n_1 ,\CNT_reg[12]_i_4_n_2 ,\CNT_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[12:9]),
        .S(CNT__0[12:9]));
  FDCE \CNT_reg[13] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[13]),
        .Q(CNT__0[13]));
  FDCE \CNT_reg[14] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[14]),
        .Q(CNT__0[14]));
  FDCE \CNT_reg[15] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[15]),
        .Q(CNT__0[15]));
  CARRY4 \CNT_reg[15]_i_4 
       (.CI(\CNT_reg[12]_i_3_n_0 ),
        .CO({\NLW_CNT_reg[15]_i_4_CO_UNCONNECTED [3:2],\CNT_reg[15]_i_4_n_2 ,\CNT_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CNT__0[14:13]}),
        .O({\NLW_CNT_reg[15]_i_4_O_UNCONNECTED [3],CNT0[15:13]}),
        .S({1'b0,\CNT[15]_i_7_n_0 ,\CNT[15]_i_8_n_0 ,\CNT[15]_i_9_n_0 }));
  CARRY4 \CNT_reg[15]_i_6 
       (.CI(\CNT_reg[12]_i_4_n_0 ),
        .CO({\NLW_CNT_reg[15]_i_6_CO_UNCONNECTED [3:2],\CNT_reg[15]_i_6_n_2 ,\CNT_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_CNT_reg[15]_i_6_O_UNCONNECTED [3],CNT00_in[15:13]}),
        .S({1'b0,CNT__0[15:13]}));
  FDCE \CNT_reg[1] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(CNT__0[1]));
  FDCE \CNT_reg[2] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(CNT__0[2]));
  FDCE \CNT_reg[3] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(CNT__0[3]));
  FDCE \CNT_reg[4] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(CNT__0[4]));
  CARRY4 \CNT_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\CNT_reg[4]_i_3_n_0 ,\CNT_reg[4]_i_3_n_1 ,\CNT_reg[4]_i_3_n_2 ,\CNT_reg[4]_i_3_n_3 }),
        .CYINIT(CNT__0[0]),
        .DI(CNT__0[4:1]),
        .O(CNT0[4:1]),
        .S({\CNT[4]_i_5_n_0 ,\CNT[4]_i_6_n_0 ,\CNT[4]_i_7_n_0 ,\CNT[4]_i_8_n_0 }));
  CARRY4 \CNT_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\CNT_reg[4]_i_4_n_0 ,\CNT_reg[4]_i_4_n_1 ,\CNT_reg[4]_i_4_n_2 ,\CNT_reg[4]_i_4_n_3 }),
        .CYINIT(CNT__0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[4:1]),
        .S(CNT__0[4:1]));
  FDCE \CNT_reg[5] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(CNT__0[5]));
  FDCE \CNT_reg[6] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(CNT__0[6]));
  FDCE \CNT_reg[7] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(CNT__0[7]));
  FDCE \CNT_reg[8] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[8]),
        .Q(CNT__0[8]));
  CARRY4 \CNT_reg[8]_i_3 
       (.CI(\CNT_reg[4]_i_3_n_0 ),
        .CO({\CNT_reg[8]_i_3_n_0 ,\CNT_reg[8]_i_3_n_1 ,\CNT_reg[8]_i_3_n_2 ,\CNT_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT__0[8:5]),
        .O(CNT0[8:5]),
        .S({\CNT[8]_i_5_n_0 ,\CNT[8]_i_6_n_0 ,\CNT[8]_i_7_n_0 ,\CNT[8]_i_8_n_0 }));
  CARRY4 \CNT_reg[8]_i_4 
       (.CI(\CNT_reg[4]_i_4_n_0 ),
        .CO({\CNT_reg[8]_i_4_n_0 ,\CNT_reg[8]_i_4_n_1 ,\CNT_reg[8]_i_4_n_2 ,\CNT_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[8:5]),
        .S(CNT__0[8:5]));
  FDCE \CNT_reg[9] 
       (.C(clk),
        .CE(\CNT[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[9]),
        .Q(CNT__0[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \CR1[15]_i_1__0 
       (.I0(io_apb_PADDR_5_sn_1),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .I5(\CCER_reg[0]_0 ),
        .O(CR1));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \CR1[15]_i_2__4 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[4]),
        .O(io_apb_PADDR_5_sn_1));
  LUT4 #(
    .INIT(16'h4000)) 
    \CR1[15]_i_3 
       (.I0(io_apb_PADDR[7]),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .O(ctrl_doWrite__0));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(when_apb3tim_l87));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR1_reg_n_0_[4] ));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR1_reg_n_0_[7] ));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR1_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \CR2[15]_i_1__0 
       (.I0(io_apb_PADDR_1_sn_1),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .O(CR2));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR2_reg_n_0_[0] ));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR2_reg_n_0_[10] ));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR2_reg_n_0_[11] ));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR2_reg_n_0_[12] ));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR2_reg_n_0_[13] ));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR2_reg_n_0_[14] ));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR2_reg_n_0_[15] ));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR2_reg_n_0_[1] ));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR2_reg_n_0_[2] ));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR2_reg_n_0_[3] ));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR2_reg_n_0_[4] ));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR2_reg_n_0_[5] ));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR2_reg_n_0_[6] ));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR2_reg_n_0_[7] ));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR2_reg_n_0_[8] ));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR2_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \DCR[15]_i_1__0 
       (.I0(\io_apb_PADDR[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[6]),
        .O(DCR));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DCR[15]_i_2 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .O(\io_apb_PADDR[0]_0 ));
  FDCE \DCR_reg[0] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\DCR_reg_n_0_[0] ));
  FDCE \DCR_reg[10] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DCR_reg_n_0_[10] ));
  FDCE \DCR_reg[11] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DCR_reg_n_0_[11] ));
  FDCE \DCR_reg[12] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DCR_reg_n_0_[12] ));
  FDCE \DCR_reg[13] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DCR_reg_n_0_[13] ));
  FDCE \DCR_reg[14] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DCR_reg_n_0_[14] ));
  FDCE \DCR_reg[15] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DCR_reg_n_0_[15] ));
  FDCE \DCR_reg[1] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DCR_reg_n_0_[1] ));
  FDCE \DCR_reg[2] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DCR_reg_n_0_[2] ));
  FDCE \DCR_reg[3] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DCR_reg_n_0_[3] ));
  FDCE \DCR_reg[4] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DCR_reg_n_0_[4] ));
  FDCE \DCR_reg[5] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DCR_reg_n_0_[5] ));
  FDCE \DCR_reg[6] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DCR_reg_n_0_[6] ));
  FDCE \DCR_reg[7] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DCR_reg_n_0_[7] ));
  FDCE \DCR_reg[8] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DCR_reg_n_0_[8] ));
  FDCE \DCR_reg[9] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DCR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \DIER[15]_i_1 
       (.I0(io_apb_PADDR_1_sn_1),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(ctrl_doWrite__0),
        .O(DIER));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DIER[15]_i_2 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .O(io_apb_PADDR_1_sn_1));
  FDCE \DIER_reg[0] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_16_in));
  FDCE \DIER_reg[10] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DIER_reg_n_0_[10] ));
  FDCE \DIER_reg[11] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DIER_reg_n_0_[11] ));
  FDCE \DIER_reg[12] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DIER_reg_n_0_[12] ));
  FDCE \DIER_reg[13] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DIER_reg_n_0_[13] ));
  FDCE \DIER_reg[14] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DIER_reg_n_0_[14] ));
  FDCE \DIER_reg[15] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DIER_reg_n_0_[15] ));
  FDCE \DIER_reg[1] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DIER_reg_n_0_[1] ));
  FDCE \DIER_reg[2] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DIER_reg_n_0_[2] ));
  FDCE \DIER_reg[3] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DIER_reg_n_0_[3] ));
  FDCE \DIER_reg[4] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DIER_reg_n_0_[4] ));
  FDCE \DIER_reg[5] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DIER_reg_n_0_[5] ));
  FDCE \DIER_reg[6] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DIER_reg_n_0_[6] ));
  FDCE \DIER_reg[7] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DIER_reg_n_0_[7] ));
  FDCE \DIER_reg[8] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DIER_reg_n_0_[8] ));
  FDCE \DIER_reg[9] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DIER_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \DMAR[15]_i_1 
       (.I0(io_apb_PADDR_0_sn_1),
        .I1(io_apb_PADDR[3]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[6]),
        .I4(io_apb_PADDR[2]),
        .O(DMAR));
  FDCE \DMAR_reg[0] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\DMAR_reg_n_0_[0] ));
  FDCE \DMAR_reg[10] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DMAR_reg_n_0_[10] ));
  FDCE \DMAR_reg[11] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DMAR_reg_n_0_[11] ));
  FDCE \DMAR_reg[12] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DMAR_reg_n_0_[12] ));
  FDCE \DMAR_reg[13] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DMAR_reg_n_0_[13] ));
  FDCE \DMAR_reg[14] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DMAR_reg_n_0_[14] ));
  FDCE \DMAR_reg[15] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DMAR_reg_n_0_[15] ));
  FDCE \DMAR_reg[1] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DMAR_reg_n_0_[1] ));
  FDCE \DMAR_reg[2] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DMAR_reg_n_0_[2] ));
  FDCE \DMAR_reg[3] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DMAR_reg_n_0_[3] ));
  FDCE \DMAR_reg[4] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DMAR_reg_n_0_[4] ));
  FDCE \DMAR_reg[5] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DMAR_reg_n_0_[5] ));
  FDCE \DMAR_reg[6] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DMAR_reg_n_0_[6] ));
  FDCE \DMAR_reg[7] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DMAR_reg_n_0_[7] ));
  FDCE \DMAR_reg[8] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DMAR_reg_n_0_[8] ));
  FDCE \DMAR_reg[9] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DMAR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[0]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[0]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[10]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[10]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[11]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[11]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[12]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[12]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[13]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[13]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[14]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[14]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \EGR[15]_i_1 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[6]),
        .I3(\EGR[15]_i_3_n_0 ),
        .I4(io_apb_PADDR[5]),
        .I5(\EGR[15]_i_4_n_0 ),
        .O(EGR));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[15]_i_2 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[15]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \EGR[15]_i_3 
       (.I0(p_14_in[0]),
        .I1(p_14_in[6]),
        .I2(p_14_in[2]),
        .I3(p_14_in[1]),
        .I4(p_14_in[4]),
        .I5(p_14_in[3]),
        .O(\EGR[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \EGR[15]_i_4 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[4]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[2]),
        .I4(\EGR[15]_i_3_n_0 ),
        .O(\EGR[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \EGR[15]_i_5 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[5]),
        .O(\io_apb_PADDR[1]_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[1]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[1]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[2]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[2]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[3]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[3]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[4]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[4]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[5]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[5]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[6]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[6]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[7]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[7]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[8]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[8]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[9]_i_1 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[9]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[9]_i_1_n_0 ));
  FDCE \EGR_reg[0] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[0]_i_1_n_0 ),
        .Q(p_14_in[0]));
  FDCE \EGR_reg[10] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[10]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[10] ));
  FDCE \EGR_reg[11] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[11]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[11] ));
  FDCE \EGR_reg[12] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[12]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[12] ));
  FDCE \EGR_reg[13] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[13]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[13] ));
  FDCE \EGR_reg[14] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[14]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[14] ));
  FDCE \EGR_reg[15] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[15]_i_2_n_0 ),
        .Q(\EGR_reg_n_0_[15] ));
  FDCE \EGR_reg[1] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[1]_i_1_n_0 ),
        .Q(p_14_in[1]));
  FDCE \EGR_reg[2] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[2]_i_1_n_0 ),
        .Q(p_14_in[2]));
  FDCE \EGR_reg[3] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[3]_i_1_n_0 ),
        .Q(p_14_in[3]));
  FDCE \EGR_reg[4] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[4]_i_1_n_0 ),
        .Q(p_14_in[4]));
  FDCE \EGR_reg[5] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[5]_i_1_n_0 ),
        .Q(p_14_in[5]));
  FDCE \EGR_reg[6] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[6]_i_1_n_0 ),
        .Q(p_14_in[6]));
  FDCE \EGR_reg[7] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[7]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[7] ));
  FDCE \EGR_reg[8] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[8]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[8] ));
  FDCE \EGR_reg[9] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[9]_i_1_n_0 ),
        .Q(\EGR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \PSC[15]_i_1__0 
       (.I0(\io_apb_PADDR[2]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .O(PSC));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PSC[15]_i_2 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[2]_0 ));
  FDCE \PSC_reg[0] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\PSC_reg_n_0_[0] ));
  FDCE \PSC_reg[10] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\PSC_reg_n_0_[10] ));
  FDCE \PSC_reg[11] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\PSC_reg_n_0_[11] ));
  FDCE \PSC_reg[12] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\PSC_reg_n_0_[12] ));
  FDCE \PSC_reg[13] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\PSC_reg_n_0_[13] ));
  FDCE \PSC_reg[14] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\PSC_reg_n_0_[14] ));
  FDCE \PSC_reg[15] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\PSC_reg_n_0_[15] ));
  FDCE \PSC_reg[1] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\PSC_reg_n_0_[1] ));
  FDCE \PSC_reg[2] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\PSC_reg_n_0_[2] ));
  FDCE \PSC_reg[3] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\PSC_reg_n_0_[3] ));
  FDCE \PSC_reg[4] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\PSC_reg_n_0_[4] ));
  FDCE \PSC_reg[5] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\PSC_reg_n_0_[5] ));
  FDCE \PSC_reg[6] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\PSC_reg_n_0_[6] ));
  FDCE \PSC_reg[7] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\PSC_reg_n_0_[7] ));
  FDCE \PSC_reg[8] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\PSC_reg_n_0_[8] ));
  FDCE \PSC_reg[9] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\PSC_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \RCR[15]_i_1__0 
       (.I0(\io_apb_PADDR[2]_1 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[3]),
        .I4(ctrl_doWrite__0),
        .O(RCR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RCR[15]_i_2 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[2]_1 ));
  FDCE \RCR_reg[0] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\RCR_reg_n_0_[0] ));
  FDCE \RCR_reg[10] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\RCR_reg_n_0_[10] ));
  FDCE \RCR_reg[11] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\RCR_reg_n_0_[11] ));
  FDCE \RCR_reg[12] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\RCR_reg_n_0_[12] ));
  FDCE \RCR_reg[13] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\RCR_reg_n_0_[13] ));
  FDCE \RCR_reg[14] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\RCR_reg_n_0_[14] ));
  FDCE \RCR_reg[15] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\RCR_reg_n_0_[15] ));
  FDCE \RCR_reg[1] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\RCR_reg_n_0_[1] ));
  FDCE \RCR_reg[2] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\RCR_reg_n_0_[2] ));
  FDCE \RCR_reg[3] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\RCR_reg_n_0_[3] ));
  FDCE \RCR_reg[4] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\RCR_reg_n_0_[4] ));
  FDCE \RCR_reg[5] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\RCR_reg_n_0_[5] ));
  FDCE \RCR_reg[6] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\RCR_reg_n_0_[6] ));
  FDCE \RCR_reg[7] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\RCR_reg_n_0_[7] ));
  FDCE \RCR_reg[8] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\RCR_reg_n_0_[8] ));
  FDCE \RCR_reg[9] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\RCR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \SMCR[15]_i_1__0 
       (.I0(io_apb_PADDR_1_sn_1),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[2]),
        .O(SMCR));
  FDCE \SMCR_reg[0] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\SMCR_reg_n_0_[0] ));
  FDCE \SMCR_reg[10] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\SMCR_reg_n_0_[10] ));
  FDCE \SMCR_reg[11] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\SMCR_reg_n_0_[11] ));
  FDCE \SMCR_reg[12] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\SMCR_reg_n_0_[12] ));
  FDCE \SMCR_reg[13] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\SMCR_reg_n_0_[13] ));
  FDCE \SMCR_reg[14] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\SMCR_reg_n_0_[14] ));
  FDCE \SMCR_reg[15] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\SMCR_reg_n_0_[15] ));
  FDCE \SMCR_reg[1] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\SMCR_reg_n_0_[1] ));
  FDCE \SMCR_reg[2] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\SMCR_reg_n_0_[2] ));
  FDCE \SMCR_reg[3] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\SMCR_reg_n_0_[3] ));
  FDCE \SMCR_reg[4] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\SMCR_reg_n_0_[4] ));
  FDCE \SMCR_reg[5] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\SMCR_reg_n_0_[5] ));
  FDCE \SMCR_reg[6] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\SMCR_reg_n_0_[6] ));
  FDCE \SMCR_reg[7] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\SMCR_reg_n_0_[7] ));
  FDCE \SMCR_reg[8] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\SMCR_reg_n_0_[8] ));
  FDCE \SMCR_reg[9] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\SMCR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hCAFACCFFCA0ACC00)) 
    \SR[0]_i_1 
       (.I0(io_apb_PWDATA[0]),
        .I1(SR__0),
        .I2(\SR_reg[0]_0 ),
        .I3(\SR[0]_i_4_n_0 ),
        .I4(ctrl_doWrite__0),
        .I5(p_15_in_0),
        .O(\SR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SR[0]_i_2 
       (.I0(when_apb3tim_l99__14),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(when_apb3tim_l93),
        .O(SR__0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \SR[0]_i_4 
       (.I0(when_apb3tim_l87),
        .I1(when_apb3tim_l99__14),
        .I2(\CR1_reg_n_0_[4] ),
        .I3(when_apb3tim_l93),
        .I4(when_apb3tim_l89),
        .O(\SR[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \SR[15]_i_1__0 
       (.I0(\io_apb_PADDR[1]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .O(\SR[15]_i_1__0_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[0]_i_1_n_0 ),
        .Q(p_15_in_0));
  FDCE \SR_reg[10] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\SR_reg_n_0_[10] ));
  FDCE \SR_reg[11] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\SR_reg_n_0_[11] ));
  FDCE \SR_reg[12] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\SR_reg_n_0_[12] ));
  FDCE \SR_reg[13] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\SR_reg_n_0_[13] ));
  FDCE \SR_reg[14] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\SR_reg_n_0_[14] ));
  FDCE \SR_reg[15] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\SR_reg_n_0_[15] ));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\SR_reg_n_0_[1] ));
  FDCE \SR_reg[2] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\SR_reg_n_0_[2] ));
  FDCE \SR_reg[3] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\SR_reg_n_0_[3] ));
  FDCE \SR_reg[4] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\SR_reg_n_0_[4] ));
  FDCE \SR_reg[5] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\SR_reg_n_0_[5] ));
  FDCE \SR_reg[6] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\SR_reg_n_0_[6] ));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\SR_reg_n_0_[7] ));
  FDCE \SR_reg[8] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\SR_reg_n_0_[8] ));
  FDCE \SR_reg[9] 
       (.C(clk),
        .CE(\SR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\SR_reg_n_0_[9] ));
  CARRY4 _zz_io_ch1_carry
       (.CI(1'b0),
        .CO({_zz_io_ch1_carry_n_0,_zz_io_ch1_carry_n_1,_zz_io_ch1_carry_n_2,_zz_io_ch1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch1_carry_i_1_n_0,_zz_io_ch1_carry_i_2_n_0,_zz_io_ch1_carry_i_3_n_0,_zz_io_ch1_carry_i_4_n_0}),
        .O(NLW__zz_io_ch1_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch1_carry_i_5_n_0,_zz_io_ch1_carry_i_6_n_0,_zz_io_ch1_carry_i_7_n_0,_zz_io_ch1_carry_i_8_n_0}));
  CARRY4 _zz_io_ch1_carry__0
       (.CI(_zz_io_ch1_carry_n_0),
        .CO({_zz_io_ch1,_zz_io_ch1_carry__0_n_1,_zz_io_ch1_carry__0_n_2,_zz_io_ch1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch1_carry__0_i_1_n_0,_zz_io_ch1_carry__0_i_2_n_0,_zz_io_ch1_carry__0_i_3_n_0,_zz_io_ch1_carry__0_i_4_n_0}),
        .O(NLW__zz_io_ch1_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch1_carry__0_i_5_n_0,_zz_io_ch1_carry__0_i_6_n_0,_zz_io_ch1_carry__0_i_7_n_0,_zz_io_ch1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_1
       (.I0(\CCR_0_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_0_reg_n_0_[15] ),
        .O(_zz_io_ch1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_2
       (.I0(\CCR_0_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_0_reg_n_0_[13] ),
        .O(_zz_io_ch1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_3
       (.I0(\CCR_0_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_0_reg_n_0_[11] ),
        .O(_zz_io_ch1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_4
       (.I0(\CCR_0_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_0_reg_n_0_[9] ),
        .O(_zz_io_ch1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_5
       (.I0(\CCR_0_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_0_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_6
       (.I0(\CCR_0_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_0_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_7
       (.I0(\CCR_0_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_0_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_8
       (.I0(\CCR_0_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_0_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch1_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_1
       (.I0(\CCR_0_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_0_reg_n_0_[7] ),
        .O(_zz_io_ch1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_2
       (.I0(\CCR_0_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_0_reg_n_0_[5] ),
        .O(_zz_io_ch1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_3
       (.I0(\CCR_0_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_0_reg_n_0_[3] ),
        .O(_zz_io_ch1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_4
       (.I0(\CCR_0_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_0_reg_n_0_[1] ),
        .O(_zz_io_ch1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_5
       (.I0(\CCR_0_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_0_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_6
       (.I0(\CCR_0_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_0_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_7
       (.I0(\CCR_0_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_0_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_8
       (.I0(\CCR_0_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_0_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch1_carry_i_8_n_0));
  CARRY4 _zz_io_ch_11_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_11_carry_n_0,_zz_io_ch_11_carry_n_1,_zz_io_ch_11_carry_n_2,_zz_io_ch_11_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_11_carry_i_1_n_0,_zz_io_ch_11_carry_i_2_n_0,_zz_io_ch_11_carry_i_3_n_0,_zz_io_ch_11_carry_i_4_n_0}),
        .O(NLW__zz_io_ch_11_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_11_carry_i_5_n_0,_zz_io_ch_11_carry_i_6_n_0,_zz_io_ch_11_carry_i_7_n_0,_zz_io_ch_11_carry_i_8_n_0}));
  CARRY4 _zz_io_ch_11_carry__0
       (.CI(_zz_io_ch_11_carry_n_0),
        .CO({_zz_io_ch_11,_zz_io_ch_11_carry__0_n_1,_zz_io_ch_11_carry__0_n_2,_zz_io_ch_11_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_11_carry__0_i_1_n_0,_zz_io_ch_11_carry__0_i_2_n_0,_zz_io_ch_11_carry__0_i_3_n_0,_zz_io_ch_11_carry__0_i_4_n_0}),
        .O(NLW__zz_io_ch_11_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_11_carry__0_i_5_n_0,_zz_io_ch_11_carry__0_i_6_n_0,_zz_io_ch_11_carry__0_i_7_n_0,_zz_io_ch_11_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_1
       (.I0(\CCR_1_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_1_reg_n_0_[15] ),
        .O(_zz_io_ch_11_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_2
       (.I0(\CCR_1_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_1_reg_n_0_[13] ),
        .O(_zz_io_ch_11_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_3
       (.I0(\CCR_1_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_1_reg_n_0_[11] ),
        .O(_zz_io_ch_11_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_4
       (.I0(\CCR_1_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_1_reg_n_0_[9] ),
        .O(_zz_io_ch_11_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_5
       (.I0(\CCR_1_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_1_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_11_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_6
       (.I0(\CCR_1_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_1_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_11_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_7
       (.I0(\CCR_1_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_1_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_11_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_8
       (.I0(\CCR_1_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_1_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_11_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_1
       (.I0(\CCR_1_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_1_reg_n_0_[7] ),
        .O(_zz_io_ch_11_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_2
       (.I0(\CCR_1_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_1_reg_n_0_[5] ),
        .O(_zz_io_ch_11_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_3
       (.I0(\CCR_1_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_1_reg_n_0_[3] ),
        .O(_zz_io_ch_11_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_4
       (.I0(\CCR_1_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_1_reg_n_0_[1] ),
        .O(_zz_io_ch_11_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_5
       (.I0(\CCR_1_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_1_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_11_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_6
       (.I0(\CCR_1_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_1_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_11_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_7
       (.I0(\CCR_1_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_1_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_11_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_8
       (.I0(\CCR_1_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_1_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_11_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_1_i_1
       (.I0(_zz_io_ch_11),
        .I1(p_11_in[1]),
        .O(_zz_io_ch_10));
  FDCE _zz_io_ch_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_10),
        .Q(io_ch[1]));
  CARRY4 _zz_io_ch_21_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_21_carry_n_0,_zz_io_ch_21_carry_n_1,_zz_io_ch_21_carry_n_2,_zz_io_ch_21_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_21_carry_i_1_n_0,_zz_io_ch_21_carry_i_2_n_0,_zz_io_ch_21_carry_i_3_n_0,_zz_io_ch_21_carry_i_4_n_0}),
        .O(NLW__zz_io_ch_21_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_21_carry_i_5_n_0,_zz_io_ch_21_carry_i_6_n_0,_zz_io_ch_21_carry_i_7_n_0,_zz_io_ch_21_carry_i_8_n_0}));
  CARRY4 _zz_io_ch_21_carry__0
       (.CI(_zz_io_ch_21_carry_n_0),
        .CO({_zz_io_ch_21,_zz_io_ch_21_carry__0_n_1,_zz_io_ch_21_carry__0_n_2,_zz_io_ch_21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_21_carry__0_i_1_n_0,_zz_io_ch_21_carry__0_i_2_n_0,_zz_io_ch_21_carry__0_i_3_n_0,_zz_io_ch_21_carry__0_i_4_n_0}),
        .O(NLW__zz_io_ch_21_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_21_carry__0_i_5_n_0,_zz_io_ch_21_carry__0_i_6_n_0,_zz_io_ch_21_carry__0_i_7_n_0,_zz_io_ch_21_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_1
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_2_reg_n_0_[15] ),
        .O(_zz_io_ch_21_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_2
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_2_reg_n_0_[13] ),
        .O(_zz_io_ch_21_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_3
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_2_reg_n_0_[11] ),
        .O(_zz_io_ch_21_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_4
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_2_reg_n_0_[9] ),
        .O(_zz_io_ch_21_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_5
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_2_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_21_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_6
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_2_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_21_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_7
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_2_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_21_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_8
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_2_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_21_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_1
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_2_reg_n_0_[7] ),
        .O(_zz_io_ch_21_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_2
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_2_reg_n_0_[5] ),
        .O(_zz_io_ch_21_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_3
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_2_reg_n_0_[3] ),
        .O(_zz_io_ch_21_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_4
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_2_reg_n_0_[1] ),
        .O(_zz_io_ch_21_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_5
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_2_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_21_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_6
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_2_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_21_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_7
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_2_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_21_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_8
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_2_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_21_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_2_i_1
       (.I0(_zz_io_ch_21),
        .I1(p_11_in[2]),
        .O(_zz_io_ch_20));
  FDCE _zz_io_ch_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_20),
        .Q(io_ch[2]));
  CARRY4 _zz_io_ch_31_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_31_carry_n_0,_zz_io_ch_31_carry_n_1,_zz_io_ch_31_carry_n_2,_zz_io_ch_31_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_31_carry_i_1_n_0,_zz_io_ch_31_carry_i_2_n_0,_zz_io_ch_31_carry_i_3_n_0,_zz_io_ch_31_carry_i_4_n_0}),
        .O(NLW__zz_io_ch_31_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_31_carry_i_5_n_0,_zz_io_ch_31_carry_i_6_n_0,_zz_io_ch_31_carry_i_7_n_0,_zz_io_ch_31_carry_i_8_n_0}));
  CARRY4 _zz_io_ch_31_carry__0
       (.CI(_zz_io_ch_31_carry_n_0),
        .CO({_zz_io_ch_31,_zz_io_ch_31_carry__0_n_1,_zz_io_ch_31_carry__0_n_2,_zz_io_ch_31_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_31_carry__0_i_1_n_0,_zz_io_ch_31_carry__0_i_2_n_0,_zz_io_ch_31_carry__0_i_3_n_0,_zz_io_ch_31_carry__0_i_4_n_0}),
        .O(NLW__zz_io_ch_31_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_31_carry__0_i_5_n_0,_zz_io_ch_31_carry__0_i_6_n_0,_zz_io_ch_31_carry__0_i_7_n_0,_zz_io_ch_31_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_1
       (.I0(\CCR_3_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_3_reg_n_0_[15] ),
        .O(_zz_io_ch_31_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_2
       (.I0(\CCR_3_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_3_reg_n_0_[13] ),
        .O(_zz_io_ch_31_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_3
       (.I0(\CCR_3_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_3_reg_n_0_[11] ),
        .O(_zz_io_ch_31_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_4
       (.I0(\CCR_3_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_3_reg_n_0_[9] ),
        .O(_zz_io_ch_31_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_5
       (.I0(\CCR_3_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_3_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_31_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_6
       (.I0(\CCR_3_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_3_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_31_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_7
       (.I0(\CCR_3_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_3_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_31_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_8
       (.I0(\CCR_3_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_3_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_31_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_1
       (.I0(\CCR_3_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_3_reg_n_0_[7] ),
        .O(_zz_io_ch_31_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_2
       (.I0(\CCR_3_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_3_reg_n_0_[5] ),
        .O(_zz_io_ch_31_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_3
       (.I0(\CCR_3_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_3_reg_n_0_[3] ),
        .O(_zz_io_ch_31_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_4
       (.I0(\CCR_3_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_3_reg_n_0_[1] ),
        .O(_zz_io_ch_31_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_5
       (.I0(\CCR_3_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_3_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_31_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_6
       (.I0(\CCR_3_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_3_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_31_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_7
       (.I0(\CCR_3_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_3_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_31_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_8
       (.I0(\CCR_3_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_3_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_31_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_3_i_1
       (.I0(_zz_io_ch_31),
        .I1(p_11_in[3]),
        .O(_zz_io_ch_30));
  FDCE _zz_io_ch_3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_30),
        .Q(io_ch[3]));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_i_1
       (.I0(_zz_io_ch1),
        .I1(p_11_in[0]),
        .O(_zz_io_ch0));
  FDCE _zz_io_ch_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch0),
        .Q(io_ch[0]));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[0]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[0]_INST_0_i_34_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_33 
       (.I0(\DMAR_reg_n_0_[0] ),
        .I1(\DCR_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_33_n_0 ));
  MUXF8 \io_apb_PRDATA[0]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_34_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[0]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[0]_INST_0_i_46 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_55_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_56_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_46_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_53 
       (.I0(p_16_in),
        .I1(\SMCR_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(when_apb3tim_l87),
        .O(\io_apb_PRDATA[0]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_54 
       (.I0(\CCMR2_reg_n_0_[0] ),
        .I1(\CCMR1_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[0]),
        .I4(io_apb_PADDR[2]),
        .I5(p_15_in_0),
        .O(\io_apb_PRDATA[0]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_55 
       (.I0(\ARR_reg_n_0_[0] ),
        .I1(\PSC_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[0]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_56 
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(\CCR_1_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[10]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[10]_INST_0_i_28_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[10]_INST_0_i_29_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_28 
       (.I0(\DMAR_reg_n_0_[10] ),
        .I1(\DCR_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_28_n_0 ));
  MUXF8 \io_apb_PRDATA[10]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_46_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_47_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_29_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_46 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_46_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_47 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_55_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_56_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_47_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_53 
       (.I0(\DIER_reg_n_0_[10] ),
        .I1(\SMCR_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_54 
       (.I0(\CCMR2_reg_n_0_[10] ),
        .I1(\CCMR1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_55 
       (.I0(\ARR_reg_n_0_[10] ),
        .I1(\PSC_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[10]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_56 
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(\CCR_1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[11]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[11]_INST_0_i_27_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[11]_INST_0_i_28_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(io_apb_PADDR_4_sn_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_27 
       (.I0(\DMAR_reg_n_0_[11] ),
        .I1(\DCR_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_27_n_0 ));
  MUXF8 \io_apb_PRDATA[11]_INST_0_i_28 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_28_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_50_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_51_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_52_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_53_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_50 
       (.I0(\DIER_reg_n_0_[11] ),
        .I1(\SMCR_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_51 
       (.I0(\CCMR2_reg_n_0_[11] ),
        .I1(\CCMR1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_52 
       (.I0(\ARR_reg_n_0_[11] ),
        .I1(\PSC_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[11]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_53 
       (.I0(\CCR_2_reg_n_0_[11] ),
        .I1(\CCR_1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[12]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_39_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_40_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[12]_INST_0_i_41_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PADDR[5]_3 ));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_47_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_48_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_39_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_40_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_41 
       (.I0(\DMAR_reg_n_0_[12] ),
        .I1(\DCR_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_47 
       (.I0(\DIER_reg_n_0_[12] ),
        .I1(\SMCR_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_48 
       (.I0(\CCMR2_reg_n_0_[12] ),
        .I1(\CCMR1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_49 
       (.I0(\ARR_reg_n_0_[12] ),
        .I1(\PSC_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[12]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_50 
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(\CCR_1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[13]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_39_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_40_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[13]_INST_0_i_41_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PADDR[5]_2 ));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_47_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_48_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_39_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_40_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_41 
       (.I0(\DMAR_reg_n_0_[13] ),
        .I1(\DCR_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_47 
       (.I0(\DIER_reg_n_0_[13] ),
        .I1(\SMCR_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_48 
       (.I0(\CCMR2_reg_n_0_[13] ),
        .I1(\CCMR1_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_49 
       (.I0(\ARR_reg_n_0_[13] ),
        .I1(\PSC_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[13]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_50 
       (.I0(\CCR_2_reg_n_0_[13] ),
        .I1(\CCR_1_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[14]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_39_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_40_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[14]_INST_0_i_41_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PADDR[5]_1 ));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_47_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_48_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_39_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_40_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_41 
       (.I0(\DMAR_reg_n_0_[14] ),
        .I1(\DCR_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_47 
       (.I0(\DIER_reg_n_0_[14] ),
        .I1(\SMCR_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_48 
       (.I0(\CCMR2_reg_n_0_[14] ),
        .I1(\CCMR1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_49 
       (.I0(\ARR_reg_n_0_[14] ),
        .I1(\PSC_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[14]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_50 
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(\CCR_1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[15]_INST_0_i_30 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_52_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_53_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PADDR[5]_0 ));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_51 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_61_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_62_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_51_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_52 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_63_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_64_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_52_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_53 
       (.I0(\DMAR_reg_n_0_[15] ),
        .I1(\DCR_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_61 
       (.I0(\DIER_reg_n_0_[15] ),
        .I1(\SMCR_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_62 
       (.I0(\CCMR2_reg_n_0_[15] ),
        .I1(\CCMR1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_63 
       (.I0(\ARR_reg_n_0_[15] ),
        .I1(\PSC_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[15]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_64 
       (.I0(\CCR_2_reg_n_0_[15] ),
        .I1(\CCR_1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[1]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[1]_INST_0_i_34_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[1]_INST_0_i_35_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_34 
       (.I0(\DMAR_reg_n_0_[1] ),
        .I1(\DCR_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_34_n_0 ));
  MUXF8 \io_apb_PRDATA[1]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_46_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_47_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_35_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[1]_INST_0_i_46 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_46_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[1]_INST_0_i_47 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_55_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_56_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_47_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_53 
       (.I0(\DIER_reg_n_0_[1] ),
        .I1(\SMCR_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_54 
       (.I0(\CCMR2_reg_n_0_[1] ),
        .I1(\CCMR1_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[1]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_55 
       (.I0(\ARR_reg_n_0_[1] ),
        .I1(\PSC_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[1]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_56 
       (.I0(\CCR_2_reg_n_0_[1] ),
        .I1(\CCR_1_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[2]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[2]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[2]_INST_0_i_34_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_33 
       (.I0(\DMAR_reg_n_0_[2] ),
        .I1(\DCR_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_33_n_0 ));
  MUXF8 \io_apb_PRDATA[2]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_44_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_45_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_34_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[2]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_52_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_53_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[2]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_54_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_55_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_52 
       (.I0(\DIER_reg_n_0_[2] ),
        .I1(\SMCR_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_53 
       (.I0(\CCMR2_reg_n_0_[2] ),
        .I1(\CCMR1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[2]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_54 
       (.I0(\ARR_reg_n_0_[2] ),
        .I1(\PSC_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[2]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_55 
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(\CCR_1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[3]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[3]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[3]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[3] ),
        .I1(\DCR_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[3]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[3]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_50_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_51_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[3]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_52_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_53_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_50 
       (.I0(\DIER_reg_n_0_[3] ),
        .I1(\SMCR_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_51 
       (.I0(\CCMR2_reg_n_0_[3] ),
        .I1(\CCMR1_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[3]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_52 
       (.I0(\ARR_reg_n_0_[3] ),
        .I1(\PSC_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[3]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_53 
       (.I0(\CCR_2_reg_n_0_[3] ),
        .I1(\CCR_1_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[4]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[4]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[4]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[4] ),
        .I1(\DCR_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[4]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[4]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[4]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_51 
       (.I0(\DIER_reg_n_0_[4] ),
        .I1(\SMCR_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_52 
       (.I0(\CCMR2_reg_n_0_[4] ),
        .I1(\CCMR1_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[4]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_53 
       (.I0(\ARR_reg_n_0_[4] ),
        .I1(\PSC_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[4]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_54 
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(\CCR_1_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[5]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[5]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[5]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[5] ),
        .I1(\DCR_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[5]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[5]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_50_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_51_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[5]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_52_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_53_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_50 
       (.I0(\DIER_reg_n_0_[5] ),
        .I1(\SMCR_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_51 
       (.I0(\CCMR2_reg_n_0_[5] ),
        .I1(\CCMR1_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[5]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_52 
       (.I0(\ARR_reg_n_0_[5] ),
        .I1(\PSC_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[5]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_53 
       (.I0(\CCR_2_reg_n_0_[5] ),
        .I1(\CCR_1_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[6]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[6]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[6]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[6] ),
        .I1(\DCR_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[6]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_44_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_45_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[6]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_52_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_53_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[6]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_54_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_55_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_52 
       (.I0(\DIER_reg_n_0_[6] ),
        .I1(\SMCR_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_53 
       (.I0(\CCMR2_reg_n_0_[6] ),
        .I1(\CCMR1_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[6]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_54 
       (.I0(\ARR_reg_n_0_[6] ),
        .I1(\PSC_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[6]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_55 
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(\CCR_1_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[7]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[7]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[7]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[7] ),
        .I1(\DCR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[7]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[7]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[7]_INST_0_i_46 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_55_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_56_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_46_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_53 
       (.I0(\DIER_reg_n_0_[7] ),
        .I1(\SMCR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_54 
       (.I0(\CCMR2_reg_n_0_[7] ),
        .I1(\CCMR1_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_55 
       (.I0(\ARR_reg_n_0_[7] ),
        .I1(\PSC_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[7]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_56 
       (.I0(\CCR_2_reg_n_0_[7] ),
        .I1(\CCR_1_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[8]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_35_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_36_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_35 
       (.I0(\DMAR_reg_n_0_[8] ),
        .I1(\DCR_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_35_n_0 ));
  MUXF8 \io_apb_PRDATA[8]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_53_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_54_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_36_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[8]_INST_0_i_53 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_60_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_61_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_53_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[8]_INST_0_i_54 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_62_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_63_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_54_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_60 
       (.I0(\DIER_reg_n_0_[8] ),
        .I1(\SMCR_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_61 
       (.I0(\CCMR2_reg_n_0_[8] ),
        .I1(\CCMR1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_62 
       (.I0(\ARR_reg_n_0_[8] ),
        .I1(\PSC_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[8]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_63 
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(\CCR_1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[9]_INST_0_i_13 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[9]_INST_0_i_26_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[9]_INST_0_i_27_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_26 
       (.I0(\DMAR_reg_n_0_[9] ),
        .I1(\DCR_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_26_n_0 ));
  MUXF8 \io_apb_PRDATA[9]_INST_0_i_27 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_42_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_43_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_27_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_49 
       (.I0(\DIER_reg_n_0_[9] ),
        .I1(\SMCR_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_50 
       (.I0(\CCMR2_reg_n_0_[9] ),
        .I1(\CCMR1_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_51 
       (.I0(\ARR_reg_n_0_[9] ),
        .I1(\PSC_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[9]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_52 
       (.I0(\CCR_2_reg_n_0_[9] ),
        .I1(\CCR_1_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[1]_INST_0 
       (.I0(p_16_in),
        .I1(p_15_in_0),
        .I2(Q),
        .I3(p_15_in),
        .O(io_interrupt));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_2 
       (.I0(prescaler_reg[0]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_3 
       (.I0(prescaler_reg[3]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_4 
       (.I0(prescaler_reg[2]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_5 
       (.I0(prescaler_reg[1]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prescaler[0]_i_6 
       (.I0(prescaler_reg[0]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_2 
       (.I0(prescaler_reg[15]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_3 
       (.I0(prescaler_reg[14]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_4 
       (.I0(prescaler_reg[13]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_5 
       (.I0(prescaler_reg[12]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_2 
       (.I0(prescaler_reg[7]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_3 
       (.I0(prescaler_reg[6]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_4 
       (.I0(prescaler_reg[5]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_5 
       (.I0(prescaler_reg[4]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_2 
       (.I0(prescaler_reg[11]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_3 
       (.I0(prescaler_reg[10]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_4 
       (.I0(prescaler_reg[9]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_5 
       (.I0(prescaler_reg[8]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_5_n_0 ));
  FDCE \prescaler_reg[0] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1_n_7 ),
        .Q(prescaler_reg[0]));
  CARRY4 \prescaler_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\prescaler_reg[0]_i_1_n_0 ,\prescaler_reg[0]_i_1_n_1 ,\prescaler_reg[0]_i_1_n_2 ,\prescaler_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\prescaler[0]_i_2_n_0 }),
        .O({\prescaler_reg[0]_i_1_n_4 ,\prescaler_reg[0]_i_1_n_5 ,\prescaler_reg[0]_i_1_n_6 ,\prescaler_reg[0]_i_1_n_7 }),
        .S({\prescaler[0]_i_3_n_0 ,\prescaler[0]_i_4_n_0 ,\prescaler[0]_i_5_n_0 ,\prescaler[0]_i_6_n_0 }));
  FDCE \prescaler_reg[10] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1_n_5 ),
        .Q(prescaler_reg[10]));
  FDCE \prescaler_reg[11] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1_n_4 ),
        .Q(prescaler_reg[11]));
  FDCE \prescaler_reg[12] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1_n_7 ),
        .Q(prescaler_reg[12]));
  CARRY4 \prescaler_reg[12]_i_1 
       (.CI(\prescaler_reg[8]_i_1_n_0 ),
        .CO({\NLW_prescaler_reg[12]_i_1_CO_UNCONNECTED [3],\prescaler_reg[12]_i_1_n_1 ,\prescaler_reg[12]_i_1_n_2 ,\prescaler_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[12]_i_1_n_4 ,\prescaler_reg[12]_i_1_n_5 ,\prescaler_reg[12]_i_1_n_6 ,\prescaler_reg[12]_i_1_n_7 }),
        .S({\prescaler[12]_i_2_n_0 ,\prescaler[12]_i_3_n_0 ,\prescaler[12]_i_4_n_0 ,\prescaler[12]_i_5_n_0 }));
  FDCE \prescaler_reg[13] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1_n_6 ),
        .Q(prescaler_reg[13]));
  FDCE \prescaler_reg[14] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1_n_5 ),
        .Q(prescaler_reg[14]));
  FDCE \prescaler_reg[15] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1_n_4 ),
        .Q(prescaler_reg[15]));
  FDCE \prescaler_reg[1] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1_n_6 ),
        .Q(prescaler_reg[1]));
  FDCE \prescaler_reg[2] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1_n_5 ),
        .Q(prescaler_reg[2]));
  FDCE \prescaler_reg[3] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1_n_4 ),
        .Q(prescaler_reg[3]));
  FDCE \prescaler_reg[4] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1_n_7 ),
        .Q(prescaler_reg[4]));
  CARRY4 \prescaler_reg[4]_i_1 
       (.CI(\prescaler_reg[0]_i_1_n_0 ),
        .CO({\prescaler_reg[4]_i_1_n_0 ,\prescaler_reg[4]_i_1_n_1 ,\prescaler_reg[4]_i_1_n_2 ,\prescaler_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[4]_i_1_n_4 ,\prescaler_reg[4]_i_1_n_5 ,\prescaler_reg[4]_i_1_n_6 ,\prescaler_reg[4]_i_1_n_7 }),
        .S({\prescaler[4]_i_2_n_0 ,\prescaler[4]_i_3_n_0 ,\prescaler[4]_i_4_n_0 ,\prescaler[4]_i_5_n_0 }));
  FDCE \prescaler_reg[5] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1_n_6 ),
        .Q(prescaler_reg[5]));
  FDCE \prescaler_reg[6] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1_n_5 ),
        .Q(prescaler_reg[6]));
  FDCE \prescaler_reg[7] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1_n_4 ),
        .Q(prescaler_reg[7]));
  FDCE \prescaler_reg[8] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1_n_7 ),
        .Q(prescaler_reg[8]));
  CARRY4 \prescaler_reg[8]_i_1 
       (.CI(\prescaler_reg[4]_i_1_n_0 ),
        .CO({\prescaler_reg[8]_i_1_n_0 ,\prescaler_reg[8]_i_1_n_1 ,\prescaler_reg[8]_i_1_n_2 ,\prescaler_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[8]_i_1_n_4 ,\prescaler_reg[8]_i_1_n_5 ,\prescaler_reg[8]_i_1_n_6 ,\prescaler_reg[8]_i_1_n_7 }),
        .S({\prescaler[8]_i_2_n_0 ,\prescaler[8]_i_3_n_0 ,\prescaler[8]_i_4_n_0 ,\prescaler[8]_i_5_n_0 }));
  FDCE \prescaler_reg[9] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1_n_6 ),
        .Q(prescaler_reg[9]));
  CARRY4 when_apb3tim_l89_carry
       (.CI(1'b0),
        .CO({when_apb3tim_l89_carry_n_0,when_apb3tim_l89_carry_n_1,when_apb3tim_l89_carry_n_2,when_apb3tim_l89_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l89_carry_O_UNCONNECTED[3:0]),
        .S({when_apb3tim_l89_carry_i_1_n_0,when_apb3tim_l89_carry_i_2_n_0,when_apb3tim_l89_carry_i_3_n_0,when_apb3tim_l89_carry_i_4_n_0}));
  CARRY4 when_apb3tim_l89_carry__0
       (.CI(when_apb3tim_l89_carry_n_0),
        .CO({NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED[3:2],when_apb3tim_l89,when_apb3tim_l89_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,when_apb3tim_l89_carry__0_i_1_n_0,when_apb3tim_l89_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    when_apb3tim_l89_carry__0_i_1
       (.I0(\PSC_reg_n_0_[15] ),
        .I1(prescaler_reg[15]),
        .O(when_apb3tim_l89_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry__0_i_2
       (.I0(prescaler_reg[12]),
        .I1(\PSC_reg_n_0_[12] ),
        .I2(\PSC_reg_n_0_[14] ),
        .I3(prescaler_reg[14]),
        .I4(\PSC_reg_n_0_[13] ),
        .I5(prescaler_reg[13]),
        .O(when_apb3tim_l89_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_1
       (.I0(prescaler_reg[9]),
        .I1(\PSC_reg_n_0_[9] ),
        .I2(\PSC_reg_n_0_[11] ),
        .I3(prescaler_reg[11]),
        .I4(\PSC_reg_n_0_[10] ),
        .I5(prescaler_reg[10]),
        .O(when_apb3tim_l89_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_2
       (.I0(prescaler_reg[6]),
        .I1(\PSC_reg_n_0_[6] ),
        .I2(\PSC_reg_n_0_[8] ),
        .I3(prescaler_reg[8]),
        .I4(\PSC_reg_n_0_[7] ),
        .I5(prescaler_reg[7]),
        .O(when_apb3tim_l89_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_3
       (.I0(prescaler_reg[3]),
        .I1(\PSC_reg_n_0_[3] ),
        .I2(\PSC_reg_n_0_[5] ),
        .I3(prescaler_reg[5]),
        .I4(\PSC_reg_n_0_[4] ),
        .I5(prescaler_reg[4]),
        .O(when_apb3tim_l89_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_4
       (.I0(prescaler_reg[0]),
        .I1(\PSC_reg_n_0_[0] ),
        .I2(\PSC_reg_n_0_[2] ),
        .I3(prescaler_reg[2]),
        .I4(\PSC_reg_n_0_[1] ),
        .I5(prescaler_reg[1]),
        .O(when_apb3tim_l89_carry_i_4_n_0));
  CARRY4 when_apb3tim_l93_carry
       (.CI(1'b0),
        .CO({when_apb3tim_l93_carry_n_0,when_apb3tim_l93_carry_n_1,when_apb3tim_l93_carry_n_2,when_apb3tim_l93_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l93_carry_O_UNCONNECTED[3:0]),
        .S({when_apb3tim_l93_carry_i_1_n_0,when_apb3tim_l93_carry_i_2_n_0,when_apb3tim_l93_carry_i_3_n_0,when_apb3tim_l93_carry_i_4_n_0}));
  CARRY4 when_apb3tim_l93_carry__0
       (.CI(when_apb3tim_l93_carry_n_0),
        .CO({NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED[3:2],when_apb3tim_l93,when_apb3tim_l93_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,when_apb3tim_l93_carry__0_i_1_n_0,when_apb3tim_l93_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    when_apb3tim_l93_carry__0_i_1
       (.I0(\ARR_reg_n_0_[15] ),
        .I1(CNT__0[15]),
        .O(when_apb3tim_l93_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry__0_i_2
       (.I0(CNT__0[12]),
        .I1(\ARR_reg_n_0_[12] ),
        .I2(\ARR_reg_n_0_[14] ),
        .I3(CNT__0[14]),
        .I4(\ARR_reg_n_0_[13] ),
        .I5(CNT__0[13]),
        .O(when_apb3tim_l93_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_1
       (.I0(CNT__0[9]),
        .I1(\ARR_reg_n_0_[9] ),
        .I2(\ARR_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .I4(\ARR_reg_n_0_[10] ),
        .I5(CNT__0[10]),
        .O(when_apb3tim_l93_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_2
       (.I0(CNT__0[6]),
        .I1(\ARR_reg_n_0_[6] ),
        .I2(\ARR_reg_n_0_[8] ),
        .I3(CNT__0[8]),
        .I4(\ARR_reg_n_0_[7] ),
        .I5(CNT__0[7]),
        .O(when_apb3tim_l93_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_3
       (.I0(CNT__0[3]),
        .I1(\ARR_reg_n_0_[3] ),
        .I2(\ARR_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .I4(\ARR_reg_n_0_[4] ),
        .I5(CNT__0[4]),
        .O(when_apb3tim_l93_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_4
       (.I0(CNT__0[0]),
        .I1(\ARR_reg_n_0_[0] ),
        .I2(\ARR_reg_n_0_[2] ),
        .I3(CNT__0[2]),
        .I4(\ARR_reg_n_0_[1] ),
        .I5(CNT__0[1]),
        .O(when_apb3tim_l93_carry_i_4_n_0));
endmodule

module sys_Apb3Periph_0_0_Apb3TimArray
   (io_apb_PADDR_2_sp_1,
    io_interrupt,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \selIndex_reg[0]_6 ,
    \selIndex_reg[0]_7 ,
    \selIndex_reg[0]_8 ,
    \selIndex_reg[0]_9 ,
    \selIndex_reg[0]_10 ,
    io_ch,
    timCtrl_io_apb_PRDATA,
    io_apb_PADDR,
    io_apb_PSEL,
    wdgCtrl_io_apb_PRDATA,
    Q,
    io_apb_PWDATA,
    clk,
    reset,
    \CCR_3_reg[0] ,
    \CCR_2_reg[0] ,
    io_apb_PENABLE,
    io_apb_PWRITE);
  output io_apb_PADDR_2_sp_1;
  output [0:0]io_interrupt;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \selIndex_reg[0]_6 ;
  output \selIndex_reg[0]_7 ;
  output \selIndex_reg[0]_8 ;
  output \selIndex_reg[0]_9 ;
  output \selIndex_reg[0]_10 ;
  output [7:0]io_ch;
  output [3:0]timCtrl_io_apb_PRDATA;
  input [11:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input [11:0]wdgCtrl_io_apb_PRDATA;
  input [0:0]Q;
  input [15:0]io_apb_PWDATA;
  input clk;
  input reset;
  input \CCR_3_reg[0] ;
  input \CCR_2_reg[0] ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;

  wire \CCR_2_reg[0] ;
  wire \CCR_3_reg[0] ;
  wire [0:0]Q;
  wire TIM_0_n_10;
  wire TIM_0_n_11;
  wire TIM_0_n_12;
  wire TIM_0_n_13;
  wire TIM_0_n_14;
  wire TIM_0_n_15;
  wire TIM_0_n_16;
  wire TIM_0_n_17;
  wire TIM_0_n_18;
  wire TIM_0_n_20;
  wire TIM_0_n_21;
  wire TIM_0_n_22;
  wire TIM_0_n_23;
  wire TIM_0_n_24;
  wire TIM_0_n_25;
  wire TIM_0_n_26;
  wire TIM_0_n_27;
  wire TIM_0_n_28;
  wire TIM_0_n_29;
  wire TIM_0_n_30;
  wire TIM_0_n_4;
  wire TIM_0_n_5;
  wire TIM_0_n_6;
  wire TIM_0_n_7;
  wire TIM_0_n_8;
  wire TIM_0_n_9;
  wire TIM_1_n_22;
  wire TIM_1_n_23;
  wire clk;
  wire [11:0]io_apb_PADDR;
  wire io_apb_PADDR_2_sn_1;
  wire io_apb_PENABLE;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [4:4]io_apb_decoder_io_output_PSEL;
  wire [7:0]io_ch;
  wire [0:0]io_interrupt;
  wire [0:0]p_15_in;
  wire [0:0]p_16_in;
  wire reset;
  wire selIndex;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_10 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire \selIndex_reg[0]_6 ;
  wire \selIndex_reg[0]_7 ;
  wire \selIndex_reg[0]_8 ;
  wire \selIndex_reg[0]_9 ;
  wire [3:0]timCtrl_io_apb_PRDATA;
  wire [11:0]wdgCtrl_io_apb_PRDATA;

  assign io_apb_PADDR_2_sp_1 = io_apb_PADDR_2_sn_1;
  sys_Apb3Periph_0_0_Apb3Tim TIM_0
       (.\ARR_reg[0]_0 (TIM_1_n_22),
        .\CCER_reg[0]_0 (io_apb_PADDR_2_sn_1),
        .\CCR_2_reg[0]_0 (\CCR_2_reg[0] ),
        .\CCR_3_reg[0]_0 (\CCR_3_reg[0] ),
        .Q(p_16_in),
        .\SR_reg[0]_0 (TIM_1_n_23),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR[7:0]),
        .\io_apb_PADDR[0]_0 (TIM_0_n_25),
        .\io_apb_PADDR[1]_0 (TIM_0_n_27),
        .\io_apb_PADDR[2]_0 (TIM_0_n_29),
        .\io_apb_PADDR[2]_1 (TIM_0_n_30),
        .\io_apb_PADDR[4]_0 (TIM_0_n_5),
        .\io_apb_PADDR[4]_1 (TIM_0_n_6),
        .\io_apb_PADDR[4]_10 (TIM_0_n_15),
        .\io_apb_PADDR[4]_11 (TIM_0_n_16),
        .\io_apb_PADDR[4]_2 (TIM_0_n_7),
        .\io_apb_PADDR[4]_3 (TIM_0_n_8),
        .\io_apb_PADDR[4]_4 (TIM_0_n_9),
        .\io_apb_PADDR[4]_5 (TIM_0_n_10),
        .\io_apb_PADDR[4]_6 (TIM_0_n_11),
        .\io_apb_PADDR[4]_7 (TIM_0_n_12),
        .\io_apb_PADDR[4]_8 (TIM_0_n_13),
        .\io_apb_PADDR[4]_9 (TIM_0_n_14),
        .\io_apb_PADDR[5]_0 (TIM_0_n_20),
        .\io_apb_PADDR[5]_1 (TIM_0_n_21),
        .\io_apb_PADDR[5]_2 (TIM_0_n_22),
        .\io_apb_PADDR[5]_3 (TIM_0_n_23),
        .io_apb_PADDR_0_sp_1(TIM_0_n_24),
        .io_apb_PADDR_1_sp_1(TIM_0_n_26),
        .io_apb_PADDR_2_sp_1(TIM_0_n_28),
        .io_apb_PADDR_4_sp_1(TIM_0_n_4),
        .io_apb_PADDR_5_sp_1(TIM_0_n_17),
        .io_apb_PADDR_6_sp_1(TIM_0_n_18),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_ch(io_ch[3:0]),
        .io_interrupt(io_interrupt),
        .p_15_in(p_15_in),
        .reset(reset));
  sys_Apb3Periph_0_0_Apb3Tim_7 TIM_1
       (.\CCER_reg[0]_0 (TIM_0_n_18),
        .\CCMR1_reg[0]_0 (TIM_0_n_28),
        .\CCMR2_reg[0]_0 (TIM_0_n_27),
        .\CCR_0_reg[0]_0 (TIM_0_n_16),
        .\CCR_1_reg[0]_0 (TIM_0_n_30),
        .\CCR_2_reg[0]_0 (\CCR_2_reg[0] ),
        .\CCR_3_reg[0]_0 (\CCR_3_reg[0] ),
        .\CR1_reg[0]_0 (TIM_0_n_17),
        .\DCR_reg[0]_0 (TIM_0_n_25),
        .\DIER_reg[0]_0 (p_16_in),
        .\DMAR_reg[0]_0 (TIM_0_n_24),
        .\PSC_reg[0]_0 (TIM_0_n_29),
        .Q(Q),
        .\SMCR_reg[0]_0 (TIM_0_n_26),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_1_sp_1(TIM_1_n_22),
        .io_apb_PADDR_2_sp_1(io_apb_PADDR_2_sn_1),
        .io_apb_PADDR_5_sp_1(TIM_1_n_23),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_2 (TIM_0_n_15),
        .\io_apb_PRDATA[10]_INST_0_i_2 (TIM_0_n_5),
        .\io_apb_PRDATA[11]_INST_0_i_2 (TIM_0_n_4),
        .\io_apb_PRDATA[12]_INST_0_i_5 (TIM_0_n_23),
        .\io_apb_PRDATA[13]_INST_0_i_5 (TIM_0_n_22),
        .\io_apb_PRDATA[14]_INST_0_i_5 (TIM_0_n_21),
        .\io_apb_PRDATA[15]_INST_0_i_8 (TIM_0_n_20),
        .\io_apb_PRDATA[1]_INST_0_i_2 (TIM_0_n_14),
        .\io_apb_PRDATA[2]_INST_0_i_2 (TIM_0_n_13),
        .\io_apb_PRDATA[3]_INST_0_i_2 (TIM_0_n_12),
        .\io_apb_PRDATA[4]_INST_0_i_2 (TIM_0_n_11),
        .\io_apb_PRDATA[5]_INST_0_i_2 (TIM_0_n_10),
        .\io_apb_PRDATA[6]_INST_0_i_2 (TIM_0_n_9),
        .\io_apb_PRDATA[7]_INST_0_i_2 (TIM_0_n_8),
        .\io_apb_PRDATA[8]_INST_0_i_2 (TIM_0_n_7),
        .\io_apb_PRDATA[9]_INST_0_i_2 (TIM_0_n_6),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_ch(io_ch[7:4]),
        .p_15_in(p_15_in),
        .reset(reset),
        .selIndex(selIndex),
        .\selIndex_reg[0] (\selIndex_reg[0] ),
        .\selIndex_reg[0]_0 (\selIndex_reg[0]_0 ),
        .\selIndex_reg[0]_1 (\selIndex_reg[0]_1 ),
        .\selIndex_reg[0]_10 (\selIndex_reg[0]_10 ),
        .\selIndex_reg[0]_2 (\selIndex_reg[0]_2 ),
        .\selIndex_reg[0]_3 (\selIndex_reg[0]_3 ),
        .\selIndex_reg[0]_4 (\selIndex_reg[0]_4 ),
        .\selIndex_reg[0]_5 (\selIndex_reg[0]_5 ),
        .\selIndex_reg[0]_6 (\selIndex_reg[0]_6 ),
        .\selIndex_reg[0]_7 (\selIndex_reg[0]_7 ),
        .\selIndex_reg[0]_8 (\selIndex_reg[0]_8 ),
        .\selIndex_reg[0]_9 (\selIndex_reg[0]_9 ),
        .timCtrl_io_apb_PRDATA(timCtrl_io_apb_PRDATA),
        .wdgCtrl_io_apb_PRDATA(wdgCtrl_io_apb_PRDATA));
  sys_Apb3Periph_0_0_Apb3Router_8 apb3Router_7
       (.clk(clk),
        .io_apb_PADDR(io_apb_PADDR[11:7]),
        .io_apb_PSEL(io_apb_PSEL),
        .selIndex(selIndex));
endmodule

(* ORIG_REF_NAME = "Apb3Tim" *) 
module sys_Apb3Periph_0_0_Apb3Tim_7
   (io_ch,
    io_apb_decoder_io_output_PSEL,
    io_apb_PADDR_2_sp_1,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \selIndex_reg[0]_6 ,
    \selIndex_reg[0]_7 ,
    \selIndex_reg[0]_8 ,
    \selIndex_reg[0]_9 ,
    \selIndex_reg[0]_10 ,
    timCtrl_io_apb_PRDATA,
    io_apb_PADDR_1_sp_1,
    io_apb_PADDR_5_sp_1,
    \DIER_reg[0]_0 ,
    p_15_in,
    clk,
    reset,
    io_apb_PADDR,
    io_apb_PSEL,
    wdgCtrl_io_apb_PRDATA,
    Q,
    \io_apb_PRDATA[11]_INST_0_i_2 ,
    selIndex,
    \io_apb_PRDATA[10]_INST_0_i_2 ,
    \io_apb_PRDATA[9]_INST_0_i_2 ,
    \io_apb_PRDATA[8]_INST_0_i_2 ,
    \io_apb_PRDATA[7]_INST_0_i_2 ,
    \io_apb_PRDATA[6]_INST_0_i_2 ,
    \io_apb_PRDATA[5]_INST_0_i_2 ,
    \io_apb_PRDATA[4]_INST_0_i_2 ,
    \io_apb_PRDATA[3]_INST_0_i_2 ,
    \io_apb_PRDATA[2]_INST_0_i_2 ,
    \io_apb_PRDATA[1]_INST_0_i_2 ,
    \io_apb_PRDATA[0]_INST_0_i_2 ,
    \io_apb_PRDATA[15]_INST_0_i_8 ,
    \io_apb_PRDATA[14]_INST_0_i_5 ,
    \io_apb_PRDATA[13]_INST_0_i_5 ,
    \io_apb_PRDATA[12]_INST_0_i_5 ,
    \DMAR_reg[0]_0 ,
    \CCR_3_reg[0]_0 ,
    \DCR_reg[0]_0 ,
    \CR1_reg[0]_0 ,
    \SMCR_reg[0]_0 ,
    \CCMR2_reg[0]_0 ,
    io_apb_PWDATA,
    \CCMR1_reg[0]_0 ,
    \CCER_reg[0]_0 ,
    \PSC_reg[0]_0 ,
    \CCR_1_reg[0]_0 ,
    \CCR_0_reg[0]_0 ,
    \CCR_2_reg[0]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE);
  output [3:0]io_ch;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output io_apb_PADDR_2_sp_1;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \selIndex_reg[0]_6 ;
  output \selIndex_reg[0]_7 ;
  output \selIndex_reg[0]_8 ;
  output \selIndex_reg[0]_9 ;
  output \selIndex_reg[0]_10 ;
  output [3:0]timCtrl_io_apb_PRDATA;
  output io_apb_PADDR_1_sp_1;
  output io_apb_PADDR_5_sp_1;
  output [0:0]\DIER_reg[0]_0 ;
  output [0:0]p_15_in;
  input clk;
  input reset;
  input [11:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input [11:0]wdgCtrl_io_apb_PRDATA;
  input [0:0]Q;
  input \io_apb_PRDATA[11]_INST_0_i_2 ;
  input selIndex;
  input \io_apb_PRDATA[10]_INST_0_i_2 ;
  input \io_apb_PRDATA[9]_INST_0_i_2 ;
  input \io_apb_PRDATA[8]_INST_0_i_2 ;
  input \io_apb_PRDATA[7]_INST_0_i_2 ;
  input \io_apb_PRDATA[6]_INST_0_i_2 ;
  input \io_apb_PRDATA[5]_INST_0_i_2 ;
  input \io_apb_PRDATA[4]_INST_0_i_2 ;
  input \io_apb_PRDATA[3]_INST_0_i_2 ;
  input \io_apb_PRDATA[2]_INST_0_i_2 ;
  input \io_apb_PRDATA[1]_INST_0_i_2 ;
  input \io_apb_PRDATA[0]_INST_0_i_2 ;
  input \io_apb_PRDATA[15]_INST_0_i_8 ;
  input \io_apb_PRDATA[14]_INST_0_i_5 ;
  input \io_apb_PRDATA[13]_INST_0_i_5 ;
  input \io_apb_PRDATA[12]_INST_0_i_5 ;
  input \DMAR_reg[0]_0 ;
  input \CCR_3_reg[0]_0 ;
  input \DCR_reg[0]_0 ;
  input \CR1_reg[0]_0 ;
  input \SMCR_reg[0]_0 ;
  input \CCMR2_reg[0]_0 ;
  input [15:0]io_apb_PWDATA;
  input \CCMR1_reg[0]_0 ;
  input \CCER_reg[0]_0 ;
  input \PSC_reg[0]_0 ;
  input \CCR_1_reg[0]_0 ;
  input \CCR_0_reg[0]_0 ;
  input \CCR_2_reg[0]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;

  wire ARR;
  wire \ARR_reg_n_0_[0] ;
  wire \ARR_reg_n_0_[10] ;
  wire \ARR_reg_n_0_[11] ;
  wire \ARR_reg_n_0_[12] ;
  wire \ARR_reg_n_0_[13] ;
  wire \ARR_reg_n_0_[14] ;
  wire \ARR_reg_n_0_[15] ;
  wire \ARR_reg_n_0_[1] ;
  wire \ARR_reg_n_0_[2] ;
  wire \ARR_reg_n_0_[3] ;
  wire \ARR_reg_n_0_[4] ;
  wire \ARR_reg_n_0_[5] ;
  wire \ARR_reg_n_0_[6] ;
  wire \ARR_reg_n_0_[7] ;
  wire \ARR_reg_n_0_[8] ;
  wire \ARR_reg_n_0_[9] ;
  wire BDTR;
  wire \BDTR_reg_n_0_[0] ;
  wire \BDTR_reg_n_0_[10] ;
  wire \BDTR_reg_n_0_[11] ;
  wire \BDTR_reg_n_0_[12] ;
  wire \BDTR_reg_n_0_[13] ;
  wire \BDTR_reg_n_0_[14] ;
  wire \BDTR_reg_n_0_[15] ;
  wire \BDTR_reg_n_0_[1] ;
  wire \BDTR_reg_n_0_[2] ;
  wire \BDTR_reg_n_0_[3] ;
  wire \BDTR_reg_n_0_[4] ;
  wire \BDTR_reg_n_0_[5] ;
  wire \BDTR_reg_n_0_[6] ;
  wire \BDTR_reg_n_0_[7] ;
  wire \BDTR_reg_n_0_[8] ;
  wire \BDTR_reg_n_0_[9] ;
  wire CCER;
  wire \CCER_reg[0]_0 ;
  wire \CCER_reg_n_0_[10] ;
  wire \CCER_reg_n_0_[11] ;
  wire \CCER_reg_n_0_[12] ;
  wire \CCER_reg_n_0_[13] ;
  wire \CCER_reg_n_0_[14] ;
  wire \CCER_reg_n_0_[15] ;
  wire \CCER_reg_n_0_[4] ;
  wire \CCER_reg_n_0_[5] ;
  wire \CCER_reg_n_0_[6] ;
  wire \CCER_reg_n_0_[7] ;
  wire \CCER_reg_n_0_[8] ;
  wire \CCER_reg_n_0_[9] ;
  wire CCMR1;
  wire \CCMR1_reg[0]_0 ;
  wire \CCMR1_reg_n_0_[0] ;
  wire \CCMR1_reg_n_0_[10] ;
  wire \CCMR1_reg_n_0_[11] ;
  wire \CCMR1_reg_n_0_[12] ;
  wire \CCMR1_reg_n_0_[13] ;
  wire \CCMR1_reg_n_0_[14] ;
  wire \CCMR1_reg_n_0_[15] ;
  wire \CCMR1_reg_n_0_[1] ;
  wire \CCMR1_reg_n_0_[2] ;
  wire \CCMR1_reg_n_0_[3] ;
  wire \CCMR1_reg_n_0_[4] ;
  wire \CCMR1_reg_n_0_[5] ;
  wire \CCMR1_reg_n_0_[6] ;
  wire \CCMR1_reg_n_0_[7] ;
  wire \CCMR1_reg_n_0_[8] ;
  wire \CCMR1_reg_n_0_[9] ;
  wire CCMR2;
  wire \CCMR2_reg[0]_0 ;
  wire \CCMR2_reg_n_0_[0] ;
  wire \CCMR2_reg_n_0_[10] ;
  wire \CCMR2_reg_n_0_[11] ;
  wire \CCMR2_reg_n_0_[12] ;
  wire \CCMR2_reg_n_0_[13] ;
  wire \CCMR2_reg_n_0_[14] ;
  wire \CCMR2_reg_n_0_[15] ;
  wire \CCMR2_reg_n_0_[1] ;
  wire \CCMR2_reg_n_0_[2] ;
  wire \CCMR2_reg_n_0_[3] ;
  wire \CCMR2_reg_n_0_[4] ;
  wire \CCMR2_reg_n_0_[5] ;
  wire \CCMR2_reg_n_0_[6] ;
  wire \CCMR2_reg_n_0_[7] ;
  wire \CCMR2_reg_n_0_[8] ;
  wire \CCMR2_reg_n_0_[9] ;
  wire CCR_0;
  wire \CCR_0[15]_i_2_n_0 ;
  wire \CCR_0_reg[0]_0 ;
  wire \CCR_0_reg_n_0_[0] ;
  wire \CCR_0_reg_n_0_[10] ;
  wire \CCR_0_reg_n_0_[11] ;
  wire \CCR_0_reg_n_0_[12] ;
  wire \CCR_0_reg_n_0_[13] ;
  wire \CCR_0_reg_n_0_[14] ;
  wire \CCR_0_reg_n_0_[15] ;
  wire \CCR_0_reg_n_0_[1] ;
  wire \CCR_0_reg_n_0_[2] ;
  wire \CCR_0_reg_n_0_[3] ;
  wire \CCR_0_reg_n_0_[4] ;
  wire \CCR_0_reg_n_0_[5] ;
  wire \CCR_0_reg_n_0_[6] ;
  wire \CCR_0_reg_n_0_[7] ;
  wire \CCR_0_reg_n_0_[8] ;
  wire \CCR_0_reg_n_0_[9] ;
  wire CCR_1;
  wire \CCR_1_reg[0]_0 ;
  wire \CCR_1_reg_n_0_[0] ;
  wire \CCR_1_reg_n_0_[10] ;
  wire \CCR_1_reg_n_0_[11] ;
  wire \CCR_1_reg_n_0_[12] ;
  wire \CCR_1_reg_n_0_[13] ;
  wire \CCR_1_reg_n_0_[14] ;
  wire \CCR_1_reg_n_0_[15] ;
  wire \CCR_1_reg_n_0_[1] ;
  wire \CCR_1_reg_n_0_[2] ;
  wire \CCR_1_reg_n_0_[3] ;
  wire \CCR_1_reg_n_0_[4] ;
  wire \CCR_1_reg_n_0_[5] ;
  wire \CCR_1_reg_n_0_[6] ;
  wire \CCR_1_reg_n_0_[7] ;
  wire \CCR_1_reg_n_0_[8] ;
  wire \CCR_1_reg_n_0_[9] ;
  wire CCR_2;
  wire \CCR_2_reg[0]_0 ;
  wire \CCR_2_reg_n_0_[0] ;
  wire \CCR_2_reg_n_0_[10] ;
  wire \CCR_2_reg_n_0_[11] ;
  wire \CCR_2_reg_n_0_[12] ;
  wire \CCR_2_reg_n_0_[13] ;
  wire \CCR_2_reg_n_0_[14] ;
  wire \CCR_2_reg_n_0_[15] ;
  wire \CCR_2_reg_n_0_[1] ;
  wire \CCR_2_reg_n_0_[2] ;
  wire \CCR_2_reg_n_0_[3] ;
  wire \CCR_2_reg_n_0_[4] ;
  wire \CCR_2_reg_n_0_[5] ;
  wire \CCR_2_reg_n_0_[6] ;
  wire \CCR_2_reg_n_0_[7] ;
  wire \CCR_2_reg_n_0_[8] ;
  wire \CCR_2_reg_n_0_[9] ;
  wire CCR_3;
  wire \CCR_3_reg[0]_0 ;
  wire \CCR_3_reg_n_0_[0] ;
  wire \CCR_3_reg_n_0_[10] ;
  wire \CCR_3_reg_n_0_[11] ;
  wire \CCR_3_reg_n_0_[12] ;
  wire \CCR_3_reg_n_0_[13] ;
  wire \CCR_3_reg_n_0_[14] ;
  wire \CCR_3_reg_n_0_[15] ;
  wire \CCR_3_reg_n_0_[1] ;
  wire \CCR_3_reg_n_0_[2] ;
  wire \CCR_3_reg_n_0_[3] ;
  wire \CCR_3_reg_n_0_[4] ;
  wire \CCR_3_reg_n_0_[5] ;
  wire \CCR_3_reg_n_0_[6] ;
  wire \CCR_3_reg_n_0_[7] ;
  wire \CCR_3_reg_n_0_[8] ;
  wire \CCR_3_reg_n_0_[9] ;
  wire [15:1]CNT0;
  wire [15:1]CNT00_in;
  wire \CNT[10]_i_2__0_n_0 ;
  wire \CNT[11]_i_2__0_n_0 ;
  wire \CNT[12]_i_2__0_n_0 ;
  wire \CNT[12]_i_5__0_n_0 ;
  wire \CNT[12]_i_6__0_n_0 ;
  wire \CNT[12]_i_7__0_n_0 ;
  wire \CNT[12]_i_8__0_n_0 ;
  wire \CNT[13]_i_2__0_n_0 ;
  wire \CNT[14]_i_2__0_n_0 ;
  wire \CNT[15]_i_10__0_n_0 ;
  wire \CNT[15]_i_11__0_n_0 ;
  wire \CNT[15]_i_12__0_n_0 ;
  wire \CNT[15]_i_1__0_n_0 ;
  wire \CNT[15]_i_3__0_n_0 ;
  wire \CNT[15]_i_7__0_n_0 ;
  wire \CNT[15]_i_8__0_n_0 ;
  wire \CNT[15]_i_9__0_n_0 ;
  wire \CNT[1]_i_2__0_n_0 ;
  wire \CNT[2]_i_2__0_n_0 ;
  wire \CNT[3]_i_2__0_n_0 ;
  wire \CNT[4]_i_2__0_n_0 ;
  wire \CNT[4]_i_5__0_n_0 ;
  wire \CNT[4]_i_6__0_n_0 ;
  wire \CNT[4]_i_7__0_n_0 ;
  wire \CNT[4]_i_8__0_n_0 ;
  wire \CNT[5]_i_2__0_n_0 ;
  wire \CNT[6]_i_2__0_n_0 ;
  wire \CNT[7]_i_2__0_n_0 ;
  wire \CNT[8]_i_2__0_n_0 ;
  wire \CNT[8]_i_5__0_n_0 ;
  wire \CNT[8]_i_6__0_n_0 ;
  wire \CNT[8]_i_7__0_n_0 ;
  wire \CNT[8]_i_8__0_n_0 ;
  wire \CNT[9]_i_2__0_n_0 ;
  wire [15:0]CNT__0;
  wire \CNT_reg[12]_i_3__0_n_0 ;
  wire \CNT_reg[12]_i_3__0_n_1 ;
  wire \CNT_reg[12]_i_3__0_n_2 ;
  wire \CNT_reg[12]_i_3__0_n_3 ;
  wire \CNT_reg[12]_i_4__0_n_0 ;
  wire \CNT_reg[12]_i_4__0_n_1 ;
  wire \CNT_reg[12]_i_4__0_n_2 ;
  wire \CNT_reg[12]_i_4__0_n_3 ;
  wire \CNT_reg[15]_i_4__0_n_2 ;
  wire \CNT_reg[15]_i_4__0_n_3 ;
  wire \CNT_reg[15]_i_6__0_n_2 ;
  wire \CNT_reg[15]_i_6__0_n_3 ;
  wire \CNT_reg[4]_i_3__0_n_0 ;
  wire \CNT_reg[4]_i_3__0_n_1 ;
  wire \CNT_reg[4]_i_3__0_n_2 ;
  wire \CNT_reg[4]_i_3__0_n_3 ;
  wire \CNT_reg[4]_i_4__0_n_0 ;
  wire \CNT_reg[4]_i_4__0_n_1 ;
  wire \CNT_reg[4]_i_4__0_n_2 ;
  wire \CNT_reg[4]_i_4__0_n_3 ;
  wire \CNT_reg[8]_i_3__0_n_0 ;
  wire \CNT_reg[8]_i_3__0_n_1 ;
  wire \CNT_reg[8]_i_3__0_n_2 ;
  wire \CNT_reg[8]_i_3__0_n_3 ;
  wire \CNT_reg[8]_i_4__0_n_0 ;
  wire \CNT_reg[8]_i_4__0_n_1 ;
  wire \CNT_reg[8]_i_4__0_n_2 ;
  wire \CNT_reg[8]_i_4__0_n_3 ;
  wire CR1;
  wire \CR1_reg[0]_0 ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[4] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[7] ;
  wire \CR1_reg_n_0_[8] ;
  wire \CR1_reg_n_0_[9] ;
  wire CR2;
  wire \CR2_reg_n_0_[0] ;
  wire \CR2_reg_n_0_[10] ;
  wire \CR2_reg_n_0_[11] ;
  wire \CR2_reg_n_0_[12] ;
  wire \CR2_reg_n_0_[13] ;
  wire \CR2_reg_n_0_[14] ;
  wire \CR2_reg_n_0_[15] ;
  wire \CR2_reg_n_0_[1] ;
  wire \CR2_reg_n_0_[2] ;
  wire \CR2_reg_n_0_[3] ;
  wire \CR2_reg_n_0_[4] ;
  wire \CR2_reg_n_0_[5] ;
  wire \CR2_reg_n_0_[6] ;
  wire \CR2_reg_n_0_[7] ;
  wire \CR2_reg_n_0_[8] ;
  wire \CR2_reg_n_0_[9] ;
  wire DCR;
  wire \DCR_reg[0]_0 ;
  wire \DCR_reg_n_0_[0] ;
  wire \DCR_reg_n_0_[10] ;
  wire \DCR_reg_n_0_[11] ;
  wire \DCR_reg_n_0_[12] ;
  wire \DCR_reg_n_0_[13] ;
  wire \DCR_reg_n_0_[14] ;
  wire \DCR_reg_n_0_[15] ;
  wire \DCR_reg_n_0_[1] ;
  wire \DCR_reg_n_0_[2] ;
  wire \DCR_reg_n_0_[3] ;
  wire \DCR_reg_n_0_[4] ;
  wire \DCR_reg_n_0_[5] ;
  wire \DCR_reg_n_0_[6] ;
  wire \DCR_reg_n_0_[7] ;
  wire \DCR_reg_n_0_[8] ;
  wire \DCR_reg_n_0_[9] ;
  wire DIER;
  wire [0:0]\DIER_reg[0]_0 ;
  wire \DIER_reg_n_0_[10] ;
  wire \DIER_reg_n_0_[11] ;
  wire \DIER_reg_n_0_[12] ;
  wire \DIER_reg_n_0_[13] ;
  wire \DIER_reg_n_0_[14] ;
  wire \DIER_reg_n_0_[15] ;
  wire \DIER_reg_n_0_[1] ;
  wire \DIER_reg_n_0_[2] ;
  wire \DIER_reg_n_0_[3] ;
  wire \DIER_reg_n_0_[4] ;
  wire \DIER_reg_n_0_[5] ;
  wire \DIER_reg_n_0_[6] ;
  wire \DIER_reg_n_0_[7] ;
  wire \DIER_reg_n_0_[8] ;
  wire \DIER_reg_n_0_[9] ;
  wire DMAR;
  wire \DMAR_reg[0]_0 ;
  wire \DMAR_reg_n_0_[0] ;
  wire \DMAR_reg_n_0_[10] ;
  wire \DMAR_reg_n_0_[11] ;
  wire \DMAR_reg_n_0_[12] ;
  wire \DMAR_reg_n_0_[13] ;
  wire \DMAR_reg_n_0_[14] ;
  wire \DMAR_reg_n_0_[15] ;
  wire \DMAR_reg_n_0_[1] ;
  wire \DMAR_reg_n_0_[2] ;
  wire \DMAR_reg_n_0_[3] ;
  wire \DMAR_reg_n_0_[4] ;
  wire \DMAR_reg_n_0_[5] ;
  wire \DMAR_reg_n_0_[6] ;
  wire \DMAR_reg_n_0_[7] ;
  wire \DMAR_reg_n_0_[8] ;
  wire \DMAR_reg_n_0_[9] ;
  wire EGR;
  wire \EGR[0]_i_1__0_n_0 ;
  wire \EGR[10]_i_1__0_n_0 ;
  wire \EGR[11]_i_1__0_n_0 ;
  wire \EGR[12]_i_1__0_n_0 ;
  wire \EGR[13]_i_1__0_n_0 ;
  wire \EGR[14]_i_1__0_n_0 ;
  wire \EGR[15]_i_2__0_n_0 ;
  wire \EGR[15]_i_3__0_n_0 ;
  wire \EGR[15]_i_4__0_n_0 ;
  wire \EGR[1]_i_1__0_n_0 ;
  wire \EGR[2]_i_1__0_n_0 ;
  wire \EGR[3]_i_1__0_n_0 ;
  wire \EGR[4]_i_1__0_n_0 ;
  wire \EGR[5]_i_1__0_n_0 ;
  wire \EGR[6]_i_1__0_n_0 ;
  wire \EGR[7]_i_1__0_n_0 ;
  wire \EGR[8]_i_1__0_n_0 ;
  wire \EGR[9]_i_1__0_n_0 ;
  wire \EGR_reg_n_0_[10] ;
  wire \EGR_reg_n_0_[11] ;
  wire \EGR_reg_n_0_[12] ;
  wire \EGR_reg_n_0_[13] ;
  wire \EGR_reg_n_0_[14] ;
  wire \EGR_reg_n_0_[15] ;
  wire \EGR_reg_n_0_[7] ;
  wire \EGR_reg_n_0_[8] ;
  wire \EGR_reg_n_0_[9] ;
  wire PSC;
  wire \PSC_reg[0]_0 ;
  wire \PSC_reg_n_0_[0] ;
  wire \PSC_reg_n_0_[10] ;
  wire \PSC_reg_n_0_[11] ;
  wire \PSC_reg_n_0_[12] ;
  wire \PSC_reg_n_0_[13] ;
  wire \PSC_reg_n_0_[14] ;
  wire \PSC_reg_n_0_[15] ;
  wire \PSC_reg_n_0_[1] ;
  wire \PSC_reg_n_0_[2] ;
  wire \PSC_reg_n_0_[3] ;
  wire \PSC_reg_n_0_[4] ;
  wire \PSC_reg_n_0_[5] ;
  wire \PSC_reg_n_0_[6] ;
  wire \PSC_reg_n_0_[7] ;
  wire \PSC_reg_n_0_[8] ;
  wire \PSC_reg_n_0_[9] ;
  wire [0:0]Q;
  wire RCR;
  wire \RCR_reg_n_0_[0] ;
  wire \RCR_reg_n_0_[10] ;
  wire \RCR_reg_n_0_[11] ;
  wire \RCR_reg_n_0_[12] ;
  wire \RCR_reg_n_0_[13] ;
  wire \RCR_reg_n_0_[14] ;
  wire \RCR_reg_n_0_[15] ;
  wire \RCR_reg_n_0_[1] ;
  wire \RCR_reg_n_0_[2] ;
  wire \RCR_reg_n_0_[3] ;
  wire \RCR_reg_n_0_[4] ;
  wire \RCR_reg_n_0_[5] ;
  wire \RCR_reg_n_0_[6] ;
  wire \RCR_reg_n_0_[7] ;
  wire \RCR_reg_n_0_[8] ;
  wire \RCR_reg_n_0_[9] ;
  wire SMCR;
  wire \SMCR_reg[0]_0 ;
  wire \SMCR_reg_n_0_[0] ;
  wire \SMCR_reg_n_0_[10] ;
  wire \SMCR_reg_n_0_[11] ;
  wire \SMCR_reg_n_0_[12] ;
  wire \SMCR_reg_n_0_[13] ;
  wire \SMCR_reg_n_0_[14] ;
  wire \SMCR_reg_n_0_[15] ;
  wire \SMCR_reg_n_0_[1] ;
  wire \SMCR_reg_n_0_[2] ;
  wire \SMCR_reg_n_0_[3] ;
  wire \SMCR_reg_n_0_[4] ;
  wire \SMCR_reg_n_0_[5] ;
  wire \SMCR_reg_n_0_[6] ;
  wire \SMCR_reg_n_0_[7] ;
  wire \SMCR_reg_n_0_[8] ;
  wire \SMCR_reg_n_0_[9] ;
  wire \SR[0]_i_1__0_n_0 ;
  wire \SR[0]_i_3_n_0 ;
  wire \SR[15]_i_1_n_0 ;
  wire [0:0]SR__0;
  wire \SR_reg_n_0_[10] ;
  wire \SR_reg_n_0_[11] ;
  wire \SR_reg_n_0_[12] ;
  wire \SR_reg_n_0_[13] ;
  wire \SR_reg_n_0_[14] ;
  wire \SR_reg_n_0_[15] ;
  wire \SR_reg_n_0_[1] ;
  wire \SR_reg_n_0_[2] ;
  wire \SR_reg_n_0_[3] ;
  wire \SR_reg_n_0_[4] ;
  wire \SR_reg_n_0_[5] ;
  wire \SR_reg_n_0_[6] ;
  wire \SR_reg_n_0_[7] ;
  wire \SR_reg_n_0_[8] ;
  wire \SR_reg_n_0_[9] ;
  wire _zz_io_ch0;
  wire _zz_io_ch1;
  wire _zz_io_ch1_carry__0_i_1__0_n_0;
  wire _zz_io_ch1_carry__0_i_2__0_n_0;
  wire _zz_io_ch1_carry__0_i_3__0_n_0;
  wire _zz_io_ch1_carry__0_i_4__0_n_0;
  wire _zz_io_ch1_carry__0_i_5__0_n_0;
  wire _zz_io_ch1_carry__0_i_6__0_n_0;
  wire _zz_io_ch1_carry__0_i_7__0_n_0;
  wire _zz_io_ch1_carry__0_i_8__0_n_0;
  wire _zz_io_ch1_carry__0_n_1;
  wire _zz_io_ch1_carry__0_n_2;
  wire _zz_io_ch1_carry__0_n_3;
  wire _zz_io_ch1_carry_i_1__0_n_0;
  wire _zz_io_ch1_carry_i_2__0_n_0;
  wire _zz_io_ch1_carry_i_3__0_n_0;
  wire _zz_io_ch1_carry_i_4__0_n_0;
  wire _zz_io_ch1_carry_i_5__0_n_0;
  wire _zz_io_ch1_carry_i_6__0_n_0;
  wire _zz_io_ch1_carry_i_7__0_n_0;
  wire _zz_io_ch1_carry_i_8__0_n_0;
  wire _zz_io_ch1_carry_n_0;
  wire _zz_io_ch1_carry_n_1;
  wire _zz_io_ch1_carry_n_2;
  wire _zz_io_ch1_carry_n_3;
  wire _zz_io_ch_10;
  wire _zz_io_ch_11;
  wire _zz_io_ch_11_carry__0_i_1__0_n_0;
  wire _zz_io_ch_11_carry__0_i_2__0_n_0;
  wire _zz_io_ch_11_carry__0_i_3__0_n_0;
  wire _zz_io_ch_11_carry__0_i_4__0_n_0;
  wire _zz_io_ch_11_carry__0_i_5__0_n_0;
  wire _zz_io_ch_11_carry__0_i_6__0_n_0;
  wire _zz_io_ch_11_carry__0_i_7__0_n_0;
  wire _zz_io_ch_11_carry__0_i_8__0_n_0;
  wire _zz_io_ch_11_carry__0_n_1;
  wire _zz_io_ch_11_carry__0_n_2;
  wire _zz_io_ch_11_carry__0_n_3;
  wire _zz_io_ch_11_carry_i_1__0_n_0;
  wire _zz_io_ch_11_carry_i_2__0_n_0;
  wire _zz_io_ch_11_carry_i_3__0_n_0;
  wire _zz_io_ch_11_carry_i_4__0_n_0;
  wire _zz_io_ch_11_carry_i_5__0_n_0;
  wire _zz_io_ch_11_carry_i_6__0_n_0;
  wire _zz_io_ch_11_carry_i_7__0_n_0;
  wire _zz_io_ch_11_carry_i_8__0_n_0;
  wire _zz_io_ch_11_carry_n_0;
  wire _zz_io_ch_11_carry_n_1;
  wire _zz_io_ch_11_carry_n_2;
  wire _zz_io_ch_11_carry_n_3;
  wire _zz_io_ch_20;
  wire _zz_io_ch_21;
  wire _zz_io_ch_21_carry__0_i_1__0_n_0;
  wire _zz_io_ch_21_carry__0_i_2__0_n_0;
  wire _zz_io_ch_21_carry__0_i_3__0_n_0;
  wire _zz_io_ch_21_carry__0_i_4__0_n_0;
  wire _zz_io_ch_21_carry__0_i_5__0_n_0;
  wire _zz_io_ch_21_carry__0_i_6__0_n_0;
  wire _zz_io_ch_21_carry__0_i_7__0_n_0;
  wire _zz_io_ch_21_carry__0_i_8__0_n_0;
  wire _zz_io_ch_21_carry__0_n_1;
  wire _zz_io_ch_21_carry__0_n_2;
  wire _zz_io_ch_21_carry__0_n_3;
  wire _zz_io_ch_21_carry_i_1__0_n_0;
  wire _zz_io_ch_21_carry_i_2__0_n_0;
  wire _zz_io_ch_21_carry_i_3__0_n_0;
  wire _zz_io_ch_21_carry_i_4__0_n_0;
  wire _zz_io_ch_21_carry_i_5__0_n_0;
  wire _zz_io_ch_21_carry_i_6__0_n_0;
  wire _zz_io_ch_21_carry_i_7__0_n_0;
  wire _zz_io_ch_21_carry_i_8__0_n_0;
  wire _zz_io_ch_21_carry_n_0;
  wire _zz_io_ch_21_carry_n_1;
  wire _zz_io_ch_21_carry_n_2;
  wire _zz_io_ch_21_carry_n_3;
  wire _zz_io_ch_30;
  wire _zz_io_ch_31;
  wire _zz_io_ch_31_carry__0_i_1__0_n_0;
  wire _zz_io_ch_31_carry__0_i_2__0_n_0;
  wire _zz_io_ch_31_carry__0_i_3__0_n_0;
  wire _zz_io_ch_31_carry__0_i_4__0_n_0;
  wire _zz_io_ch_31_carry__0_i_5__0_n_0;
  wire _zz_io_ch_31_carry__0_i_6__0_n_0;
  wire _zz_io_ch_31_carry__0_i_7__0_n_0;
  wire _zz_io_ch_31_carry__0_i_8__0_n_0;
  wire _zz_io_ch_31_carry__0_n_1;
  wire _zz_io_ch_31_carry__0_n_2;
  wire _zz_io_ch_31_carry__0_n_3;
  wire _zz_io_ch_31_carry_i_1__0_n_0;
  wire _zz_io_ch_31_carry_i_2__0_n_0;
  wire _zz_io_ch_31_carry_i_3__0_n_0;
  wire _zz_io_ch_31_carry_i_4__0_n_0;
  wire _zz_io_ch_31_carry_i_5__0_n_0;
  wire _zz_io_ch_31_carry_i_6__0_n_0;
  wire _zz_io_ch_31_carry_i_7__0_n_0;
  wire _zz_io_ch_31_carry_i_8__0_n_0;
  wire _zz_io_ch_31_carry_n_0;
  wire _zz_io_ch_31_carry_n_1;
  wire _zz_io_ch_31_carry_n_2;
  wire _zz_io_ch_31_carry_n_3;
  wire clk;
  wire ctrl_doWrite__0;
  wire [11:0]io_apb_PADDR;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PADDR_2_sn_1;
  wire io_apb_PADDR_5_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_2 ;
  wire \io_apb_PRDATA[0]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_2 ;
  wire \io_apb_PRDATA[10]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_27_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_2 ;
  wire \io_apb_PRDATA[11]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_5 ;
  wire \io_apb_PRDATA[13]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_5 ;
  wire \io_apb_PRDATA[14]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_5 ;
  wire \io_apb_PRDATA[15]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_57_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_58_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_59_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_60_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_8 ;
  wire \io_apb_PRDATA[1]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_2 ;
  wire \io_apb_PRDATA[1]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_2 ;
  wire \io_apb_PRDATA[2]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_2 ;
  wire \io_apb_PRDATA[3]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_2 ;
  wire \io_apb_PRDATA[4]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_2 ;
  wire \io_apb_PRDATA[5]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_2 ;
  wire \io_apb_PRDATA[6]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_48_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_2 ;
  wire \io_apb_PRDATA[7]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_49_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_50_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_2 ;
  wire \io_apb_PRDATA[8]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_51_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_52_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_57_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_58_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_59_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_12_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_2 ;
  wire \io_apb_PRDATA[9]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_47_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_48_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [3:0]io_ch;
  wire [3:0]p_11_in;
  wire [6:0]p_14_in;
  wire [0:0]p_15_in;
  wire [15:0]p_1_in;
  wire \prescaler[0]_i_2__0_n_0 ;
  wire \prescaler[0]_i_3__0_n_0 ;
  wire \prescaler[0]_i_4__0_n_0 ;
  wire \prescaler[0]_i_5__0_n_0 ;
  wire \prescaler[0]_i_6__0_n_0 ;
  wire \prescaler[12]_i_2__0_n_0 ;
  wire \prescaler[12]_i_3__0_n_0 ;
  wire \prescaler[12]_i_4__0_n_0 ;
  wire \prescaler[12]_i_5__0_n_0 ;
  wire \prescaler[4]_i_2__0_n_0 ;
  wire \prescaler[4]_i_3__0_n_0 ;
  wire \prescaler[4]_i_4__0_n_0 ;
  wire \prescaler[4]_i_5__0_n_0 ;
  wire \prescaler[8]_i_2__0_n_0 ;
  wire \prescaler[8]_i_3__0_n_0 ;
  wire \prescaler[8]_i_4__0_n_0 ;
  wire \prescaler[8]_i_5__0_n_0 ;
  wire [15:0]prescaler_reg;
  wire \prescaler_reg[0]_i_1__0_n_0 ;
  wire \prescaler_reg[0]_i_1__0_n_1 ;
  wire \prescaler_reg[0]_i_1__0_n_2 ;
  wire \prescaler_reg[0]_i_1__0_n_3 ;
  wire \prescaler_reg[0]_i_1__0_n_4 ;
  wire \prescaler_reg[0]_i_1__0_n_5 ;
  wire \prescaler_reg[0]_i_1__0_n_6 ;
  wire \prescaler_reg[0]_i_1__0_n_7 ;
  wire \prescaler_reg[12]_i_1__0_n_1 ;
  wire \prescaler_reg[12]_i_1__0_n_2 ;
  wire \prescaler_reg[12]_i_1__0_n_3 ;
  wire \prescaler_reg[12]_i_1__0_n_4 ;
  wire \prescaler_reg[12]_i_1__0_n_5 ;
  wire \prescaler_reg[12]_i_1__0_n_6 ;
  wire \prescaler_reg[12]_i_1__0_n_7 ;
  wire \prescaler_reg[4]_i_1__0_n_0 ;
  wire \prescaler_reg[4]_i_1__0_n_1 ;
  wire \prescaler_reg[4]_i_1__0_n_2 ;
  wire \prescaler_reg[4]_i_1__0_n_3 ;
  wire \prescaler_reg[4]_i_1__0_n_4 ;
  wire \prescaler_reg[4]_i_1__0_n_5 ;
  wire \prescaler_reg[4]_i_1__0_n_6 ;
  wire \prescaler_reg[4]_i_1__0_n_7 ;
  wire \prescaler_reg[8]_i_1__0_n_0 ;
  wire \prescaler_reg[8]_i_1__0_n_1 ;
  wire \prescaler_reg[8]_i_1__0_n_2 ;
  wire \prescaler_reg[8]_i_1__0_n_3 ;
  wire \prescaler_reg[8]_i_1__0_n_4 ;
  wire \prescaler_reg[8]_i_1__0_n_5 ;
  wire \prescaler_reg[8]_i_1__0_n_6 ;
  wire \prescaler_reg[8]_i_1__0_n_7 ;
  wire reset;
  wire selIndex;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_10 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire \selIndex_reg[0]_6 ;
  wire \selIndex_reg[0]_7 ;
  wire \selIndex_reg[0]_8 ;
  wire \selIndex_reg[0]_9 ;
  wire [3:0]timCtrl_io_apb_PRDATA;
  wire [11:0]wdgCtrl_io_apb_PRDATA;
  wire when_apb3tim_l87;
  wire when_apb3tim_l89;
  wire when_apb3tim_l89_carry__0_i_1__0_n_0;
  wire when_apb3tim_l89_carry__0_i_2__0_n_0;
  wire when_apb3tim_l89_carry__0_n_3;
  wire when_apb3tim_l89_carry_i_1__0_n_0;
  wire when_apb3tim_l89_carry_i_2__0_n_0;
  wire when_apb3tim_l89_carry_i_3__0_n_0;
  wire when_apb3tim_l89_carry_i_4__0_n_0;
  wire when_apb3tim_l89_carry_n_0;
  wire when_apb3tim_l89_carry_n_1;
  wire when_apb3tim_l89_carry_n_2;
  wire when_apb3tim_l89_carry_n_3;
  wire when_apb3tim_l93;
  wire when_apb3tim_l93_carry__0_i_1__0_n_0;
  wire when_apb3tim_l93_carry__0_i_2__0_n_0;
  wire when_apb3tim_l93_carry__0_n_3;
  wire when_apb3tim_l93_carry_i_1__0_n_0;
  wire when_apb3tim_l93_carry_i_2__0_n_0;
  wire when_apb3tim_l93_carry_i_3__0_n_0;
  wire when_apb3tim_l93_carry_i_4__0_n_0;
  wire when_apb3tim_l93_carry_n_0;
  wire when_apb3tim_l93_carry_n_1;
  wire when_apb3tim_l93_carry_n_2;
  wire when_apb3tim_l93_carry_n_3;
  wire when_apb3tim_l99__14;
  wire [3:2]\NLW_CNT_reg[15]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNT_reg[15]_i_4__0_O_UNCONNECTED ;
  wire [3:2]\NLW_CNT_reg[15]_i_6__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNT_reg[15]_i_6__0_O_UNCONNECTED ;
  wire [3:0]NLW__zz_io_ch1_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_11_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_11_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_21_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_21_carry__0_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_31_carry_O_UNCONNECTED;
  wire [3:0]NLW__zz_io_ch_31_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_prescaler_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_when_apb3tim_l89_carry_O_UNCONNECTED;
  wire [3:2]NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l93_carry_O_UNCONNECTED;
  wire [3:2]NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  assign io_apb_PADDR_2_sp_1 = io_apb_PADDR_2_sn_1;
  assign io_apb_PADDR_5_sp_1 = io_apb_PADDR_5_sn_1;
  LUT5 #(
    .INIT(32'h40000000)) 
    \ARR[15]_i_1__0 
       (.I0(io_apb_PADDR_1_sn_1),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[5]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[2]),
        .O(ARR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ARR[15]_i_2 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[0]),
        .O(io_apb_PADDR_1_sn_1));
  FDPE \ARR_reg[0] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[0]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[0] ));
  FDPE \ARR_reg[10] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[10]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[10] ));
  FDPE \ARR_reg[11] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[11]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[11] ));
  FDPE \ARR_reg[12] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[12]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[12] ));
  FDPE \ARR_reg[13] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[13]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[13] ));
  FDPE \ARR_reg[14] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[14]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[14] ));
  FDPE \ARR_reg[15] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[15]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[15] ));
  FDPE \ARR_reg[1] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[1]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[1] ));
  FDPE \ARR_reg[2] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[2]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[2] ));
  FDPE \ARR_reg[3] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[3]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[3] ));
  FDPE \ARR_reg[4] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[4]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[4] ));
  FDPE \ARR_reg[5] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[5]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[5] ));
  FDPE \ARR_reg[6] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[6]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[6] ));
  FDPE \ARR_reg[7] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[7]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[7] ));
  FDPE \ARR_reg[8] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[8]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[8] ));
  FDPE \ARR_reg[9] 
       (.C(clk),
        .CE(ARR),
        .D(io_apb_PWDATA[9]),
        .PRE(reset),
        .Q(\ARR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \BDTR[15]_i_1 
       (.I0(\DMAR_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[6]),
        .O(BDTR));
  FDCE \BDTR_reg[0] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\BDTR_reg_n_0_[0] ));
  FDCE \BDTR_reg[10] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\BDTR_reg_n_0_[10] ));
  FDCE \BDTR_reg[11] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\BDTR_reg_n_0_[11] ));
  FDCE \BDTR_reg[12] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\BDTR_reg_n_0_[12] ));
  FDCE \BDTR_reg[13] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\BDTR_reg_n_0_[13] ));
  FDCE \BDTR_reg[14] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\BDTR_reg_n_0_[14] ));
  FDCE \BDTR_reg[15] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\BDTR_reg_n_0_[15] ));
  FDCE \BDTR_reg[1] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\BDTR_reg_n_0_[1] ));
  FDCE \BDTR_reg[2] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\BDTR_reg_n_0_[2] ));
  FDCE \BDTR_reg[3] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\BDTR_reg_n_0_[3] ));
  FDCE \BDTR_reg[4] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\BDTR_reg_n_0_[4] ));
  FDCE \BDTR_reg[5] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\BDTR_reg_n_0_[5] ));
  FDCE \BDTR_reg[6] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\BDTR_reg_n_0_[6] ));
  FDCE \BDTR_reg[7] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\BDTR_reg_n_0_[7] ));
  FDCE \BDTR_reg[8] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\BDTR_reg_n_0_[8] ));
  FDCE \BDTR_reg[9] 
       (.C(clk),
        .CE(BDTR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\BDTR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \CCER[15]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[4]),
        .I2(\CCER_reg[0]_0 ),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[5]),
        .I5(io_apb_PADDR_2_sn_1),
        .O(CCER));
  FDCE \CCER_reg[0] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(p_11_in[0]));
  FDCE \CCER_reg[10] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCER_reg_n_0_[10] ));
  FDCE \CCER_reg[11] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCER_reg_n_0_[11] ));
  FDCE \CCER_reg[12] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCER_reg_n_0_[12] ));
  FDCE \CCER_reg[13] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCER_reg_n_0_[13] ));
  FDCE \CCER_reg[14] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCER_reg_n_0_[14] ));
  FDCE \CCER_reg[15] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCER_reg_n_0_[15] ));
  FDCE \CCER_reg[1] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(p_11_in[1]));
  FDCE \CCER_reg[2] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(p_11_in[2]));
  FDCE \CCER_reg[3] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(p_11_in[3]));
  FDCE \CCER_reg[4] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCER_reg_n_0_[4] ));
  FDCE \CCER_reg[5] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCER_reg_n_0_[5] ));
  FDCE \CCER_reg[6] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCER_reg_n_0_[6] ));
  FDCE \CCER_reg[7] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCER_reg_n_0_[7] ));
  FDCE \CCER_reg[8] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCER_reg_n_0_[8] ));
  FDCE \CCER_reg[9] 
       (.C(clk),
        .CE(CCER),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCER_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \CCMR1[15]_i_1 
       (.I0(\CCMR1_reg[0]_0 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .O(CCMR1));
  FDCE \CCMR1_reg[0] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCMR1_reg_n_0_[0] ));
  FDCE \CCMR1_reg[10] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCMR1_reg_n_0_[10] ));
  FDCE \CCMR1_reg[11] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCMR1_reg_n_0_[11] ));
  FDCE \CCMR1_reg[12] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCMR1_reg_n_0_[12] ));
  FDCE \CCMR1_reg[13] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCMR1_reg_n_0_[13] ));
  FDCE \CCMR1_reg[14] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCMR1_reg_n_0_[14] ));
  FDCE \CCMR1_reg[15] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCMR1_reg_n_0_[15] ));
  FDCE \CCMR1_reg[1] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCMR1_reg_n_0_[1] ));
  FDCE \CCMR1_reg[2] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCMR1_reg_n_0_[2] ));
  FDCE \CCMR1_reg[3] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCMR1_reg_n_0_[3] ));
  FDCE \CCMR1_reg[4] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCMR1_reg_n_0_[4] ));
  FDCE \CCMR1_reg[5] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCMR1_reg_n_0_[5] ));
  FDCE \CCMR1_reg[6] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCMR1_reg_n_0_[6] ));
  FDCE \CCMR1_reg[7] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCMR1_reg_n_0_[7] ));
  FDCE \CCMR1_reg[8] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCMR1_reg_n_0_[8] ));
  FDCE \CCMR1_reg[9] 
       (.C(clk),
        .CE(CCMR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCMR1_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \CCMR2[15]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[2]),
        .O(CCMR2));
  FDCE \CCMR2_reg[0] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCMR2_reg_n_0_[0] ));
  FDCE \CCMR2_reg[10] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCMR2_reg_n_0_[10] ));
  FDCE \CCMR2_reg[11] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCMR2_reg_n_0_[11] ));
  FDCE \CCMR2_reg[12] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCMR2_reg_n_0_[12] ));
  FDCE \CCMR2_reg[13] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCMR2_reg_n_0_[13] ));
  FDCE \CCMR2_reg[14] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCMR2_reg_n_0_[14] ));
  FDCE \CCMR2_reg[15] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCMR2_reg_n_0_[15] ));
  FDCE \CCMR2_reg[1] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCMR2_reg_n_0_[1] ));
  FDCE \CCMR2_reg[2] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCMR2_reg_n_0_[2] ));
  FDCE \CCMR2_reg[3] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCMR2_reg_n_0_[3] ));
  FDCE \CCMR2_reg[4] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCMR2_reg_n_0_[4] ));
  FDCE \CCMR2_reg[5] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCMR2_reg_n_0_[5] ));
  FDCE \CCMR2_reg[6] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCMR2_reg_n_0_[6] ));
  FDCE \CCMR2_reg[7] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCMR2_reg_n_0_[7] ));
  FDCE \CCMR2_reg[8] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCMR2_reg_n_0_[8] ));
  FDCE \CCMR2_reg[9] 
       (.C(clk),
        .CE(CCMR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCMR2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \CCR_0[15]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[3]),
        .I4(\CCR_0_reg[0]_0 ),
        .I5(\CCR_0[15]_i_2_n_0 ),
        .O(CCR_0));
  LUT2 #(
    .INIT(4'h7)) 
    \CCR_0[15]_i_2 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .O(\CCR_0[15]_i_2_n_0 ));
  FDCE \CCR_0_reg[0] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_0_reg_n_0_[0] ));
  FDCE \CCR_0_reg[10] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_0_reg_n_0_[10] ));
  FDCE \CCR_0_reg[11] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_0_reg_n_0_[11] ));
  FDCE \CCR_0_reg[12] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_0_reg_n_0_[12] ));
  FDCE \CCR_0_reg[13] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_0_reg_n_0_[13] ));
  FDCE \CCR_0_reg[14] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_0_reg_n_0_[14] ));
  FDCE \CCR_0_reg[15] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_0_reg_n_0_[15] ));
  FDCE \CCR_0_reg[1] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_0_reg_n_0_[1] ));
  FDCE \CCR_0_reg[2] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_0_reg_n_0_[2] ));
  FDCE \CCR_0_reg[3] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_0_reg_n_0_[3] ));
  FDCE \CCR_0_reg[4] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_0_reg_n_0_[4] ));
  FDCE \CCR_0_reg[5] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_0_reg_n_0_[5] ));
  FDCE \CCR_0_reg[6] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_0_reg_n_0_[6] ));
  FDCE \CCR_0_reg[7] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_0_reg_n_0_[7] ));
  FDCE \CCR_0_reg[8] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_0_reg_n_0_[8] ));
  FDCE \CCR_0_reg[9] 
       (.C(clk),
        .CE(CCR_0),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_0_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \CCR_1[15]_i_1__0 
       (.I0(\CCR_1_reg[0]_0 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[5]),
        .I3(ctrl_doWrite__0),
        .I4(io_apb_PADDR[3]),
        .O(CCR_1));
  FDCE \CCR_1_reg[0] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_1_reg_n_0_[0] ));
  FDCE \CCR_1_reg[10] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_1_reg_n_0_[10] ));
  FDCE \CCR_1_reg[11] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_1_reg_n_0_[11] ));
  FDCE \CCR_1_reg[12] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_1_reg_n_0_[12] ));
  FDCE \CCR_1_reg[13] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_1_reg_n_0_[13] ));
  FDCE \CCR_1_reg[14] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_1_reg_n_0_[14] ));
  FDCE \CCR_1_reg[15] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_1_reg_n_0_[15] ));
  FDCE \CCR_1_reg[1] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_1_reg_n_0_[1] ));
  FDCE \CCR_1_reg[2] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_1_reg_n_0_[2] ));
  FDCE \CCR_1_reg[3] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_1_reg_n_0_[3] ));
  FDCE \CCR_1_reg[4] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_1_reg_n_0_[4] ));
  FDCE \CCR_1_reg[5] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_1_reg_n_0_[5] ));
  FDCE \CCR_1_reg[6] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_1_reg_n_0_[6] ));
  FDCE \CCR_1_reg[7] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_1_reg_n_0_[7] ));
  FDCE \CCR_1_reg[8] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_1_reg_n_0_[8] ));
  FDCE \CCR_1_reg[9] 
       (.C(clk),
        .CE(CCR_1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \CCR_2[15]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[1]),
        .I4(\CCR_0_reg[0]_0 ),
        .I5(\CCR_2_reg[0]_0 ),
        .O(CCR_2));
  FDCE \CCR_2_reg[0] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_2_reg_n_0_[0] ));
  FDCE \CCR_2_reg[10] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_2_reg_n_0_[10] ));
  FDCE \CCR_2_reg[11] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_2_reg_n_0_[11] ));
  FDCE \CCR_2_reg[12] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_2_reg_n_0_[12] ));
  FDCE \CCR_2_reg[13] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_2_reg_n_0_[13] ));
  FDCE \CCR_2_reg[14] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_2_reg_n_0_[14] ));
  FDCE \CCR_2_reg[15] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_2_reg_n_0_[15] ));
  FDCE \CCR_2_reg[1] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_2_reg_n_0_[1] ));
  FDCE \CCR_2_reg[2] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_2_reg_n_0_[2] ));
  FDCE \CCR_2_reg[3] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_2_reg_n_0_[3] ));
  FDCE \CCR_2_reg[4] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_2_reg_n_0_[4] ));
  FDCE \CCR_2_reg[5] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_2_reg_n_0_[5] ));
  FDCE \CCR_2_reg[6] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_2_reg_n_0_[6] ));
  FDCE \CCR_2_reg[7] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_2_reg_n_0_[7] ));
  FDCE \CCR_2_reg[8] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_2_reg_n_0_[8] ));
  FDCE \CCR_2_reg[9] 
       (.C(clk),
        .CE(CCR_2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \CCR_3[15]_i_1 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[4]),
        .I2(\CCR_3_reg[0]_0 ),
        .I3(io_apb_PADDR[6]),
        .I4(ctrl_doWrite__0),
        .I5(io_apb_PADDR_2_sn_1),
        .O(CCR_3));
  FDCE \CCR_3_reg[0] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CCR_3_reg_n_0_[0] ));
  FDCE \CCR_3_reg[10] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CCR_3_reg_n_0_[10] ));
  FDCE \CCR_3_reg[11] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CCR_3_reg_n_0_[11] ));
  FDCE \CCR_3_reg[12] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CCR_3_reg_n_0_[12] ));
  FDCE \CCR_3_reg[13] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CCR_3_reg_n_0_[13] ));
  FDCE \CCR_3_reg[14] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CCR_3_reg_n_0_[14] ));
  FDCE \CCR_3_reg[15] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CCR_3_reg_n_0_[15] ));
  FDCE \CCR_3_reg[1] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CCR_3_reg_n_0_[1] ));
  FDCE \CCR_3_reg[2] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CCR_3_reg_n_0_[2] ));
  FDCE \CCR_3_reg[3] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CCR_3_reg_n_0_[3] ));
  FDCE \CCR_3_reg[4] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CCR_3_reg_n_0_[4] ));
  FDCE \CCR_3_reg[5] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CCR_3_reg_n_0_[5] ));
  FDCE \CCR_3_reg[6] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CCR_3_reg_n_0_[6] ));
  FDCE \CCR_3_reg[7] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CCR_3_reg_n_0_[7] ));
  FDCE \CCR_3_reg[8] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CCR_3_reg_n_0_[8] ));
  FDCE \CCR_3_reg[9] 
       (.C(clk),
        .CE(CCR_3),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CCR_3_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h00000000F1310131)) 
    \CNT[0]_i_1__0 
       (.I0(when_apb3tim_l93),
        .I1(CNT__0[0]),
        .I2(\CR1_reg_n_0_[4] ),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[0] ),
        .I5(p_14_in[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[10]_i_1__0 
       (.I0(\CNT[10]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[10]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[10] ),
        .I5(p_14_in[0]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[10]_i_2__0 
       (.I0(CNT00_in[10]),
        .I1(when_apb3tim_l93),
        .O(\CNT[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[11]_i_1__0 
       (.I0(\CNT[11]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[11]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[11] ),
        .I5(p_14_in[0]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[11]_i_2__0 
       (.I0(CNT00_in[11]),
        .I1(when_apb3tim_l93),
        .O(\CNT[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[12]_i_1__0 
       (.I0(\CNT[12]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[12]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[12] ),
        .I5(p_14_in[0]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[12]_i_2__0 
       (.I0(CNT00_in[12]),
        .I1(when_apb3tim_l93),
        .O(\CNT[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_5__0 
       (.I0(CNT__0[12]),
        .O(\CNT[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_6__0 
       (.I0(CNT__0[11]),
        .O(\CNT[12]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_7__0 
       (.I0(CNT__0[10]),
        .O(\CNT[12]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[12]_i_8__0 
       (.I0(CNT__0[9]),
        .O(\CNT[12]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[13]_i_1__0 
       (.I0(\CNT[13]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[13]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[13] ),
        .I5(p_14_in[0]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[13]_i_2__0 
       (.I0(CNT00_in[13]),
        .I1(when_apb3tim_l93),
        .O(\CNT[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[14]_i_1__0 
       (.I0(\CNT[14]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[14]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[14] ),
        .I5(p_14_in[0]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[14]_i_2__0 
       (.I0(CNT00_in[14]),
        .I1(when_apb3tim_l93),
        .O(\CNT[14]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CNT[15]_i_10__0 
       (.I0(CNT__0[9]),
        .I1(CNT__0[8]),
        .I2(CNT__0[11]),
        .I3(CNT__0[10]),
        .O(\CNT[15]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \CNT[15]_i_11__0 
       (.I0(CNT__0[0]),
        .I1(CNT__0[1]),
        .I2(CNT__0[2]),
        .I3(CNT__0[3]),
        .I4(\CNT[15]_i_12__0_n_0 ),
        .O(\CNT[15]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \CNT[15]_i_12__0 
       (.I0(CNT__0[7]),
        .I1(CNT__0[6]),
        .I2(CNT__0[5]),
        .I3(CNT__0[4]),
        .O(\CNT[15]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \CNT[15]_i_1__0 
       (.I0(p_14_in[0]),
        .I1(when_apb3tim_l89),
        .I2(when_apb3tim_l87),
        .O(\CNT[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[15]_i_2__0 
       (.I0(\CNT[15]_i_3__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[15]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[15] ),
        .I5(p_14_in[0]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[15]_i_3__0 
       (.I0(CNT00_in[15]),
        .I1(when_apb3tim_l93),
        .O(\CNT[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \CNT[15]_i_5__0 
       (.I0(\CNT[15]_i_10__0_n_0 ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(CNT__0[13]),
        .I4(CNT__0[12]),
        .I5(\CNT[15]_i_11__0_n_0 ),
        .O(when_apb3tim_l99__14));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_7__0 
       (.I0(CNT__0[15]),
        .O(\CNT[15]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_8__0 
       (.I0(CNT__0[14]),
        .O(\CNT[15]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[15]_i_9__0 
       (.I0(CNT__0[13]),
        .O(\CNT[15]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[1]_i_1__0 
       (.I0(\CNT[1]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[1]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[1] ),
        .I5(p_14_in[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[1]_i_2__0 
       (.I0(CNT00_in[1]),
        .I1(when_apb3tim_l93),
        .O(\CNT[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[2]_i_1__0 
       (.I0(\CNT[2]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[2]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[2] ),
        .I5(p_14_in[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[2]_i_2__0 
       (.I0(CNT00_in[2]),
        .I1(when_apb3tim_l93),
        .O(\CNT[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[3]_i_1__0 
       (.I0(\CNT[3]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[3]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[3] ),
        .I5(p_14_in[0]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[3]_i_2__0 
       (.I0(CNT00_in[3]),
        .I1(when_apb3tim_l93),
        .O(\CNT[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[4]_i_1__0 
       (.I0(\CNT[4]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[4]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[4] ),
        .I5(p_14_in[0]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[4]_i_2__0 
       (.I0(CNT00_in[4]),
        .I1(when_apb3tim_l93),
        .O(\CNT[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_5__0 
       (.I0(CNT__0[4]),
        .O(\CNT[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_6__0 
       (.I0(CNT__0[3]),
        .O(\CNT[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_7__0 
       (.I0(CNT__0[2]),
        .O(\CNT[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[4]_i_8__0 
       (.I0(CNT__0[1]),
        .O(\CNT[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[5]_i_1__0 
       (.I0(\CNT[5]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[5]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[5] ),
        .I5(p_14_in[0]),
        .O(p_1_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[5]_i_2__0 
       (.I0(CNT00_in[5]),
        .I1(when_apb3tim_l93),
        .O(\CNT[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[6]_i_1__0 
       (.I0(\CNT[6]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[6]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[6] ),
        .I5(p_14_in[0]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[6]_i_2__0 
       (.I0(CNT00_in[6]),
        .I1(when_apb3tim_l93),
        .O(\CNT[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[7]_i_1__0 
       (.I0(\CNT[7]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[7]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[7] ),
        .I5(p_14_in[0]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[7]_i_2__0 
       (.I0(CNT00_in[7]),
        .I1(when_apb3tim_l93),
        .O(\CNT[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[8]_i_1__0 
       (.I0(\CNT[8]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[8]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[8] ),
        .I5(p_14_in[0]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[8]_i_2__0 
       (.I0(CNT00_in[8]),
        .I1(when_apb3tim_l93),
        .O(\CNT[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_5__0 
       (.I0(CNT__0[8]),
        .O(\CNT[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_6__0 
       (.I0(CNT__0[7]),
        .O(\CNT[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_7__0 
       (.I0(CNT__0[6]),
        .O(\CNT[8]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CNT[8]_i_8__0 
       (.I0(CNT__0[5]),
        .O(\CNT[8]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \CNT[9]_i_1__0 
       (.I0(\CNT[9]_i_2__0_n_0 ),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(CNT0[9]),
        .I3(when_apb3tim_l99__14),
        .I4(\ARR_reg_n_0_[9] ),
        .I5(p_14_in[0]),
        .O(p_1_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CNT[9]_i_2__0 
       (.I0(CNT00_in[9]),
        .I1(when_apb3tim_l93),
        .O(\CNT[9]_i_2__0_n_0 ));
  FDCE \CNT_reg[0] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(CNT__0[0]));
  FDCE \CNT_reg[10] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[10]),
        .Q(CNT__0[10]));
  FDCE \CNT_reg[11] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[11]),
        .Q(CNT__0[11]));
  FDCE \CNT_reg[12] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[12]),
        .Q(CNT__0[12]));
  CARRY4 \CNT_reg[12]_i_3__0 
       (.CI(\CNT_reg[8]_i_3__0_n_0 ),
        .CO({\CNT_reg[12]_i_3__0_n_0 ,\CNT_reg[12]_i_3__0_n_1 ,\CNT_reg[12]_i_3__0_n_2 ,\CNT_reg[12]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT__0[12:9]),
        .O(CNT0[12:9]),
        .S({\CNT[12]_i_5__0_n_0 ,\CNT[12]_i_6__0_n_0 ,\CNT[12]_i_7__0_n_0 ,\CNT[12]_i_8__0_n_0 }));
  CARRY4 \CNT_reg[12]_i_4__0 
       (.CI(\CNT_reg[8]_i_4__0_n_0 ),
        .CO({\CNT_reg[12]_i_4__0_n_0 ,\CNT_reg[12]_i_4__0_n_1 ,\CNT_reg[12]_i_4__0_n_2 ,\CNT_reg[12]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[12:9]),
        .S(CNT__0[12:9]));
  FDCE \CNT_reg[13] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[13]),
        .Q(CNT__0[13]));
  FDCE \CNT_reg[14] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[14]),
        .Q(CNT__0[14]));
  FDCE \CNT_reg[15] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[15]),
        .Q(CNT__0[15]));
  CARRY4 \CNT_reg[15]_i_4__0 
       (.CI(\CNT_reg[12]_i_3__0_n_0 ),
        .CO({\NLW_CNT_reg[15]_i_4__0_CO_UNCONNECTED [3:2],\CNT_reg[15]_i_4__0_n_2 ,\CNT_reg[15]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CNT__0[14:13]}),
        .O({\NLW_CNT_reg[15]_i_4__0_O_UNCONNECTED [3],CNT0[15:13]}),
        .S({1'b0,\CNT[15]_i_7__0_n_0 ,\CNT[15]_i_8__0_n_0 ,\CNT[15]_i_9__0_n_0 }));
  CARRY4 \CNT_reg[15]_i_6__0 
       (.CI(\CNT_reg[12]_i_4__0_n_0 ),
        .CO({\NLW_CNT_reg[15]_i_6__0_CO_UNCONNECTED [3:2],\CNT_reg[15]_i_6__0_n_2 ,\CNT_reg[15]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_CNT_reg[15]_i_6__0_O_UNCONNECTED [3],CNT00_in[15:13]}),
        .S({1'b0,CNT__0[15:13]}));
  FDCE \CNT_reg[1] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(CNT__0[1]));
  FDCE \CNT_reg[2] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(CNT__0[2]));
  FDCE \CNT_reg[3] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(CNT__0[3]));
  FDCE \CNT_reg[4] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(CNT__0[4]));
  CARRY4 \CNT_reg[4]_i_3__0 
       (.CI(1'b0),
        .CO({\CNT_reg[4]_i_3__0_n_0 ,\CNT_reg[4]_i_3__0_n_1 ,\CNT_reg[4]_i_3__0_n_2 ,\CNT_reg[4]_i_3__0_n_3 }),
        .CYINIT(CNT__0[0]),
        .DI(CNT__0[4:1]),
        .O(CNT0[4:1]),
        .S({\CNT[4]_i_5__0_n_0 ,\CNT[4]_i_6__0_n_0 ,\CNT[4]_i_7__0_n_0 ,\CNT[4]_i_8__0_n_0 }));
  CARRY4 \CNT_reg[4]_i_4__0 
       (.CI(1'b0),
        .CO({\CNT_reg[4]_i_4__0_n_0 ,\CNT_reg[4]_i_4__0_n_1 ,\CNT_reg[4]_i_4__0_n_2 ,\CNT_reg[4]_i_4__0_n_3 }),
        .CYINIT(CNT__0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[4:1]),
        .S(CNT__0[4:1]));
  FDCE \CNT_reg[5] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(CNT__0[5]));
  FDCE \CNT_reg[6] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(CNT__0[6]));
  FDCE \CNT_reg[7] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(CNT__0[7]));
  FDCE \CNT_reg[8] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[8]),
        .Q(CNT__0[8]));
  CARRY4 \CNT_reg[8]_i_3__0 
       (.CI(\CNT_reg[4]_i_3__0_n_0 ),
        .CO({\CNT_reg[8]_i_3__0_n_0 ,\CNT_reg[8]_i_3__0_n_1 ,\CNT_reg[8]_i_3__0_n_2 ,\CNT_reg[8]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT__0[8:5]),
        .O(CNT0[8:5]),
        .S({\CNT[8]_i_5__0_n_0 ,\CNT[8]_i_6__0_n_0 ,\CNT[8]_i_7__0_n_0 ,\CNT[8]_i_8__0_n_0 }));
  CARRY4 \CNT_reg[8]_i_4__0 
       (.CI(\CNT_reg[4]_i_4__0_n_0 ),
        .CO({\CNT_reg[8]_i_4__0_n_0 ,\CNT_reg[8]_i_4__0_n_1 ,\CNT_reg[8]_i_4__0_n_2 ,\CNT_reg[8]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(CNT00_in[8:5]),
        .S(CNT__0[8:5]));
  FDCE \CNT_reg[9] 
       (.C(clk),
        .CE(\CNT[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_1_in[9]),
        .Q(CNT__0[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \CR1[15]_i_1 
       (.I0(\CR1_reg[0]_0 ),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .I5(io_apb_PADDR_2_sn_1),
        .O(CR1));
  LUT4 #(
    .INIT(16'h8000)) 
    \CR1[15]_i_2 
       (.I0(io_apb_decoder_io_output_PSEL),
        .I1(io_apb_PADDR[7]),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .O(ctrl_doWrite__0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \CR1[15]_i_4 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[3]),
        .O(io_apb_PADDR_2_sn_1));
  LUT5 #(
    .INIT(32'h00040000)) 
    \CR1[15]_i_5 
       (.I0(io_apb_PADDR[9]),
        .I1(io_apb_PADDR[10]),
        .I2(io_apb_PADDR[8]),
        .I3(io_apb_PADDR[11]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(when_apb3tim_l87));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR1_reg_n_0_[4] ));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR1_reg_n_0_[7] ));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(CR1),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR1_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \CR2[15]_i_1 
       (.I0(\SMCR_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .O(CR2));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR2_reg_n_0_[0] ));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR2_reg_n_0_[10] ));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR2_reg_n_0_[11] ));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR2_reg_n_0_[12] ));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR2_reg_n_0_[13] ));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR2_reg_n_0_[14] ));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR2_reg_n_0_[15] ));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR2_reg_n_0_[1] ));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR2_reg_n_0_[2] ));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR2_reg_n_0_[3] ));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR2_reg_n_0_[4] ));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR2_reg_n_0_[5] ));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR2_reg_n_0_[6] ));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR2_reg_n_0_[7] ));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR2_reg_n_0_[8] ));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(CR2),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR2_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \DCR[15]_i_1 
       (.I0(\DCR_reg[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[6]),
        .O(DCR));
  FDCE \DCR_reg[0] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\DCR_reg_n_0_[0] ));
  FDCE \DCR_reg[10] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DCR_reg_n_0_[10] ));
  FDCE \DCR_reg[11] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DCR_reg_n_0_[11] ));
  FDCE \DCR_reg[12] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DCR_reg_n_0_[12] ));
  FDCE \DCR_reg[13] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DCR_reg_n_0_[13] ));
  FDCE \DCR_reg[14] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DCR_reg_n_0_[14] ));
  FDCE \DCR_reg[15] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DCR_reg_n_0_[15] ));
  FDCE \DCR_reg[1] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DCR_reg_n_0_[1] ));
  FDCE \DCR_reg[2] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DCR_reg_n_0_[2] ));
  FDCE \DCR_reg[3] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DCR_reg_n_0_[3] ));
  FDCE \DCR_reg[4] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DCR_reg_n_0_[4] ));
  FDCE \DCR_reg[5] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DCR_reg_n_0_[5] ));
  FDCE \DCR_reg[6] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DCR_reg_n_0_[6] ));
  FDCE \DCR_reg[7] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DCR_reg_n_0_[7] ));
  FDCE \DCR_reg[8] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DCR_reg_n_0_[8] ));
  FDCE \DCR_reg[9] 
       (.C(clk),
        .CE(DCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DCR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \DIER[15]_i_1__0 
       (.I0(\SMCR_reg[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(ctrl_doWrite__0),
        .O(DIER));
  FDCE \DIER_reg[0] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\DIER_reg[0]_0 ));
  FDCE \DIER_reg[10] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DIER_reg_n_0_[10] ));
  FDCE \DIER_reg[11] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DIER_reg_n_0_[11] ));
  FDCE \DIER_reg[12] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DIER_reg_n_0_[12] ));
  FDCE \DIER_reg[13] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DIER_reg_n_0_[13] ));
  FDCE \DIER_reg[14] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DIER_reg_n_0_[14] ));
  FDCE \DIER_reg[15] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DIER_reg_n_0_[15] ));
  FDCE \DIER_reg[1] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DIER_reg_n_0_[1] ));
  FDCE \DIER_reg[2] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DIER_reg_n_0_[2] ));
  FDCE \DIER_reg[3] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DIER_reg_n_0_[3] ));
  FDCE \DIER_reg[4] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DIER_reg_n_0_[4] ));
  FDCE \DIER_reg[5] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DIER_reg_n_0_[5] ));
  FDCE \DIER_reg[6] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DIER_reg_n_0_[6] ));
  FDCE \DIER_reg[7] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DIER_reg_n_0_[7] ));
  FDCE \DIER_reg[8] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DIER_reg_n_0_[8] ));
  FDCE \DIER_reg[9] 
       (.C(clk),
        .CE(DIER),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DIER_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \DMAR[15]_i_1__0 
       (.I0(\DMAR_reg[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[6]),
        .I4(io_apb_PADDR[2]),
        .O(DMAR));
  FDCE \DMAR_reg[0] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\DMAR_reg_n_0_[0] ));
  FDCE \DMAR_reg[10] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\DMAR_reg_n_0_[10] ));
  FDCE \DMAR_reg[11] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\DMAR_reg_n_0_[11] ));
  FDCE \DMAR_reg[12] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\DMAR_reg_n_0_[12] ));
  FDCE \DMAR_reg[13] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\DMAR_reg_n_0_[13] ));
  FDCE \DMAR_reg[14] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\DMAR_reg_n_0_[14] ));
  FDCE \DMAR_reg[15] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\DMAR_reg_n_0_[15] ));
  FDCE \DMAR_reg[1] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\DMAR_reg_n_0_[1] ));
  FDCE \DMAR_reg[2] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\DMAR_reg_n_0_[2] ));
  FDCE \DMAR_reg[3] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\DMAR_reg_n_0_[3] ));
  FDCE \DMAR_reg[4] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\DMAR_reg_n_0_[4] ));
  FDCE \DMAR_reg[5] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\DMAR_reg_n_0_[5] ));
  FDCE \DMAR_reg[6] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\DMAR_reg_n_0_[6] ));
  FDCE \DMAR_reg[7] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\DMAR_reg_n_0_[7] ));
  FDCE \DMAR_reg[8] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\DMAR_reg_n_0_[8] ));
  FDCE \DMAR_reg[9] 
       (.C(clk),
        .CE(DMAR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\DMAR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[0]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[0]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[10]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[10]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[11]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[11]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[12]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[12]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[13]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[13]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[14]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[14]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \EGR[15]_i_1__0 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[6]),
        .I3(\EGR[15]_i_3__0_n_0 ),
        .I4(io_apb_PADDR[5]),
        .I5(\EGR[15]_i_4__0_n_0 ),
        .O(EGR));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[15]_i_2__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[15]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \EGR[15]_i_3__0 
       (.I0(p_14_in[0]),
        .I1(p_14_in[6]),
        .I2(p_14_in[2]),
        .I3(p_14_in[1]),
        .I4(p_14_in[4]),
        .I5(p_14_in[3]),
        .O(\EGR[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \EGR[15]_i_4__0 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[4]),
        .I2(ctrl_doWrite__0),
        .I3(io_apb_PADDR[2]),
        .I4(\EGR[15]_i_3__0_n_0 ),
        .O(\EGR[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[1]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[1]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[2]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[2]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[3]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[3]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[4]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[4]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[5]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[5]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[6]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[6]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[7]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[7]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[8]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[8]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \EGR[9]_i_1__0 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PWDATA[9]),
        .I5(ctrl_doWrite__0),
        .O(\EGR[9]_i_1__0_n_0 ));
  FDCE \EGR_reg[0] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[0]_i_1__0_n_0 ),
        .Q(p_14_in[0]));
  FDCE \EGR_reg[10] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[10]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[10] ));
  FDCE \EGR_reg[11] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[11]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[11] ));
  FDCE \EGR_reg[12] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[12]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[12] ));
  FDCE \EGR_reg[13] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[13]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[13] ));
  FDCE \EGR_reg[14] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[14]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[14] ));
  FDCE \EGR_reg[15] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[15]_i_2__0_n_0 ),
        .Q(\EGR_reg_n_0_[15] ));
  FDCE \EGR_reg[1] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[1]_i_1__0_n_0 ),
        .Q(p_14_in[1]));
  FDCE \EGR_reg[2] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[2]_i_1__0_n_0 ),
        .Q(p_14_in[2]));
  FDCE \EGR_reg[3] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[3]_i_1__0_n_0 ),
        .Q(p_14_in[3]));
  FDCE \EGR_reg[4] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[4]_i_1__0_n_0 ),
        .Q(p_14_in[4]));
  FDCE \EGR_reg[5] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[5]_i_1__0_n_0 ),
        .Q(p_14_in[5]));
  FDCE \EGR_reg[6] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[6]_i_1__0_n_0 ),
        .Q(p_14_in[6]));
  FDCE \EGR_reg[7] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[7]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[7] ));
  FDCE \EGR_reg[8] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[8]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[8] ));
  FDCE \EGR_reg[9] 
       (.C(clk),
        .CE(EGR),
        .CLR(reset),
        .D(\EGR[9]_i_1__0_n_0 ),
        .Q(\EGR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \PSC[15]_i_1 
       (.I0(\PSC_reg[0]_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[1]),
        .I4(ctrl_doWrite__0),
        .O(PSC));
  FDCE \PSC_reg[0] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\PSC_reg_n_0_[0] ));
  FDCE \PSC_reg[10] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\PSC_reg_n_0_[10] ));
  FDCE \PSC_reg[11] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\PSC_reg_n_0_[11] ));
  FDCE \PSC_reg[12] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\PSC_reg_n_0_[12] ));
  FDCE \PSC_reg[13] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\PSC_reg_n_0_[13] ));
  FDCE \PSC_reg[14] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\PSC_reg_n_0_[14] ));
  FDCE \PSC_reg[15] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\PSC_reg_n_0_[15] ));
  FDCE \PSC_reg[1] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\PSC_reg_n_0_[1] ));
  FDCE \PSC_reg[2] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\PSC_reg_n_0_[2] ));
  FDCE \PSC_reg[3] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\PSC_reg_n_0_[3] ));
  FDCE \PSC_reg[4] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\PSC_reg_n_0_[4] ));
  FDCE \PSC_reg[5] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\PSC_reg_n_0_[5] ));
  FDCE \PSC_reg[6] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\PSC_reg_n_0_[6] ));
  FDCE \PSC_reg[7] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\PSC_reg_n_0_[7] ));
  FDCE \PSC_reg[8] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\PSC_reg_n_0_[8] ));
  FDCE \PSC_reg[9] 
       (.C(clk),
        .CE(PSC),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\PSC_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \RCR[15]_i_1 
       (.I0(\CCR_1_reg[0]_0 ),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[3]),
        .I4(ctrl_doWrite__0),
        .O(RCR));
  FDCE \RCR_reg[0] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\RCR_reg_n_0_[0] ));
  FDCE \RCR_reg[10] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\RCR_reg_n_0_[10] ));
  FDCE \RCR_reg[11] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\RCR_reg_n_0_[11] ));
  FDCE \RCR_reg[12] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\RCR_reg_n_0_[12] ));
  FDCE \RCR_reg[13] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\RCR_reg_n_0_[13] ));
  FDCE \RCR_reg[14] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\RCR_reg_n_0_[14] ));
  FDCE \RCR_reg[15] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\RCR_reg_n_0_[15] ));
  FDCE \RCR_reg[1] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\RCR_reg_n_0_[1] ));
  FDCE \RCR_reg[2] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\RCR_reg_n_0_[2] ));
  FDCE \RCR_reg[3] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\RCR_reg_n_0_[3] ));
  FDCE \RCR_reg[4] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\RCR_reg_n_0_[4] ));
  FDCE \RCR_reg[5] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\RCR_reg_n_0_[5] ));
  FDCE \RCR_reg[6] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\RCR_reg_n_0_[6] ));
  FDCE \RCR_reg[7] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\RCR_reg_n_0_[7] ));
  FDCE \RCR_reg[8] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\RCR_reg_n_0_[8] ));
  FDCE \RCR_reg[9] 
       (.C(clk),
        .CE(RCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\RCR_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \SMCR[15]_i_1 
       (.I0(\SMCR_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[2]),
        .O(SMCR));
  FDCE \SMCR_reg[0] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\SMCR_reg_n_0_[0] ));
  FDCE \SMCR_reg[10] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\SMCR_reg_n_0_[10] ));
  FDCE \SMCR_reg[11] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\SMCR_reg_n_0_[11] ));
  FDCE \SMCR_reg[12] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\SMCR_reg_n_0_[12] ));
  FDCE \SMCR_reg[13] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\SMCR_reg_n_0_[13] ));
  FDCE \SMCR_reg[14] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\SMCR_reg_n_0_[14] ));
  FDCE \SMCR_reg[15] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\SMCR_reg_n_0_[15] ));
  FDCE \SMCR_reg[1] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\SMCR_reg_n_0_[1] ));
  FDCE \SMCR_reg[2] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\SMCR_reg_n_0_[2] ));
  FDCE \SMCR_reg[3] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\SMCR_reg_n_0_[3] ));
  FDCE \SMCR_reg[4] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\SMCR_reg_n_0_[4] ));
  FDCE \SMCR_reg[5] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\SMCR_reg_n_0_[5] ));
  FDCE \SMCR_reg[6] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\SMCR_reg_n_0_[6] ));
  FDCE \SMCR_reg[7] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\SMCR_reg_n_0_[7] ));
  FDCE \SMCR_reg[8] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\SMCR_reg_n_0_[8] ));
  FDCE \SMCR_reg[9] 
       (.C(clk),
        .CE(SMCR),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\SMCR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hCAFACCFFCA0ACC00)) 
    \SR[0]_i_1__0 
       (.I0(io_apb_PWDATA[0]),
        .I1(SR__0),
        .I2(io_apb_PADDR_5_sn_1),
        .I3(\SR[0]_i_3_n_0 ),
        .I4(ctrl_doWrite__0),
        .I5(p_15_in),
        .O(\SR[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SR[0]_i_2__0 
       (.I0(when_apb3tim_l99__14),
        .I1(\CR1_reg_n_0_[4] ),
        .I2(when_apb3tim_l93),
        .O(SR__0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \SR[0]_i_3 
       (.I0(when_apb3tim_l87),
        .I1(when_apb3tim_l99__14),
        .I2(\CR1_reg_n_0_[4] ),
        .I3(when_apb3tim_l93),
        .I4(when_apb3tim_l89),
        .O(\SR[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \SR[0]_i_3__0 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR_2_sn_1),
        .O(io_apb_PADDR_5_sn_1));
  LUT5 #(
    .INIT(32'h00000040)) 
    \SR[15]_i_1 
       (.I0(\CCMR2_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[2]),
        .O(\SR[15]_i_1_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[0]_i_1__0_n_0 ),
        .Q(p_15_in));
  FDCE \SR_reg[10] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\SR_reg_n_0_[10] ));
  FDCE \SR_reg[11] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\SR_reg_n_0_[11] ));
  FDCE \SR_reg[12] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\SR_reg_n_0_[12] ));
  FDCE \SR_reg[13] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\SR_reg_n_0_[13] ));
  FDCE \SR_reg[14] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\SR_reg_n_0_[14] ));
  FDCE \SR_reg[15] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\SR_reg_n_0_[15] ));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\SR_reg_n_0_[1] ));
  FDCE \SR_reg[2] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\SR_reg_n_0_[2] ));
  FDCE \SR_reg[3] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\SR_reg_n_0_[3] ));
  FDCE \SR_reg[4] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\SR_reg_n_0_[4] ));
  FDCE \SR_reg[5] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\SR_reg_n_0_[5] ));
  FDCE \SR_reg[6] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\SR_reg_n_0_[6] ));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\SR_reg_n_0_[7] ));
  FDCE \SR_reg[8] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\SR_reg_n_0_[8] ));
  FDCE \SR_reg[9] 
       (.C(clk),
        .CE(\SR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\SR_reg_n_0_[9] ));
  CARRY4 _zz_io_ch1_carry
       (.CI(1'b0),
        .CO({_zz_io_ch1_carry_n_0,_zz_io_ch1_carry_n_1,_zz_io_ch1_carry_n_2,_zz_io_ch1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch1_carry_i_1__0_n_0,_zz_io_ch1_carry_i_2__0_n_0,_zz_io_ch1_carry_i_3__0_n_0,_zz_io_ch1_carry_i_4__0_n_0}),
        .O(NLW__zz_io_ch1_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch1_carry_i_5__0_n_0,_zz_io_ch1_carry_i_6__0_n_0,_zz_io_ch1_carry_i_7__0_n_0,_zz_io_ch1_carry_i_8__0_n_0}));
  CARRY4 _zz_io_ch1_carry__0
       (.CI(_zz_io_ch1_carry_n_0),
        .CO({_zz_io_ch1,_zz_io_ch1_carry__0_n_1,_zz_io_ch1_carry__0_n_2,_zz_io_ch1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch1_carry__0_i_1__0_n_0,_zz_io_ch1_carry__0_i_2__0_n_0,_zz_io_ch1_carry__0_i_3__0_n_0,_zz_io_ch1_carry__0_i_4__0_n_0}),
        .O(NLW__zz_io_ch1_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch1_carry__0_i_5__0_n_0,_zz_io_ch1_carry__0_i_6__0_n_0,_zz_io_ch1_carry__0_i_7__0_n_0,_zz_io_ch1_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_1__0
       (.I0(\CCR_0_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_0_reg_n_0_[15] ),
        .O(_zz_io_ch1_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_2__0
       (.I0(\CCR_0_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_0_reg_n_0_[13] ),
        .O(_zz_io_ch1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_3__0
       (.I0(\CCR_0_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_0_reg_n_0_[11] ),
        .O(_zz_io_ch1_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry__0_i_4__0
       (.I0(\CCR_0_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_0_reg_n_0_[9] ),
        .O(_zz_io_ch1_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_5__0
       (.I0(\CCR_0_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_0_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch1_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_6__0
       (.I0(\CCR_0_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_0_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch1_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_7__0
       (.I0(\CCR_0_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_0_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch1_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry__0_i_8__0
       (.I0(\CCR_0_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_0_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch1_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_1__0
       (.I0(\CCR_0_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_0_reg_n_0_[7] ),
        .O(_zz_io_ch1_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_2__0
       (.I0(\CCR_0_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_0_reg_n_0_[5] ),
        .O(_zz_io_ch1_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_3__0
       (.I0(\CCR_0_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_0_reg_n_0_[3] ),
        .O(_zz_io_ch1_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch1_carry_i_4__0
       (.I0(\CCR_0_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_0_reg_n_0_[1] ),
        .O(_zz_io_ch1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_5__0
       (.I0(\CCR_0_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_0_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch1_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_6__0
       (.I0(\CCR_0_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_0_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_7__0
       (.I0(\CCR_0_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_0_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch1_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch1_carry_i_8__0
       (.I0(\CCR_0_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_0_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch1_carry_i_8__0_n_0));
  CARRY4 _zz_io_ch_11_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_11_carry_n_0,_zz_io_ch_11_carry_n_1,_zz_io_ch_11_carry_n_2,_zz_io_ch_11_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_11_carry_i_1__0_n_0,_zz_io_ch_11_carry_i_2__0_n_0,_zz_io_ch_11_carry_i_3__0_n_0,_zz_io_ch_11_carry_i_4__0_n_0}),
        .O(NLW__zz_io_ch_11_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_11_carry_i_5__0_n_0,_zz_io_ch_11_carry_i_6__0_n_0,_zz_io_ch_11_carry_i_7__0_n_0,_zz_io_ch_11_carry_i_8__0_n_0}));
  CARRY4 _zz_io_ch_11_carry__0
       (.CI(_zz_io_ch_11_carry_n_0),
        .CO({_zz_io_ch_11,_zz_io_ch_11_carry__0_n_1,_zz_io_ch_11_carry__0_n_2,_zz_io_ch_11_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_11_carry__0_i_1__0_n_0,_zz_io_ch_11_carry__0_i_2__0_n_0,_zz_io_ch_11_carry__0_i_3__0_n_0,_zz_io_ch_11_carry__0_i_4__0_n_0}),
        .O(NLW__zz_io_ch_11_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_11_carry__0_i_5__0_n_0,_zz_io_ch_11_carry__0_i_6__0_n_0,_zz_io_ch_11_carry__0_i_7__0_n_0,_zz_io_ch_11_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_1__0
       (.I0(\CCR_1_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_1_reg_n_0_[15] ),
        .O(_zz_io_ch_11_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_2__0
       (.I0(\CCR_1_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_1_reg_n_0_[13] ),
        .O(_zz_io_ch_11_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_3__0
       (.I0(\CCR_1_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_1_reg_n_0_[11] ),
        .O(_zz_io_ch_11_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry__0_i_4__0
       (.I0(\CCR_1_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_1_reg_n_0_[9] ),
        .O(_zz_io_ch_11_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_5__0
       (.I0(\CCR_1_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_1_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_11_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_6__0
       (.I0(\CCR_1_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_1_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_11_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_7__0
       (.I0(\CCR_1_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_1_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_11_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry__0_i_8__0
       (.I0(\CCR_1_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_1_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_11_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_1__0
       (.I0(\CCR_1_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_1_reg_n_0_[7] ),
        .O(_zz_io_ch_11_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_2__0
       (.I0(\CCR_1_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_1_reg_n_0_[5] ),
        .O(_zz_io_ch_11_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_3__0
       (.I0(\CCR_1_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_1_reg_n_0_[3] ),
        .O(_zz_io_ch_11_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_11_carry_i_4__0
       (.I0(\CCR_1_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_1_reg_n_0_[1] ),
        .O(_zz_io_ch_11_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_5__0
       (.I0(\CCR_1_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_1_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_11_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_6__0
       (.I0(\CCR_1_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_1_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_11_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_7__0
       (.I0(\CCR_1_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_1_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_11_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_11_carry_i_8__0
       (.I0(\CCR_1_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_1_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_11_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_1_i_1__0
       (.I0(_zz_io_ch_11),
        .I1(p_11_in[1]),
        .O(_zz_io_ch_10));
  FDCE _zz_io_ch_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_10),
        .Q(io_ch[1]));
  CARRY4 _zz_io_ch_21_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_21_carry_n_0,_zz_io_ch_21_carry_n_1,_zz_io_ch_21_carry_n_2,_zz_io_ch_21_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_21_carry_i_1__0_n_0,_zz_io_ch_21_carry_i_2__0_n_0,_zz_io_ch_21_carry_i_3__0_n_0,_zz_io_ch_21_carry_i_4__0_n_0}),
        .O(NLW__zz_io_ch_21_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_21_carry_i_5__0_n_0,_zz_io_ch_21_carry_i_6__0_n_0,_zz_io_ch_21_carry_i_7__0_n_0,_zz_io_ch_21_carry_i_8__0_n_0}));
  CARRY4 _zz_io_ch_21_carry__0
       (.CI(_zz_io_ch_21_carry_n_0),
        .CO({_zz_io_ch_21,_zz_io_ch_21_carry__0_n_1,_zz_io_ch_21_carry__0_n_2,_zz_io_ch_21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_21_carry__0_i_1__0_n_0,_zz_io_ch_21_carry__0_i_2__0_n_0,_zz_io_ch_21_carry__0_i_3__0_n_0,_zz_io_ch_21_carry__0_i_4__0_n_0}),
        .O(NLW__zz_io_ch_21_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_21_carry__0_i_5__0_n_0,_zz_io_ch_21_carry__0_i_6__0_n_0,_zz_io_ch_21_carry__0_i_7__0_n_0,_zz_io_ch_21_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_1__0
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_2_reg_n_0_[15] ),
        .O(_zz_io_ch_21_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_2__0
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_2_reg_n_0_[13] ),
        .O(_zz_io_ch_21_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_3__0
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_2_reg_n_0_[11] ),
        .O(_zz_io_ch_21_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry__0_i_4__0
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_2_reg_n_0_[9] ),
        .O(_zz_io_ch_21_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_5__0
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_2_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_21_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_6__0
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_2_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_21_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_7__0
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_2_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_21_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry__0_i_8__0
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_2_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_21_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_1__0
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_2_reg_n_0_[7] ),
        .O(_zz_io_ch_21_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_2__0
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_2_reg_n_0_[5] ),
        .O(_zz_io_ch_21_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_3__0
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_2_reg_n_0_[3] ),
        .O(_zz_io_ch_21_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_21_carry_i_4__0
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_2_reg_n_0_[1] ),
        .O(_zz_io_ch_21_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_5__0
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_2_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_21_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_6__0
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_2_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_21_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_7__0
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_2_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_21_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_21_carry_i_8__0
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_2_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_21_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_2_i_1__0
       (.I0(_zz_io_ch_21),
        .I1(p_11_in[2]),
        .O(_zz_io_ch_20));
  FDCE _zz_io_ch_2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_20),
        .Q(io_ch[2]));
  CARRY4 _zz_io_ch_31_carry
       (.CI(1'b0),
        .CO({_zz_io_ch_31_carry_n_0,_zz_io_ch_31_carry_n_1,_zz_io_ch_31_carry_n_2,_zz_io_ch_31_carry_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_31_carry_i_1__0_n_0,_zz_io_ch_31_carry_i_2__0_n_0,_zz_io_ch_31_carry_i_3__0_n_0,_zz_io_ch_31_carry_i_4__0_n_0}),
        .O(NLW__zz_io_ch_31_carry_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_31_carry_i_5__0_n_0,_zz_io_ch_31_carry_i_6__0_n_0,_zz_io_ch_31_carry_i_7__0_n_0,_zz_io_ch_31_carry_i_8__0_n_0}));
  CARRY4 _zz_io_ch_31_carry__0
       (.CI(_zz_io_ch_31_carry_n_0),
        .CO({_zz_io_ch_31,_zz_io_ch_31_carry__0_n_1,_zz_io_ch_31_carry__0_n_2,_zz_io_ch_31_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({_zz_io_ch_31_carry__0_i_1__0_n_0,_zz_io_ch_31_carry__0_i_2__0_n_0,_zz_io_ch_31_carry__0_i_3__0_n_0,_zz_io_ch_31_carry__0_i_4__0_n_0}),
        .O(NLW__zz_io_ch_31_carry__0_O_UNCONNECTED[3:0]),
        .S({_zz_io_ch_31_carry__0_i_5__0_n_0,_zz_io_ch_31_carry__0_i_6__0_n_0,_zz_io_ch_31_carry__0_i_7__0_n_0,_zz_io_ch_31_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_1__0
       (.I0(\CCR_3_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(CNT__0[15]),
        .I3(\CCR_3_reg_n_0_[15] ),
        .O(_zz_io_ch_31_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_2__0
       (.I0(\CCR_3_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(CNT__0[13]),
        .I3(\CCR_3_reg_n_0_[13] ),
        .O(_zz_io_ch_31_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_3__0
       (.I0(\CCR_3_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(CNT__0[11]),
        .I3(\CCR_3_reg_n_0_[11] ),
        .O(_zz_io_ch_31_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry__0_i_4__0
       (.I0(\CCR_3_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(CNT__0[9]),
        .I3(\CCR_3_reg_n_0_[9] ),
        .O(_zz_io_ch_31_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_5__0
       (.I0(\CCR_3_reg_n_0_[14] ),
        .I1(CNT__0[14]),
        .I2(\CCR_3_reg_n_0_[15] ),
        .I3(CNT__0[15]),
        .O(_zz_io_ch_31_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_6__0
       (.I0(\CCR_3_reg_n_0_[12] ),
        .I1(CNT__0[12]),
        .I2(\CCR_3_reg_n_0_[13] ),
        .I3(CNT__0[13]),
        .O(_zz_io_ch_31_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_7__0
       (.I0(\CCR_3_reg_n_0_[10] ),
        .I1(CNT__0[10]),
        .I2(\CCR_3_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .O(_zz_io_ch_31_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry__0_i_8__0
       (.I0(\CCR_3_reg_n_0_[8] ),
        .I1(CNT__0[8]),
        .I2(\CCR_3_reg_n_0_[9] ),
        .I3(CNT__0[9]),
        .O(_zz_io_ch_31_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_1__0
       (.I0(\CCR_3_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(CNT__0[7]),
        .I3(\CCR_3_reg_n_0_[7] ),
        .O(_zz_io_ch_31_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_2__0
       (.I0(\CCR_3_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(CNT__0[5]),
        .I3(\CCR_3_reg_n_0_[5] ),
        .O(_zz_io_ch_31_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_3__0
       (.I0(\CCR_3_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(CNT__0[3]),
        .I3(\CCR_3_reg_n_0_[3] ),
        .O(_zz_io_ch_31_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    _zz_io_ch_31_carry_i_4__0
       (.I0(\CCR_3_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(CNT__0[1]),
        .I3(\CCR_3_reg_n_0_[1] ),
        .O(_zz_io_ch_31_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_5__0
       (.I0(\CCR_3_reg_n_0_[6] ),
        .I1(CNT__0[6]),
        .I2(\CCR_3_reg_n_0_[7] ),
        .I3(CNT__0[7]),
        .O(_zz_io_ch_31_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_6__0
       (.I0(\CCR_3_reg_n_0_[4] ),
        .I1(CNT__0[4]),
        .I2(\CCR_3_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .O(_zz_io_ch_31_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_7__0
       (.I0(\CCR_3_reg_n_0_[2] ),
        .I1(CNT__0[2]),
        .I2(\CCR_3_reg_n_0_[3] ),
        .I3(CNT__0[3]),
        .O(_zz_io_ch_31_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    _zz_io_ch_31_carry_i_8__0
       (.I0(\CCR_3_reg_n_0_[0] ),
        .I1(CNT__0[0]),
        .I2(\CCR_3_reg_n_0_[1] ),
        .I3(CNT__0[1]),
        .O(_zz_io_ch_31_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_3_i_1__0
       (.I0(_zz_io_ch_31),
        .I1(p_11_in[3]),
        .O(_zz_io_ch_30));
  FDCE _zz_io_ch_3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch_30),
        .Q(io_ch[3]));
  LUT2 #(
    .INIT(4'h8)) 
    _zz_io_ch_i_1__0
       (.I0(_zz_io_ch1),
        .I1(p_11_in[0]),
        .O(_zz_io_ch0));
  FDCE _zz_io_ch_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(_zz_io_ch0),
        .Q(io_ch[0]));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[0]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_31_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[0]_INST_0_i_32_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_31 
       (.I0(\DMAR_reg_n_0_[0] ),
        .I1(\DCR_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_31_n_0 ));
  MUXF8 \io_apb_PRDATA[0]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_32_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[0]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[0]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_49 
       (.I0(\DIER_reg[0]_0 ),
        .I1(\SMCR_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(when_apb3tim_l87),
        .O(\io_apb_PRDATA[0]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[0]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[0]),
        .I1(Q),
        .I2(\io_apb_PRDATA[0]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_50 
       (.I0(\CCMR2_reg_n_0_[0] ),
        .I1(\CCMR1_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[0]),
        .I4(io_apb_PADDR[2]),
        .I5(p_15_in),
        .O(\io_apb_PRDATA[0]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_51 
       (.I0(\ARR_reg_n_0_[0] ),
        .I1(\PSC_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[0]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[0]),
        .O(\io_apb_PRDATA[0]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[0]_INST_0_i_52 
       (.I0(\CCR_2_reg_n_0_[0] ),
        .I1(\CCR_1_reg_n_0_[0] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[0] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[0] ),
        .O(\io_apb_PRDATA[0]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[10]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[10]_INST_0_i_26_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[10]_INST_0_i_27_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[10]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_26 
       (.I0(\DMAR_reg_n_0_[10] ),
        .I1(\DCR_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_26_n_0 ));
  MUXF8 \io_apb_PRDATA[10]_INST_0_i_27 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_44_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_45_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_27_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[10]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_49 
       (.I0(\DIER_reg_n_0_[10] ),
        .I1(\SMCR_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[10]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[10]),
        .I1(Q),
        .I2(\io_apb_PRDATA[10]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[10]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_50 
       (.I0(\CCMR2_reg_n_0_[10] ),
        .I1(\CCMR1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_51 
       (.I0(\ARR_reg_n_0_[10] ),
        .I1(\PSC_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[10]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[10]_INST_0_i_52 
       (.I0(\CCR_2_reg_n_0_[10] ),
        .I1(\CCR_1_reg_n_0_[10] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[10] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[10] ),
        .O(\io_apb_PRDATA[10]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[11]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[11]_INST_0_i_25_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[11]_INST_0_i_26_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[11]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_25 
       (.I0(\DMAR_reg_n_0_[11] ),
        .I1(\DCR_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_25_n_0 ));
  MUXF8 \io_apb_PRDATA[11]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_41_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_42_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_26_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_46_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_47_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_41_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[11]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_49_n_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_46 
       (.I0(\DIER_reg_n_0_[11] ),
        .I1(\SMCR_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_47 
       (.I0(\CCMR2_reg_n_0_[11] ),
        .I1(\CCMR1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_48 
       (.I0(\ARR_reg_n_0_[11] ),
        .I1(\PSC_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[11]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[11]_INST_0_i_49 
       (.I0(\CCR_2_reg_n_0_[11] ),
        .I1(\CCR_1_reg_n_0_[11] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[11] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[11] ),
        .O(\io_apb_PRDATA[11]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[11]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[11]),
        .I1(Q),
        .I2(\io_apb_PRDATA[11]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[11]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0] ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \io_apb_PRDATA[12]_INST_0_i_11 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_22_n_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(\io_apb_PRDATA[12]_INST_0_i_5 ),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(timCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[12]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_36_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_37_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[12]_INST_0_i_38_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PRDATA[12]_INST_0_i_22_n_0 ));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_36_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[12]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_37_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_38 
       (.I0(\DMAR_reg_n_0_[12] ),
        .I1(\DCR_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_43 
       (.I0(\DIER_reg_n_0_[12] ),
        .I1(\SMCR_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_44 
       (.I0(\CCMR2_reg_n_0_[12] ),
        .I1(\CCMR1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_45 
       (.I0(\ARR_reg_n_0_[12] ),
        .I1(\PSC_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[12]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[12]_INST_0_i_46 
       (.I0(\CCR_2_reg_n_0_[12] ),
        .I1(\CCR_1_reg_n_0_[12] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[12] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[12] ),
        .O(\io_apb_PRDATA[12]_INST_0_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \io_apb_PRDATA[13]_INST_0_i_11 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_22_n_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(\io_apb_PRDATA[13]_INST_0_i_5 ),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(timCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[13]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_36_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_37_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[13]_INST_0_i_38_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PRDATA[13]_INST_0_i_22_n_0 ));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_36_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[13]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_37_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_38 
       (.I0(\DMAR_reg_n_0_[13] ),
        .I1(\DCR_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_43 
       (.I0(\DIER_reg_n_0_[13] ),
        .I1(\SMCR_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_44 
       (.I0(\CCMR2_reg_n_0_[13] ),
        .I1(\CCMR1_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_45 
       (.I0(\ARR_reg_n_0_[13] ),
        .I1(\PSC_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[13]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[13]_INST_0_i_46 
       (.I0(\CCR_2_reg_n_0_[13] ),
        .I1(\CCR_1_reg_n_0_[13] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[13] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[13] ),
        .O(\io_apb_PRDATA[13]_INST_0_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \io_apb_PRDATA[14]_INST_0_i_11 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_22_n_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(\io_apb_PRDATA[14]_INST_0_i_5 ),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(timCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[14]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_36_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_37_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[14]_INST_0_i_38_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PRDATA[14]_INST_0_i_22_n_0 ));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_36_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[14]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_37_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_38 
       (.I0(\DMAR_reg_n_0_[14] ),
        .I1(\DCR_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_43 
       (.I0(\DIER_reg_n_0_[14] ),
        .I1(\SMCR_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_44 
       (.I0(\CCMR2_reg_n_0_[14] ),
        .I1(\CCMR1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_45 
       (.I0(\ARR_reg_n_0_[14] ),
        .I1(\PSC_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[14]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[14]_INST_0_i_46 
       (.I0(\CCR_2_reg_n_0_[14] ),
        .I1(\CCR_1_reg_n_0_[14] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[14] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[14] ),
        .O(\io_apb_PRDATA[14]_INST_0_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \io_apb_PRDATA[15]_INST_0_i_16 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_29_n_0 ),
        .I1(io_apb_PADDR[0]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_8 ),
        .I3(io_apb_PADDR[1]),
        .I4(selIndex),
        .O(timCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \io_apb_PRDATA[15]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_49_n_0 ),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[6]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_50_n_0 ),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PRDATA[15]_INST_0_i_29_n_0 ));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_48 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_57_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_58_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_48_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[15]_INST_0_i_49 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_59_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_60_n_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_49_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_50 
       (.I0(\DMAR_reg_n_0_[15] ),
        .I1(\DCR_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_57 
       (.I0(\DIER_reg_n_0_[15] ),
        .I1(\SMCR_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_58 
       (.I0(\CCMR2_reg_n_0_[15] ),
        .I1(\CCMR1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_59 
       (.I0(\ARR_reg_n_0_[15] ),
        .I1(\PSC_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[15]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[15]_INST_0_i_60 
       (.I0(\CCR_2_reg_n_0_[15] ),
        .I1(\CCR_1_reg_n_0_[15] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[15] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[15] ),
        .O(\io_apb_PRDATA[15]_INST_0_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[1]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[1]_INST_0_i_32_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[1]_INST_0_i_33_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[1]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_32 
       (.I0(\DMAR_reg_n_0_[1] ),
        .I1(\DCR_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_32_n_0 ));
  MUXF8 \io_apb_PRDATA[1]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_44_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_45_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_33_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[1]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[1]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_45_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_49 
       (.I0(\DIER_reg_n_0_[1] ),
        .I1(\SMCR_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[1]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[1]),
        .I1(Q),
        .I2(\io_apb_PRDATA[1]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[1]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_50 
       (.I0(\CCMR2_reg_n_0_[1] ),
        .I1(\CCMR1_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[1]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_51 
       (.I0(\ARR_reg_n_0_[1] ),
        .I1(\PSC_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[1]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[1]),
        .O(\io_apb_PRDATA[1]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[1]_INST_0_i_52 
       (.I0(\CCR_2_reg_n_0_[1] ),
        .I1(\CCR_1_reg_n_0_[1] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[1] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[1] ),
        .O(\io_apb_PRDATA[1]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[2]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[2]_INST_0_i_31_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[2]_INST_0_i_32_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[2]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_31 
       (.I0(\DMAR_reg_n_0_[2] ),
        .I1(\DCR_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_31_n_0 ));
  MUXF8 \io_apb_PRDATA[2]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_42_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_43_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_32_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[2]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_49_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[2]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_50_n_0 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_51_n_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_48 
       (.I0(\DIER_reg_n_0_[2] ),
        .I1(\SMCR_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_49 
       (.I0(\CCMR2_reg_n_0_[2] ),
        .I1(\CCMR1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[2]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[2]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[2]),
        .I1(Q),
        .I2(\io_apb_PRDATA[2]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[2]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_50 
       (.I0(\ARR_reg_n_0_[2] ),
        .I1(\PSC_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[2]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[2]),
        .O(\io_apb_PRDATA[2]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[2]_INST_0_i_51 
       (.I0(\CCR_2_reg_n_0_[2] ),
        .I1(\CCR_1_reg_n_0_[2] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[2] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[2] ),
        .O(\io_apb_PRDATA[2]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[3]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[3]_INST_0_i_30_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[3]_INST_0_i_31_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[3]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_30 
       (.I0(\DMAR_reg_n_0_[3] ),
        .I1(\DCR_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_30_n_0 ));
  MUXF8 \io_apb_PRDATA[3]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_41_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_42_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_31_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[3]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_46_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_47_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_41_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[3]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_49_n_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_46 
       (.I0(\DIER_reg_n_0_[3] ),
        .I1(\SMCR_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_47 
       (.I0(\CCMR2_reg_n_0_[3] ),
        .I1(\CCMR1_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[3]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_48 
       (.I0(\ARR_reg_n_0_[3] ),
        .I1(\PSC_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[3]),
        .I4(io_apb_PADDR[2]),
        .I5(p_11_in[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[3]_INST_0_i_49 
       (.I0(\CCR_2_reg_n_0_[3] ),
        .I1(\CCR_1_reg_n_0_[3] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[3] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[3] ),
        .O(\io_apb_PRDATA[3]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[3]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[3]),
        .I1(Q),
        .I2(\io_apb_PRDATA[3]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[3]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[4]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[4]_INST_0_i_30_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[4]_INST_0_i_31_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[4]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_30 
       (.I0(\DMAR_reg_n_0_[4] ),
        .I1(\DCR_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_30_n_0 ));
  MUXF8 \io_apb_PRDATA[4]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_41_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_42_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_31_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[4]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_47_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_48_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_41_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[4]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_47 
       (.I0(\DIER_reg_n_0_[4] ),
        .I1(\SMCR_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_48 
       (.I0(\CCMR2_reg_n_0_[4] ),
        .I1(\CCMR1_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[4]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_49 
       (.I0(\ARR_reg_n_0_[4] ),
        .I1(\PSC_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[4]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[4]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[4]),
        .I1(Q),
        .I2(\io_apb_PRDATA[4]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[4]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[4]_INST_0_i_50 
       (.I0(\CCR_2_reg_n_0_[4] ),
        .I1(\CCR_1_reg_n_0_[4] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[4] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[4] ),
        .O(\io_apb_PRDATA[4]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[5]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[5]_INST_0_i_30_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[5]_INST_0_i_31_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[5]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_30 
       (.I0(\DMAR_reg_n_0_[5] ),
        .I1(\DCR_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_30_n_0 ));
  MUXF8 \io_apb_PRDATA[5]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_41_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_42_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_31_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[5]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_46_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_47_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_41_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[5]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_49_n_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_46 
       (.I0(\DIER_reg_n_0_[5] ),
        .I1(\SMCR_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_47 
       (.I0(\CCMR2_reg_n_0_[5] ),
        .I1(\CCMR1_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[5]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_48 
       (.I0(\ARR_reg_n_0_[5] ),
        .I1(\PSC_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[5]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[5]_INST_0_i_49 
       (.I0(\CCR_2_reg_n_0_[5] ),
        .I1(\CCR_1_reg_n_0_[5] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[5] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[5] ),
        .O(\io_apb_PRDATA[5]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[5]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[5]),
        .I1(Q),
        .I2(\io_apb_PRDATA[5]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[5]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[6]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[6]_INST_0_i_30_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[6]_INST_0_i_31_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[6]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_30 
       (.I0(\DMAR_reg_n_0_[6] ),
        .I1(\DCR_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_30_n_0 ));
  MUXF8 \io_apb_PRDATA[6]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_42_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_43_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_31_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[6]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_48_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_49_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_42_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[6]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_50_n_0 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_51_n_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_48 
       (.I0(\DIER_reg_n_0_[6] ),
        .I1(\SMCR_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_49 
       (.I0(\CCMR2_reg_n_0_[6] ),
        .I1(\CCMR1_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(p_14_in[6]),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[6]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[6]),
        .I1(Q),
        .I2(\io_apb_PRDATA[6]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[6]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_50 
       (.I0(\ARR_reg_n_0_[6] ),
        .I1(\PSC_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[6]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[6]_INST_0_i_51 
       (.I0(\CCR_2_reg_n_0_[6] ),
        .I1(\CCR_1_reg_n_0_[6] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[6] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[6] ),
        .O(\io_apb_PRDATA[6]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[7]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[7]_INST_0_i_30_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[7]_INST_0_i_31_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_30 
       (.I0(\DMAR_reg_n_0_[7] ),
        .I1(\DCR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_30_n_0 ));
  MUXF8 \io_apb_PRDATA[7]_INST_0_i_31 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_43_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_44_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_31_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[7]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_49_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_50_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_43_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[7]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_44_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_49 
       (.I0(\DIER_reg_n_0_[7] ),
        .I1(\SMCR_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[7]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[7]),
        .I1(Q),
        .I2(\io_apb_PRDATA[7]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[7]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_50 
       (.I0(\CCMR2_reg_n_0_[7] ),
        .I1(\CCMR1_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_51 
       (.I0(\ARR_reg_n_0_[7] ),
        .I1(\PSC_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[7]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[7]_INST_0_i_52 
       (.I0(\CCR_2_reg_n_0_[7] ),
        .I1(\CCR_1_reg_n_0_[7] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[7] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[7] ),
        .O(\io_apb_PRDATA[7]_INST_0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[8]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[8]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_34_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[8]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_33 
       (.I0(\DMAR_reg_n_0_[8] ),
        .I1(\DCR_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_33_n_0 ));
  MUXF8 \io_apb_PRDATA[8]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_51_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_52_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_34_n_0 ),
        .S(io_apb_PADDR[5]));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[8]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[8]),
        .I1(Q),
        .I2(\io_apb_PRDATA[8]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[8]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_2 ));
  MUXF7 \io_apb_PRDATA[8]_INST_0_i_51 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_56_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_57_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_51_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[8]_INST_0_i_52 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_58_n_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_59_n_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_52_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_56 
       (.I0(\DIER_reg_n_0_[8] ),
        .I1(\SMCR_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_57 
       (.I0(\CCMR2_reg_n_0_[8] ),
        .I1(\CCMR1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_58 
       (.I0(\ARR_reg_n_0_[8] ),
        .I1(\PSC_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[8]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[8]_INST_0_i_59 
       (.I0(\CCR_2_reg_n_0_[8] ),
        .I1(\CCR_1_reg_n_0_[8] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[8] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[8] ),
        .O(\io_apb_PRDATA[8]_INST_0_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \io_apb_PRDATA[9]_INST_0_i_12 
       (.I0(io_apb_PADDR[4]),
        .I1(\io_apb_PRDATA[9]_INST_0_i_24_n_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(\io_apb_PRDATA[9]_INST_0_i_25_n_0 ),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[9]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_24 
       (.I0(\DMAR_reg_n_0_[9] ),
        .I1(\DCR_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\BDTR_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CCR_3_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_24_n_0 ));
  MUXF8 \io_apb_PRDATA[9]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_40_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_41_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_25_n_0 ),
        .S(io_apb_PADDR[5]));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_45_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_46_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_40_n_0 ),
        .S(io_apb_PADDR[4]));
  MUXF7 \io_apb_PRDATA[9]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_47_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_48_n_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_41_n_0 ),
        .S(io_apb_PADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_45 
       (.I0(\DIER_reg_n_0_[9] ),
        .I1(\SMCR_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CR2_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\CR1_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_46 
       (.I0(\CCMR2_reg_n_0_[9] ),
        .I1(\CCMR1_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\EGR_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\SR_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_47 
       (.I0(\ARR_reg_n_0_[9] ),
        .I1(\PSC_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(CNT__0[9]),
        .I4(io_apb_PADDR[2]),
        .I5(\CCER_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \io_apb_PRDATA[9]_INST_0_i_48 
       (.I0(\CCR_2_reg_n_0_[9] ),
        .I1(\CCR_1_reg_n_0_[9] ),
        .I2(io_apb_PADDR[3]),
        .I3(\CCR_0_reg_n_0_[9] ),
        .I4(io_apb_PADDR[2]),
        .I5(\RCR_reg_n_0_[9] ),
        .O(\io_apb_PRDATA[9]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h8888B8B88888BB88)) 
    \io_apb_PRDATA[9]_INST_0_i_5 
       (.I0(wdgCtrl_io_apb_PRDATA[9]),
        .I1(Q),
        .I2(\io_apb_PRDATA[9]_INST_0_i_12_n_0 ),
        .I3(\io_apb_PRDATA[9]_INST_0_i_2 ),
        .I4(io_apb_PADDR[1]),
        .I5(selIndex),
        .O(\selIndex_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_2__0 
       (.I0(prescaler_reg[0]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_3__0 
       (.I0(prescaler_reg[3]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_4__0 
       (.I0(prescaler_reg[2]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[0]_i_5__0 
       (.I0(prescaler_reg[1]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prescaler[0]_i_6__0 
       (.I0(prescaler_reg[0]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_2__0 
       (.I0(prescaler_reg[15]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_3__0 
       (.I0(prescaler_reg[14]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_4__0 
       (.I0(prescaler_reg[13]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[12]_i_5__0 
       (.I0(prescaler_reg[12]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_2__0 
       (.I0(prescaler_reg[7]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_3__0 
       (.I0(prescaler_reg[6]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_4__0 
       (.I0(prescaler_reg[5]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[4]_i_5__0 
       (.I0(prescaler_reg[4]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_2__0 
       (.I0(prescaler_reg[11]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_3__0 
       (.I0(prescaler_reg[10]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_4__0 
       (.I0(prescaler_reg[9]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \prescaler[8]_i_5__0 
       (.I0(prescaler_reg[8]),
        .I1(when_apb3tim_l89),
        .O(\prescaler[8]_i_5__0_n_0 ));
  FDCE \prescaler_reg[0] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1__0_n_7 ),
        .Q(prescaler_reg[0]));
  CARRY4 \prescaler_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\prescaler_reg[0]_i_1__0_n_0 ,\prescaler_reg[0]_i_1__0_n_1 ,\prescaler_reg[0]_i_1__0_n_2 ,\prescaler_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\prescaler[0]_i_2__0_n_0 }),
        .O({\prescaler_reg[0]_i_1__0_n_4 ,\prescaler_reg[0]_i_1__0_n_5 ,\prescaler_reg[0]_i_1__0_n_6 ,\prescaler_reg[0]_i_1__0_n_7 }),
        .S({\prescaler[0]_i_3__0_n_0 ,\prescaler[0]_i_4__0_n_0 ,\prescaler[0]_i_5__0_n_0 ,\prescaler[0]_i_6__0_n_0 }));
  FDCE \prescaler_reg[10] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1__0_n_5 ),
        .Q(prescaler_reg[10]));
  FDCE \prescaler_reg[11] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1__0_n_4 ),
        .Q(prescaler_reg[11]));
  FDCE \prescaler_reg[12] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1__0_n_7 ),
        .Q(prescaler_reg[12]));
  CARRY4 \prescaler_reg[12]_i_1__0 
       (.CI(\prescaler_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_prescaler_reg[12]_i_1__0_CO_UNCONNECTED [3],\prescaler_reg[12]_i_1__0_n_1 ,\prescaler_reg[12]_i_1__0_n_2 ,\prescaler_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[12]_i_1__0_n_4 ,\prescaler_reg[12]_i_1__0_n_5 ,\prescaler_reg[12]_i_1__0_n_6 ,\prescaler_reg[12]_i_1__0_n_7 }),
        .S({\prescaler[12]_i_2__0_n_0 ,\prescaler[12]_i_3__0_n_0 ,\prescaler[12]_i_4__0_n_0 ,\prescaler[12]_i_5__0_n_0 }));
  FDCE \prescaler_reg[13] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1__0_n_6 ),
        .Q(prescaler_reg[13]));
  FDCE \prescaler_reg[14] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1__0_n_5 ),
        .Q(prescaler_reg[14]));
  FDCE \prescaler_reg[15] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[12]_i_1__0_n_4 ),
        .Q(prescaler_reg[15]));
  FDCE \prescaler_reg[1] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1__0_n_6 ),
        .Q(prescaler_reg[1]));
  FDCE \prescaler_reg[2] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1__0_n_5 ),
        .Q(prescaler_reg[2]));
  FDCE \prescaler_reg[3] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[0]_i_1__0_n_4 ),
        .Q(prescaler_reg[3]));
  FDCE \prescaler_reg[4] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1__0_n_7 ),
        .Q(prescaler_reg[4]));
  CARRY4 \prescaler_reg[4]_i_1__0 
       (.CI(\prescaler_reg[0]_i_1__0_n_0 ),
        .CO({\prescaler_reg[4]_i_1__0_n_0 ,\prescaler_reg[4]_i_1__0_n_1 ,\prescaler_reg[4]_i_1__0_n_2 ,\prescaler_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[4]_i_1__0_n_4 ,\prescaler_reg[4]_i_1__0_n_5 ,\prescaler_reg[4]_i_1__0_n_6 ,\prescaler_reg[4]_i_1__0_n_7 }),
        .S({\prescaler[4]_i_2__0_n_0 ,\prescaler[4]_i_3__0_n_0 ,\prescaler[4]_i_4__0_n_0 ,\prescaler[4]_i_5__0_n_0 }));
  FDCE \prescaler_reg[5] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1__0_n_6 ),
        .Q(prescaler_reg[5]));
  FDCE \prescaler_reg[6] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1__0_n_5 ),
        .Q(prescaler_reg[6]));
  FDCE \prescaler_reg[7] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[4]_i_1__0_n_4 ),
        .Q(prescaler_reg[7]));
  FDCE \prescaler_reg[8] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1__0_n_7 ),
        .Q(prescaler_reg[8]));
  CARRY4 \prescaler_reg[8]_i_1__0 
       (.CI(\prescaler_reg[4]_i_1__0_n_0 ),
        .CO({\prescaler_reg[8]_i_1__0_n_0 ,\prescaler_reg[8]_i_1__0_n_1 ,\prescaler_reg[8]_i_1__0_n_2 ,\prescaler_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\prescaler_reg[8]_i_1__0_n_4 ,\prescaler_reg[8]_i_1__0_n_5 ,\prescaler_reg[8]_i_1__0_n_6 ,\prescaler_reg[8]_i_1__0_n_7 }),
        .S({\prescaler[8]_i_2__0_n_0 ,\prescaler[8]_i_3__0_n_0 ,\prescaler[8]_i_4__0_n_0 ,\prescaler[8]_i_5__0_n_0 }));
  FDCE \prescaler_reg[9] 
       (.C(clk),
        .CE(when_apb3tim_l87),
        .CLR(reset),
        .D(\prescaler_reg[8]_i_1__0_n_6 ),
        .Q(prescaler_reg[9]));
  CARRY4 when_apb3tim_l89_carry
       (.CI(1'b0),
        .CO({when_apb3tim_l89_carry_n_0,when_apb3tim_l89_carry_n_1,when_apb3tim_l89_carry_n_2,when_apb3tim_l89_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l89_carry_O_UNCONNECTED[3:0]),
        .S({when_apb3tim_l89_carry_i_1__0_n_0,when_apb3tim_l89_carry_i_2__0_n_0,when_apb3tim_l89_carry_i_3__0_n_0,when_apb3tim_l89_carry_i_4__0_n_0}));
  CARRY4 when_apb3tim_l89_carry__0
       (.CI(when_apb3tim_l89_carry_n_0),
        .CO({NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED[3:2],when_apb3tim_l89,when_apb3tim_l89_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,when_apb3tim_l89_carry__0_i_1__0_n_0,when_apb3tim_l89_carry__0_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    when_apb3tim_l89_carry__0_i_1__0
       (.I0(\PSC_reg_n_0_[15] ),
        .I1(prescaler_reg[15]),
        .O(when_apb3tim_l89_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry__0_i_2__0
       (.I0(prescaler_reg[12]),
        .I1(\PSC_reg_n_0_[12] ),
        .I2(\PSC_reg_n_0_[14] ),
        .I3(prescaler_reg[14]),
        .I4(\PSC_reg_n_0_[13] ),
        .I5(prescaler_reg[13]),
        .O(when_apb3tim_l89_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_1__0
       (.I0(prescaler_reg[9]),
        .I1(\PSC_reg_n_0_[9] ),
        .I2(\PSC_reg_n_0_[11] ),
        .I3(prescaler_reg[11]),
        .I4(\PSC_reg_n_0_[10] ),
        .I5(prescaler_reg[10]),
        .O(when_apb3tim_l89_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_2__0
       (.I0(prescaler_reg[6]),
        .I1(\PSC_reg_n_0_[6] ),
        .I2(\PSC_reg_n_0_[8] ),
        .I3(prescaler_reg[8]),
        .I4(\PSC_reg_n_0_[7] ),
        .I5(prescaler_reg[7]),
        .O(when_apb3tim_l89_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_3__0
       (.I0(prescaler_reg[3]),
        .I1(\PSC_reg_n_0_[3] ),
        .I2(\PSC_reg_n_0_[5] ),
        .I3(prescaler_reg[5]),
        .I4(\PSC_reg_n_0_[4] ),
        .I5(prescaler_reg[4]),
        .O(when_apb3tim_l89_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l89_carry_i_4__0
       (.I0(prescaler_reg[0]),
        .I1(\PSC_reg_n_0_[0] ),
        .I2(\PSC_reg_n_0_[2] ),
        .I3(prescaler_reg[2]),
        .I4(\PSC_reg_n_0_[1] ),
        .I5(prescaler_reg[1]),
        .O(when_apb3tim_l89_carry_i_4__0_n_0));
  CARRY4 when_apb3tim_l93_carry
       (.CI(1'b0),
        .CO({when_apb3tim_l93_carry_n_0,when_apb3tim_l93_carry_n_1,when_apb3tim_l93_carry_n_2,when_apb3tim_l93_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l93_carry_O_UNCONNECTED[3:0]),
        .S({when_apb3tim_l93_carry_i_1__0_n_0,when_apb3tim_l93_carry_i_2__0_n_0,when_apb3tim_l93_carry_i_3__0_n_0,when_apb3tim_l93_carry_i_4__0_n_0}));
  CARRY4 when_apb3tim_l93_carry__0
       (.CI(when_apb3tim_l93_carry_n_0),
        .CO({NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED[3:2],when_apb3tim_l93,when_apb3tim_l93_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,when_apb3tim_l93_carry__0_i_1__0_n_0,when_apb3tim_l93_carry__0_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    when_apb3tim_l93_carry__0_i_1__0
       (.I0(\ARR_reg_n_0_[15] ),
        .I1(CNT__0[15]),
        .O(when_apb3tim_l93_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry__0_i_2__0
       (.I0(CNT__0[12]),
        .I1(\ARR_reg_n_0_[12] ),
        .I2(\ARR_reg_n_0_[14] ),
        .I3(CNT__0[14]),
        .I4(\ARR_reg_n_0_[13] ),
        .I5(CNT__0[13]),
        .O(when_apb3tim_l93_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_1__0
       (.I0(CNT__0[9]),
        .I1(\ARR_reg_n_0_[9] ),
        .I2(\ARR_reg_n_0_[11] ),
        .I3(CNT__0[11]),
        .I4(\ARR_reg_n_0_[10] ),
        .I5(CNT__0[10]),
        .O(when_apb3tim_l93_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_2__0
       (.I0(CNT__0[6]),
        .I1(\ARR_reg_n_0_[6] ),
        .I2(\ARR_reg_n_0_[8] ),
        .I3(CNT__0[8]),
        .I4(\ARR_reg_n_0_[7] ),
        .I5(CNT__0[7]),
        .O(when_apb3tim_l93_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_3__0
       (.I0(CNT__0[3]),
        .I1(\ARR_reg_n_0_[3] ),
        .I2(\ARR_reg_n_0_[5] ),
        .I3(CNT__0[5]),
        .I4(\ARR_reg_n_0_[4] ),
        .I5(CNT__0[4]),
        .O(when_apb3tim_l93_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    when_apb3tim_l93_carry_i_4__0
       (.I0(CNT__0[0]),
        .I1(\ARR_reg_n_0_[0] ),
        .I2(\ARR_reg_n_0_[2] ),
        .I3(CNT__0[2]),
        .I4(\ARR_reg_n_0_[1] ),
        .I5(CNT__0[1]),
        .O(when_apb3tim_l93_carry_i_4__0_n_0));
endmodule

module sys_Apb3Periph_0_0_Apb3Uart
   (uartCtrl_io_uarts_0_txd,
    uartCtrl_io_apb_PRDATA,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \CR2_reg[9]_0 ,
    \CR2_reg[10]_0 ,
    \CR2_reg[11]_0 ,
    \CR2_reg[12]_0 ,
    \CR2_reg[13]_0 ,
    \CR2_reg[14]_0 ,
    \CR2_reg[15]_0 ,
    io_interrupt,
    io_gpio_read,
    clk,
    reset,
    \logic_ptr_push_reg[0] ,
    io_apb_PADDR,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[15]_INST_0_i_28 ,
    selIndex,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    \io_apb_PRDATA[15]_INST_0_i_28_0 ,
    \io_apb_PRDATA[7]_INST_0_i_25 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3_0 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3_0 ,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PRDATA[15]_INST_0_i_28_1 ,
    \logic_pop_sync_popReg_reg[0] ,
    io_apb_PSEL,
    \io_apb_PRDATA[15]_INST_0_i_28_2 ,
    \io_apb_PRDATA[15]_INST_0_i_28_3 ,
    \io_apb_PRDATA[15]_INST_0_i_28_4 ,
    uartCtrl_io_interrupt,
    io_apb_PWDATA);
  output uartCtrl_io_uarts_0_txd;
  output [8:0]uartCtrl_io_apb_PRDATA;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \CR2_reg[9]_0 ;
  output \CR2_reg[10]_0 ;
  output \CR2_reg[11]_0 ;
  output \CR2_reg[12]_0 ;
  output \CR2_reg[13]_0 ;
  output \CR2_reg[14]_0 ;
  output \CR2_reg[15]_0 ;
  output [0:0]io_interrupt;
  input [0:0]io_gpio_read;
  input clk;
  input reset;
  input \logic_ptr_push_reg[0] ;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_28 ;
  input selIndex;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_25 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  input \logic_pop_sync_popReg_reg[0] ;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  input [0:0]uartCtrl_io_interrupt;
  input [15:0]io_apb_PWDATA;

  wire \BRR[15]_i_1_n_0 ;
  wire \BRR_reg_n_0_[0] ;
  wire \BRR_reg_n_0_[1] ;
  wire \BRR_reg_n_0_[2] ;
  wire \BRR_reg_n_0_[3] ;
  wire \CR1[15]_i_1__1_n_0 ;
  wire \CR1_reg_n_0_[0] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[8] ;
  wire \CR2[15]_i_1__1_n_0 ;
  wire \CR2_reg[10]_0 ;
  wire \CR2_reg[11]_0 ;
  wire \CR2_reg[12]_0 ;
  wire \CR2_reg[13]_0 ;
  wire \CR2_reg[14]_0 ;
  wire \CR2_reg[15]_0 ;
  wire \CR2_reg[9]_0 ;
  wire \CR2_reg_n_0_[0] ;
  wire \CR2_reg_n_0_[10] ;
  wire \CR2_reg_n_0_[11] ;
  wire \CR2_reg_n_0_[12] ;
  wire \CR2_reg_n_0_[14] ;
  wire \CR2_reg_n_0_[15] ;
  wire \CR2_reg_n_0_[1] ;
  wire \CR2_reg_n_0_[2] ;
  wire \CR2_reg_n_0_[3] ;
  wire \CR2_reg_n_0_[4] ;
  wire \CR2_reg_n_0_[5] ;
  wire \CR2_reg_n_0_[6] ;
  wire \CR2_reg_n_0_[7] ;
  wire \CR2_reg_n_0_[8] ;
  wire \CR2_reg_n_0_[9] ;
  wire [15:0]CR3;
  wire \CR3[15]_i_1_n_0 ;
  wire [15:0]GTPR;
  wire \GTPR[15]_i_1_n_0 ;
  wire SR0;
  wire clk;
  wire \clockDivider_counter[0]_i_2_n_0 ;
  wire \clockDivider_counter[0]_i_3_n_0 ;
  wire \clockDivider_counter[0]_i_4_n_0 ;
  wire \clockDivider_counter[0]_i_5_n_0 ;
  wire \clockDivider_counter[0]_i_6_n_0 ;
  wire \clockDivider_counter[0]_i_7_n_0 ;
  wire \clockDivider_counter[0]_i_8_n_0 ;
  wire \clockDivider_counter[0]_i_9_n_0 ;
  wire \clockDivider_counter[12]_i_2_n_0 ;
  wire \clockDivider_counter[12]_i_3_n_0 ;
  wire \clockDivider_counter[12]_i_4_n_0 ;
  wire \clockDivider_counter[12]_i_5_n_0 ;
  wire \clockDivider_counter[12]_i_6_n_0 ;
  wire \clockDivider_counter[12]_i_7_n_0 ;
  wire \clockDivider_counter[12]_i_8_n_0 ;
  wire \clockDivider_counter[12]_i_9_n_0 ;
  wire \clockDivider_counter[16]_i_2_n_0 ;
  wire \clockDivider_counter[16]_i_3_n_0 ;
  wire \clockDivider_counter[16]_i_4_n_0 ;
  wire \clockDivider_counter[16]_i_5_n_0 ;
  wire \clockDivider_counter[16]_i_6_n_0 ;
  wire \clockDivider_counter[16]_i_7_n_0 ;
  wire \clockDivider_counter[16]_i_8_n_0 ;
  wire \clockDivider_counter[4]_i_2_n_0 ;
  wire \clockDivider_counter[4]_i_3_n_0 ;
  wire \clockDivider_counter[4]_i_4_n_0 ;
  wire \clockDivider_counter[4]_i_5_n_0 ;
  wire \clockDivider_counter[4]_i_6_n_0 ;
  wire \clockDivider_counter[4]_i_7_n_0 ;
  wire \clockDivider_counter[4]_i_8_n_0 ;
  wire \clockDivider_counter[4]_i_9_n_0 ;
  wire \clockDivider_counter[8]_i_2_n_0 ;
  wire \clockDivider_counter[8]_i_3_n_0 ;
  wire \clockDivider_counter[8]_i_4_n_0 ;
  wire \clockDivider_counter[8]_i_5_n_0 ;
  wire \clockDivider_counter[8]_i_6_n_0 ;
  wire \clockDivider_counter[8]_i_7_n_0 ;
  wire \clockDivider_counter[8]_i_8_n_0 ;
  wire \clockDivider_counter[8]_i_9_n_0 ;
  wire [19:0]clockDivider_counter_reg;
  wire \clockDivider_counter_reg[0]_i_1_n_0 ;
  wire \clockDivider_counter_reg[0]_i_1_n_1 ;
  wire \clockDivider_counter_reg[0]_i_1_n_2 ;
  wire \clockDivider_counter_reg[0]_i_1_n_3 ;
  wire \clockDivider_counter_reg[0]_i_1_n_4 ;
  wire \clockDivider_counter_reg[0]_i_1_n_5 ;
  wire \clockDivider_counter_reg[0]_i_1_n_6 ;
  wire \clockDivider_counter_reg[0]_i_1_n_7 ;
  wire \clockDivider_counter_reg[12]_i_1_n_0 ;
  wire \clockDivider_counter_reg[12]_i_1_n_1 ;
  wire \clockDivider_counter_reg[12]_i_1_n_2 ;
  wire \clockDivider_counter_reg[12]_i_1_n_3 ;
  wire \clockDivider_counter_reg[12]_i_1_n_4 ;
  wire \clockDivider_counter_reg[12]_i_1_n_5 ;
  wire \clockDivider_counter_reg[12]_i_1_n_6 ;
  wire \clockDivider_counter_reg[12]_i_1_n_7 ;
  wire \clockDivider_counter_reg[16]_i_1_n_1 ;
  wire \clockDivider_counter_reg[16]_i_1_n_2 ;
  wire \clockDivider_counter_reg[16]_i_1_n_3 ;
  wire \clockDivider_counter_reg[16]_i_1_n_4 ;
  wire \clockDivider_counter_reg[16]_i_1_n_5 ;
  wire \clockDivider_counter_reg[16]_i_1_n_6 ;
  wire \clockDivider_counter_reg[16]_i_1_n_7 ;
  wire \clockDivider_counter_reg[4]_i_1_n_0 ;
  wire \clockDivider_counter_reg[4]_i_1_n_1 ;
  wire \clockDivider_counter_reg[4]_i_1_n_2 ;
  wire \clockDivider_counter_reg[4]_i_1_n_3 ;
  wire \clockDivider_counter_reg[4]_i_1_n_4 ;
  wire \clockDivider_counter_reg[4]_i_1_n_5 ;
  wire \clockDivider_counter_reg[4]_i_1_n_6 ;
  wire \clockDivider_counter_reg[4]_i_1_n_7 ;
  wire \clockDivider_counter_reg[8]_i_1_n_0 ;
  wire \clockDivider_counter_reg[8]_i_1_n_1 ;
  wire \clockDivider_counter_reg[8]_i_1_n_2 ;
  wire \clockDivider_counter_reg[8]_i_1_n_3 ;
  wire \clockDivider_counter_reg[8]_i_1_n_4 ;
  wire \clockDivider_counter_reg[8]_i_1_n_5 ;
  wire \clockDivider_counter_reg[8]_i_1_n_6 ;
  wire \clockDivider_counter_reg[8]_i_1_n_7 ;
  wire clockDivider_tickReg;
  wire clockDivider_tickReg_i_2_n_0;
  wire clockDivider_tickReg_i_3_n_0;
  wire clockDivider_tickReg_i_4_n_0;
  wire ctrl_doWrite__0;
  wire [11:0]data;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  wire \io_apb_PRDATA[1]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_39_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_25 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire io_configFrame_dataLength0;
  wire [1:0]io_configFrame_parity;
  wire io_configFrame_stop;
  wire [0:0]io_gpio_read;
  wire [0:0]io_interrupt;
  wire \io_interrupt[0]_INST_0_i_1_n_0 ;
  wire load;
  wire \logic_pop_sync_popReg_reg[0] ;
  wire \logic_ptr_push_reg[0] ;
  wire [8:8]logic_ram_spinal_port1;
  wire p_1_in3_in;
  wire [7:3]p_5_in;
  wire p_7_in;
  wire reset;
  wire rxFifo_n_9;
  wire rx_io_error;
  wire rx_io_read_valid;
  wire rx_n_1;
  wire selIndex;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire [8:0]stateMachine_shifter;
  wire [1:0]tickCounter_value;
  wire txFifo_io_pop_valid;
  wire txFifo_io_push_ready;
  wire txFifo_n_1;
  wire txFifo_n_3;
  wire tx_io_write_ready;
  wire [8:0]uartCtrl_io_apb_PRDATA;
  wire [0:0]uartCtrl_io_interrupt;
  wire uartCtrl_io_uarts_0_txd;
  wire when_uartCtrlRx_l126__0;
  wire [3:3]\NLW_clockDivider_counter_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \BRR[15]_i_1 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .I5(ctrl_doWrite__0),
        .O(\BRR[15]_i_1_n_0 ));
  FDCE \BRR_reg[0] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\BRR_reg_n_0_[0] ));
  FDCE \BRR_reg[10] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(data[6]));
  FDCE \BRR_reg[11] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(data[7]));
  FDCE \BRR_reg[12] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(data[8]));
  FDCE \BRR_reg[13] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(data[9]));
  FDCE \BRR_reg[14] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(data[10]));
  FDCE \BRR_reg[15] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(data[11]));
  FDCE \BRR_reg[1] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\BRR_reg_n_0_[1] ));
  FDCE \BRR_reg[2] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\BRR_reg_n_0_[2] ));
  FDCE \BRR_reg[3] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\BRR_reg_n_0_[3] ));
  FDCE \BRR_reg[4] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(data[0]));
  FDCE \BRR_reg[5] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(data[1]));
  FDCE \BRR_reg[6] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(data[2]));
  FDCE \BRR_reg[7] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(data[3]));
  FDCE \BRR_reg[8] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(data[4]));
  FDCE \BRR_reg[9] 
       (.C(clk),
        .CE(\BRR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(data[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \CR1[15]_i_1__1 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[2]),
        .O(\CR1[15]_i_1__1_n_0 ));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR1_reg_n_0_[0] ));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(io_configFrame_parity[1]));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(io_configFrame_dataLength0));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_1_in3_in));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_7_in));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(\CR1[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(io_configFrame_parity[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \CR2[15]_i_1__1 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[1]),
        .O(\CR2[15]_i_1__1_n_0 ));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR2_reg_n_0_[0] ));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR2_reg_n_0_[10] ));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR2_reg_n_0_[11] ));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR2_reg_n_0_[12] ));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(io_configFrame_stop));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR2_reg_n_0_[14] ));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR2_reg_n_0_[15] ));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR2_reg_n_0_[1] ));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR2_reg_n_0_[2] ));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR2_reg_n_0_[3] ));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR2_reg_n_0_[4] ));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR2_reg_n_0_[5] ));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR2_reg_n_0_[6] ));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR2_reg_n_0_[7] ));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR2_reg_n_0_[8] ));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(\CR2[15]_i_1__1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \CR3[15]_i_1 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[2]),
        .O(\CR3[15]_i_1_n_0 ));
  FDCE \CR3_reg[0] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(CR3[0]));
  FDCE \CR3_reg[10] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(CR3[10]));
  FDCE \CR3_reg[11] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(CR3[11]));
  FDCE \CR3_reg[12] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(CR3[12]));
  FDCE \CR3_reg[13] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(CR3[13]));
  FDCE \CR3_reg[14] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(CR3[14]));
  FDCE \CR3_reg[15] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(CR3[15]));
  FDCE \CR3_reg[1] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(CR3[1]));
  FDCE \CR3_reg[2] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(CR3[2]));
  FDCE \CR3_reg[3] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(CR3[3]));
  FDCE \CR3_reg[4] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(CR3[4]));
  FDCE \CR3_reg[5] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(CR3[5]));
  FDCE \CR3_reg[6] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(CR3[6]));
  FDCE \CR3_reg[7] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(CR3[7]));
  FDCE \CR3_reg[8] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(CR3[8]));
  FDCE \CR3_reg[9] 
       (.C(clk),
        .CE(\CR3[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(CR3[9]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \GTPR[15]_i_1 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(ctrl_doWrite__0),
        .O(\GTPR[15]_i_1_n_0 ));
  FDCE \GTPR_reg[0] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(GTPR[0]));
  FDCE \GTPR_reg[10] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(GTPR[10]));
  FDCE \GTPR_reg[11] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(GTPR[11]));
  FDCE \GTPR_reg[12] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(GTPR[12]));
  FDCE \GTPR_reg[13] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(GTPR[13]));
  FDCE \GTPR_reg[14] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(GTPR[14]));
  FDCE \GTPR_reg[15] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(GTPR[15]));
  FDCE \GTPR_reg[1] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(GTPR[1]));
  FDCE \GTPR_reg[2] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(GTPR[2]));
  FDCE \GTPR_reg[3] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(GTPR[3]));
  FDCE \GTPR_reg[4] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(GTPR[4]));
  FDCE \GTPR_reg[5] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(GTPR[5]));
  FDCE \GTPR_reg[6] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(GTPR[6]));
  FDCE \GTPR_reg[7] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(GTPR[7]));
  FDCE \GTPR_reg[8] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(GTPR[8]));
  FDCE \GTPR_reg[9] 
       (.C(clk),
        .CE(\GTPR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(GTPR[9]));
  FDCE \SR_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rx_io_error),
        .Q(p_5_in[3]));
  FDCE \SR_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxFifo_n_9),
        .Q(p_5_in[5]));
  FDCE \SR_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SR0),
        .Q(p_5_in[6]));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_push_ready),
        .Q(p_5_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_2 
       (.I0(data[3]),
        .I1(load),
        .I2(clockDivider_counter_reg[3]),
        .O(\clockDivider_counter[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_3 
       (.I0(data[2]),
        .I1(load),
        .I2(clockDivider_counter_reg[2]),
        .O(\clockDivider_counter[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_4 
       (.I0(data[1]),
        .I1(load),
        .I2(clockDivider_counter_reg[1]),
        .O(\clockDivider_counter[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_5 
       (.I0(data[0]),
        .I1(load),
        .I2(clockDivider_counter_reg[0]),
        .O(\clockDivider_counter[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_6 
       (.I0(clockDivider_counter_reg[3]),
        .I1(data[3]),
        .I2(load),
        .O(\clockDivider_counter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_7 
       (.I0(clockDivider_counter_reg[2]),
        .I1(data[2]),
        .I2(load),
        .O(\clockDivider_counter[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_8 
       (.I0(clockDivider_counter_reg[1]),
        .I1(data[1]),
        .I2(load),
        .O(\clockDivider_counter[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_9 
       (.I0(clockDivider_counter_reg[0]),
        .I1(data[0]),
        .I2(load),
        .O(\clockDivider_counter[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_2 
       (.I0(clockDivider_counter_reg[15]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_3 
       (.I0(clockDivider_counter_reg[14]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_4 
       (.I0(clockDivider_counter_reg[13]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_5 
       (.I0(clockDivider_counter_reg[12]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_6 
       (.I0(clockDivider_counter_reg[15]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_7 
       (.I0(clockDivider_counter_reg[14]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_8 
       (.I0(clockDivider_counter_reg[13]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_9 
       (.I0(clockDivider_counter_reg[12]),
        .I1(load),
        .O(\clockDivider_counter[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_2 
       (.I0(clockDivider_counter_reg[18]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_3 
       (.I0(clockDivider_counter_reg[17]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_4 
       (.I0(clockDivider_counter_reg[16]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_5 
       (.I0(clockDivider_counter_reg[19]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_6 
       (.I0(clockDivider_counter_reg[18]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_7 
       (.I0(clockDivider_counter_reg[17]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_8 
       (.I0(clockDivider_counter_reg[16]),
        .I1(load),
        .O(\clockDivider_counter[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_2 
       (.I0(data[7]),
        .I1(load),
        .I2(clockDivider_counter_reg[7]),
        .O(\clockDivider_counter[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_3 
       (.I0(data[6]),
        .I1(load),
        .I2(clockDivider_counter_reg[6]),
        .O(\clockDivider_counter[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_4 
       (.I0(data[5]),
        .I1(load),
        .I2(clockDivider_counter_reg[5]),
        .O(\clockDivider_counter[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_5 
       (.I0(data[4]),
        .I1(load),
        .I2(clockDivider_counter_reg[4]),
        .O(\clockDivider_counter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_6 
       (.I0(clockDivider_counter_reg[7]),
        .I1(data[7]),
        .I2(load),
        .O(\clockDivider_counter[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_7 
       (.I0(clockDivider_counter_reg[6]),
        .I1(data[6]),
        .I2(load),
        .O(\clockDivider_counter[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_8 
       (.I0(clockDivider_counter_reg[5]),
        .I1(data[5]),
        .I2(load),
        .O(\clockDivider_counter[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_9 
       (.I0(clockDivider_counter_reg[4]),
        .I1(data[4]),
        .I2(load),
        .O(\clockDivider_counter[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_2 
       (.I0(data[11]),
        .I1(load),
        .I2(clockDivider_counter_reg[11]),
        .O(\clockDivider_counter[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_3 
       (.I0(data[10]),
        .I1(load),
        .I2(clockDivider_counter_reg[10]),
        .O(\clockDivider_counter[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_4 
       (.I0(data[9]),
        .I1(load),
        .I2(clockDivider_counter_reg[9]),
        .O(\clockDivider_counter[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_5 
       (.I0(data[8]),
        .I1(load),
        .I2(clockDivider_counter_reg[8]),
        .O(\clockDivider_counter[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_6 
       (.I0(clockDivider_counter_reg[11]),
        .I1(data[11]),
        .I2(load),
        .O(\clockDivider_counter[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_7 
       (.I0(clockDivider_counter_reg[10]),
        .I1(data[10]),
        .I2(load),
        .O(\clockDivider_counter[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_8 
       (.I0(clockDivider_counter_reg[9]),
        .I1(data[9]),
        .I2(load),
        .O(\clockDivider_counter[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_9 
       (.I0(clockDivider_counter_reg[8]),
        .I1(data[8]),
        .I2(load),
        .O(\clockDivider_counter[8]_i_9_n_0 ));
  FDCE \clockDivider_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1_n_7 ),
        .Q(clockDivider_counter_reg[0]));
  CARRY4 \clockDivider_counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\clockDivider_counter_reg[0]_i_1_n_0 ,\clockDivider_counter_reg[0]_i_1_n_1 ,\clockDivider_counter_reg[0]_i_1_n_2 ,\clockDivider_counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[0]_i_2_n_0 ,\clockDivider_counter[0]_i_3_n_0 ,\clockDivider_counter[0]_i_4_n_0 ,\clockDivider_counter[0]_i_5_n_0 }),
        .O({\clockDivider_counter_reg[0]_i_1_n_4 ,\clockDivider_counter_reg[0]_i_1_n_5 ,\clockDivider_counter_reg[0]_i_1_n_6 ,\clockDivider_counter_reg[0]_i_1_n_7 }),
        .S({\clockDivider_counter[0]_i_6_n_0 ,\clockDivider_counter[0]_i_7_n_0 ,\clockDivider_counter[0]_i_8_n_0 ,\clockDivider_counter[0]_i_9_n_0 }));
  FDCE \clockDivider_counter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1_n_5 ),
        .Q(clockDivider_counter_reg[10]));
  FDCE \clockDivider_counter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1_n_4 ),
        .Q(clockDivider_counter_reg[11]));
  FDCE \clockDivider_counter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1_n_7 ),
        .Q(clockDivider_counter_reg[12]));
  CARRY4 \clockDivider_counter_reg[12]_i_1 
       (.CI(\clockDivider_counter_reg[8]_i_1_n_0 ),
        .CO({\clockDivider_counter_reg[12]_i_1_n_0 ,\clockDivider_counter_reg[12]_i_1_n_1 ,\clockDivider_counter_reg[12]_i_1_n_2 ,\clockDivider_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[12]_i_2_n_0 ,\clockDivider_counter[12]_i_3_n_0 ,\clockDivider_counter[12]_i_4_n_0 ,\clockDivider_counter[12]_i_5_n_0 }),
        .O({\clockDivider_counter_reg[12]_i_1_n_4 ,\clockDivider_counter_reg[12]_i_1_n_5 ,\clockDivider_counter_reg[12]_i_1_n_6 ,\clockDivider_counter_reg[12]_i_1_n_7 }),
        .S({\clockDivider_counter[12]_i_6_n_0 ,\clockDivider_counter[12]_i_7_n_0 ,\clockDivider_counter[12]_i_8_n_0 ,\clockDivider_counter[12]_i_9_n_0 }));
  FDCE \clockDivider_counter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1_n_6 ),
        .Q(clockDivider_counter_reg[13]));
  FDCE \clockDivider_counter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1_n_5 ),
        .Q(clockDivider_counter_reg[14]));
  FDCE \clockDivider_counter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1_n_4 ),
        .Q(clockDivider_counter_reg[15]));
  FDCE \clockDivider_counter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1_n_7 ),
        .Q(clockDivider_counter_reg[16]));
  CARRY4 \clockDivider_counter_reg[16]_i_1 
       (.CI(\clockDivider_counter_reg[12]_i_1_n_0 ),
        .CO({\NLW_clockDivider_counter_reg[16]_i_1_CO_UNCONNECTED [3],\clockDivider_counter_reg[16]_i_1_n_1 ,\clockDivider_counter_reg[16]_i_1_n_2 ,\clockDivider_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\clockDivider_counter[16]_i_2_n_0 ,\clockDivider_counter[16]_i_3_n_0 ,\clockDivider_counter[16]_i_4_n_0 }),
        .O({\clockDivider_counter_reg[16]_i_1_n_4 ,\clockDivider_counter_reg[16]_i_1_n_5 ,\clockDivider_counter_reg[16]_i_1_n_6 ,\clockDivider_counter_reg[16]_i_1_n_7 }),
        .S({\clockDivider_counter[16]_i_5_n_0 ,\clockDivider_counter[16]_i_6_n_0 ,\clockDivider_counter[16]_i_7_n_0 ,\clockDivider_counter[16]_i_8_n_0 }));
  FDCE \clockDivider_counter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1_n_6 ),
        .Q(clockDivider_counter_reg[17]));
  FDCE \clockDivider_counter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1_n_5 ),
        .Q(clockDivider_counter_reg[18]));
  FDCE \clockDivider_counter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1_n_4 ),
        .Q(clockDivider_counter_reg[19]));
  FDCE \clockDivider_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1_n_6 ),
        .Q(clockDivider_counter_reg[1]));
  FDCE \clockDivider_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1_n_5 ),
        .Q(clockDivider_counter_reg[2]));
  FDCE \clockDivider_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1_n_4 ),
        .Q(clockDivider_counter_reg[3]));
  FDCE \clockDivider_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1_n_7 ),
        .Q(clockDivider_counter_reg[4]));
  CARRY4 \clockDivider_counter_reg[4]_i_1 
       (.CI(\clockDivider_counter_reg[0]_i_1_n_0 ),
        .CO({\clockDivider_counter_reg[4]_i_1_n_0 ,\clockDivider_counter_reg[4]_i_1_n_1 ,\clockDivider_counter_reg[4]_i_1_n_2 ,\clockDivider_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[4]_i_2_n_0 ,\clockDivider_counter[4]_i_3_n_0 ,\clockDivider_counter[4]_i_4_n_0 ,\clockDivider_counter[4]_i_5_n_0 }),
        .O({\clockDivider_counter_reg[4]_i_1_n_4 ,\clockDivider_counter_reg[4]_i_1_n_5 ,\clockDivider_counter_reg[4]_i_1_n_6 ,\clockDivider_counter_reg[4]_i_1_n_7 }),
        .S({\clockDivider_counter[4]_i_6_n_0 ,\clockDivider_counter[4]_i_7_n_0 ,\clockDivider_counter[4]_i_8_n_0 ,\clockDivider_counter[4]_i_9_n_0 }));
  FDCE \clockDivider_counter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1_n_6 ),
        .Q(clockDivider_counter_reg[5]));
  FDCE \clockDivider_counter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1_n_5 ),
        .Q(clockDivider_counter_reg[6]));
  FDCE \clockDivider_counter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1_n_4 ),
        .Q(clockDivider_counter_reg[7]));
  FDCE \clockDivider_counter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1_n_7 ),
        .Q(clockDivider_counter_reg[8]));
  CARRY4 \clockDivider_counter_reg[8]_i_1 
       (.CI(\clockDivider_counter_reg[4]_i_1_n_0 ),
        .CO({\clockDivider_counter_reg[8]_i_1_n_0 ,\clockDivider_counter_reg[8]_i_1_n_1 ,\clockDivider_counter_reg[8]_i_1_n_2 ,\clockDivider_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[8]_i_2_n_0 ,\clockDivider_counter[8]_i_3_n_0 ,\clockDivider_counter[8]_i_4_n_0 ,\clockDivider_counter[8]_i_5_n_0 }),
        .O({\clockDivider_counter_reg[8]_i_1_n_4 ,\clockDivider_counter_reg[8]_i_1_n_5 ,\clockDivider_counter_reg[8]_i_1_n_6 ,\clockDivider_counter_reg[8]_i_1_n_7 }),
        .S({\clockDivider_counter[8]_i_6_n_0 ,\clockDivider_counter[8]_i_7_n_0 ,\clockDivider_counter[8]_i_8_n_0 ,\clockDivider_counter[8]_i_9_n_0 }));
  FDCE \clockDivider_counter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1_n_6 ),
        .Q(clockDivider_counter_reg[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clockDivider_tickReg_i_1
       (.I0(clockDivider_counter_reg[1]),
        .I1(clockDivider_counter_reg[0]),
        .I2(clockDivider_counter_reg[3]),
        .I3(clockDivider_counter_reg[2]),
        .I4(clockDivider_tickReg_i_2_n_0),
        .I5(clockDivider_tickReg_i_3_n_0),
        .O(load));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clockDivider_tickReg_i_2
       (.I0(clockDivider_counter_reg[4]),
        .I1(clockDivider_counter_reg[5]),
        .I2(clockDivider_counter_reg[6]),
        .I3(clockDivider_counter_reg[7]),
        .I4(clockDivider_counter_reg[9]),
        .I5(clockDivider_counter_reg[8]),
        .O(clockDivider_tickReg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    clockDivider_tickReg_i_3
       (.I0(clockDivider_tickReg_i_4_n_0),
        .I1(clockDivider_counter_reg[12]),
        .I2(clockDivider_counter_reg[13]),
        .I3(clockDivider_counter_reg[10]),
        .I4(clockDivider_counter_reg[11]),
        .O(clockDivider_tickReg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clockDivider_tickReg_i_4
       (.I0(clockDivider_counter_reg[14]),
        .I1(clockDivider_counter_reg[15]),
        .I2(clockDivider_counter_reg[16]),
        .I3(clockDivider_counter_reg[17]),
        .I4(clockDivider_counter_reg[19]),
        .I5(clockDivider_counter_reg[18]),
        .O(clockDivider_tickReg_i_4_n_0));
  FDCE clockDivider_tickReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(load),
        .Q(clockDivider_tickReg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[0]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[0]),
        .I4(CR3[0]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[10]_INST_0_i_42 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[10] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[10]),
        .I4(CR3[10]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[10]_INST_0_i_43 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[6]),
        .I3(io_configFrame_parity[1]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[11]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[11] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[11]),
        .I4(CR3[11]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[11]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[7]),
        .I3(\CR1_reg_n_0_[11] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[12]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[12] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[12]),
        .I4(CR3[12]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[12]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[8]),
        .I3(io_configFrame_dataLength0),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[13]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(io_configFrame_stop),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[13]),
        .I4(CR3[13]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[13]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[9]),
        .I3(\CR1_reg_n_0_[13] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[14]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[14] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[14]),
        .I4(CR3[14]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[14]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[10]),
        .I3(\CR1_reg_n_0_[14] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[15]_INST_0_i_46 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[15] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[15]),
        .I4(CR3[15]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[15]_INST_0_i_47 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[11]),
        .I3(\CR1_reg_n_0_[15] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[1]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[1] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[1]),
        .I4(CR3[1]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[2]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[2] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[2]),
        .I4(CR3[2]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[3]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[3] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[3]),
        .I4(CR3[3]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[3]_INST_0_i_39 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_25 ),
        .I2(p_5_in[3]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[4] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[4]),
        .I4(CR3[4]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[5]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[5] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[5]),
        .I4(CR3[5]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[5]_INST_0_i_39 
       (.I0(\CR1_reg_n_0_[5] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_25 ),
        .I2(p_5_in[5]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[6]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[6] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[6]),
        .I4(CR3[6]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[6]_INST_0_i_40 
       (.I0(\CR1_reg_n_0_[6] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_25 ),
        .I2(p_5_in[6]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[7]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[7] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[7]),
        .I4(CR3[7]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[7]_INST_0_i_41 
       (.I0(p_7_in),
        .I1(\io_apb_PRDATA[7]_INST_0_i_25 ),
        .I2(p_5_in[7]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[8] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[8]),
        .I4(CR3[8]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[9]_INST_0_i_38 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[9] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(GTPR[9]),
        .I4(CR3[9]),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\CR2_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDFFDFDF)) 
    \io_apb_PRDATA[9]_INST_0_i_39 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(data[5]),
        .I3(io_configFrame_parity[0]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28 ),
        .O(\selIndex_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \io_interrupt[0]_INST_0 
       (.I0(\io_interrupt[0]_INST_0_i_1_n_0 ),
        .I1(p_5_in[7]),
        .I2(p_7_in),
        .I3(p_5_in[6]),
        .I4(\CR1_reg_n_0_[6] ),
        .I5(uartCtrl_io_interrupt),
        .O(io_interrupt));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[0]_INST_0_i_1 
       (.I0(p_5_in[3]),
        .I1(p_1_in3_in),
        .I2(p_5_in[5]),
        .I3(\CR1_reg_n_0_[5] ),
        .O(\io_interrupt[0]_INST_0_i_1_n_0 ));
  sys_Apb3Periph_0_0_uartCtrlRx_3 rx
       (.\CR1_reg[10] (rx_n_1),
        .D(rx_io_error),
        .\FSM_sequential_stateMachine_state[2]_i_3__1_0 (io_configFrame_stop),
        .Q({io_configFrame_dataLength0,io_configFrame_parity}),
        .clk(clk),
        .clockDivider_tickReg(clockDivider_tickReg),
        .io_gpio_read(io_gpio_read),
        .reset(reset),
        .rx_io_read_valid(rx_io_read_valid),
        .stateMachine_shifter(stateMachine_shifter),
        .when_uartCtrlRx_l126__0(when_uartCtrlRx_l126__0));
  sys_Apb3Periph_0_0_StreamFifo_4 rxFifo
       (.D(rxFifo_n_9),
        .Q({data[4:0],\BRR_reg_n_0_[3] ,\BRR_reg_n_0_[2] ,\BRR_reg_n_0_[1] ,\BRR_reg_n_0_[0] }),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR[9:5]),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_25_0 (\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .\io_apb_PRDATA[0]_INST_0_i_3 (\io_apb_PRDATA[0]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (\io_apb_PRDATA[0]_INST_0_i_3 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_1 (\io_apb_PRDATA[15]_INST_0_i_28 ),
        .\io_apb_PRDATA[0]_INST_0_i_3_2 (\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_9_0 (\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_9_1 (\io_apb_PRDATA[7]_INST_0_i_25 ),
        .\io_apb_PRDATA[1]_INST_0_i_3 (\io_apb_PRDATA[1]_INST_0_i_24_n_0 ),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (\io_apb_PRDATA[1]_INST_0_i_3 ),
        .\io_apb_PRDATA[1]_INST_0_i_3_1 (\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_3 (\io_apb_PRDATA[2]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[2]_INST_0_i_3_0 (\io_apb_PRDATA[2]_INST_0_i_3 ),
        .\io_apb_PRDATA[2]_INST_0_i_3_1 (\io_apb_PRDATA[2]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_3 (\io_apb_PRDATA[3]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_3_0 (\io_apb_PRDATA[3]_INST_0_i_3 ),
        .\io_apb_PRDATA[3]_INST_0_i_3_1 (\io_apb_PRDATA[3]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[3]_INST_0_i_9_0 (\io_apb_PRDATA[3]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_3 (\io_apb_PRDATA[4]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[4]_INST_0_i_3_0 (\io_apb_PRDATA[4]_INST_0_i_3 ),
        .\io_apb_PRDATA[4]_INST_0_i_3_1 (\io_apb_PRDATA[4]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_3 (\io_apb_PRDATA[5]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_3_0 (\io_apb_PRDATA[5]_INST_0_i_3 ),
        .\io_apb_PRDATA[5]_INST_0_i_3_1 (\io_apb_PRDATA[5]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_9_0 (\io_apb_PRDATA[5]_INST_0_i_39_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_3 (\io_apb_PRDATA[6]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (\io_apb_PRDATA[6]_INST_0_i_3 ),
        .\io_apb_PRDATA[6]_INST_0_i_3_1 (\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_9_0 (\io_apb_PRDATA[6]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_3 (\io_apb_PRDATA[7]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_3_0 (\io_apb_PRDATA[7]_INST_0_i_3 ),
        .\io_apb_PRDATA[7]_INST_0_i_3_1 (\io_apb_PRDATA[7]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_9_0 (\io_apb_PRDATA[7]_INST_0_i_41_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_3 (\io_apb_PRDATA[8]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_3_0 (\io_apb_PRDATA[8]_INST_0_i_3 ),
        .\io_apb_PRDATA[8]_INST_0_i_3_1 (\io_apb_PRDATA[8]_INST_0_i_3_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_9_0 ({\CR1_reg_n_0_[8] ,p_1_in3_in,\CR1_reg_n_0_[2] ,\CR1_reg_n_0_[1] ,\CR1_reg_n_0_[0] }),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .\logic_pop_sync_popReg_reg[0]_0 (\logic_pop_sync_popReg_reg[0] ),
        .reset(reset),
        .rx_io_read_valid(rx_io_read_valid),
        .selIndex(selIndex),
        .stateMachine_shifter(stateMachine_shifter),
        .uartCtrl_io_apb_PRDATA(uartCtrl_io_apb_PRDATA));
  sys_Apb3Periph_0_0_uartCtrlTx_5 tx
       (.\FSM_sequential_stateMachine_state[2]_i_3_0 (io_configFrame_stop),
        .Q({io_configFrame_dataLength0,io_configFrame_parity}),
        ._zz_io_txd_reg_0(txFifo_n_1),
        ._zz_io_txd_reg_1(txFifo_n_3),
        .clk(clk),
        .clockDivider_tickReg(clockDivider_tickReg),
        .logic_ram_spinal_port1(logic_ram_spinal_port1),
        .reset(reset),
        .stateMachine_parity_reg_0(rx_n_1),
        .\tickCounter_value_reg[1]_0 (tickCounter_value),
        .txFifo_io_pop_valid(txFifo_io_pop_valid),
        .tx_io_write_ready(tx_io_write_ready),
        .uartCtrl_io_uarts_0_txd(uartCtrl_io_uarts_0_txd),
        .when_uartCtrlRx_l126__0(when_uartCtrlRx_l126__0));
  sys_Apb3Periph_0_0_StreamFifo_6 txFifo
       (.D({txFifo_io_push_ready,SR0}),
        .Q(logic_ram_spinal_port1),
        ._zz_io_txd_i_2(tickCounter_value),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .io_apb_PADDR({io_apb_PADDR[5:4],io_apb_PADDR[2:1]}),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PWDATA(io_apb_PWDATA[8:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .\logic_ptr_push_reg[0]_0 (\logic_ptr_push_reg[0] ),
        .\logic_ram_spinal_port1_reg[1]_0 (txFifo_n_1),
        .\logic_ram_spinal_port1_reg[5]_0 (txFifo_n_3),
        .reset(reset),
        .txFifo_io_pop_valid(txFifo_io_pop_valid),
        .tx_io_write_ready(tx_io_write_ready));
endmodule

module sys_Apb3Periph_0_0_Apb3UartArray
   (uartCtrl_io_uarts_0_txd,
    uartCtrl_io_uarts_1_txd,
    uartCtrl_io_apb_PRDATA,
    io_interrupt,
    io_gpio_read,
    clk,
    reset,
    io_apb_PADDR,
    \io_apb_PRDATA[15]_INST_0_i_28 ,
    \io_apb_PRDATA[15]_INST_0_i_28_0 ,
    \io_apb_PRDATA[7]_INST_0_i_25 ,
    io_apb_PWRITE,
    io_apb_PENABLE,
    \io_apb_PRDATA[15]_INST_0_i_28_1 ,
    io_apb_PSEL,
    \io_apb_PRDATA[9]_INST_0_i_10 ,
    \io_apb_PRDATA[15]_INST_0_i_28_2 ,
    \io_apb_PRDATA[15]_INST_0_i_28_3 ,
    \io_apb_PRDATA[15]_INST_0_i_28_4 ,
    io_apb_PWDATA);
  output uartCtrl_io_uarts_0_txd;
  output uartCtrl_io_uarts_1_txd;
  output [15:0]uartCtrl_io_apb_PRDATA;
  output [0:0]io_interrupt;
  input [1:0]io_gpio_read;
  input clk;
  input reset;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[15]_INST_0_i_28 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_25 ;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[9]_INST_0_i_10 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  input [15:0]io_apb_PWDATA;

  wire UART_0_n_10;
  wire UART_0_n_11;
  wire UART_0_n_12;
  wire UART_0_n_13;
  wire UART_0_n_14;
  wire UART_0_n_15;
  wire UART_0_n_16;
  wire UART_0_n_17;
  wire UART_0_n_18;
  wire UART_0_n_19;
  wire UART_0_n_20;
  wire UART_0_n_21;
  wire UART_0_n_22;
  wire UART_0_n_23;
  wire UART_1_n_1;
  wire UART_1_n_10;
  wire UART_1_n_11;
  wire UART_1_n_12;
  wire UART_1_n_13;
  wire UART_1_n_22;
  wire UART_1_n_23;
  wire UART_1_n_24;
  wire UART_1_n_25;
  wire UART_1_n_26;
  wire UART_1_n_27;
  wire UART_1_n_28;
  wire UART_1_n_29;
  wire UART_1_n_30;
  wire UART_1_n_4;
  wire UART_1_n_5;
  wire UART_1_n_6;
  wire UART_1_n_7;
  wire UART_1_n_8;
  wire UART_1_n_9;
  wire clk;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[15]_INST_0_i_28 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  wire \io_apb_PRDATA[7]_INST_0_i_25 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [1:1]io_apb_decoder_io_output_PSEL;
  wire [1:1]io_apb_decoder_io_output_PSEL_0;
  wire [1:0]io_gpio_read;
  wire [0:0]io_interrupt;
  wire reset;
  wire selIndex;
  wire [15:0]uartCtrl_io_apb_PRDATA;
  wire [1:1]uartCtrl_io_interrupt;
  wire uartCtrl_io_uarts_0_txd;
  wire uartCtrl_io_uarts_1_txd;

  sys_Apb3Periph_0_0_Apb3Uart UART_0
       (.\CR2_reg[10]_0 (UART_0_n_18),
        .\CR2_reg[11]_0 (UART_0_n_19),
        .\CR2_reg[12]_0 (UART_0_n_20),
        .\CR2_reg[13]_0 (UART_0_n_21),
        .\CR2_reg[14]_0 (UART_0_n_22),
        .\CR2_reg[15]_0 (UART_0_n_23),
        .\CR2_reg[9]_0 (UART_0_n_17),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_3 (UART_1_n_22),
        .\io_apb_PRDATA[0]_INST_0_i_3_0 (UART_1_n_5),
        .\io_apb_PRDATA[15]_INST_0_i_28 (\io_apb_PRDATA[15]_INST_0_i_28 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_0 (\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_1 (\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_2 (\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_3 (\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_4 (\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .\io_apb_PRDATA[1]_INST_0_i_3 (UART_1_n_23),
        .\io_apb_PRDATA[1]_INST_0_i_3_0 (UART_1_n_6),
        .\io_apb_PRDATA[2]_INST_0_i_3 (UART_1_n_24),
        .\io_apb_PRDATA[2]_INST_0_i_3_0 (UART_1_n_7),
        .\io_apb_PRDATA[3]_INST_0_i_3 (UART_1_n_25),
        .\io_apb_PRDATA[3]_INST_0_i_3_0 (UART_1_n_8),
        .\io_apb_PRDATA[4]_INST_0_i_3 (UART_1_n_26),
        .\io_apb_PRDATA[4]_INST_0_i_3_0 (UART_1_n_9),
        .\io_apb_PRDATA[5]_INST_0_i_3 (UART_1_n_27),
        .\io_apb_PRDATA[5]_INST_0_i_3_0 (UART_1_n_10),
        .\io_apb_PRDATA[6]_INST_0_i_3 (UART_1_n_28),
        .\io_apb_PRDATA[6]_INST_0_i_3_0 (UART_1_n_11),
        .\io_apb_PRDATA[7]_INST_0_i_25 (\io_apb_PRDATA[7]_INST_0_i_25 ),
        .\io_apb_PRDATA[7]_INST_0_i_3 (UART_1_n_29),
        .\io_apb_PRDATA[7]_INST_0_i_3_0 (UART_1_n_12),
        .\io_apb_PRDATA[8]_INST_0_i_3 (UART_1_n_30),
        .\io_apb_PRDATA[8]_INST_0_i_3_0 (UART_1_n_13),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_gpio_read(io_gpio_read[0]),
        .io_interrupt(io_interrupt),
        .\logic_pop_sync_popReg_reg[0] (UART_1_n_1),
        .\logic_ptr_push_reg[0] (UART_1_n_4),
        .reset(reset),
        .selIndex(selIndex),
        .\selIndex_reg[0] (UART_0_n_10),
        .\selIndex_reg[0]_0 (UART_0_n_11),
        .\selIndex_reg[0]_1 (UART_0_n_12),
        .\selIndex_reg[0]_2 (UART_0_n_13),
        .\selIndex_reg[0]_3 (UART_0_n_14),
        .\selIndex_reg[0]_4 (UART_0_n_15),
        .\selIndex_reg[0]_5 (UART_0_n_16),
        .uartCtrl_io_apb_PRDATA(uartCtrl_io_apb_PRDATA[8:0]),
        .uartCtrl_io_interrupt(uartCtrl_io_interrupt),
        .uartCtrl_io_uarts_0_txd(uartCtrl_io_uarts_0_txd));
  sys_Apb3Periph_0_0_Apb3Uart_0 UART_1
       (.\CR2_reg[0]_0 (UART_1_n_22),
        .\CR2_reg[1]_0 (UART_1_n_23),
        .\CR2_reg[2]_0 (UART_1_n_24),
        .\CR2_reg[3]_0 (UART_1_n_25),
        .\CR2_reg[4]_0 (UART_1_n_26),
        .\CR2_reg[5]_0 (UART_1_n_27),
        .\CR2_reg[6]_0 (UART_1_n_28),
        .\CR2_reg[7]_0 (UART_1_n_29),
        .\CR2_reg[8]_0 (UART_1_n_30),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .\io_apb_PADDR[3]_0 (UART_1_n_4),
        .io_apb_PADDR_3_sp_1(UART_1_n_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[10]_INST_0_i_10 (UART_0_n_18),
        .\io_apb_PRDATA[10]_INST_0_i_10_0 (UART_0_n_11),
        .\io_apb_PRDATA[11]_INST_0_i_10 (UART_0_n_19),
        .\io_apb_PRDATA[11]_INST_0_i_10_0 (UART_0_n_12),
        .\io_apb_PRDATA[12]_INST_0_i_10 (UART_0_n_20),
        .\io_apb_PRDATA[12]_INST_0_i_10_0 (UART_0_n_13),
        .\io_apb_PRDATA[13]_INST_0_i_10 (UART_0_n_21),
        .\io_apb_PRDATA[13]_INST_0_i_10_0 (UART_0_n_14),
        .\io_apb_PRDATA[14]_INST_0_i_10 (UART_0_n_22),
        .\io_apb_PRDATA[14]_INST_0_i_10_0 (UART_0_n_15),
        .\io_apb_PRDATA[15]_INST_0_i_13 (UART_0_n_23),
        .\io_apb_PRDATA[15]_INST_0_i_13_0 (UART_0_n_16),
        .\io_apb_PRDATA[15]_INST_0_i_28_0 (\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_1 (\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_2 (\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_3 (\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_4 (\io_apb_PRDATA[15]_INST_0_i_28 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_5 (\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .\io_apb_PRDATA[7]_INST_0_i_26 (\io_apb_PRDATA[7]_INST_0_i_25 ),
        .\io_apb_PRDATA[9]_INST_0_i_10 (\io_apb_PRDATA[9]_INST_0_i_10 ),
        .\io_apb_PRDATA[9]_INST_0_i_10_0 (UART_0_n_17),
        .\io_apb_PRDATA[9]_INST_0_i_10_1 (UART_0_n_10),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .io_gpio_read(io_gpio_read[1]),
        .\logic_ram_spinal_port1_reg[0] (UART_1_n_5),
        .\logic_ram_spinal_port1_reg[1] (UART_1_n_6),
        .\logic_ram_spinal_port1_reg[2] (UART_1_n_7),
        .\logic_ram_spinal_port1_reg[3] (UART_1_n_8),
        .\logic_ram_spinal_port1_reg[4] (UART_1_n_9),
        .\logic_ram_spinal_port1_reg[5] (UART_1_n_10),
        .\logic_ram_spinal_port1_reg[6] (UART_1_n_11),
        .\logic_ram_spinal_port1_reg[7] (UART_1_n_12),
        .\logic_ram_spinal_port1_reg[8] (UART_1_n_13),
        .reset(reset),
        .selIndex(selIndex),
        .uartCtrl_io_apb_PRDATA(uartCtrl_io_apb_PRDATA[15:9]),
        .uartCtrl_io_interrupt(uartCtrl_io_interrupt),
        .uartCtrl_io_uarts_1_txd(uartCtrl_io_uarts_1_txd));
  sys_Apb3Periph_0_0_Apb3Router_1 apb3Router_7
       (.clk(clk),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .selIndex(selIndex));
endmodule

(* ORIG_REF_NAME = "Apb3Uart" *) 
module sys_Apb3Periph_0_0_Apb3Uart_0
   (uartCtrl_io_uarts_1_txd,
    io_apb_PADDR_3_sp_1,
    io_apb_decoder_io_output_PSEL_0,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PADDR[3]_0 ,
    \logic_ram_spinal_port1_reg[0] ,
    \logic_ram_spinal_port1_reg[1] ,
    \logic_ram_spinal_port1_reg[2] ,
    \logic_ram_spinal_port1_reg[3] ,
    \logic_ram_spinal_port1_reg[4] ,
    \logic_ram_spinal_port1_reg[5] ,
    \logic_ram_spinal_port1_reg[6] ,
    \logic_ram_spinal_port1_reg[7] ,
    \logic_ram_spinal_port1_reg[8] ,
    uartCtrl_io_interrupt,
    uartCtrl_io_apb_PRDATA,
    \CR2_reg[0]_0 ,
    \CR2_reg[1]_0 ,
    \CR2_reg[2]_0 ,
    \CR2_reg[3]_0 ,
    \CR2_reg[4]_0 ,
    \CR2_reg[5]_0 ,
    \CR2_reg[6]_0 ,
    \CR2_reg[7]_0 ,
    \CR2_reg[8]_0 ,
    io_gpio_read,
    clk,
    reset,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_PADDR,
    \io_apb_PRDATA[15]_INST_0_i_28_0 ,
    \io_apb_PRDATA[7]_INST_0_i_26 ,
    \io_apb_PRDATA[15]_INST_0_i_28_1 ,
    io_apb_PSEL,
    \io_apb_PRDATA[9]_INST_0_i_10 ,
    \io_apb_PRDATA[9]_INST_0_i_10_0 ,
    \io_apb_PRDATA[9]_INST_0_i_10_1 ,
    \io_apb_PRDATA[10]_INST_0_i_10 ,
    \io_apb_PRDATA[10]_INST_0_i_10_0 ,
    \io_apb_PRDATA[11]_INST_0_i_10 ,
    \io_apb_PRDATA[11]_INST_0_i_10_0 ,
    \io_apb_PRDATA[12]_INST_0_i_10 ,
    \io_apb_PRDATA[12]_INST_0_i_10_0 ,
    \io_apb_PRDATA[13]_INST_0_i_10 ,
    \io_apb_PRDATA[13]_INST_0_i_10_0 ,
    \io_apb_PRDATA[14]_INST_0_i_10 ,
    \io_apb_PRDATA[14]_INST_0_i_10_0 ,
    \io_apb_PRDATA[15]_INST_0_i_13 ,
    \io_apb_PRDATA[15]_INST_0_i_13_0 ,
    \io_apb_PRDATA[15]_INST_0_i_28_2 ,
    selIndex,
    \io_apb_PRDATA[15]_INST_0_i_28_3 ,
    \io_apb_PRDATA[15]_INST_0_i_28_4 ,
    \io_apb_PRDATA[15]_INST_0_i_28_5 ,
    io_apb_PWDATA);
  output uartCtrl_io_uarts_1_txd;
  output io_apb_PADDR_3_sp_1;
  output [0:0]io_apb_decoder_io_output_PSEL_0;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output \io_apb_PADDR[3]_0 ;
  output \logic_ram_spinal_port1_reg[0] ;
  output \logic_ram_spinal_port1_reg[1] ;
  output \logic_ram_spinal_port1_reg[2] ;
  output \logic_ram_spinal_port1_reg[3] ;
  output \logic_ram_spinal_port1_reg[4] ;
  output \logic_ram_spinal_port1_reg[5] ;
  output \logic_ram_spinal_port1_reg[6] ;
  output \logic_ram_spinal_port1_reg[7] ;
  output \logic_ram_spinal_port1_reg[8] ;
  output [0:0]uartCtrl_io_interrupt;
  output [6:0]uartCtrl_io_apb_PRDATA;
  output \CR2_reg[0]_0 ;
  output \CR2_reg[1]_0 ;
  output \CR2_reg[2]_0 ;
  output \CR2_reg[3]_0 ;
  output \CR2_reg[4]_0 ;
  output \CR2_reg[5]_0 ;
  output \CR2_reg[6]_0 ;
  output \CR2_reg[7]_0 ;
  output \CR2_reg[8]_0 ;
  input [0:0]io_gpio_read;
  input clk;
  input reset;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_26 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  input [0:0]io_apb_PSEL;
  input \io_apb_PRDATA[9]_INST_0_i_10 ;
  input \io_apb_PRDATA[9]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_10_1 ;
  input \io_apb_PRDATA[10]_INST_0_i_10 ;
  input \io_apb_PRDATA[10]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_10 ;
  input \io_apb_PRDATA[11]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_10 ;
  input \io_apb_PRDATA[12]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_10 ;
  input \io_apb_PRDATA[13]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_10 ;
  input \io_apb_PRDATA[14]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_13 ;
  input \io_apb_PRDATA[15]_INST_0_i_13_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  input selIndex;
  input \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  input \io_apb_PRDATA[15]_INST_0_i_28_5 ;
  input [15:0]io_apb_PWDATA;

  wire \BRR[15]_i_1__0_n_0 ;
  wire \BRR_reg_n_0_[0] ;
  wire \BRR_reg_n_0_[10] ;
  wire \BRR_reg_n_0_[11] ;
  wire \BRR_reg_n_0_[12] ;
  wire \BRR_reg_n_0_[13] ;
  wire \BRR_reg_n_0_[14] ;
  wire \BRR_reg_n_0_[15] ;
  wire \BRR_reg_n_0_[1] ;
  wire \BRR_reg_n_0_[2] ;
  wire \BRR_reg_n_0_[3] ;
  wire \BRR_reg_n_0_[4] ;
  wire \BRR_reg_n_0_[5] ;
  wire \BRR_reg_n_0_[6] ;
  wire \BRR_reg_n_0_[7] ;
  wire \BRR_reg_n_0_[8] ;
  wire \BRR_reg_n_0_[9] ;
  wire \CR1[15]_i_1__2_n_0 ;
  wire \CR1_reg_n_0_[0] ;
  wire \CR1_reg_n_0_[10] ;
  wire \CR1_reg_n_0_[11] ;
  wire \CR1_reg_n_0_[12] ;
  wire \CR1_reg_n_0_[13] ;
  wire \CR1_reg_n_0_[14] ;
  wire \CR1_reg_n_0_[15] ;
  wire \CR1_reg_n_0_[1] ;
  wire \CR1_reg_n_0_[2] ;
  wire \CR1_reg_n_0_[3] ;
  wire \CR1_reg_n_0_[5] ;
  wire \CR1_reg_n_0_[6] ;
  wire \CR1_reg_n_0_[8] ;
  wire \CR1_reg_n_0_[9] ;
  wire \CR2[15]_i_1__2_n_0 ;
  wire \CR2_reg[0]_0 ;
  wire \CR2_reg[1]_0 ;
  wire \CR2_reg[2]_0 ;
  wire \CR2_reg[3]_0 ;
  wire \CR2_reg[4]_0 ;
  wire \CR2_reg[5]_0 ;
  wire \CR2_reg[6]_0 ;
  wire \CR2_reg[7]_0 ;
  wire \CR2_reg[8]_0 ;
  wire \CR2_reg_n_0_[0] ;
  wire \CR2_reg_n_0_[10] ;
  wire \CR2_reg_n_0_[11] ;
  wire \CR2_reg_n_0_[12] ;
  wire \CR2_reg_n_0_[13] ;
  wire \CR2_reg_n_0_[14] ;
  wire \CR2_reg_n_0_[15] ;
  wire \CR2_reg_n_0_[1] ;
  wire \CR2_reg_n_0_[2] ;
  wire \CR2_reg_n_0_[3] ;
  wire \CR2_reg_n_0_[4] ;
  wire \CR2_reg_n_0_[5] ;
  wire \CR2_reg_n_0_[6] ;
  wire \CR2_reg_n_0_[7] ;
  wire \CR2_reg_n_0_[8] ;
  wire \CR2_reg_n_0_[9] ;
  wire \CR3[15]_i_1__0_n_0 ;
  wire \CR3_reg_n_0_[0] ;
  wire \CR3_reg_n_0_[10] ;
  wire \CR3_reg_n_0_[11] ;
  wire \CR3_reg_n_0_[12] ;
  wire \CR3_reg_n_0_[13] ;
  wire \CR3_reg_n_0_[14] ;
  wire \CR3_reg_n_0_[15] ;
  wire \CR3_reg_n_0_[1] ;
  wire \CR3_reg_n_0_[2] ;
  wire \CR3_reg_n_0_[3] ;
  wire \CR3_reg_n_0_[4] ;
  wire \CR3_reg_n_0_[5] ;
  wire \CR3_reg_n_0_[6] ;
  wire \CR3_reg_n_0_[7] ;
  wire \CR3_reg_n_0_[8] ;
  wire \CR3_reg_n_0_[9] ;
  wire \GTPR[15]_i_1__0_n_0 ;
  wire \GTPR_reg_n_0_[0] ;
  wire \GTPR_reg_n_0_[10] ;
  wire \GTPR_reg_n_0_[11] ;
  wire \GTPR_reg_n_0_[12] ;
  wire \GTPR_reg_n_0_[13] ;
  wire \GTPR_reg_n_0_[14] ;
  wire \GTPR_reg_n_0_[15] ;
  wire \GTPR_reg_n_0_[1] ;
  wire \GTPR_reg_n_0_[2] ;
  wire \GTPR_reg_n_0_[3] ;
  wire \GTPR_reg_n_0_[4] ;
  wire \GTPR_reg_n_0_[5] ;
  wire \GTPR_reg_n_0_[6] ;
  wire \GTPR_reg_n_0_[7] ;
  wire \GTPR_reg_n_0_[8] ;
  wire \GTPR_reg_n_0_[9] ;
  wire clk;
  wire \clockDivider_counter[0]_i_2__0_n_0 ;
  wire \clockDivider_counter[0]_i_3__0_n_0 ;
  wire \clockDivider_counter[0]_i_4__0_n_0 ;
  wire \clockDivider_counter[0]_i_5__0_n_0 ;
  wire \clockDivider_counter[0]_i_6__0_n_0 ;
  wire \clockDivider_counter[0]_i_7__0_n_0 ;
  wire \clockDivider_counter[0]_i_8__0_n_0 ;
  wire \clockDivider_counter[0]_i_9__0_n_0 ;
  wire \clockDivider_counter[12]_i_2__0_n_0 ;
  wire \clockDivider_counter[12]_i_3__0_n_0 ;
  wire \clockDivider_counter[12]_i_4__0_n_0 ;
  wire \clockDivider_counter[12]_i_5__0_n_0 ;
  wire \clockDivider_counter[12]_i_6__0_n_0 ;
  wire \clockDivider_counter[12]_i_7__0_n_0 ;
  wire \clockDivider_counter[12]_i_8__0_n_0 ;
  wire \clockDivider_counter[12]_i_9__0_n_0 ;
  wire \clockDivider_counter[16]_i_2__0_n_0 ;
  wire \clockDivider_counter[16]_i_3__0_n_0 ;
  wire \clockDivider_counter[16]_i_4__0_n_0 ;
  wire \clockDivider_counter[16]_i_5__0_n_0 ;
  wire \clockDivider_counter[16]_i_6__0_n_0 ;
  wire \clockDivider_counter[16]_i_7__0_n_0 ;
  wire \clockDivider_counter[16]_i_8__0_n_0 ;
  wire \clockDivider_counter[4]_i_2__0_n_0 ;
  wire \clockDivider_counter[4]_i_3__0_n_0 ;
  wire \clockDivider_counter[4]_i_4__0_n_0 ;
  wire \clockDivider_counter[4]_i_5__0_n_0 ;
  wire \clockDivider_counter[4]_i_6__0_n_0 ;
  wire \clockDivider_counter[4]_i_7__0_n_0 ;
  wire \clockDivider_counter[4]_i_8__0_n_0 ;
  wire \clockDivider_counter[4]_i_9__0_n_0 ;
  wire \clockDivider_counter[8]_i_2__0_n_0 ;
  wire \clockDivider_counter[8]_i_3__0_n_0 ;
  wire \clockDivider_counter[8]_i_4__0_n_0 ;
  wire \clockDivider_counter[8]_i_5__0_n_0 ;
  wire \clockDivider_counter[8]_i_6__0_n_0 ;
  wire \clockDivider_counter[8]_i_7__0_n_0 ;
  wire \clockDivider_counter[8]_i_8__0_n_0 ;
  wire \clockDivider_counter[8]_i_9__0_n_0 ;
  wire [19:0]clockDivider_counter_reg;
  wire \clockDivider_counter_reg[0]_i_1__0_n_0 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_1 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_2 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_3 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_4 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_5 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_6 ;
  wire \clockDivider_counter_reg[0]_i_1__0_n_7 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_0 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_1 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_2 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_3 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_4 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_5 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_6 ;
  wire \clockDivider_counter_reg[12]_i_1__0_n_7 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_1 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_2 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_3 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_4 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_5 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_6 ;
  wire \clockDivider_counter_reg[16]_i_1__0_n_7 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_0 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_1 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_2 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_3 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_4 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_5 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_6 ;
  wire \clockDivider_counter_reg[4]_i_1__0_n_7 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_0 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_1 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_2 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_3 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_4 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_5 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_6 ;
  wire \clockDivider_counter_reg[8]_i_1__0_n_7 ;
  wire clockDivider_tickReg;
  wire clockDivider_tickReg_i_1__0_n_0;
  wire clockDivider_tickReg_i_2__0_n_0;
  wire clockDivider_tickReg_i_3__0_n_0;
  wire clockDivider_tickReg_i_4__0_n_0;
  wire ctrl_doWrite__0;
  wire [9:0]io_apb_PADDR;
  wire \io_apb_PADDR[3]_0 ;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[10]_INST_0_i_10 ;
  wire \io_apb_PRDATA[10]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_10 ;
  wire \io_apb_PRDATA[11]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_10 ;
  wire \io_apb_PRDATA[12]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_10 ;
  wire \io_apb_PRDATA[13]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_10 ;
  wire \io_apb_PRDATA[14]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_33_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_13 ;
  wire \io_apb_PRDATA[15]_INST_0_i_13_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_4 ;
  wire \io_apb_PRDATA[15]_INST_0_i_28_5 ;
  wire \io_apb_PRDATA[15]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_45_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_40_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_41_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_26 ;
  wire \io_apb_PRDATA[7]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_10_1 ;
  wire \io_apb_PRDATA[9]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_37_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire [0:0]io_gpio_read;
  wire \io_interrupt[0]_INST_0_i_3_n_0 ;
  wire \logic_ram_spinal_port1_reg[0] ;
  wire \logic_ram_spinal_port1_reg[1] ;
  wire \logic_ram_spinal_port1_reg[2] ;
  wire \logic_ram_spinal_port1_reg[3] ;
  wire \logic_ram_spinal_port1_reg[4] ;
  wire \logic_ram_spinal_port1_reg[5] ;
  wire \logic_ram_spinal_port1_reg[6] ;
  wire \logic_ram_spinal_port1_reg[7] ;
  wire \logic_ram_spinal_port1_reg[8] ;
  wire p_1_in3_in;
  wire [7:3]p_5_in;
  wire p_7_in;
  wire reset;
  wire rxFifo_n_11;
  wire rx_io_error;
  wire rx_io_read_valid;
  wire rx_n_1;
  wire rx_n_10;
  wire rx_n_11;
  wire rx_n_12;
  wire rx_n_4;
  wire rx_n_5;
  wire rx_n_6;
  wire rx_n_7;
  wire rx_n_8;
  wire rx_n_9;
  wire selIndex;
  wire txFifo_io_pop_valid;
  wire txFifo_io_push_ready;
  wire txFifo_n_4;
  wire txFifo_n_5;
  wire txFifo_n_6;
  wire txFifo_n_8;
  wire tx_io_write_ready;
  wire tx_n_2;
  wire tx_n_3;
  wire [6:0]uartCtrl_io_apb_PRDATA;
  wire [0:0]uartCtrl_io_interrupt;
  wire uartCtrl_io_uarts_1_txd;
  wire when_uartCtrlRx_l126__0;
  wire [3:3]\NLW_clockDivider_counter_reg[16]_i_1__0_CO_UNCONNECTED ;

  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \BRR[15]_i_1__0 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .I5(ctrl_doWrite__0),
        .O(\BRR[15]_i_1__0_n_0 ));
  FDCE \BRR_reg[0] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\BRR_reg_n_0_[0] ));
  FDCE \BRR_reg[10] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\BRR_reg_n_0_[10] ));
  FDCE \BRR_reg[11] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\BRR_reg_n_0_[11] ));
  FDCE \BRR_reg[12] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\BRR_reg_n_0_[12] ));
  FDCE \BRR_reg[13] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\BRR_reg_n_0_[13] ));
  FDCE \BRR_reg[14] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\BRR_reg_n_0_[14] ));
  FDCE \BRR_reg[15] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\BRR_reg_n_0_[15] ));
  FDCE \BRR_reg[1] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\BRR_reg_n_0_[1] ));
  FDCE \BRR_reg[2] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\BRR_reg_n_0_[2] ));
  FDCE \BRR_reg[3] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\BRR_reg_n_0_[3] ));
  FDCE \BRR_reg[4] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\BRR_reg_n_0_[4] ));
  FDCE \BRR_reg[5] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\BRR_reg_n_0_[5] ));
  FDCE \BRR_reg[6] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\BRR_reg_n_0_[6] ));
  FDCE \BRR_reg[7] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\BRR_reg_n_0_[7] ));
  FDCE \BRR_reg[8] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\BRR_reg_n_0_[8] ));
  FDCE \BRR_reg[9] 
       (.C(clk),
        .CE(\BRR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\BRR_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \CR1[15]_i_1__2 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[2]),
        .O(\CR1[15]_i_1__2_n_0 ));
  FDCE \CR1_reg[0] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR1_reg_n_0_[0] ));
  FDCE \CR1_reg[10] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR1_reg_n_0_[10] ));
  FDCE \CR1_reg[11] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR1_reg_n_0_[11] ));
  FDCE \CR1_reg[12] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR1_reg_n_0_[12] ));
  FDCE \CR1_reg[13] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR1_reg_n_0_[13] ));
  FDCE \CR1_reg[14] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR1_reg_n_0_[14] ));
  FDCE \CR1_reg[15] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR1_reg_n_0_[15] ));
  FDCE \CR1_reg[1] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR1_reg_n_0_[1] ));
  FDCE \CR1_reg[2] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR1_reg_n_0_[2] ));
  FDCE \CR1_reg[3] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR1_reg_n_0_[3] ));
  FDCE \CR1_reg[4] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(p_1_in3_in));
  FDCE \CR1_reg[5] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR1_reg_n_0_[5] ));
  FDCE \CR1_reg[6] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR1_reg_n_0_[6] ));
  FDCE \CR1_reg[7] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(p_7_in));
  FDCE \CR1_reg[8] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR1_reg_n_0_[8] ));
  FDCE \CR1_reg[9] 
       (.C(clk),
        .CE(\CR1[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \CR2[15]_i_1__2 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[3]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[1]),
        .O(\CR2[15]_i_1__2_n_0 ));
  FDCE \CR2_reg[0] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR2_reg_n_0_[0] ));
  FDCE \CR2_reg[10] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR2_reg_n_0_[10] ));
  FDCE \CR2_reg[11] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR2_reg_n_0_[11] ));
  FDCE \CR2_reg[12] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR2_reg_n_0_[12] ));
  FDCE \CR2_reg[13] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR2_reg_n_0_[13] ));
  FDCE \CR2_reg[14] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR2_reg_n_0_[14] ));
  FDCE \CR2_reg[15] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR2_reg_n_0_[15] ));
  FDCE \CR2_reg[1] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR2_reg_n_0_[1] ));
  FDCE \CR2_reg[2] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR2_reg_n_0_[2] ));
  FDCE \CR2_reg[3] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR2_reg_n_0_[3] ));
  FDCE \CR2_reg[4] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR2_reg_n_0_[4] ));
  FDCE \CR2_reg[5] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR2_reg_n_0_[5] ));
  FDCE \CR2_reg[6] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR2_reg_n_0_[6] ));
  FDCE \CR2_reg[7] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR2_reg_n_0_[7] ));
  FDCE \CR2_reg[8] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR2_reg_n_0_[8] ));
  FDCE \CR2_reg[9] 
       (.C(clk),
        .CE(\CR2[15]_i_1__2_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \CR3[15]_i_1__0 
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .I5(io_apb_PADDR[2]),
        .O(\CR3[15]_i_1__0_n_0 ));
  FDCE \CR3_reg[0] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CR3_reg_n_0_[0] ));
  FDCE \CR3_reg[10] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CR3_reg_n_0_[10] ));
  FDCE \CR3_reg[11] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CR3_reg_n_0_[11] ));
  FDCE \CR3_reg[12] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CR3_reg_n_0_[12] ));
  FDCE \CR3_reg[13] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CR3_reg_n_0_[13] ));
  FDCE \CR3_reg[14] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CR3_reg_n_0_[14] ));
  FDCE \CR3_reg[15] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CR3_reg_n_0_[15] ));
  FDCE \CR3_reg[1] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CR3_reg_n_0_[1] ));
  FDCE \CR3_reg[2] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CR3_reg_n_0_[2] ));
  FDCE \CR3_reg[3] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CR3_reg_n_0_[3] ));
  FDCE \CR3_reg[4] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CR3_reg_n_0_[4] ));
  FDCE \CR3_reg[5] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CR3_reg_n_0_[5] ));
  FDCE \CR3_reg[6] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CR3_reg_n_0_[6] ));
  FDCE \CR3_reg[7] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CR3_reg_n_0_[7] ));
  FDCE \CR3_reg[8] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CR3_reg_n_0_[8] ));
  FDCE \CR3_reg[9] 
       (.C(clk),
        .CE(\CR3[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CR3_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \GTPR[15]_i_1__0 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(ctrl_doWrite__0),
        .O(\GTPR[15]_i_1__0_n_0 ));
  FDCE \GTPR_reg[0] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\GTPR_reg_n_0_[0] ));
  FDCE \GTPR_reg[10] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\GTPR_reg_n_0_[10] ));
  FDCE \GTPR_reg[11] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\GTPR_reg_n_0_[11] ));
  FDCE \GTPR_reg[12] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\GTPR_reg_n_0_[12] ));
  FDCE \GTPR_reg[13] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\GTPR_reg_n_0_[13] ));
  FDCE \GTPR_reg[14] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\GTPR_reg_n_0_[14] ));
  FDCE \GTPR_reg[15] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\GTPR_reg_n_0_[15] ));
  FDCE \GTPR_reg[1] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\GTPR_reg_n_0_[1] ));
  FDCE \GTPR_reg[2] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\GTPR_reg_n_0_[2] ));
  FDCE \GTPR_reg[3] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\GTPR_reg_n_0_[3] ));
  FDCE \GTPR_reg[4] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\GTPR_reg_n_0_[4] ));
  FDCE \GTPR_reg[5] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\GTPR_reg_n_0_[5] ));
  FDCE \GTPR_reg[6] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\GTPR_reg_n_0_[6] ));
  FDCE \GTPR_reg[7] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\GTPR_reg_n_0_[7] ));
  FDCE \GTPR_reg[8] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\GTPR_reg_n_0_[8] ));
  FDCE \GTPR_reg[9] 
       (.C(clk),
        .CE(\GTPR[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\GTPR_reg_n_0_[9] ));
  FDCE \SR_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rx_io_error),
        .Q(p_5_in[3]));
  FDCE \SR_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxFifo_n_11),
        .Q(p_5_in[5]));
  FDCE \SR_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_n_4),
        .Q(p_5_in[6]));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(txFifo_io_push_ready),
        .Q(p_5_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_2__0 
       (.I0(\BRR_reg_n_0_[7] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[3]),
        .O(\clockDivider_counter[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_3__0 
       (.I0(\BRR_reg_n_0_[6] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[2]),
        .O(\clockDivider_counter[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_4__0 
       (.I0(\BRR_reg_n_0_[5] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[1]),
        .O(\clockDivider_counter[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[0]_i_5__0 
       (.I0(\BRR_reg_n_0_[4] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[0]),
        .O(\clockDivider_counter[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_6__0 
       (.I0(clockDivider_counter_reg[3]),
        .I1(\BRR_reg_n_0_[7] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_7__0 
       (.I0(clockDivider_counter_reg[2]),
        .I1(\BRR_reg_n_0_[6] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_8__0 
       (.I0(clockDivider_counter_reg[1]),
        .I1(\BRR_reg_n_0_[5] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[0]_i_9__0 
       (.I0(clockDivider_counter_reg[0]),
        .I1(\BRR_reg_n_0_[4] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_2__0 
       (.I0(clockDivider_counter_reg[15]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_3__0 
       (.I0(clockDivider_counter_reg[14]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_4__0 
       (.I0(clockDivider_counter_reg[13]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[12]_i_5__0 
       (.I0(clockDivider_counter_reg[12]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_6__0 
       (.I0(clockDivider_counter_reg[15]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_7__0 
       (.I0(clockDivider_counter_reg[14]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_8__0 
       (.I0(clockDivider_counter_reg[13]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[12]_i_9__0 
       (.I0(clockDivider_counter_reg[12]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[12]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_2__0 
       (.I0(clockDivider_counter_reg[18]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_3__0 
       (.I0(clockDivider_counter_reg[17]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clockDivider_counter[16]_i_4__0 
       (.I0(clockDivider_counter_reg[16]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_5__0 
       (.I0(clockDivider_counter_reg[19]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_6__0 
       (.I0(clockDivider_counter_reg[18]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_7__0 
       (.I0(clockDivider_counter_reg[17]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clockDivider_counter[16]_i_8__0 
       (.I0(clockDivider_counter_reg[16]),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[16]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_2__0 
       (.I0(\BRR_reg_n_0_[11] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[7]),
        .O(\clockDivider_counter[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_3__0 
       (.I0(\BRR_reg_n_0_[10] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[6]),
        .O(\clockDivider_counter[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_4__0 
       (.I0(\BRR_reg_n_0_[9] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[5]),
        .O(\clockDivider_counter[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[4]_i_5__0 
       (.I0(\BRR_reg_n_0_[8] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[4]),
        .O(\clockDivider_counter[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_6__0 
       (.I0(clockDivider_counter_reg[7]),
        .I1(\BRR_reg_n_0_[11] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_7__0 
       (.I0(clockDivider_counter_reg[6]),
        .I1(\BRR_reg_n_0_[10] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_8__0 
       (.I0(clockDivider_counter_reg[5]),
        .I1(\BRR_reg_n_0_[9] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[4]_i_9__0 
       (.I0(clockDivider_counter_reg[4]),
        .I1(\BRR_reg_n_0_[8] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_2__0 
       (.I0(\BRR_reg_n_0_[15] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[11]),
        .O(\clockDivider_counter[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_3__0 
       (.I0(\BRR_reg_n_0_[14] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[10]),
        .O(\clockDivider_counter[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_4__0 
       (.I0(\BRR_reg_n_0_[13] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[9]),
        .O(\clockDivider_counter[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clockDivider_counter[8]_i_5__0 
       (.I0(\BRR_reg_n_0_[12] ),
        .I1(clockDivider_tickReg_i_1__0_n_0),
        .I2(clockDivider_counter_reg[8]),
        .O(\clockDivider_counter[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_6__0 
       (.I0(clockDivider_counter_reg[11]),
        .I1(\BRR_reg_n_0_[15] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_7__0 
       (.I0(clockDivider_counter_reg[10]),
        .I1(\BRR_reg_n_0_[14] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_8__0 
       (.I0(clockDivider_counter_reg[9]),
        .I1(\BRR_reg_n_0_[13] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clockDivider_counter[8]_i_9__0 
       (.I0(clockDivider_counter_reg[8]),
        .I1(\BRR_reg_n_0_[12] ),
        .I2(clockDivider_tickReg_i_1__0_n_0),
        .O(\clockDivider_counter[8]_i_9__0_n_0 ));
  FDCE \clockDivider_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1__0_n_7 ),
        .Q(clockDivider_counter_reg[0]));
  CARRY4 \clockDivider_counter_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\clockDivider_counter_reg[0]_i_1__0_n_0 ,\clockDivider_counter_reg[0]_i_1__0_n_1 ,\clockDivider_counter_reg[0]_i_1__0_n_2 ,\clockDivider_counter_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[0]_i_2__0_n_0 ,\clockDivider_counter[0]_i_3__0_n_0 ,\clockDivider_counter[0]_i_4__0_n_0 ,\clockDivider_counter[0]_i_5__0_n_0 }),
        .O({\clockDivider_counter_reg[0]_i_1__0_n_4 ,\clockDivider_counter_reg[0]_i_1__0_n_5 ,\clockDivider_counter_reg[0]_i_1__0_n_6 ,\clockDivider_counter_reg[0]_i_1__0_n_7 }),
        .S({\clockDivider_counter[0]_i_6__0_n_0 ,\clockDivider_counter[0]_i_7__0_n_0 ,\clockDivider_counter[0]_i_8__0_n_0 ,\clockDivider_counter[0]_i_9__0_n_0 }));
  FDCE \clockDivider_counter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1__0_n_5 ),
        .Q(clockDivider_counter_reg[10]));
  FDCE \clockDivider_counter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1__0_n_4 ),
        .Q(clockDivider_counter_reg[11]));
  FDCE \clockDivider_counter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1__0_n_7 ),
        .Q(clockDivider_counter_reg[12]));
  CARRY4 \clockDivider_counter_reg[12]_i_1__0 
       (.CI(\clockDivider_counter_reg[8]_i_1__0_n_0 ),
        .CO({\clockDivider_counter_reg[12]_i_1__0_n_0 ,\clockDivider_counter_reg[12]_i_1__0_n_1 ,\clockDivider_counter_reg[12]_i_1__0_n_2 ,\clockDivider_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[12]_i_2__0_n_0 ,\clockDivider_counter[12]_i_3__0_n_0 ,\clockDivider_counter[12]_i_4__0_n_0 ,\clockDivider_counter[12]_i_5__0_n_0 }),
        .O({\clockDivider_counter_reg[12]_i_1__0_n_4 ,\clockDivider_counter_reg[12]_i_1__0_n_5 ,\clockDivider_counter_reg[12]_i_1__0_n_6 ,\clockDivider_counter_reg[12]_i_1__0_n_7 }),
        .S({\clockDivider_counter[12]_i_6__0_n_0 ,\clockDivider_counter[12]_i_7__0_n_0 ,\clockDivider_counter[12]_i_8__0_n_0 ,\clockDivider_counter[12]_i_9__0_n_0 }));
  FDCE \clockDivider_counter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1__0_n_6 ),
        .Q(clockDivider_counter_reg[13]));
  FDCE \clockDivider_counter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1__0_n_5 ),
        .Q(clockDivider_counter_reg[14]));
  FDCE \clockDivider_counter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[12]_i_1__0_n_4 ),
        .Q(clockDivider_counter_reg[15]));
  FDCE \clockDivider_counter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1__0_n_7 ),
        .Q(clockDivider_counter_reg[16]));
  CARRY4 \clockDivider_counter_reg[16]_i_1__0 
       (.CI(\clockDivider_counter_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_clockDivider_counter_reg[16]_i_1__0_CO_UNCONNECTED [3],\clockDivider_counter_reg[16]_i_1__0_n_1 ,\clockDivider_counter_reg[16]_i_1__0_n_2 ,\clockDivider_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\clockDivider_counter[16]_i_2__0_n_0 ,\clockDivider_counter[16]_i_3__0_n_0 ,\clockDivider_counter[16]_i_4__0_n_0 }),
        .O({\clockDivider_counter_reg[16]_i_1__0_n_4 ,\clockDivider_counter_reg[16]_i_1__0_n_5 ,\clockDivider_counter_reg[16]_i_1__0_n_6 ,\clockDivider_counter_reg[16]_i_1__0_n_7 }),
        .S({\clockDivider_counter[16]_i_5__0_n_0 ,\clockDivider_counter[16]_i_6__0_n_0 ,\clockDivider_counter[16]_i_7__0_n_0 ,\clockDivider_counter[16]_i_8__0_n_0 }));
  FDCE \clockDivider_counter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1__0_n_6 ),
        .Q(clockDivider_counter_reg[17]));
  FDCE \clockDivider_counter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1__0_n_5 ),
        .Q(clockDivider_counter_reg[18]));
  FDCE \clockDivider_counter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[16]_i_1__0_n_4 ),
        .Q(clockDivider_counter_reg[19]));
  FDCE \clockDivider_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1__0_n_6 ),
        .Q(clockDivider_counter_reg[1]));
  FDCE \clockDivider_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1__0_n_5 ),
        .Q(clockDivider_counter_reg[2]));
  FDCE \clockDivider_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[0]_i_1__0_n_4 ),
        .Q(clockDivider_counter_reg[3]));
  FDCE \clockDivider_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1__0_n_7 ),
        .Q(clockDivider_counter_reg[4]));
  CARRY4 \clockDivider_counter_reg[4]_i_1__0 
       (.CI(\clockDivider_counter_reg[0]_i_1__0_n_0 ),
        .CO({\clockDivider_counter_reg[4]_i_1__0_n_0 ,\clockDivider_counter_reg[4]_i_1__0_n_1 ,\clockDivider_counter_reg[4]_i_1__0_n_2 ,\clockDivider_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[4]_i_2__0_n_0 ,\clockDivider_counter[4]_i_3__0_n_0 ,\clockDivider_counter[4]_i_4__0_n_0 ,\clockDivider_counter[4]_i_5__0_n_0 }),
        .O({\clockDivider_counter_reg[4]_i_1__0_n_4 ,\clockDivider_counter_reg[4]_i_1__0_n_5 ,\clockDivider_counter_reg[4]_i_1__0_n_6 ,\clockDivider_counter_reg[4]_i_1__0_n_7 }),
        .S({\clockDivider_counter[4]_i_6__0_n_0 ,\clockDivider_counter[4]_i_7__0_n_0 ,\clockDivider_counter[4]_i_8__0_n_0 ,\clockDivider_counter[4]_i_9__0_n_0 }));
  FDCE \clockDivider_counter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1__0_n_6 ),
        .Q(clockDivider_counter_reg[5]));
  FDCE \clockDivider_counter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1__0_n_5 ),
        .Q(clockDivider_counter_reg[6]));
  FDCE \clockDivider_counter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[4]_i_1__0_n_4 ),
        .Q(clockDivider_counter_reg[7]));
  FDCE \clockDivider_counter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1__0_n_7 ),
        .Q(clockDivider_counter_reg[8]));
  CARRY4 \clockDivider_counter_reg[8]_i_1__0 
       (.CI(\clockDivider_counter_reg[4]_i_1__0_n_0 ),
        .CO({\clockDivider_counter_reg[8]_i_1__0_n_0 ,\clockDivider_counter_reg[8]_i_1__0_n_1 ,\clockDivider_counter_reg[8]_i_1__0_n_2 ,\clockDivider_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\clockDivider_counter[8]_i_2__0_n_0 ,\clockDivider_counter[8]_i_3__0_n_0 ,\clockDivider_counter[8]_i_4__0_n_0 ,\clockDivider_counter[8]_i_5__0_n_0 }),
        .O({\clockDivider_counter_reg[8]_i_1__0_n_4 ,\clockDivider_counter_reg[8]_i_1__0_n_5 ,\clockDivider_counter_reg[8]_i_1__0_n_6 ,\clockDivider_counter_reg[8]_i_1__0_n_7 }),
        .S({\clockDivider_counter[8]_i_6__0_n_0 ,\clockDivider_counter[8]_i_7__0_n_0 ,\clockDivider_counter[8]_i_8__0_n_0 ,\clockDivider_counter[8]_i_9__0_n_0 }));
  FDCE \clockDivider_counter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\clockDivider_counter_reg[8]_i_1__0_n_6 ),
        .Q(clockDivider_counter_reg[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clockDivider_tickReg_i_1__0
       (.I0(clockDivider_counter_reg[1]),
        .I1(clockDivider_counter_reg[0]),
        .I2(clockDivider_counter_reg[3]),
        .I3(clockDivider_counter_reg[2]),
        .I4(clockDivider_tickReg_i_2__0_n_0),
        .I5(clockDivider_tickReg_i_3__0_n_0),
        .O(clockDivider_tickReg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clockDivider_tickReg_i_2__0
       (.I0(clockDivider_counter_reg[4]),
        .I1(clockDivider_counter_reg[5]),
        .I2(clockDivider_counter_reg[6]),
        .I3(clockDivider_counter_reg[7]),
        .I4(clockDivider_counter_reg[9]),
        .I5(clockDivider_counter_reg[8]),
        .O(clockDivider_tickReg_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    clockDivider_tickReg_i_3__0
       (.I0(clockDivider_tickReg_i_4__0_n_0),
        .I1(clockDivider_counter_reg[12]),
        .I2(clockDivider_counter_reg[13]),
        .I3(clockDivider_counter_reg[10]),
        .I4(clockDivider_counter_reg[11]),
        .O(clockDivider_tickReg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clockDivider_tickReg_i_4__0
       (.I0(clockDivider_counter_reg[14]),
        .I1(clockDivider_counter_reg[15]),
        .I2(clockDivider_counter_reg[16]),
        .I3(clockDivider_counter_reg[17]),
        .I4(clockDivider_counter_reg[19]),
        .I5(clockDivider_counter_reg[18]),
        .O(clockDivider_tickReg_i_4__0_n_0));
  FDCE clockDivider_tickReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_tickReg_i_1__0_n_0),
        .Q(clockDivider_tickReg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[0]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[0] ),
        .I4(\CR3_reg_n_0_[0] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[10]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_40_n_0 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_41_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_10 ),
        .I5(\io_apb_PRDATA[10]_INST_0_i_10_0 ),
        .O(uartCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[10]_INST_0_i_40 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[10] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[10] ),
        .I4(\CR3_reg_n_0_[10] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[10]_INST_0_i_41 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[10] ),
        .I3(\CR1_reg_n_0_[10] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[11]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_37_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_38_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[11]_INST_0_i_10 ),
        .I5(\io_apb_PRDATA[11]_INST_0_i_10_0 ),
        .O(uartCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[11]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[11] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[11] ),
        .I4(\CR3_reg_n_0_[11] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[11]_INST_0_i_38 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[11] ),
        .I3(\CR1_reg_n_0_[11] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[12]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_32_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[12]_INST_0_i_10 ),
        .I5(\io_apb_PRDATA[12]_INST_0_i_10_0 ),
        .O(uartCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[12]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[12] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[12] ),
        .I4(\CR3_reg_n_0_[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[12]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[12] ),
        .I3(\CR1_reg_n_0_[12] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[13]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_32_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[13]_INST_0_i_10 ),
        .I5(\io_apb_PRDATA[13]_INST_0_i_10_0 ),
        .O(uartCtrl_io_apb_PRDATA[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[13]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[13] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[13] ),
        .I4(\CR3_reg_n_0_[13] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[13]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[13] ),
        .I3(\CR1_reg_n_0_[13] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[14]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_32_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_33_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[14]_INST_0_i_10 ),
        .I5(\io_apb_PRDATA[14]_INST_0_i_10_0 ),
        .O(uartCtrl_io_apb_PRDATA[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[14]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[14] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[14] ),
        .I4(\CR3_reg_n_0_[14] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[14]_INST_0_i_33 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[14] ),
        .I3(\CR1_reg_n_0_[14] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[15]_INST_0_i_28 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_44_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_45_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_13 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_13_0 ),
        .O(uartCtrl_io_apb_PRDATA[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[15]_INST_0_i_44 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[15] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[15] ),
        .I4(\CR3_reg_n_0_[15] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[15]_INST_0_i_45 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[15] ),
        .I3(\CR1_reg_n_0_[15] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[1]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[1] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[1] ),
        .I4(\CR3_reg_n_0_[1] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[2]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[2] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[2] ),
        .I4(\CR3_reg_n_0_[2] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[3]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[3] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[3] ),
        .I4(\CR3_reg_n_0_[3] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[3]_INST_0_i_40 
       (.I0(\CR1_reg_n_0_[3] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_26 ),
        .I2(p_5_in[3]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[4] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[4] ),
        .I4(\CR3_reg_n_0_[4] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[5]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[5] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[5] ),
        .I4(\CR3_reg_n_0_[5] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[5]_INST_0_i_40 
       (.I0(\CR1_reg_n_0_[5] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_26 ),
        .I2(p_5_in[5]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[6]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[6] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[6] ),
        .I4(\CR3_reg_n_0_[6] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[6]_INST_0_i_41 
       (.I0(\CR1_reg_n_0_[6] ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_26 ),
        .I2(p_5_in[6]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[7]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[7] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[7] ),
        .I4(\CR3_reg_n_0_[7] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_apb_PRDATA[7]_INST_0_i_42 
       (.I0(p_7_in),
        .I1(\io_apb_PRDATA[7]_INST_0_i_26 ),
        .I2(p_5_in[7]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[8] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[8] ),
        .I4(\CR3_reg_n_0_[8] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\CR2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h22232223FFFF222F)) 
    \io_apb_PRDATA[9]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_36_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_37_n_0 ),
        .I2(io_apb_PADDR[4]),
        .I3(\io_apb_PRDATA[9]_INST_0_i_10 ),
        .I4(\io_apb_PRDATA[9]_INST_0_i_10_0 ),
        .I5(\io_apb_PRDATA[9]_INST_0_i_10_1 ),
        .O(uartCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[9]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .I1(\CR2_reg_n_0_[9] ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .I3(\GTPR_reg_n_0_[9] ),
        .I4(\CR3_reg_n_0_[9] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_5 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h3333333377FF7F7F)) 
    \io_apb_PRDATA[9]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_28_2 ),
        .I1(selIndex),
        .I2(\BRR_reg_n_0_[9] ),
        .I3(\CR1_reg_n_0_[9] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_28_3 ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_28_4 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \io_interrupt[0]_INST_0_i_2 
       (.I0(\CR1_reg_n_0_[6] ),
        .I1(p_5_in[6]),
        .I2(p_7_in),
        .I3(p_5_in[7]),
        .I4(\io_interrupt[0]_INST_0_i_3_n_0 ),
        .O(uartCtrl_io_interrupt));
  LUT4 #(
    .INIT(16'hF888)) 
    \io_interrupt[0]_INST_0_i_3 
       (.I0(p_5_in[3]),
        .I1(p_1_in3_in),
        .I2(p_5_in[5]),
        .I3(\CR1_reg_n_0_[5] ),
        .O(\io_interrupt[0]_INST_0_i_3_n_0 ));
  sys_Apb3Periph_0_0_uartCtrlRx rx
       (.\CR1_reg[10] (rx_n_1),
        .D(rx_io_error),
        .\FSM_sequential_stateMachine_state[2]_i_3__2_0 (\CR2_reg_n_0_[13] ),
        .Q({\CR1_reg_n_0_[12] ,\CR1_reg_n_0_[10] ,\CR1_reg_n_0_[9] }),
        .clk(clk),
        .clockDivider_tickReg(clockDivider_tickReg),
        .io_gpio_read(io_gpio_read),
        .reset(reset),
        .rx_io_read_valid(rx_io_read_valid),
        .stateMachine_shifter({rx_n_4,rx_n_5,rx_n_6,rx_n_7,rx_n_8,rx_n_9,rx_n_10,rx_n_11,rx_n_12}),
        .when_uartCtrlRx_l126__0(when_uartCtrlRx_l126__0));
  sys_Apb3Periph_0_0_StreamFifo rxFifo
       (.D(rxFifo_n_11),
        .Q({\BRR_reg_n_0_[8] ,\BRR_reg_n_0_[7] ,\BRR_reg_n_0_[6] ,\BRR_reg_n_0_[5] ,\BRR_reg_n_0_[4] ,\BRR_reg_n_0_[3] ,\BRR_reg_n_0_[2] ,\BRR_reg_n_0_[1] ,\BRR_reg_n_0_[0] }),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_3_sp_1(io_apb_PADDR_3_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[0]_INST_0_i_26_0 (\io_apb_PRDATA[15]_INST_0_i_28_1 ),
        .\io_apb_PRDATA[0]_INST_0_i_9 (\io_apb_PRDATA[15]_INST_0_i_28_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_9_0 (\io_apb_PRDATA[7]_INST_0_i_26 ),
        .\io_apb_PRDATA[3]_INST_0_i_9 (\io_apb_PRDATA[3]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[5]_INST_0_i_9 (\io_apb_PRDATA[5]_INST_0_i_40_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_9 (\io_apb_PRDATA[6]_INST_0_i_41_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_9 (\io_apb_PRDATA[7]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[8]_INST_0_i_9 ({\CR1_reg_n_0_[8] ,p_1_in3_in,\CR1_reg_n_0_[2] ,\CR1_reg_n_0_[1] ,\CR1_reg_n_0_[0] }),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL_0(io_apb_decoder_io_output_PSEL_0),
        .\logic_pop_sync_popReg_reg[0]_0 (io_apb_decoder_io_output_PSEL),
        .\logic_ram_spinal_port1_reg[0]_0 (\logic_ram_spinal_port1_reg[0] ),
        .\logic_ram_spinal_port1_reg[1]_0 (\logic_ram_spinal_port1_reg[1] ),
        .\logic_ram_spinal_port1_reg[2]_0 (\logic_ram_spinal_port1_reg[2] ),
        .\logic_ram_spinal_port1_reg[3]_0 (\logic_ram_spinal_port1_reg[3] ),
        .\logic_ram_spinal_port1_reg[4]_0 (\logic_ram_spinal_port1_reg[4] ),
        .\logic_ram_spinal_port1_reg[5]_0 (\logic_ram_spinal_port1_reg[5] ),
        .\logic_ram_spinal_port1_reg[6]_0 (\logic_ram_spinal_port1_reg[6] ),
        .\logic_ram_spinal_port1_reg[7]_0 (\logic_ram_spinal_port1_reg[7] ),
        .\logic_ram_spinal_port1_reg[8]_0 (\logic_ram_spinal_port1_reg[8] ),
        .reset(reset),
        .rx_io_read_valid(rx_io_read_valid),
        .stateMachine_shifter({rx_n_4,rx_n_5,rx_n_6,rx_n_7,rx_n_8,rx_n_9,rx_n_10,rx_n_11,rx_n_12}));
  sys_Apb3Periph_0_0_uartCtrlTx tx
       (.\FSM_sequential_stateMachine_state[2]_i_3__0_0 (\CR2_reg_n_0_[13] ),
        .Q({\CR1_reg_n_0_[12] ,\CR1_reg_n_0_[10] ,\CR1_reg_n_0_[9] }),
        ._zz_io_txd_reg_0(txFifo_n_5),
        ._zz_io_txd_reg_1(txFifo_n_6),
        .clk(clk),
        .clockDivider_tickReg(clockDivider_tickReg),
        .logic_ram_spinal_port1(txFifo_n_8),
        .reset(reset),
        .stateMachine_parity_reg_0(rx_n_1),
        .\tickCounter_value_reg[0]_0 (tx_n_3),
        .\tickCounter_value_reg[1]_0 (tx_n_2),
        .txFifo_io_pop_valid(txFifo_io_pop_valid),
        .tx_io_write_ready(tx_io_write_ready),
        .uartCtrl_io_uarts_1_txd(uartCtrl_io_uarts_1_txd),
        .when_uartCtrlRx_l126__0(when_uartCtrlRx_l126__0));
  sys_Apb3Periph_0_0_StreamFifo_2 txFifo
       (.D({txFifo_io_push_ready,txFifo_n_4}),
        .Q(txFifo_n_8),
        ._zz_io_txd_i_2__0(tx_n_2),
        ._zz_io_txd_i_2__0_0(tx_n_3),
        .clk(clk),
        .ctrl_doWrite__0(ctrl_doWrite__0),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_3_sp_1(\io_apb_PADDR[3]_0 ),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA[8:0]),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .\logic_ram_spinal_port1_reg[1]_0 (txFifo_n_5),
        .\logic_ram_spinal_port1_reg[5]_0 (txFifo_n_6),
        .reset(reset),
        .txFifo_io_pop_valid(txFifo_io_pop_valid),
        .tx_io_write_ready(tx_io_write_ready));
endmodule

module sys_Apb3Periph_0_0_Apb3Wdg
   (io_apb_PADDR_1_sp_1,
    \SR_reg[15] ,
    \SR_reg[14] ,
    \SR_reg[13] ,
    \SR_reg[12] ,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \selIndex_reg[0]_6 ,
    \selIndex_reg[0]_7 ,
    \selIndex_reg[0]_8 ,
    \selIndex_reg[0]_9 ,
    \selIndex_reg[0]_10 ,
    \selIndex_reg[0]_11 ,
    \selIndex_reg[0]_12 ,
    \selIndex_reg[0]_13 ,
    \selIndex_reg[0]_14 ,
    wdgCtrl_io_apb_PRDATA,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PWDATA,
    Q,
    timCtrl_io_apb_PRDATA,
    \io_apb_PRDATA[16] ,
    clk,
    reset,
    io_apb_PWRITE,
    io_apb_PENABLE);
  output io_apb_PADDR_1_sp_1;
  output \SR_reg[15] ;
  output \SR_reg[14] ;
  output \SR_reg[13] ;
  output \SR_reg[12] ;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \selIndex_reg[0]_6 ;
  output \selIndex_reg[0]_7 ;
  output \selIndex_reg[0]_8 ;
  output \selIndex_reg[0]_9 ;
  output \selIndex_reg[0]_10 ;
  output \selIndex_reg[0]_11 ;
  output \selIndex_reg[0]_12 ;
  output \selIndex_reg[0]_13 ;
  output \selIndex_reg[0]_14 ;
  output [11:0]wdgCtrl_io_apb_PRDATA;
  input [9:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input [31:0]io_apb_PWDATA;
  input [0:0]Q;
  input [3:0]timCtrl_io_apb_PRDATA;
  input \io_apb_PRDATA[16] ;
  input clk;
  input reset;
  input io_apb_PWRITE;
  input io_apb_PENABLE;

  wire [0:0]Q;
  wire [11:3]RLR;
  wire [11:0]SR;
  wire \SR_reg[12] ;
  wire \SR_reg[13] ;
  wire \SR_reg[14] ;
  wire \SR_reg[15] ;
  wire [1:0]WDGTB;
  wire apb3Router_7_n_13;
  wire apb3Router_7_n_14;
  wire apb3Router_7_n_15;
  wire clk;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[16] ;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [5:5]io_apb_decoder_io_output_PSEL;
  wire iwdg_n_1;
  wire iwdg_n_11;
  wire iwdg_n_12;
  wire reset;
  wire selIndex;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_10 ;
  wire \selIndex_reg[0]_11 ;
  wire \selIndex_reg[0]_12 ;
  wire \selIndex_reg[0]_13 ;
  wire \selIndex_reg[0]_14 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire \selIndex_reg[0]_6 ;
  wire \selIndex_reg[0]_7 ;
  wire \selIndex_reg[0]_8 ;
  wire \selIndex_reg[0]_9 ;
  wire [3:0]timCtrl_io_apb_PRDATA;
  wire [11:0]wdgCtrl_io_apb_PRDATA;
  wire wwdg_n_33;
  wire wwdg_n_34;
  wire wwdg_n_35;
  wire wwdg_n_38;
  wire wwdg_n_39;
  wire wwdg_n_40;
  wire wwdg_n_41;
  wire wwdg_n_42;
  wire wwdg_n_43;
  wire wwdg_n_44;

  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  sys_Apb3Periph_0_0_Apb3Router apb3Router_7
       (.Q(SR),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PADDR_0_sp_1(apb3Router_7_n_13),
        .io_apb_PADDR_1_sp_1(apb3Router_7_n_15),
        .io_apb_PADDR_3_sp_1(apb3Router_7_n_14),
        .\io_apb_PRDATA[0]_INST_0_i_5 (iwdg_n_1),
        .\io_apb_PRDATA[11]_INST_0_i_5 ({wwdg_n_33,wwdg_n_34,wwdg_n_35,WDGTB,wwdg_n_38,wwdg_n_39,wwdg_n_40,wwdg_n_41,wwdg_n_42,wwdg_n_43,wwdg_n_44}),
        .\io_apb_PRDATA[11]_INST_0_i_5_0 (RLR),
        .\io_apb_PRDATA[1]_INST_0_i_5 (iwdg_n_11),
        .\io_apb_PRDATA[2]_INST_0_i_5 (iwdg_n_12),
        .io_apb_PSEL(io_apb_PSEL),
        .selIndex(selIndex),
        .wdgCtrl_io_apb_PRDATA(wdgCtrl_io_apb_PRDATA));
  sys_Apb3Periph_0_0_Apb3Iwdg iwdg
       (.Q(RLR),
        .\RLR_reg[0]_0 (iwdg_n_1),
        .\RLR_reg[1]_0 (iwdg_n_11),
        .\RLR_reg[2]_0 (iwdg_n_12),
        .clk(clk),
        .io_apb_PADDR({io_apb_PADDR[5],io_apb_PADDR[3:0]}),
        .io_apb_PADDR_1_sp_1(io_apb_PADDR_1_sn_1),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[1]_INST_0_i_11 (apb3Router_7_n_15),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .reset(reset),
        .selIndex(selIndex));
  sys_Apb3Periph_0_0_Apb3Wwdg wwdg
       (.\CFR_reg[11]_0 ({wwdg_n_33,wwdg_n_34,wwdg_n_35,WDGTB,wwdg_n_38,wwdg_n_39,wwdg_n_40,wwdg_n_41,wwdg_n_42,wwdg_n_43,wwdg_n_44}),
        .Q(SR),
        .\SR_reg[12]_0 (\SR_reg[12] ),
        .\SR_reg[13]_0 (\SR_reg[13] ),
        .\SR_reg[14]_0 (\SR_reg[14] ),
        .\SR_reg[15]_0 (\SR_reg[15] ),
        .clk(clk),
        .io_apb_PADDR(io_apb_PADDR),
        .io_apb_PENABLE(io_apb_PENABLE),
        .\io_apb_PRDATA[12]_INST_0_i_2 (apb3Router_7_n_13),
        .\io_apb_PRDATA[12]_INST_0_i_2_0 (apb3Router_7_n_14),
        .\io_apb_PRDATA[16] (\io_apb_PRDATA[16] ),
        .\io_apb_PRDATA[31] (Q),
        .\io_apb_PRDATA[31]_0 (io_apb_PADDR_1_sn_1),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_apb_decoder_io_output_PSEL(io_apb_decoder_io_output_PSEL),
        .reset(reset),
        .selIndex(selIndex),
        .\selIndex_reg[0] (\selIndex_reg[0] ),
        .\selIndex_reg[0]_0 (\selIndex_reg[0]_0 ),
        .\selIndex_reg[0]_1 (\selIndex_reg[0]_1 ),
        .\selIndex_reg[0]_10 (\selIndex_reg[0]_10 ),
        .\selIndex_reg[0]_11 (\selIndex_reg[0]_11 ),
        .\selIndex_reg[0]_12 (\selIndex_reg[0]_12 ),
        .\selIndex_reg[0]_13 (\selIndex_reg[0]_13 ),
        .\selIndex_reg[0]_14 (\selIndex_reg[0]_14 ),
        .\selIndex_reg[0]_2 (\selIndex_reg[0]_2 ),
        .\selIndex_reg[0]_3 (\selIndex_reg[0]_3 ),
        .\selIndex_reg[0]_4 (\selIndex_reg[0]_4 ),
        .\selIndex_reg[0]_5 (\selIndex_reg[0]_5 ),
        .\selIndex_reg[0]_6 (\selIndex_reg[0]_6 ),
        .\selIndex_reg[0]_7 (\selIndex_reg[0]_7 ),
        .\selIndex_reg[0]_8 (\selIndex_reg[0]_8 ),
        .\selIndex_reg[0]_9 (\selIndex_reg[0]_9 ),
        .timCtrl_io_apb_PRDATA(timCtrl_io_apb_PRDATA));
endmodule

module sys_Apb3Periph_0_0_Apb3Wwdg
   (io_apb_decoder_io_output_PSEL,
    \SR_reg[15]_0 ,
    Q,
    \SR_reg[14]_0 ,
    \SR_reg[13]_0 ,
    \SR_reg[12]_0 ,
    \selIndex_reg[0] ,
    \selIndex_reg[0]_0 ,
    \selIndex_reg[0]_1 ,
    \selIndex_reg[0]_2 ,
    \selIndex_reg[0]_3 ,
    \selIndex_reg[0]_4 ,
    \selIndex_reg[0]_5 ,
    \selIndex_reg[0]_6 ,
    \selIndex_reg[0]_7 ,
    \selIndex_reg[0]_8 ,
    \selIndex_reg[0]_9 ,
    \selIndex_reg[0]_10 ,
    \selIndex_reg[0]_11 ,
    \selIndex_reg[0]_12 ,
    \selIndex_reg[0]_13 ,
    \selIndex_reg[0]_14 ,
    \CFR_reg[11]_0 ,
    io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PWDATA,
    \io_apb_PRDATA[12]_INST_0_i_2 ,
    \io_apb_PRDATA[12]_INST_0_i_2_0 ,
    \io_apb_PRDATA[31] ,
    timCtrl_io_apb_PRDATA,
    selIndex,
    \io_apb_PRDATA[16] ,
    \io_apb_PRDATA[31]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    clk,
    reset);
  output [0:0]io_apb_decoder_io_output_PSEL;
  output \SR_reg[15]_0 ;
  output [11:0]Q;
  output \SR_reg[14]_0 ;
  output \SR_reg[13]_0 ;
  output \SR_reg[12]_0 ;
  output \selIndex_reg[0] ;
  output \selIndex_reg[0]_0 ;
  output \selIndex_reg[0]_1 ;
  output \selIndex_reg[0]_2 ;
  output \selIndex_reg[0]_3 ;
  output \selIndex_reg[0]_4 ;
  output \selIndex_reg[0]_5 ;
  output \selIndex_reg[0]_6 ;
  output \selIndex_reg[0]_7 ;
  output \selIndex_reg[0]_8 ;
  output \selIndex_reg[0]_9 ;
  output \selIndex_reg[0]_10 ;
  output \selIndex_reg[0]_11 ;
  output \selIndex_reg[0]_12 ;
  output \selIndex_reg[0]_13 ;
  output \selIndex_reg[0]_14 ;
  output [11:0]\CFR_reg[11]_0 ;
  input [9:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input [31:0]io_apb_PWDATA;
  input \io_apb_PRDATA[12]_INST_0_i_2 ;
  input \io_apb_PRDATA[12]_INST_0_i_2_0 ;
  input [0:0]\io_apb_PRDATA[31] ;
  input [3:0]timCtrl_io_apb_PRDATA;
  input selIndex;
  input \io_apb_PRDATA[16] ;
  input \io_apb_PRDATA[31]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input clk;
  input reset;

  wire \CFR[15]_i_1_n_0 ;
  wire \CFR[15]_i_2_n_0 ;
  wire [11:0]\CFR_reg[11]_0 ;
  wire \CFR_reg_n_0_[12] ;
  wire \CFR_reg_n_0_[13] ;
  wire \CFR_reg_n_0_[14] ;
  wire \CFR_reg_n_0_[15] ;
  wire [11:0]Q;
  wire [31:12]SR;
  wire \SR[0]_i_1__3_n_0 ;
  wire \SR[10]_i_1_n_0 ;
  wire \SR[11]_i_1_n_0 ;
  wire \SR[12]_i_1_n_0 ;
  wire \SR[13]_i_1_n_0 ;
  wire \SR[14]_i_1_n_0 ;
  wire \SR[15]_i_1__1_n_0 ;
  wire \SR[16]_i_1_n_0 ;
  wire \SR[17]_i_1_n_0 ;
  wire \SR[18]_i_1_n_0 ;
  wire \SR[19]_i_1_n_0 ;
  wire \SR[1]_i_1__1_n_0 ;
  wire \SR[20]_i_1_n_0 ;
  wire \SR[21]_i_1_n_0 ;
  wire \SR[22]_i_1_n_0 ;
  wire \SR[23]_i_1_n_0 ;
  wire \SR[24]_i_1_n_0 ;
  wire \SR[25]_i_1_n_0 ;
  wire \SR[26]_i_1_n_0 ;
  wire \SR[27]_i_1_n_0 ;
  wire \SR[28]_i_1_n_0 ;
  wire \SR[29]_i_1_n_0 ;
  wire \SR[2]_i_1_n_0 ;
  wire \SR[30]_i_1_n_0 ;
  wire \SR[31]_i_1_n_0 ;
  wire \SR[3]_i_1__1_n_0 ;
  wire \SR[4]_i_1__1_n_0 ;
  wire \SR[5]_i_1__1_n_0 ;
  wire \SR[6]_i_1__1_n_0 ;
  wire \SR[7]_i_1__3_n_0 ;
  wire \SR[8]_i_1_n_0 ;
  wire \SR[9]_i_1_n_0 ;
  wire \SR_reg[12]_0 ;
  wire \SR_reg[13]_0 ;
  wire \SR_reg[14]_0 ;
  wire \SR_reg[15]_0 ;
  wire clk;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[12]_INST_0_i_2 ;
  wire \io_apb_PRDATA[12]_INST_0_i_2_0 ;
  wire \io_apb_PRDATA[16] ;
  wire [0:0]\io_apb_PRDATA[31] ;
  wire \io_apb_PRDATA[31]_0 ;
  wire [0:0]io_apb_PSEL;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire reset;
  wire selIndex;
  wire \selIndex_reg[0] ;
  wire \selIndex_reg[0]_0 ;
  wire \selIndex_reg[0]_1 ;
  wire \selIndex_reg[0]_10 ;
  wire \selIndex_reg[0]_11 ;
  wire \selIndex_reg[0]_12 ;
  wire \selIndex_reg[0]_13 ;
  wire \selIndex_reg[0]_14 ;
  wire \selIndex_reg[0]_2 ;
  wire \selIndex_reg[0]_3 ;
  wire \selIndex_reg[0]_4 ;
  wire \selIndex_reg[0]_5 ;
  wire \selIndex_reg[0]_6 ;
  wire \selIndex_reg[0]_7 ;
  wire \selIndex_reg[0]_8 ;
  wire \selIndex_reg[0]_9 ;
  wire [3:0]timCtrl_io_apb_PRDATA;

  LUT5 #(
    .INIT(32'h00100000)) 
    \CFR[15]_i_1 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .I4(\CFR[15]_i_2_n_0 ),
        .O(\CFR[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \CFR[15]_i_2 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PADDR[5]),
        .I2(io_apb_decoder_io_output_PSEL),
        .I3(io_apb_PWRITE),
        .I4(io_apb_PADDR[4]),
        .O(\CFR[15]_i_2_n_0 ));
  FDCE \CFR_reg[0] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[0]),
        .Q(\CFR_reg[11]_0 [0]));
  FDCE \CFR_reg[10] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[10]),
        .Q(\CFR_reg[11]_0 [10]));
  FDCE \CFR_reg[11] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[11]),
        .Q(\CFR_reg[11]_0 [11]));
  FDCE \CFR_reg[12] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[12]),
        .Q(\CFR_reg_n_0_[12] ));
  FDCE \CFR_reg[13] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[13]),
        .Q(\CFR_reg_n_0_[13] ));
  FDCE \CFR_reg[14] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[14]),
        .Q(\CFR_reg_n_0_[14] ));
  FDCE \CFR_reg[15] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[15]),
        .Q(\CFR_reg_n_0_[15] ));
  FDCE \CFR_reg[1] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[1]),
        .Q(\CFR_reg[11]_0 [1]));
  FDCE \CFR_reg[2] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[2]),
        .Q(\CFR_reg[11]_0 [2]));
  FDCE \CFR_reg[3] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[3]),
        .Q(\CFR_reg[11]_0 [3]));
  FDCE \CFR_reg[4] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[4]),
        .Q(\CFR_reg[11]_0 [4]));
  FDCE \CFR_reg[5] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[5]),
        .Q(\CFR_reg[11]_0 [5]));
  FDCE \CFR_reg[6] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[6]),
        .Q(\CFR_reg[11]_0 [6]));
  FDCE \CFR_reg[7] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[7]),
        .Q(\CFR_reg[11]_0 [7]));
  FDCE \CFR_reg[8] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[8]),
        .Q(\CFR_reg[11]_0 [8]));
  FDCE \CFR_reg[9] 
       (.C(clk),
        .CE(\CFR[15]_i_1_n_0 ),
        .CLR(reset),
        .D(io_apb_PWDATA[9]),
        .Q(\CFR_reg[11]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[0]_i_1__3 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[0]),
        .O(\SR[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[10]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[10]),
        .O(\SR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[11]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[11]),
        .O(\SR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[12]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[12]),
        .O(\SR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[13]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[13]),
        .O(\SR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[14]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[14]),
        .O(\SR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[15]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[15]),
        .O(\SR[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[16]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[16]),
        .O(\SR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[17]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[17]),
        .O(\SR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[18]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[18]),
        .O(\SR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[19]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[19]),
        .O(\SR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[1]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[1]),
        .O(\SR[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \SR[1]_i_4 
       (.I0(io_apb_PADDR[8]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[7]),
        .I3(io_apb_PADDR[9]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[20]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[20]),
        .O(\SR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[21]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[21]),
        .O(\SR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[22]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[22]),
        .O(\SR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[23]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[23]),
        .O(\SR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[24]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[24]),
        .O(\SR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[25]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[25]),
        .O(\SR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[26]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[26]),
        .O(\SR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[27]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[27]),
        .O(\SR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[28]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[28]),
        .O(\SR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[29]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[29]),
        .O(\SR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[2]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[2]),
        .O(\SR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[30]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[30]),
        .O(\SR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \SR[31]_i_1 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[1]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PWDATA[31]),
        .I5(\CFR[15]_i_2_n_0 ),
        .O(\SR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[3]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[3]),
        .O(\SR[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[4]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[4]),
        .O(\SR[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[5]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[5]),
        .O(\SR[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[6]_i_1__1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[6]),
        .O(\SR[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[7]_i_1__3 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[7]),
        .O(\SR[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[8]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[8]),
        .O(\SR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \SR[9]_i_1 
       (.I0(\CFR[15]_i_2_n_0 ),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(io_apb_PWDATA[9]),
        .O(\SR[9]_i_1_n_0 ));
  FDCE \SR_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[0]_i_1__3_n_0 ),
        .Q(Q[0]));
  FDCE \SR_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \SR_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \SR_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[12]_i_1_n_0 ),
        .Q(SR[12]));
  FDCE \SR_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[13]_i_1_n_0 ),
        .Q(SR[13]));
  FDCE \SR_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[14]_i_1_n_0 ),
        .Q(SR[14]));
  FDCE \SR_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[15]_i_1__1_n_0 ),
        .Q(SR[15]));
  FDCE \SR_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[16]_i_1_n_0 ),
        .Q(SR[16]));
  FDCE \SR_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[17]_i_1_n_0 ),
        .Q(SR[17]));
  FDCE \SR_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[18]_i_1_n_0 ),
        .Q(SR[18]));
  FDCE \SR_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[19]_i_1_n_0 ),
        .Q(SR[19]));
  FDCE \SR_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[1]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \SR_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[20]_i_1_n_0 ),
        .Q(SR[20]));
  FDCE \SR_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[21]_i_1_n_0 ),
        .Q(SR[21]));
  FDCE \SR_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[22]_i_1_n_0 ),
        .Q(SR[22]));
  FDCE \SR_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[23]_i_1_n_0 ),
        .Q(SR[23]));
  FDCE \SR_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[24]_i_1_n_0 ),
        .Q(SR[24]));
  FDCE \SR_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[25]_i_1_n_0 ),
        .Q(SR[25]));
  FDCE \SR_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[26]_i_1_n_0 ),
        .Q(SR[26]));
  FDCE \SR_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[27]_i_1_n_0 ),
        .Q(SR[27]));
  FDCE \SR_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[28]_i_1_n_0 ),
        .Q(SR[28]));
  FDCE \SR_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[29]_i_1_n_0 ),
        .Q(SR[29]));
  FDCE \SR_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \SR_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[30]_i_1_n_0 ),
        .Q(SR[30]));
  FDCE \SR_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[31]_i_1_n_0 ),
        .Q(SR[31]));
  FDCE \SR_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[3]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \SR_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[4]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \SR_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[5]_i_1__1_n_0 ),
        .Q(Q[5]));
  FDCE \SR_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[6]_i_1__1_n_0 ),
        .Q(Q[6]));
  FDCE \SR_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[7]_i_1__3_n_0 ),
        .Q(Q[7]));
  FDCE \SR_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \SR_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\SR[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \io_apb_PRDATA[12]_INST_0_i_5 
       (.I0(SR[12]),
        .I1(\io_apb_PRDATA[12]_INST_0_i_2 ),
        .I2(\CFR_reg_n_0_[12] ),
        .I3(\io_apb_PRDATA[12]_INST_0_i_2_0 ),
        .I4(\io_apb_PRDATA[31] ),
        .I5(timCtrl_io_apb_PRDATA[0]),
        .O(\SR_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \io_apb_PRDATA[13]_INST_0_i_5 
       (.I0(SR[13]),
        .I1(\io_apb_PRDATA[12]_INST_0_i_2 ),
        .I2(\CFR_reg_n_0_[13] ),
        .I3(\io_apb_PRDATA[12]_INST_0_i_2_0 ),
        .I4(\io_apb_PRDATA[31] ),
        .I5(timCtrl_io_apb_PRDATA[1]),
        .O(\SR_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \io_apb_PRDATA[14]_INST_0_i_5 
       (.I0(SR[14]),
        .I1(\io_apb_PRDATA[12]_INST_0_i_2 ),
        .I2(\CFR_reg_n_0_[14] ),
        .I3(\io_apb_PRDATA[12]_INST_0_i_2_0 ),
        .I4(\io_apb_PRDATA[31] ),
        .I5(timCtrl_io_apb_PRDATA[2]),
        .O(\SR_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \io_apb_PRDATA[15]_INST_0_i_8 
       (.I0(SR[15]),
        .I1(\io_apb_PRDATA[12]_INST_0_i_2 ),
        .I2(\CFR_reg_n_0_[15] ),
        .I3(\io_apb_PRDATA[12]_INST_0_i_2_0 ),
        .I4(\io_apb_PRDATA[31] ),
        .I5(timCtrl_io_apb_PRDATA[3]),
        .O(\SR_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[16]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[16]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[17]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[17]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[18]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[18]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[19]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[19]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[20]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[20]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[21]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[21]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[22]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[22]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[23]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[23]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[24]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[24]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[25]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[25]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[26]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[26]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[27]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[27]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[28]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[28]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[29]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[29]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[30]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[30]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \io_apb_PRDATA[31]_INST_0_i_2 
       (.I0(\io_apb_PRDATA[31] ),
        .I1(SR[31]),
        .I2(io_apb_PADDR[4]),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[16] ),
        .I5(\io_apb_PRDATA[31]_0 ),
        .O(\selIndex_reg[0]_14 ));
endmodule

module sys_Apb3Periph_0_0_BufferCC
   (io_dataIn,
    io_dataOut,
    clk,
    reset);
  input [15:0]io_dataIn;
  output [15:0]io_dataOut;
  input clk;
  input reset;

  (* async_reg = "true" *) wire [15:0]buffers_0;
  (* async_reg = "true" *) wire [15:0]buffers_1;
  wire clk;
  wire [15:0]io_dataIn;

  assign io_dataOut[15:0] = buffers_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[0]),
        .Q(buffers_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[10]),
        .Q(buffers_0[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[11]),
        .Q(buffers_0[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[12]),
        .Q(buffers_0[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[13]),
        .Q(buffers_0[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[14]),
        .Q(buffers_0[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[15]),
        .Q(buffers_0[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[1]),
        .Q(buffers_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[2]),
        .Q(buffers_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[3]),
        .Q(buffers_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[4]),
        .Q(buffers_0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[5]),
        .Q(buffers_0[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[6]),
        .Q(buffers_0[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[7]),
        .Q(buffers_0[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[8]),
        .Q(buffers_0[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[9]),
        .Q(buffers_0[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[0]),
        .Q(buffers_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[10]),
        .Q(buffers_1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[11]),
        .Q(buffers_1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[12]),
        .Q(buffers_1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[13]),
        .Q(buffers_1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[14]),
        .Q(buffers_1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[15]),
        .Q(buffers_1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[1]),
        .Q(buffers_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[2]),
        .Q(buffers_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[3]),
        .Q(buffers_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[4]),
        .Q(buffers_1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[5]),
        .Q(buffers_1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[6]),
        .Q(buffers_1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[7]),
        .Q(buffers_1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[8]),
        .Q(buffers_1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[9]),
        .Q(buffers_1[9]),
        .R(1'b0));
endmodule

module sys_Apb3Periph_0_0_BufferCC_2
   (io_dataIn,
    io_dataOut,
    clk,
    reset);
  input io_dataIn;
  output io_dataOut;
  input clk;
  input reset;

  (* altera_attribute = "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW" *) (* async_reg = "true" *) wire buffers_0;
  (* async_reg = "true" *) wire buffers_1;
  wire clk;
  wire io_dataIn;
  wire reset;

  assign io_dataOut = buffers_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* altera_attribute = "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW" *) 
  FDCE buffers_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(io_dataIn),
        .Q(buffers_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE buffers_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(buffers_0),
        .Q(buffers_1));
endmodule

(* ORIG_REF_NAME = "BufferCC_2" *) 
module sys_Apb3Periph_0_0_BufferCC_2__1
   (io_dataIn,
    io_dataOut,
    clk,
    reset);
  input io_dataIn;
  output io_dataOut;
  input clk;
  input reset;

  (* altera_attribute = "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW" *) (* async_reg = "true" *) wire buffers_0;
  (* async_reg = "true" *) wire buffers_1;
  wire clk;
  wire io_dataIn;
  wire reset;

  assign io_dataOut = buffers_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* altera_attribute = "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW" *) 
  FDCE buffers_0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(io_dataIn),
        .Q(buffers_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE buffers_1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(buffers_0),
        .Q(buffers_1));
endmodule

(* ORIG_REF_NAME = "BufferCC" *) 
module sys_Apb3Periph_0_0_BufferCC__1
   (io_dataIn,
    io_dataOut,
    clk,
    reset);
  input [15:0]io_dataIn;
  output [15:0]io_dataOut;
  input clk;
  input reset;

  (* async_reg = "true" *) wire [15:0]buffers_0;
  (* async_reg = "true" *) wire [15:0]buffers_1;
  wire clk;
  wire [15:0]io_dataIn;

  assign io_dataOut[15:0] = buffers_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[0]),
        .Q(buffers_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[10]),
        .Q(buffers_0[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[11]),
        .Q(buffers_0[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[12]),
        .Q(buffers_0[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[13]),
        .Q(buffers_0[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[14]),
        .Q(buffers_0[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[15]),
        .Q(buffers_0[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[1]),
        .Q(buffers_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[2]),
        .Q(buffers_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[3]),
        .Q(buffers_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[4]),
        .Q(buffers_0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[5]),
        .Q(buffers_0[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[6]),
        .Q(buffers_0[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[7]),
        .Q(buffers_0[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[8]),
        .Q(buffers_0[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(io_dataIn[9]),
        .Q(buffers_0[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[0]),
        .Q(buffers_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[10]),
        .Q(buffers_1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[11]),
        .Q(buffers_1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[12]),
        .Q(buffers_1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[13]),
        .Q(buffers_1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[14]),
        .Q(buffers_1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[15]),
        .Q(buffers_1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[1]),
        .Q(buffers_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[2]),
        .Q(buffers_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[3]),
        .Q(buffers_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[4]),
        .Q(buffers_1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[5]),
        .Q(buffers_1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[6]),
        .Q(buffers_1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[7]),
        .Q(buffers_1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[8]),
        .Q(buffers_1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \buffers_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(buffers_0[9]),
        .Q(buffers_1[9]),
        .R(1'b0));
endmodule

module sys_Apb3Periph_0_0_StreamFifo
   (io_apb_PADDR_3_sp_1,
    io_apb_decoder_io_output_PSEL_0,
    \logic_ram_spinal_port1_reg[0]_0 ,
    \logic_ram_spinal_port1_reg[1]_0 ,
    \logic_ram_spinal_port1_reg[2]_0 ,
    \logic_ram_spinal_port1_reg[3]_0 ,
    \logic_ram_spinal_port1_reg[4]_0 ,
    \logic_ram_spinal_port1_reg[5]_0 ,
    \logic_ram_spinal_port1_reg[6]_0 ,
    \logic_ram_spinal_port1_reg[7]_0 ,
    \logic_ram_spinal_port1_reg[8]_0 ,
    D,
    clk,
    reset,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_PADDR,
    \logic_pop_sync_popReg_reg[0]_0 ,
    \io_apb_PRDATA[0]_INST_0_i_9 ,
    Q,
    \io_apb_PRDATA[8]_INST_0_i_9 ,
    \io_apb_PRDATA[0]_INST_0_i_9_0 ,
    \io_apb_PRDATA[3]_INST_0_i_9 ,
    \io_apb_PRDATA[5]_INST_0_i_9 ,
    \io_apb_PRDATA[6]_INST_0_i_9 ,
    \io_apb_PRDATA[7]_INST_0_i_9 ,
    \io_apb_PRDATA[0]_INST_0_i_26_0 ,
    io_apb_PSEL,
    rx_io_read_valid,
    stateMachine_shifter);
  output io_apb_PADDR_3_sp_1;
  output [0:0]io_apb_decoder_io_output_PSEL_0;
  output \logic_ram_spinal_port1_reg[0]_0 ;
  output \logic_ram_spinal_port1_reg[1]_0 ;
  output \logic_ram_spinal_port1_reg[2]_0 ;
  output \logic_ram_spinal_port1_reg[3]_0 ;
  output \logic_ram_spinal_port1_reg[4]_0 ;
  output \logic_ram_spinal_port1_reg[5]_0 ;
  output \logic_ram_spinal_port1_reg[6]_0 ;
  output \logic_ram_spinal_port1_reg[7]_0 ;
  output \logic_ram_spinal_port1_reg[8]_0 ;
  output [0:0]D;
  input clk;
  input reset;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [9:0]io_apb_PADDR;
  input \logic_pop_sync_popReg_reg[0]_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_9 ;
  input [8:0]Q;
  input [4:0]\io_apb_PRDATA[8]_INST_0_i_9 ;
  input \io_apb_PRDATA[0]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_9 ;
  input \io_apb_PRDATA[5]_INST_0_i_9 ;
  input \io_apb_PRDATA[6]_INST_0_i_9 ;
  input \io_apb_PRDATA[7]_INST_0_i_9 ;
  input \io_apb_PRDATA[0]_INST_0_i_26_0 ;
  input [0:0]io_apb_PSEL;
  input rx_io_read_valid;
  input [8:0]stateMachine_shifter;

  wire [0:0]D;
  wire [8:0]Q;
  wire \SR[5]_i_2__0_n_0 ;
  wire \SR[5]_i_3__0_n_0 ;
  wire \SR[5]_i_4__0_n_0 ;
  wire \SR[5]_i_5__0_n_0 ;
  wire clk;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_26_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_9 ;
  wire \io_apb_PRDATA[0]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_9 ;
  wire \io_apb_PRDATA[5]_INST_0_i_9 ;
  wire \io_apb_PRDATA[6]_INST_0_i_9 ;
  wire \io_apb_PRDATA[7]_INST_0_i_9 ;
  wire \io_apb_PRDATA[8]_INST_0_i_47_n_0 ;
  wire [4:0]\io_apb_PRDATA[8]_INST_0_i_9 ;
  wire [0:0]io_apb_PSEL;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire io_push_fire__1;
  wire logic_pop_addressGen_rValid_i_1__2_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__2;
  wire \logic_ptr_pop[0]_i_1__2_n_0 ;
  wire \logic_ptr_pop[1]_i_1__2_n_0 ;
  wire \logic_ptr_pop[2]_i_1__2_n_0 ;
  wire \logic_ptr_pop[3]_i_1__2_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__2;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__0_n_0;
  wire [8:0]logic_ram_spinal_port10__1;
  wire \logic_ram_spinal_port1[8]_i_3__2_n_0 ;
  wire \logic_ram_spinal_port1_reg[0]_0 ;
  wire \logic_ram_spinal_port1_reg[1]_0 ;
  wire \logic_ram_spinal_port1_reg[2]_0 ;
  wire \logic_ram_spinal_port1_reg[3]_0 ;
  wire \logic_ram_spinal_port1_reg[4]_0 ;
  wire \logic_ram_spinal_port1_reg[5]_0 ;
  wire \logic_ram_spinal_port1_reg[6]_0 ;
  wire \logic_ram_spinal_port1_reg[7]_0 ;
  wire \logic_ram_spinal_port1_reg[8]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire rx_io_read_valid;
  wire [8:0]stateMachine_shifter;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED;

  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFBEEFFFFB)) 
    \SR[5]_i_1__0 
       (.I0(\SR[5]_i_2__0_n_0 ),
        .I1(logic_pop_sync_popReg[3]),
        .I2(logic_ptr_push_reg__0[3]),
        .I3(\SR[5]_i_3__0_n_0 ),
        .I4(\SR[5]_i_4__0_n_0 ),
        .I5(\SR[5]_i_5__0_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \SR[5]_i_2__0 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(\SR[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[5]_i_3__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[5]_i_4__0 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .O(\SR[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h22B2DD4DDD4D22B2)) 
    \SR[5]_i_5__0 
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ptr_push_reg__0[2]),
        .O(\SR[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[0]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I3(Q[0]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9 [0]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .O(\logic_ram_spinal_port1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[1]_INST_0_i_27 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I3(Q[1]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9 [1]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .O(\logic_ram_spinal_port1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[2]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I3(Q[2]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9 [2]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .O(\logic_ram_spinal_port1_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[3]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I4(Q[3]),
        .O(\logic_ram_spinal_port1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I3(Q[4]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9 [3]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .O(\logic_ram_spinal_port1_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[5]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I4(Q[5]),
        .O(\logic_ram_spinal_port1_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[6]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I4(Q[6]),
        .O(\logic_ram_spinal_port1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[7]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I4(Q[7]),
        .O(\logic_ram_spinal_port1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_27 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9 ),
        .I3(Q[8]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9 [4]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .O(\logic_ram_spinal_port1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \io_apb_PRDATA[8]_INST_0_i_47 
       (.I0(rxFifo_io_pop_valid),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(\logic_pop_sync_popReg_reg[0]_0 ),
        .I4(io_apb_PADDR[5]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_26_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    logic_pop_addressGen_rValid_i_1__2
       (.I0(logic_pop_addressGen_valid),
        .I1(io_apb_decoder_io_output_PSEL_0),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(io_apb_PADDR_3_sn_1),
        .I5(rxFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__2_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__2_n_0),
        .Q(rxFifo_io_pop_valid));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \logic_pop_sync_popReg[4]_i_1__0 
       (.I0(io_apb_PADDR[5]),
        .I1(\logic_pop_sync_popReg_reg[0]_0 ),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(rxFifo_io_pop_valid),
        .I5(io_apb_PADDR_3_sn_1),
        .O(logic_pop_sync_readArbitation_fire));
  LUT5 #(
    .INIT(32'h00010000)) 
    \logic_pop_sync_popReg[4]_i_3 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[2]),
        .O(io_apb_PADDR_3_sn_1));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__2 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__2 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__2 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__2 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__2 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__2));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__2_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__2_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__2_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__2_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__2),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__2 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__2 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__2 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__2 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__2 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__2[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(stateMachine_shifter[1:0]),
        .DIB(stateMachine_shifter[3:2]),
        .DIC(stateMachine_shifter[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[1:0]),
        .DOB(logic_ram_spinal_port10__1[3:2]),
        .DOC(logic_ram_spinal_port10__1[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    logic_ram_reg_0_15_0_5_i_1__2
       (.I0(rx_io_read_valid),
        .I1(logic_ram_reg_0_15_0_5_i_2__0_n_0),
        .I2(logic_ram_reg_0_15_0_5_i_3__0_n_0),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_pop_sync_popReg[3]),
        .I5(logic_ram_reg_0_15_0_5_i_4__0_n_0),
        .O(io_push_fire__1));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFF4F44)) 
    logic_ram_reg_0_15_0_5_i_2__0
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ram_reg_0_15_0_5_i_5__0_n_0),
        .O(logic_ram_reg_0_15_0_5_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    logic_ram_reg_0_15_0_5_i_3__0
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(logic_ram_reg_0_15_0_5_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    logic_ram_reg_0_15_0_5_i_4__0
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(logic_ram_reg_0_15_0_5_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    logic_ram_reg_0_15_0_5_i_5__0
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ram_reg_0_15_0_5_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M logic_ram_reg_0_15_6_8
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(stateMachine_shifter[7:6]),
        .DIB({1'b0,stateMachine_shifter[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[7:6]),
        .DOB({NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED[1],logic_ram_spinal_port10__1[8]}),
        .DOC(NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT6 #(
    .INIT(64'h22A2222222222222)) 
    \logic_ram_spinal_port1[8]_i_1__0 
       (.I0(logic_pop_addressGen_valid),
        .I1(rxFifo_io_pop_valid),
        .I2(io_apb_PADDR_3_sn_1),
        .I3(io_apb_PWRITE),
        .I4(io_apb_PENABLE),
        .I5(io_apb_decoder_io_output_PSEL_0),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[8]_i_2__2 
       (.I0(\logic_ram_spinal_port1[8]_i_3__2_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[8]_i_3__2 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[8]_i_3__2_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \selIndex[0]_i_1__2 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[9]),
        .I3(io_apb_PADDR[8]),
        .I4(io_apb_PADDR[6]),
        .I5(io_apb_PADDR[7]),
        .O(io_apb_decoder_io_output_PSEL_0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_2
   (txFifo_io_pop_valid,
    ctrl_doWrite__0,
    io_apb_PADDR_3_sp_1,
    D,
    \logic_ram_spinal_port1_reg[1]_0 ,
    \logic_ram_spinal_port1_reg[5]_0 ,
    io_apb_decoder_io_output_PSEL,
    Q,
    clk,
    reset,
    io_apb_PADDR,
    _zz_io_txd_i_2__0,
    _zz_io_txd_i_2__0_0,
    io_apb_PENABLE,
    io_apb_PWRITE,
    tx_io_write_ready,
    io_apb_PSEL,
    io_apb_PWDATA);
  output txFifo_io_pop_valid;
  output ctrl_doWrite__0;
  output io_apb_PADDR_3_sp_1;
  output [1:0]D;
  output \logic_ram_spinal_port1_reg[1]_0 ;
  output \logic_ram_spinal_port1_reg[5]_0 ;
  output [0:0]io_apb_decoder_io_output_PSEL;
  output [0:0]Q;
  input clk;
  input reset;
  input [9:0]io_apb_PADDR;
  input _zz_io_txd_i_2__0;
  input _zz_io_txd_i_2__0_0;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input tx_io_write_ready;
  input [0:0]io_apb_PSEL;
  input [8:0]io_apb_PWDATA;

  wire [1:0]D;
  wire [0:0]Q;
  wire \SR[6]_i_2__0_n_0 ;
  wire \SR[6]_i_3__0_n_0 ;
  wire \SR[6]_i_4__0_n_0 ;
  wire \SR[6]_i_5__0_n_0 ;
  wire \SR[7]_i_2__0_n_0 ;
  wire \SR[7]_i_3__0_n_0 ;
  wire \SR[7]_i_4__0_n_0 ;
  wire \SR[7]_i_5__0_n_0 ;
  wire _zz_io_txd_i_2__0;
  wire _zz_io_txd_i_2__0_0;
  wire clk;
  wire ctrl_doWrite__0;
  wire [9:0]io_apb_PADDR;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PENABLE;
  wire [0:0]io_apb_PSEL;
  wire [8:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire io_push_fire__0;
  wire logic_pop_addressGen_rValid_i_1__1_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__1;
  wire \logic_ptr_pop[0]_i_1__1_n_0 ;
  wire \logic_ptr_pop[1]_i_1__1_n_0 ;
  wire \logic_ptr_pop[2]_i_1__1_n_0 ;
  wire \logic_ptr_pop[3]_i_1__1_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__1;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire [8:0]logic_ram_spinal_port10__0;
  wire \logic_ram_spinal_port1[8]_i_4__1_n_0 ;
  wire \logic_ram_spinal_port1_reg[1]_0 ;
  wire \logic_ram_spinal_port1_reg[5]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire reset;
  wire txFifo_io_pop_valid;
  wire tx_io_write_ready;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED;

  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  LUT4 #(
    .INIT(16'h8000)) 
    \BRR[15]_i_2__0 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_decoder_io_output_PSEL),
        .I3(io_apb_PADDR[5]),
        .O(ctrl_doWrite__0));
  LUT6 #(
    .INIT(64'hF7FFFF7FFFF7F7FF)) 
    \SR[6]_i_1__0 
       (.I0(\SR[6]_i_2__0_n_0 ),
        .I1(\SR[6]_i_3__0_n_0 ),
        .I2(\SR[6]_i_4__0_n_0 ),
        .I3(\SR[6]_i_5__0_n_0 ),
        .I4(logic_ptr_push_reg__0[3]),
        .I5(logic_pop_sync_popReg[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDD4D22B222B2DD4D)) 
    \SR[6]_i_2__0 
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ptr_push_reg__0[2]),
        .O(\SR[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SR[6]_i_3__0 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_pop_sync_popReg[0]),
        .O(\SR[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[6]_i_4__0 
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .O(\SR[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[6]_i_5__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFEFFFFFFFF)) 
    \SR[7]_i_1__0 
       (.I0(\SR[7]_i_2__0_n_0 ),
        .I1(\SR[7]_i_3__0_n_0 ),
        .I2(\SR[7]_i_4__0_n_0 ),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .I5(\SR[7]_i_5__0_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SR[7]_i_2__0 
       (.I0(logic_pop_sync_popReg[0]),
        .I1(logic_ptr_push_reg__0[0]),
        .O(\SR[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \SR[7]_i_3__0 
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[2]),
        .I3(logic_ptr_push_reg__0[2]),
        .O(\SR[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    \SR[7]_i_4__0 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(\SR[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SR[7]_i_5__0 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(\SR[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    _zz_io_txd_i_3__0
       (.I0(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I2(_zz_io_txd_i_2__0),
        .I3(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I4(_zz_io_txd_i_2__0_0),
        .I5(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .O(\logic_ram_spinal_port1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    _zz_io_txd_i_4__0
       (.I0(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I2(_zz_io_txd_i_2__0),
        .I3(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I4(_zz_io_txd_i_2__0_0),
        .I5(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .O(\logic_ram_spinal_port1_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    logic_pop_addressGen_rValid_i_1__1
       (.I0(logic_pop_addressGen_valid),
        .I1(tx_io_write_ready),
        .I2(txFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__1_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__1_n_0),
        .Q(txFifo_io_pop_valid));
  LUT2 #(
    .INIT(4'h8)) 
    \logic_pop_sync_popReg[4]_i_1__2 
       (.I0(txFifo_io_pop_valid),
        .I1(tx_io_write_ready),
        .O(logic_pop_sync_readArbitation_fire));
  LUT5 #(
    .INIT(32'h00040000)) 
    \logic_pop_sync_popReg[4]_i_2__2 
       (.I0(io_apb_PADDR[7]),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PADDR[8]),
        .I3(io_apb_PADDR[9]),
        .I4(io_apb_PSEL),
        .O(io_apb_decoder_io_output_PSEL));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__1 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__1 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__1 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__1 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__1 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__1));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__1_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__1_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__1_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__1_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__1),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__1 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__1 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__1 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__1 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__1 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__1[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_apb_PWDATA[1:0]),
        .DIB(io_apb_PWDATA[3:2]),
        .DIC(io_apb_PWDATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[1:0]),
        .DOB(logic_ram_spinal_port10__0[3:2]),
        .DOC(logic_ram_spinal_port10__0[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    logic_ram_reg_0_15_0_5_i_1__0
       (.I0(ctrl_doWrite__0),
        .I1(io_apb_PADDR_3_sn_1),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[2]),
        .I5(D[1]),
        .O(io_push_fire__0));
  LUT2 #(
    .INIT(4'hE)) 
    logic_ram_reg_0_15_0_5_i_2__7
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[0]),
        .O(io_apb_PADDR_3_sn_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M logic_ram_reg_0_15_6_8
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_apb_PWDATA[7:6]),
        .DIB({1'b0,io_apb_PWDATA[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[7:6]),
        .DOB({NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED[1],logic_ram_spinal_port10__0[8]}),
        .DOC(NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT3 #(
    .INIT(8'hA2)) 
    \logic_ram_spinal_port1[8]_i_1__2 
       (.I0(logic_pop_addressGen_valid),
        .I1(txFifo_io_pop_valid),
        .I2(tx_io_write_ready),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[8]_i_2__1 
       (.I0(\logic_ram_spinal_port1[8]_i_4__1_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[8]_i_4__1 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[8]_i_4__1_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[8]),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4
   (uartCtrl_io_apb_PRDATA,
    D,
    clk,
    reset,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    \io_apb_PRDATA[0]_INST_0_i_3_1 ,
    selIndex,
    \io_apb_PRDATA[0]_INST_0_i_3_2 ,
    \io_apb_PRDATA[0]_INST_0_i_9_0 ,
    Q,
    \io_apb_PRDATA[8]_INST_0_i_9_0 ,
    \io_apb_PRDATA[0]_INST_0_i_9_1 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[1]_INST_0_i_3_1 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3_0 ,
    \io_apb_PRDATA[2]_INST_0_i_3_1 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3_1 ,
    \io_apb_PRDATA[3]_INST_0_i_9_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3_1 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3_0 ,
    \io_apb_PRDATA[5]_INST_0_i_3_1 ,
    \io_apb_PRDATA[5]_INST_0_i_9_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3_1 ,
    \io_apb_PRDATA[6]_INST_0_i_9_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3_1 ,
    \io_apb_PRDATA[7]_INST_0_i_9_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3_1 ,
    io_apb_PWRITE,
    io_apb_PENABLE,
    io_apb_PADDR,
    io_apb_decoder_io_output_PSEL,
    \io_apb_PRDATA[0]_INST_0_i_25_0 ,
    \logic_pop_sync_popReg_reg[0]_0 ,
    io_apb_PSEL,
    rx_io_read_valid,
    stateMachine_shifter);
  output [8:0]uartCtrl_io_apb_PRDATA;
  output [0:0]D;
  input clk;
  input reset;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_1 ;
  input selIndex;
  input \io_apb_PRDATA[0]_INST_0_i_3_2 ;
  input \io_apb_PRDATA[0]_INST_0_i_9_0 ;
  input [8:0]Q;
  input [4:0]\io_apb_PRDATA[8]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_9_1 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[3]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[5]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[6]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[7]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_1 ;
  input io_apb_PWRITE;
  input io_apb_PENABLE;
  input [4:0]io_apb_PADDR;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \io_apb_PRDATA[0]_INST_0_i_25_0 ;
  input \logic_pop_sync_popReg_reg[0]_0 ;
  input [0:0]io_apb_PSEL;
  input rx_io_read_valid;
  input [8:0]stateMachine_shifter;

  wire [0:0]D;
  wire [8:0]Q;
  wire \SR[5]_i_2_n_0 ;
  wire \SR[5]_i_3_n_0 ;
  wire \SR[5]_i_4_n_0 ;
  wire \SR[5]_i_5_n_0 ;
  wire clk;
  wire [4:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_25_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_2 ;
  wire \io_apb_PRDATA[0]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_9_1 ;
  wire \io_apb_PRDATA[1]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[2]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[3]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[3]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[5]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[5]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[6]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[7]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_26_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[8]_INST_0_i_45_n_0 ;
  wire [4:0]\io_apb_PRDATA[8]_INST_0_i_9_0 ;
  wire [0:0]io_apb_PSEL;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_apb_decoder_io_output_PSEL__0;
  wire io_push_fire__2;
  wire logic_pop_addressGen_rValid_i_1__0_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__0;
  wire \logic_ptr_pop[0]_i_1__0_n_0 ;
  wire \logic_ptr_pop[1]_i_1__0_n_0 ;
  wire \logic_ptr_pop[2]_i_1__0_n_0 ;
  wire \logic_ptr_pop[3]_i_1__0_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__0;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2_n_0;
  wire logic_ram_reg_0_15_0_5_i_3_n_0;
  wire logic_ram_reg_0_15_0_5_i_4_n_0;
  wire logic_ram_reg_0_15_0_5_i_5_n_0;
  wire [8:0]logic_ram_spinal_port10__2;
  wire \logic_ram_spinal_port1[8]_i_4__0_n_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire rx_io_read_valid;
  wire selIndex;
  wire [8:0]stateMachine_shifter;
  wire [8:0]uartCtrl_io_apb_PRDATA;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFBEEFFFFB)) 
    \SR[5]_i_1 
       (.I0(\SR[5]_i_2_n_0 ),
        .I1(logic_pop_sync_popReg[3]),
        .I2(logic_ptr_push_reg__0[3]),
        .I3(\SR[5]_i_3_n_0 ),
        .I4(\SR[5]_i_4_n_0 ),
        .I5(\SR[5]_i_5_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \SR[5]_i_2 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(\SR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[5]_i_3 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[5]_i_4 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .O(\SR[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22B2DD4DDD4D22B2)) 
    \SR[5]_i_5 
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ptr_push_reg__0[2]),
        .O(\SR[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[0]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I3(Q[0]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9_0 [0]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_1 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[0]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[0]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_3_2 ),
        .O(uartCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[1]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I3(Q[1]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9_0 [1]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_1 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[1]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[1]_INST_0_i_26_n_0 ),
        .I5(\io_apb_PRDATA[1]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[2]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I3(Q[2]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9_0 [2]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_1 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[2]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[2]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[2]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[3]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I4(Q[3]),
        .O(\io_apb_PRDATA[3]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[3]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[3]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I3(Q[4]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9_0 [3]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_1 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[4]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[4]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[4]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[5]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I4(Q[5]),
        .O(\io_apb_PRDATA[5]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[5]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[5]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[5]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[6]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I4(Q[6]),
        .O(\io_apb_PRDATA[6]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[6]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[6]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[6]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \io_apb_PRDATA[7]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I4(Q[7]),
        .O(\io_apb_PRDATA[7]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[7]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[7]_INST_0_i_25_n_0 ),
        .I5(\io_apb_PRDATA[7]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_9_0 ),
        .I3(Q[8]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_9_0 [4]),
        .I5(\io_apb_PRDATA[0]_INST_0_i_9_1 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \io_apb_PRDATA[8]_INST_0_i_45 
       (.I0(rxFifo_io_pop_valid),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_decoder_io_output_PSEL),
        .I5(\io_apb_PRDATA[0]_INST_0_i_25_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \io_apb_PRDATA[8]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_3_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I3(selIndex),
        .I4(\io_apb_PRDATA[8]_INST_0_i_26_n_0 ),
        .I5(\io_apb_PRDATA[8]_INST_0_i_3_1 ),
        .O(uartCtrl_io_apb_PRDATA[8]));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    logic_pop_addressGen_rValid_i_1__0
       (.I0(logic_pop_addressGen_valid),
        .I1(io_apb_decoder_io_output_PSEL__0),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(\logic_pop_sync_popReg_reg[0]_0 ),
        .I5(rxFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__0_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__0_n_0),
        .Q(rxFifo_io_pop_valid));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \logic_pop_sync_popReg[4]_i_1 
       (.I0(io_apb_decoder_io_output_PSEL),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(rxFifo_io_pop_valid),
        .I5(\logic_pop_sync_popReg_reg[0]_0 ),
        .O(logic_pop_sync_readArbitation_fire));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__0 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__0 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__0 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__0 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__0 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__0_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__0_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__0_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__0_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__0 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__0 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(stateMachine_shifter[1:0]),
        .DIB(stateMachine_shifter[3:2]),
        .DIC(stateMachine_shifter[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[1:0]),
        .DOB(logic_ram_spinal_port10__2[3:2]),
        .DOC(logic_ram_spinal_port10__2[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    logic_ram_reg_0_15_0_5_i_1__1
       (.I0(rx_io_read_valid),
        .I1(logic_ram_reg_0_15_0_5_i_2_n_0),
        .I2(logic_ram_reg_0_15_0_5_i_3_n_0),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_pop_sync_popReg[3]),
        .I5(logic_ram_reg_0_15_0_5_i_4_n_0),
        .O(io_push_fire__2));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFF4F44)) 
    logic_ram_reg_0_15_0_5_i_2
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ram_reg_0_15_0_5_i_5_n_0),
        .O(logic_ram_reg_0_15_0_5_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    logic_ram_reg_0_15_0_5_i_3
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(logic_ram_reg_0_15_0_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    logic_ram_reg_0_15_0_5_i_4
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(logic_ram_reg_0_15_0_5_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    logic_ram_reg_0_15_0_5_i_5
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ram_reg_0_15_0_5_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M logic_ram_reg_0_15_6_8
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(stateMachine_shifter[7:6]),
        .DIB({1'b0,stateMachine_shifter[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[7:6]),
        .DOB({NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED[1],logic_ram_spinal_port10__2[8]}),
        .DOC(NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT6 #(
    .INIT(64'h22A2222222222222)) 
    \logic_ram_spinal_port1[8]_i_1 
       (.I0(logic_pop_addressGen_valid),
        .I1(rxFifo_io_pop_valid),
        .I2(\logic_pop_sync_popReg_reg[0]_0 ),
        .I3(io_apb_PWRITE),
        .I4(io_apb_PENABLE),
        .I5(io_apb_decoder_io_output_PSEL__0),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[8]_i_2__0 
       (.I0(\logic_ram_spinal_port1[8]_i_4__0_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \logic_ram_spinal_port1[8]_i_3 
       (.I0(io_apb_PSEL),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[0]),
        .O(io_apb_decoder_io_output_PSEL__0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[8]_i_4__0 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[8]_i_4__0_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_11
   (\io_apb_PADDR[12] ,
    \I2SPR_reg[0] ,
    \I2SPR_reg[1] ,
    \I2SPR_reg[2] ,
    \I2SPR_reg[3] ,
    \I2SPR_reg[4] ,
    \I2SPR_reg[5] ,
    \I2SPR_reg[6] ,
    \I2SPR_reg[7] ,
    \I2SPR_reg[8] ,
    \I2SPR_reg[9] ,
    \I2SPR_reg[10] ,
    \I2SPR_reg[11] ,
    \I2SPR_reg[12] ,
    \I2SPR_reg[13] ,
    \I2SPR_reg[14] ,
    \I2SPR_reg[15] ,
    D,
    clk,
    reset,
    io_apb_PADDR,
    logic_pop_addressGen_rValid_reg_0,
    io_apb_PENABLE,
    io_apb_PWRITE,
    Q,
    \logic_pop_sync_popReg_reg[0]_0 ,
    \io_apb_PRDATA[0]_INST_0_i_7 ,
    \io_apb_PRDATA[0]_INST_0_i_7_0 ,
    \io_apb_PRDATA[15]_INST_0_i_10 ,
    \io_apb_PRDATA[0]_INST_0_i_7_1 ,
    \io_apb_PRDATA[0]_INST_0_i_7_2 ,
    \io_apb_PRDATA[0]_INST_0_i_17_0 ,
    \io_apb_PRDATA[0]_INST_0_i_17_1 ,
    \io_apb_PRDATA[1]_INST_0_i_7 ,
    \io_apb_PRDATA[1]_INST_0_i_17_0 ,
    \io_apb_PRDATA[15]_INST_0_i_20_0 ,
    \io_apb_PRDATA[2]_INST_0_i_7 ,
    \io_apb_PRDATA[2]_INST_0_i_17_0 ,
    \io_apb_PRDATA[3]_INST_0_i_7 ,
    \io_apb_PRDATA[3]_INST_0_i_17_0 ,
    \io_apb_PRDATA[4]_INST_0_i_7 ,
    \io_apb_PRDATA[4]_INST_0_i_17_0 ,
    \io_apb_PRDATA[5]_INST_0_i_7 ,
    \io_apb_PRDATA[5]_INST_0_i_17_0 ,
    \io_apb_PRDATA[6]_INST_0_i_7 ,
    \io_apb_PRDATA[6]_INST_0_i_17_0 ,
    \io_apb_PRDATA[7]_INST_0_i_7 ,
    \io_apb_PRDATA[7]_INST_0_i_17_0 ,
    \io_apb_PRDATA[8]_INST_0_i_7 ,
    \io_apb_PRDATA[8]_INST_0_i_17_0 ,
    \io_apb_PRDATA[9]_INST_0_i_7 ,
    \io_apb_PRDATA[9]_INST_0_i_17_0 ,
    \io_apb_PRDATA[10]_INST_0_i_7 ,
    \io_apb_PRDATA[10]_INST_0_i_17_0 ,
    \io_apb_PRDATA[11]_INST_0_i_7 ,
    \io_apb_PRDATA[11]_INST_0_i_17_0 ,
    \io_apb_PRDATA[12]_INST_0_i_7 ,
    \io_apb_PRDATA[12]_INST_0_i_15_0 ,
    \io_apb_PRDATA[13]_INST_0_i_7 ,
    \io_apb_PRDATA[13]_INST_0_i_15_0 ,
    \io_apb_PRDATA[14]_INST_0_i_7 ,
    \io_apb_PRDATA[14]_INST_0_i_15_0 ,
    \io_apb_PRDATA[15]_INST_0_i_10_0 ,
    \io_apb_PRDATA[15]_INST_0_i_20_1 ,
    io_apb_decoder_io_output_PSEL,
    io_apb_PSEL,
    rxFifo_io_push_valid,
    \logic_ram_spinal_port1_reg[13]_0 );
  output \io_apb_PADDR[12] ;
  output \I2SPR_reg[0] ;
  output \I2SPR_reg[1] ;
  output \I2SPR_reg[2] ;
  output \I2SPR_reg[3] ;
  output \I2SPR_reg[4] ;
  output \I2SPR_reg[5] ;
  output \I2SPR_reg[6] ;
  output \I2SPR_reg[7] ;
  output \I2SPR_reg[8] ;
  output \I2SPR_reg[9] ;
  output \I2SPR_reg[10] ;
  output \I2SPR_reg[11] ;
  output \I2SPR_reg[12] ;
  output \I2SPR_reg[13] ;
  output \I2SPR_reg[14] ;
  output \I2SPR_reg[15] ;
  output [0:0]D;
  input clk;
  input reset;
  input [6:0]io_apb_PADDR;
  input logic_pop_addressGen_rValid_reg_0;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]Q;
  input \logic_pop_sync_popReg_reg[0]_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_7 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  input [15:0]\io_apb_PRDATA[15]_INST_0_i_10 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_2 ;
  input \io_apb_PRDATA[0]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_17_1 ;
  input \io_apb_PRDATA[1]_INST_0_i_7 ;
  input \io_apb_PRDATA[1]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_20_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_7 ;
  input \io_apb_PRDATA[2]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_7 ;
  input \io_apb_PRDATA[3]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_7 ;
  input \io_apb_PRDATA[4]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_7 ;
  input \io_apb_PRDATA[5]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_7 ;
  input \io_apb_PRDATA[6]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_7 ;
  input \io_apb_PRDATA[7]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_7 ;
  input \io_apb_PRDATA[8]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_7 ;
  input \io_apb_PRDATA[9]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[10]_INST_0_i_7 ;
  input \io_apb_PRDATA[10]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_7 ;
  input \io_apb_PRDATA[11]_INST_0_i_17_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_7 ;
  input \io_apb_PRDATA[12]_INST_0_i_15_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_7 ;
  input \io_apb_PRDATA[13]_INST_0_i_15_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_7 ;
  input \io_apb_PRDATA[14]_INST_0_i_15_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_20_1 ;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input [0:0]io_apb_PSEL;
  input rxFifo_io_push_valid;
  input [15:0]\logic_ram_spinal_port1_reg[13]_0 ;

  wire [0:0]D;
  wire \I2SPR_reg[0] ;
  wire \I2SPR_reg[10] ;
  wire \I2SPR_reg[11] ;
  wire \I2SPR_reg[12] ;
  wire \I2SPR_reg[13] ;
  wire \I2SPR_reg[14] ;
  wire \I2SPR_reg[15] ;
  wire \I2SPR_reg[1] ;
  wire \I2SPR_reg[2] ;
  wire \I2SPR_reg[3] ;
  wire \I2SPR_reg[4] ;
  wire \I2SPR_reg[5] ;
  wire \I2SPR_reg[6] ;
  wire \I2SPR_reg[7] ;
  wire \I2SPR_reg[8] ;
  wire \I2SPR_reg[9] ;
  wire [0:0]Q;
  wire \SR[0]_i_2__2_n_0 ;
  wire \SR[0]_i_3__2_n_0 ;
  wire \SR[0]_i_4__1_n_0 ;
  wire \SR[0]_i_5__0_n_0 ;
  wire clk;
  wire [6:0]io_apb_PADDR;
  wire \io_apb_PADDR[12] ;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_17_1 ;
  wire \io_apb_PRDATA[0]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_2 ;
  wire \io_apb_PRDATA[10]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_30_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_7 ;
  wire \io_apb_PRDATA[11]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_29_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_7 ;
  wire \io_apb_PRDATA[12]_INST_0_i_15_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_7 ;
  wire \io_apb_PRDATA[13]_INST_0_i_15_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_7 ;
  wire \io_apb_PRDATA[14]_INST_0_i_15_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_7 ;
  wire [15:0]\io_apb_PRDATA[15]_INST_0_i_10 ;
  wire \io_apb_PRDATA[15]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_20_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_20_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_32_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_36_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_7 ;
  wire \io_apb_PRDATA[2]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_35_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_7 ;
  wire \io_apb_PRDATA[3]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_7 ;
  wire \io_apb_PRDATA[4]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_7 ;
  wire \io_apb_PRDATA[5]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_7 ;
  wire \io_apb_PRDATA[6]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_7 ;
  wire \io_apb_PRDATA[7]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_34_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_7 ;
  wire \io_apb_PRDATA[8]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_37_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_7 ;
  wire \io_apb_PRDATA[9]_INST_0_i_17_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_28_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_7 ;
  wire [0:0]io_apb_PSEL;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire io_push_fire__1;
  wire logic_pop_addressGen_rValid_i_1__8_n_0;
  wire logic_pop_addressGen_rValid_reg_0;
  wire logic_pop_addressGen_rValid_reg_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__2;
  wire \logic_ptr_pop[0]_i_1__10_n_0 ;
  wire \logic_ptr_pop[1]_i_1__10_n_0 ;
  wire \logic_ptr_pop[2]_i_1__10_n_0 ;
  wire \logic_ptr_pop[3]_i_1__10_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__2;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_10__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_11__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_2__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_6__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_7__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__6_n_0;
  wire logic_ram_reg_0_15_0_5_i_9__4_n_0;
  wire logic_ram_reg_0_15_12_15_i_1__3_n_0;
  wire logic_ram_reg_0_15_12_15_i_2__3_n_0;
  wire logic_ram_reg_0_15_12_15_i_3__3_n_0;
  wire logic_ram_reg_0_15_12_15_i_4__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_1__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_2__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_3__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_4__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_5__3_n_0;
  wire logic_ram_reg_0_15_6_11_i_6__3_n_0;
  wire [15:0]logic_ram_spinal_port10__1;
  wire \logic_ram_spinal_port1[15]_i_3__6_n_0 ;
  wire \logic_ram_spinal_port1[15]_i_4__1_n_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[13]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[10] ;
  wire \logic_ram_spinal_port1_reg_n_0_[11] ;
  wire \logic_ram_spinal_port1_reg_n_0_[12] ;
  wire \logic_ram_spinal_port1_reg_n_0_[13] ;
  wire \logic_ram_spinal_port1_reg_n_0_[14] ;
  wire \logic_ram_spinal_port1_reg_n_0_[15] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire \logic_ram_spinal_port1_reg_n_0_[9] ;
  wire reset;
  wire rxFifo_io_push_valid;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDEF)) 
    \SR[0]_i_1__2 
       (.I0(\SR[0]_i_2__2_n_0 ),
        .I1(\SR[0]_i_3__2_n_0 ),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(\SR[0]_i_4__1_n_0 ),
        .I5(\SR[0]_i_5__0_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[0]_i_2__2 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .O(\SR[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \SR[0]_i_3__2 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(\SR[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[0]_i_4__1 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h6696669696996696)) 
    \SR[0]_i_5__0 
       (.I0(logic_pop_sync_popReg[2]),
        .I1(logic_ptr_push_reg__0[2]),
        .I2(logic_pop_sync_popReg[1]),
        .I3(logic_ptr_push_reg__0[1]),
        .I4(logic_pop_sync_popReg[0]),
        .I5(logic_ptr_push_reg__0[0]),
        .O(\SR[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[0]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_35_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [0]),
        .I4(\io_apb_PRDATA[0]_INST_0_i_7_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[0] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[0]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_17_0 ),
        .I1(\io_apb_PADDR[12] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I3(Q),
        .I4(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I5(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[0]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[10]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_30_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [10]),
        .I4(\io_apb_PRDATA[10]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[10] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[10]_INST_0_i_30 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[11]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_29_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [11]),
        .I4(\io_apb_PRDATA[11]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[11] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[11]_INST_0_i_29 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[12]_INST_0_i_15 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_24_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [12]),
        .I4(\io_apb_PRDATA[12]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[12] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[12]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_15_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[13]_INST_0_i_15 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_24_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [13]),
        .I4(\io_apb_PRDATA[13]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[13] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[13]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_15_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[14]_INST_0_i_15 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_24_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [14]),
        .I4(\io_apb_PRDATA[14]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[14] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[14]_INST_0_i_24 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_15_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[15]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_32_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [15]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_0 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[15] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[15]_INST_0_i_32 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_20_1 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[1]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_36_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [1]),
        .I4(\io_apb_PRDATA[1]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[1] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[1]_INST_0_i_36 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[2]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_35_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [2]),
        .I4(\io_apb_PRDATA[2]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[2] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[2]_INST_0_i_35 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[3]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_34_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [3]),
        .I4(\io_apb_PRDATA[3]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[3] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[3]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[4]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_34_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [4]),
        .I4(\io_apb_PRDATA[4]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[4] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[4]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[5]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_34_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [5]),
        .I4(\io_apb_PRDATA[5]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[5] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[5]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[6]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_34_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [6]),
        .I4(\io_apb_PRDATA[6]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[6] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[6]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[7]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_34_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [7]),
        .I4(\io_apb_PRDATA[7]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[7] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[7]_INST_0_i_34 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[8]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_37_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [8]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[8] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[8]_INST_0_i_37 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \io_apb_PRDATA[9]_INST_0_i_17 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_7 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_28_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_10 [9]),
        .I4(\io_apb_PRDATA[9]_INST_0_i_7 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\I2SPR_reg[9] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \io_apb_PRDATA[9]_INST_0_i_28 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_17_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .I2(Q),
        .I3(\io_apb_PRDATA[0]_INST_0_i_17_1 ),
        .I4(\io_apb_PADDR[12] ),
        .I5(\io_apb_PRDATA[15]_INST_0_i_20_0 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    logic_pop_addressGen_rValid_i_1__8
       (.I0(logic_pop_addressGen_valid),
        .I1(\logic_ram_spinal_port1[15]_i_3__6_n_0 ),
        .I2(logic_pop_addressGen_rValid_reg_0),
        .I3(io_apb_PADDR[0]),
        .I4(logic_pop_addressGen_rValid_reg_n_0),
        .O(logic_pop_addressGen_rValid_i_1__8_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__8_n_0),
        .Q(logic_pop_addressGen_rValid_reg_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \logic_pop_sync_popReg[4]_i_1__6 
       (.I0(logic_pop_addressGen_rValid_reg_n_0),
        .I1(\io_apb_PADDR[12] ),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(Q),
        .I5(\logic_pop_sync_popReg_reg[0]_0 ),
        .O(logic_pop_sync_readArbitation_fire));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__10 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__10 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__10 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__10 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__10 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__2));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__10_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__10_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__10_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__10_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__2),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__10 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__10 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__10 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__10 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__10 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__2[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__5_n_0,logic_ram_reg_0_15_0_5_i_3__5_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__5_n_0,logic_ram_reg_0_15_0_5_i_5__5_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6__3_n_0,logic_ram_reg_0_15_0_5_i_7__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[1:0]),
        .DOB(logic_ram_spinal_port10__1[3:2]),
        .DOC(logic_ram_spinal_port10__1[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    logic_ram_reg_0_15_0_5_i_10__0
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(logic_ram_reg_0_15_0_5_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    logic_ram_reg_0_15_0_5_i_11__0
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ram_reg_0_15_0_5_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    logic_ram_reg_0_15_0_5_i_1__10
       (.I0(rxFifo_io_push_valid),
        .I1(logic_ram_reg_0_15_0_5_i_8__6_n_0),
        .I2(logic_ram_reg_0_15_0_5_i_9__4_n_0),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_pop_sync_popReg[3]),
        .I5(logic_ram_reg_0_15_0_5_i_10__0_n_0),
        .O(io_push_fire__1));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__5
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [1]),
        .O(logic_ram_reg_0_15_0_5_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__5
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [0]),
        .O(logic_ram_reg_0_15_0_5_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__5
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [3]),
        .O(logic_ram_reg_0_15_0_5_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__5
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [2]),
        .O(logic_ram_reg_0_15_0_5_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [5]),
        .O(logic_ram_reg_0_15_0_5_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [4]),
        .O(logic_ram_reg_0_15_0_5_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFF4F44)) 
    logic_ram_reg_0_15_0_5_i_8__6
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ram_reg_0_15_0_5_i_11__0_n_0),
        .O(logic_ram_reg_0_15_0_5_i_8__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    logic_ram_reg_0_15_0_5_i_9__4
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(logic_ram_reg_0_15_0_5_i_9__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1__3_n_0,logic_ram_reg_0_15_12_15_i_2__3_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3__3_n_0,logic_ram_reg_0_15_12_15_i_4__3_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[13:12]),
        .DOB(logic_ram_spinal_port10__1[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [13]),
        .O(logic_ram_reg_0_15_12_15_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [12]),
        .O(logic_ram_reg_0_15_12_15_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [15]),
        .O(logic_ram_reg_0_15_12_15_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [14]),
        .O(logic_ram_reg_0_15_12_15_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1__3_n_0,logic_ram_reg_0_15_6_11_i_2__3_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3__3_n_0,logic_ram_reg_0_15_6_11_i_4__3_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5__3_n_0,logic_ram_reg_0_15_6_11_i_6__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[7:6]),
        .DOB(logic_ram_spinal_port10__1[9:8]),
        .DOC(logic_ram_spinal_port10__1[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [7]),
        .O(logic_ram_reg_0_15_6_11_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [6]),
        .O(logic_ram_reg_0_15_6_11_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [9]),
        .O(logic_ram_reg_0_15_6_11_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [8]),
        .O(logic_ram_reg_0_15_6_11_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [11]),
        .O(logic_ram_reg_0_15_6_11_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6__3
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [10]),
        .O(logic_ram_reg_0_15_6_11_i_6__3_n_0));
  LUT5 #(
    .INIT(32'hA2222222)) 
    \logic_ram_spinal_port1[15]_i_1__2 
       (.I0(logic_pop_addressGen_valid),
        .I1(logic_pop_addressGen_rValid_reg_n_0),
        .I2(io_apb_PADDR[0]),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(\logic_ram_spinal_port1[15]_i_3__6_n_0 ),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__6 
       (.I0(\logic_ram_spinal_port1[15]_i_4__1_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT5 #(
    .INIT(32'h00800000)) 
    \logic_ram_spinal_port1[15]_i_3__6 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_decoder_io_output_PSEL),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(Q),
        .O(\logic_ram_spinal_port1[15]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_4__1 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_4__1_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[10]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[11]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[12]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[13]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[14]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[15]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[9]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \selIndex[0]_i_1__4 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[4]),
        .O(\io_apb_PADDR[12] ));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_12
   (\FSM_onehot_spiMaster_state_reg[2] ,
    ctrl_doWrite__0,
    D,
    E,
    spiMaster_sclkToggle__6,
    io_apb_PADDR_0_sp_1,
    \spiMaster_txShiftReg_reg[14] ,
    \FSM_onehot_spiMaster_state_reg[1] ,
    \FSM_onehot_spiMaster_state_reg[1]_0 ,
    clk,
    reset,
    rxFifo_io_push_valid,
    p_0_in,
    \FSM_onehot_spiMaster_state_reg[2]_0 ,
    \FSM_onehot_spiMaster_state_reg[0] ,
    \FSM_onehot_spiMaster_state_reg[2]_1 ,
    Q,
    \logic_ptr_push_reg[0]_0 ,
    io_apb_PADDR,
    logic_pop_addressGen_rValid_reg_0,
    \spiMaster_txShiftReg_reg[15] ,
    logic_pop_addressGen_rValid_reg_1,
    io_apb_PWDATA,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_decoder_io_output_PSEL,
    \spiMaster_txShiftReg_reg[8] ,
    \spiMaster_txShiftReg_reg[14]_0 ,
    \spiMaster_txShiftReg_reg[8]_0 ,
    \spiMaster_txShiftReg_reg[7] );
  output \FSM_onehot_spiMaster_state_reg[2] ;
  output ctrl_doWrite__0;
  output [0:0]D;
  output [0:0]E;
  output spiMaster_sclkToggle__6;
  output io_apb_PADDR_0_sp_1;
  output [15:0]\spiMaster_txShiftReg_reg[14] ;
  output \FSM_onehot_spiMaster_state_reg[1] ;
  output \FSM_onehot_spiMaster_state_reg[1]_0 ;
  input clk;
  input reset;
  input rxFifo_io_push_valid;
  input p_0_in;
  input \FSM_onehot_spiMaster_state_reg[2]_0 ;
  input \FSM_onehot_spiMaster_state_reg[0] ;
  input \FSM_onehot_spiMaster_state_reg[2]_1 ;
  input [0:0]Q;
  input \logic_ptr_push_reg[0]_0 ;
  input [6:0]io_apb_PADDR;
  input logic_pop_addressGen_rValid_reg_0;
  input [3:0]\spiMaster_txShiftReg_reg[15] ;
  input [7:0]logic_pop_addressGen_rValid_reg_1;
  input [15:0]io_apb_PWDATA;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \spiMaster_txShiftReg_reg[8] ;
  input [15:0]\spiMaster_txShiftReg_reg[14]_0 ;
  input \spiMaster_txShiftReg_reg[8]_0 ;
  input \spiMaster_txShiftReg_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_spiMaster_state_reg[0] ;
  wire \FSM_onehot_spiMaster_state_reg[1] ;
  wire \FSM_onehot_spiMaster_state_reg[1]_0 ;
  wire \FSM_onehot_spiMaster_state_reg[2] ;
  wire \FSM_onehot_spiMaster_state_reg[2]_0 ;
  wire \FSM_onehot_spiMaster_state_reg[2]_1 ;
  wire [0:0]Q;
  wire \SR[1]_i_2__1_n_0 ;
  wire clk;
  wire ctrl_doWrite__0;
  wire [6:0]io_apb_PADDR;
  wire io_apb_PADDR_0_sn_1;
  wire io_apb_PENABLE;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire io_push_fire__0;
  wire logic_pop_addressGen_rValid_i_1__7_n_0;
  wire logic_pop_addressGen_rValid_reg_0;
  wire [7:0]logic_pop_addressGen_rValid_reg_1;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg[4]_i_3__2_n_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__1;
  wire \logic_ptr_pop[0]_i_1__9_n_0 ;
  wire \logic_ptr_pop[1]_i_1__9_n_0 ;
  wire \logic_ptr_pop[2]_i_1__9_n_0 ;
  wire \logic_ptr_pop[3]_i_1__9_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__1;
  wire \logic_ptr_push_reg[0]_0 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__4_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__4_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__4_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__4_n_0;
  wire logic_ram_reg_0_15_0_5_i_6__2_n_0;
  wire logic_ram_reg_0_15_0_5_i_7__2_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__5_n_0;
  wire logic_ram_reg_0_15_12_15_i_1__2_n_0;
  wire logic_ram_reg_0_15_12_15_i_2__2_n_0;
  wire logic_ram_reg_0_15_12_15_i_3__2_n_0;
  wire logic_ram_reg_0_15_12_15_i_4__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_1__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_2__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_3__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_4__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_5__2_n_0;
  wire logic_ram_reg_0_15_6_11_i_6__2_n_0;
  wire [15:0]logic_ram_spinal_port10__0;
  wire \logic_ram_spinal_port1[15]_i_3__5_n_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[10] ;
  wire \logic_ram_spinal_port1_reg_n_0_[11] ;
  wire \logic_ram_spinal_port1_reg_n_0_[12] ;
  wire \logic_ram_spinal_port1_reg_n_0_[13] ;
  wire \logic_ram_spinal_port1_reg_n_0_[14] ;
  wire \logic_ram_spinal_port1_reg_n_0_[15] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire \logic_ram_spinal_port1_reg_n_0_[9] ;
  wire p_0_in;
  wire reset;
  wire rxFifo_io_push_valid;
  wire spiMaster_sclkToggle__6;
  wire [15:0]\spiMaster_txShiftReg_reg[14] ;
  wire [15:0]\spiMaster_txShiftReg_reg[14]_0 ;
  wire [3:0]\spiMaster_txShiftReg_reg[15] ;
  wire \spiMaster_txShiftReg_reg[7] ;
  wire \spiMaster_txShiftReg_reg[8] ;
  wire \spiMaster_txShiftReg_reg[8]_0 ;
  wire txFifo_io_pop_valid;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  assign io_apb_PADDR_0_sp_1 = io_apb_PADDR_0_sn_1;
  LUT4 #(
    .INIT(16'h8000)) 
    \CR1[15]_i_2__2 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_decoder_io_output_PSEL),
        .I3(io_apb_PADDR[6]),
        .O(ctrl_doWrite__0));
  LUT6 #(
    .INIT(64'hF0FBF3FBF0F8F0F8)) 
    \FSM_onehot_spiMaster_state[0]_i_1__0 
       (.I0(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I1(\FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ),
        .I2(rxFifo_io_push_valid),
        .I3(p_0_in),
        .I4(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .I5(\FSM_onehot_spiMaster_state_reg[0] ),
        .O(\FSM_onehot_spiMaster_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0111FEEE0000)) 
    \FSM_onehot_spiMaster_state[1]_i_1__0 
       (.I0(\FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ),
        .I1(rxFifo_io_push_valid),
        .I2(p_0_in),
        .I3(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\FSM_onehot_spiMaster_state_reg[2] ));
  LUT5 #(
    .INIT(32'hAA00A800)) 
    \FSM_onehot_spiMaster_state[2]_i_1__0 
       (.I0(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I1(\FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ),
        .I2(rxFifo_io_push_valid),
        .I3(p_0_in),
        .I4(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .O(\FSM_onehot_spiMaster_state_reg[1] ));
  LUT5 #(
    .INIT(32'h90000000)) 
    \FSM_onehot_spiMaster_state[2]_i_2__0 
       (.I0(\spiMaster_txShiftReg_reg[15] [1]),
        .I1(logic_pop_addressGen_rValid_reg_0),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(txFifo_io_pop_valid),
        .I4(spiMaster_sclkToggle__6),
        .O(\FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \SR[1]_i_1__0 
       (.I0(\SR[1]_i_2__1_n_0 ),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    \SR[1]_i_2__1 
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(\SR[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFBFAAAAAAAA)) 
    logic_pop_addressGen_rValid_i_1__7
       (.I0(logic_pop_addressGen_valid),
        .I1(spiMaster_sclkToggle__6),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(\spiMaster_txShiftReg_reg[15] [1]),
        .I5(txFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__7_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__7_n_0),
        .Q(txFifo_io_pop_valid));
  LUT5 #(
    .INIT(32'h80000080)) 
    \logic_pop_sync_popReg[4]_i_1__8 
       (.I0(spiMaster_sclkToggle__6),
        .I1(txFifo_io_pop_valid),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(\spiMaster_txShiftReg_reg[15] [1]),
        .O(logic_pop_sync_readArbitation_fire));
  LUT5 #(
    .INIT(32'h00010000)) 
    \logic_pop_sync_popReg[4]_i_2__1 
       (.I0(logic_pop_addressGen_rValid_reg_1[0]),
        .I1(logic_pop_addressGen_rValid_reg_1[1]),
        .I2(logic_pop_addressGen_rValid_reg_1[6]),
        .I3(logic_pop_addressGen_rValid_reg_1[7]),
        .I4(\logic_pop_sync_popReg[4]_i_3__2_n_0 ),
        .O(spiMaster_sclkToggle__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \logic_pop_sync_popReg[4]_i_3__2 
       (.I0(logic_pop_addressGen_rValid_reg_1[3]),
        .I1(logic_pop_addressGen_rValid_reg_1[2]),
        .I2(logic_pop_addressGen_rValid_reg_1[5]),
        .I3(logic_pop_addressGen_rValid_reg_1[4]),
        .O(\logic_pop_sync_popReg[4]_i_3__2_n_0 ));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__9 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__9 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__9 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__9 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__9 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__1));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__9_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__9_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__9_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__9_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__1),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__9 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__9 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__9 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__9 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__9 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__1[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__4_n_0,logic_ram_reg_0_15_0_5_i_3__4_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__4_n_0,logic_ram_reg_0_15_0_5_i_5__4_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6__2_n_0,logic_ram_reg_0_15_0_5_i_7__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[1:0]),
        .DOB(logic_ram_spinal_port10__0[3:2]),
        .DOC(logic_ram_spinal_port10__0[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT5 #(
    .INIT(32'h80000000)) 
    logic_ram_reg_0_15_0_5_i_1__7
       (.I0(ctrl_doWrite__0),
        .I1(Q),
        .I2(\logic_ptr_push_reg[0]_0 ),
        .I3(io_apb_PADDR[2]),
        .I4(D),
        .O(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__4
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[1]),
        .O(logic_ram_reg_0_15_0_5_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__4
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[0]),
        .O(logic_ram_reg_0_15_0_5_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__4
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[3]),
        .O(logic_ram_reg_0_15_0_5_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__4
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[2]),
        .O(logic_ram_reg_0_15_0_5_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[5]),
        .O(logic_ram_reg_0_15_0_5_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[4]),
        .O(logic_ram_reg_0_15_0_5_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    logic_ram_reg_0_15_0_5_i_8__5
       (.I0(Q),
        .I1(io_apb_PENABLE),
        .I2(io_apb_PWRITE),
        .I3(io_apb_decoder_io_output_PSEL),
        .I4(io_apb_PADDR[6]),
        .I5(io_apb_PADDR_0_sn_1),
        .O(logic_ram_reg_0_15_0_5_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    logic_ram_reg_0_15_0_5_i_9__5
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[5]),
        .O(io_apb_PADDR_0_sn_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1__2_n_0,logic_ram_reg_0_15_12_15_i_2__2_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3__2_n_0,logic_ram_reg_0_15_12_15_i_4__2_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[13:12]),
        .DOB(logic_ram_spinal_port10__0[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[13]),
        .O(logic_ram_reg_0_15_12_15_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[12]),
        .O(logic_ram_reg_0_15_12_15_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[15]),
        .O(logic_ram_reg_0_15_12_15_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[14]),
        .O(logic_ram_reg_0_15_12_15_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1__2_n_0,logic_ram_reg_0_15_6_11_i_2__2_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3__2_n_0,logic_ram_reg_0_15_6_11_i_4__2_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5__2_n_0,logic_ram_reg_0_15_6_11_i_6__2_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[7:6]),
        .DOB(logic_ram_spinal_port10__0[9:8]),
        .DOC(logic_ram_spinal_port10__0[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[7]),
        .O(logic_ram_reg_0_15_6_11_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[6]),
        .O(logic_ram_reg_0_15_6_11_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[9]),
        .O(logic_ram_reg_0_15_6_11_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[8]),
        .O(logic_ram_reg_0_15_6_11_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[11]),
        .O(logic_ram_reg_0_15_6_11_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__5_n_0),
        .I1(io_apb_PWDATA[10]),
        .O(logic_ram_reg_0_15_6_11_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hA22A222222222222)) 
    \logic_ram_spinal_port1[15]_i_1__4 
       (.I0(logic_pop_addressGen_valid),
        .I1(txFifo_io_pop_valid),
        .I2(\spiMaster_txShiftReg_reg[15] [1]),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(spiMaster_sclkToggle__6),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__5 
       (.I0(\logic_ram_spinal_port1[15]_i_3__5_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_3__5 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_3__5_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[10]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[11]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[12]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[13]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[14]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[15]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[9]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAEAEEAAAAAAAAA)) 
    \spiMaster_txBitCnt[4]_i_1__0 
       (.I0(\FSM_onehot_spiMaster_state[2]_i_2__0_n_0 ),
        .I1(spiMaster_sclkToggle__6),
        .I2(logic_pop_addressGen_rValid_reg_0),
        .I3(\spiMaster_txShiftReg_reg[15] [1]),
        .I4(\spiMaster_txShiftReg_reg[15] [0]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \spiMaster_txShiftReg[0]_i_1__0 
       (.I0(\spiMaster_txShiftReg_reg[14]_0 [1]),
        .I1(\spiMaster_txShiftReg_reg[15] [2]),
        .I2(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I3(\FSM_onehot_spiMaster_state_reg[0] ),
        .I4(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .O(\spiMaster_txShiftReg_reg[14] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[10]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [9]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [11]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[11]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [10]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [12]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[12]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [11]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [13]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[13]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [12]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [14]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[14]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [13]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [15]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [14]));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \spiMaster_txShiftReg[15]_i_1__0 
       (.I0(\spiMaster_txShiftReg_reg[14]_0 [14]),
        .I1(\spiMaster_txShiftReg_reg[15] [2]),
        .I2(\spiMaster_txShiftReg_reg[15] [3]),
        .I3(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .O(\spiMaster_txShiftReg_reg[14] [15]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[1]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [0]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [2]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [1]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[2]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [1]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [3]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [2]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[3]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [2]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [4]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [3]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[4]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [3]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [5]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [4]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[5]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [4]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [6]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [5]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[6]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [5]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [7]),
        .I4(\spiMaster_txShiftReg_reg[15] [2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[7]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[7] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [6]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [8]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[8]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [7]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [9]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[9]_i_1__0 
       (.I0(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [8]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [10]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [9]));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_13
   (io_apb_PADDR_4_sp_1,
    io_apb_PENABLE_0,
    io_apb_PADDR_3_sp_1,
    spiCtrl_io_apb_PRDATA,
    D,
    clk,
    reset,
    io_apb_PADDR,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \logic_pop_sync_popReg_reg[0]_0 ,
    Q,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    \io_apb_PRDATA[0]_INST_0_i_3_1 ,
    selIndex,
    \io_apb_PRDATA[15]_INST_0_i_10_0 ,
    \io_apb_PRDATA[0]_INST_0_i_7_0 ,
    \io_apb_PRDATA[0]_INST_0_i_7_1 ,
    \io_apb_PRDATA[0]_INST_0_i_7_2 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[1]_INST_0_i_7_0 ,
    \io_apb_PRDATA[15]_INST_0_i_10_1 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3_0 ,
    \io_apb_PRDATA[2]_INST_0_i_7_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3_0 ,
    \io_apb_PRDATA[3]_INST_0_i_7_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3_0 ,
    \io_apb_PRDATA[4]_INST_0_i_7_0 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3_0 ,
    \io_apb_PRDATA[5]_INST_0_i_7_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    \io_apb_PRDATA[6]_INST_0_i_7_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3_0 ,
    \io_apb_PRDATA[7]_INST_0_i_7_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_7_0 ,
    \io_apb_PRDATA[9]_INST_0_i_3 ,
    \io_apb_PRDATA[9]_INST_0_i_3_0 ,
    \io_apb_PRDATA[9]_INST_0_i_7_0 ,
    \io_apb_PRDATA[10]_INST_0_i_3 ,
    \io_apb_PRDATA[10]_INST_0_i_3_0 ,
    \io_apb_PRDATA[10]_INST_0_i_7_0 ,
    \io_apb_PRDATA[11]_INST_0_i_3 ,
    \io_apb_PRDATA[11]_INST_0_i_3_0 ,
    \io_apb_PRDATA[11]_INST_0_i_7_0 ,
    \io_apb_PRDATA[12]_INST_0_i_3 ,
    \io_apb_PRDATA[12]_INST_0_i_3_0 ,
    \io_apb_PRDATA[12]_INST_0_i_7_0 ,
    \io_apb_PRDATA[13]_INST_0_i_3 ,
    \io_apb_PRDATA[13]_INST_0_i_3_0 ,
    \io_apb_PRDATA[13]_INST_0_i_7_0 ,
    \io_apb_PRDATA[14]_INST_0_i_3 ,
    \io_apb_PRDATA[14]_INST_0_i_3_0 ,
    \io_apb_PRDATA[14]_INST_0_i_7_0 ,
    \io_apb_PRDATA[15]_INST_0_i_3 ,
    \io_apb_PRDATA[15]_INST_0_i_3_0 ,
    \io_apb_PRDATA[15]_INST_0_i_10_2 ,
    rxFifo_io_push_valid,
    \logic_ram_spinal_port1_reg[13]_0 );
  output io_apb_PADDR_4_sp_1;
  output io_apb_PENABLE_0;
  output io_apb_PADDR_3_sp_1;
  output [15:0]spiCtrl_io_apb_PRDATA;
  output [0:0]D;
  input clk;
  input reset;
  input [6:0]io_apb_PADDR;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input \logic_pop_sync_popReg_reg[0]_0 ;
  input [0:0]Q;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_1 ;
  input selIndex;
  input [15:0]\io_apb_PRDATA[15]_INST_0_i_10_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  input \io_apb_PRDATA[0]_INST_0_i_7_2 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_10_1 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_3 ;
  input \io_apb_PRDATA[9]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[10]_INST_0_i_3 ;
  input \io_apb_PRDATA[10]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[10]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_3 ;
  input \io_apb_PRDATA[11]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_3 ;
  input \io_apb_PRDATA[12]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_3 ;
  input \io_apb_PRDATA[13]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_3 ;
  input \io_apb_PRDATA[14]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_7_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_10_2 ;
  input rxFifo_io_push_valid;
  input [15:0]\logic_ram_spinal_port1_reg[13]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire \SR[0]_i_2__1_n_0 ;
  wire \SR[0]_i_3__1_n_0 ;
  wire \SR[0]_i_4__0_n_0 ;
  wire \SR[0]_i_5_n_0 ;
  wire clk;
  wire [6:0]io_apb_PADDR;
  wire io_apb_PADDR_3_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PENABLE;
  wire io_apb_PENABLE_0;
  wire \io_apb_PRDATA[0]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_1 ;
  wire \io_apb_PRDATA[0]_INST_0_i_7_2 ;
  wire \io_apb_PRDATA[10]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_16_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_16_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_16_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_7_0 ;
  wire [15:0]\io_apb_PRDATA[15]_INST_0_i_10_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_10_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_10_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_7_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_7_0 ;
  wire io_apb_PWRITE;
  wire io_push_fire__2;
  wire [15:0]io_push_payload;
  wire logic_pop_addressGen_rValid_i_1__6_n_0;
  wire logic_pop_addressGen_rValid_reg_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__0;
  wire \logic_ptr_pop[0]_i_1__8_n_0 ;
  wire \logic_ptr_pop[1]_i_1__8_n_0 ;
  wire \logic_ptr_pop[2]_i_1__8_n_0 ;
  wire \logic_ptr_pop[3]_i_1__8_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__0;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_10_n_0;
  wire logic_ram_reg_0_15_0_5_i_11_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__4_n_0;
  wire logic_ram_reg_0_15_0_5_i_9__3_n_0;
  wire [15:0]logic_ram_spinal_port10__2;
  wire \logic_ram_spinal_port1[15]_i_3__4_n_0 ;
  wire \logic_ram_spinal_port1[15]_i_4__0_n_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[13]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[10] ;
  wire \logic_ram_spinal_port1_reg_n_0_[11] ;
  wire \logic_ram_spinal_port1_reg_n_0_[12] ;
  wire \logic_ram_spinal_port1_reg_n_0_[13] ;
  wire \logic_ram_spinal_port1_reg_n_0_[14] ;
  wire \logic_ram_spinal_port1_reg_n_0_[15] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire \logic_ram_spinal_port1_reg_n_0_[9] ;
  wire reset;
  wire rxFifo_io_push_valid;
  wire selIndex;
  wire [15:0]spiCtrl_io_apb_PRDATA;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  assign io_apb_PADDR_3_sp_1 = io_apb_PADDR_3_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  LUT5 #(
    .INIT(32'h00010000)) 
    \OAR1[15]_i_2 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[3]),
        .O(io_apb_PADDR_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDEF)) 
    \SR[0]_i_1__1 
       (.I0(\SR[0]_i_2__1_n_0 ),
        .I1(\SR[0]_i_3__1_n_0 ),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(\SR[0]_i_4__0_n_0 ),
        .I5(\SR[0]_i_5_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[0]_i_2__1 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .O(\SR[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \SR[0]_i_3__1 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(\SR[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[0]_i_4__0 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6696669696996696)) 
    \SR[0]_i_5 
       (.I0(logic_pop_sync_popReg[2]),
        .I1(logic_ptr_push_reg__0[2]),
        .I2(logic_pop_sync_popReg[1]),
        .I3(logic_ptr_push_reg__0[1]),
        .I4(logic_pop_sync_popReg[0]),
        .I5(logic_ptr_push_reg__0[0]),
        .O(\SR[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \io_apb_PRDATA[0]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [0]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_7_1 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_38_n_0 ),
        .I4(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \io_apb_PRDATA[0]_INST_0_i_38 
       (.I0(io_apb_PADDR[3]),
        .I1(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I2(Q),
        .I3(io_apb_PENABLE_0),
        .I4(io_apb_PADDR[6]),
        .I5(\logic_pop_sync_popReg_reg[0]_0 ),
        .O(\io_apb_PRDATA[0]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[0]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[10]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [10]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[10]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[10]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[10]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[10]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[10]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[11]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [11]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[11]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[11]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[11]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[11]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[12]_INST_0_i_16 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [12]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[12]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[12]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_16_n_0 ),
        .I2(\io_apb_PRDATA[12]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[12]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[13]_INST_0_i_16 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [13]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[13]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[13]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_16_n_0 ),
        .I2(\io_apb_PRDATA[13]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[13]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[14]_INST_0_i_16 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [14]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[14]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[14]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_16_n_0 ),
        .I2(\io_apb_PRDATA[14]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[14]));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[15]_INST_0_i_10 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[15]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[15]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [15]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[15]_INST_0_i_10_2 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[1]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [1]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[1]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[2]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [2]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[2]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[2]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[2]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[2]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[3]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [3]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[3]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[3]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[3]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[3]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[4]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [4]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[4]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[4]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[4]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[4]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[4]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[5]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [5]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[5]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[5]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[5]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[5]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[5]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[6]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [6]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[6]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[6]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[6]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[7]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [7]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[7]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[7]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[7]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[7]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[7]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[8]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [8]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[8]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[8]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[8]));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \io_apb_PRDATA[9]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_10_0 [9]),
        .I1(\io_apb_PRDATA[0]_INST_0_i_7_0 ),
        .I2(\io_apb_PRDATA[9]_INST_0_i_7_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .I4(\io_apb_PRDATA[15]_INST_0_i_10_1 ),
        .I5(\io_apb_PRDATA[0]_INST_0_i_7_2 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFCCC)) 
    \io_apb_PRDATA[9]_INST_0_i_7 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_18_n_0 ),
        .I2(\io_apb_PRDATA[9]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(spiCtrl_io_apb_PRDATA[9]));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    logic_pop_addressGen_rValid_i_1__6
       (.I0(logic_pop_addressGen_valid),
        .I1(\logic_ram_spinal_port1[15]_i_3__4_n_0 ),
        .I2(io_apb_PADDR_4_sn_1),
        .I3(io_apb_PADDR[2]),
        .I4(logic_pop_addressGen_rValid_reg_n_0),
        .O(logic_pop_addressGen_rValid_i_1__6_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__6_n_0),
        .Q(logic_pop_addressGen_rValid_reg_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \logic_pop_sync_popReg[4]_i_1__7 
       (.I0(logic_pop_addressGen_rValid_reg_n_0),
        .I1(\logic_pop_sync_popReg_reg[0]_0 ),
        .I2(io_apb_PADDR[6]),
        .I3(io_apb_PENABLE_0),
        .I4(Q),
        .I5(io_apb_PADDR_3_sn_1),
        .O(logic_pop_sync_readArbitation_fire));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \logic_pop_sync_popReg[4]_i_3__3 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .O(io_apb_PENABLE_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \logic_pop_sync_popReg[4]_i_4 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[2]),
        .O(io_apb_PADDR_3_sn_1));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__8 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__8 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__8 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__8 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__8 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__8_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__8_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__8_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__8_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__8 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__8 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__8 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__8 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__8 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[1:0]),
        .DIB(io_push_payload[3:2]),
        .DIC(io_push_payload[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[1:0]),
        .DOB(logic_ram_spinal_port10__2[3:2]),
        .DOC(logic_ram_spinal_port10__2[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    logic_ram_reg_0_15_0_5_i_10
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .O(logic_ram_reg_0_15_0_5_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    logic_ram_reg_0_15_0_5_i_11
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ram_reg_0_15_0_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    logic_ram_reg_0_15_0_5_i_1__9
       (.I0(rxFifo_io_push_valid),
        .I1(logic_ram_reg_0_15_0_5_i_8__4_n_0),
        .I2(logic_ram_reg_0_15_0_5_i_9__3_n_0),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_pop_sync_popReg[3]),
        .I5(logic_ram_reg_0_15_0_5_i_10_n_0),
        .O(io_push_fire__2));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__6
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [1]),
        .O(io_push_payload[1]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__6
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [0]),
        .O(io_push_payload[0]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__6
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [3]),
        .O(io_push_payload[3]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__6
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [2]),
        .O(io_push_payload[2]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [5]),
        .O(io_push_payload[5]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [4]),
        .O(io_push_payload[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFF4F44)) 
    logic_ram_reg_0_15_0_5_i_8__4
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ram_reg_0_15_0_5_i_11_n_0),
        .O(logic_ram_reg_0_15_0_5_i_8__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    logic_ram_reg_0_15_0_5_i_9__3
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(logic_ram_reg_0_15_0_5_i_9__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[13:12]),
        .DIB(io_push_payload[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[13:12]),
        .DOB(logic_ram_spinal_port10__2[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [13]),
        .O(io_push_payload[13]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [12]),
        .O(io_push_payload[12]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [15]),
        .O(io_push_payload[15]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [14]),
        .O(io_push_payload[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[7:6]),
        .DIB(io_push_payload[9:8]),
        .DIC(io_push_payload[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[7:6]),
        .DOB(logic_ram_spinal_port10__2[9:8]),
        .DOC(logic_ram_spinal_port10__2[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [7]),
        .O(io_push_payload[7]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [6]),
        .O(io_push_payload[6]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [9]),
        .O(io_push_payload[9]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [8]),
        .O(io_push_payload[8]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [11]),
        .O(io_push_payload[11]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6__4
       (.I0(rxFifo_io_push_valid),
        .I1(\logic_ram_spinal_port1_reg[13]_0 [10]),
        .O(io_push_payload[10]));
  LUT5 #(
    .INIT(32'hA2222222)) 
    \logic_ram_spinal_port1[15]_i_1__3 
       (.I0(logic_pop_addressGen_valid),
        .I1(logic_pop_addressGen_rValid_reg_n_0),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR_4_sn_1),
        .I4(\logic_ram_spinal_port1[15]_i_3__4_n_0 ),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__4 
       (.I0(\logic_ram_spinal_port1[15]_i_4__0_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \logic_ram_spinal_port1[15]_i_3__4 
       (.I0(\logic_pop_sync_popReg_reg[0]_0 ),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(Q),
        .O(\logic_ram_spinal_port1[15]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_4__0 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_4__0_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[10]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[11]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[12]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[13]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[14]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[15]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[9]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_14
   (\io_apb_PADDR[17] ,
    \FSM_onehot_spiMaster_state_reg[2] ,
    E,
    spiMaster_sclkToggle__6,
    ctrl_doWrite__0,
    D,
    \spiMaster_txShiftReg_reg[14] ,
    \FSM_onehot_spiMaster_state_reg[1] ,
    \FSM_onehot_spiMaster_state_reg[1]_0 ,
    clk,
    reset,
    io_apb_PADDR,
    io_apb_PSEL,
    rxFifo_io_push_valid,
    p_0_in_4,
    \FSM_onehot_spiMaster_state_reg[2]_0 ,
    \FSM_onehot_spiMaster_state_reg[0] ,
    \FSM_onehot_spiMaster_state_reg[2]_1 ,
    logic_pop_addressGen_rValid_reg_0,
    Q,
    logic_pop_addressGen_rValid_reg_1,
    \logic_ptr_push_reg[0]_0 ,
    \logic_ptr_push_reg[0]_1 ,
    io_apb_PWDATA,
    io_apb_PENABLE,
    io_apb_PWRITE,
    logic_ram_reg_0_15_0_5_i_3__3_0,
    \spiMaster_txShiftReg_reg[8] ,
    \spiMaster_txShiftReg_reg[14]_0 ,
    \spiMaster_txShiftReg_reg[8]_0 ,
    \spiMaster_txShiftReg_reg[7] );
  output \io_apb_PADDR[17] ;
  output \FSM_onehot_spiMaster_state_reg[2] ;
  output [0:0]E;
  output spiMaster_sclkToggle__6;
  output ctrl_doWrite__0;
  output [0:0]D;
  output [15:0]\spiMaster_txShiftReg_reg[14] ;
  output \FSM_onehot_spiMaster_state_reg[1] ;
  output \FSM_onehot_spiMaster_state_reg[1]_0 ;
  input clk;
  input reset;
  input [5:0]io_apb_PADDR;
  input [0:0]io_apb_PSEL;
  input rxFifo_io_push_valid;
  input p_0_in_4;
  input \FSM_onehot_spiMaster_state_reg[2]_0 ;
  input \FSM_onehot_spiMaster_state_reg[0] ;
  input \FSM_onehot_spiMaster_state_reg[2]_1 ;
  input logic_pop_addressGen_rValid_reg_0;
  input [3:0]Q;
  input [7:0]logic_pop_addressGen_rValid_reg_1;
  input [0:0]\logic_ptr_push_reg[0]_0 ;
  input \logic_ptr_push_reg[0]_1 ;
  input [15:0]io_apb_PWDATA;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input logic_ram_reg_0_15_0_5_i_3__3_0;
  input \spiMaster_txShiftReg_reg[8] ;
  input [15:0]\spiMaster_txShiftReg_reg[14]_0 ;
  input \spiMaster_txShiftReg_reg[8]_0 ;
  input \spiMaster_txShiftReg_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_spiMaster_state[2]_i_2_n_0 ;
  wire \FSM_onehot_spiMaster_state_reg[0] ;
  wire \FSM_onehot_spiMaster_state_reg[1] ;
  wire \FSM_onehot_spiMaster_state_reg[1]_0 ;
  wire \FSM_onehot_spiMaster_state_reg[2] ;
  wire \FSM_onehot_spiMaster_state_reg[2]_0 ;
  wire \FSM_onehot_spiMaster_state_reg[2]_1 ;
  wire [3:0]Q;
  wire \SR[1]_i_2__0_n_0 ;
  wire clk;
  wire ctrl_doWrite__0;
  wire [5:0]io_apb_PADDR;
  wire \io_apb_PADDR[17] ;
  wire io_apb_PENABLE;
  wire [0:0]io_apb_PSEL;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire io_push_fire;
  wire logic_pop_addressGen_rValid_i_1__5_n_0;
  wire logic_pop_addressGen_rValid_reg_0;
  wire [7:0]logic_pop_addressGen_rValid_reg_1;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg[4]_i_3__1_n_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0;
  wire \logic_ptr_pop[0]_i_1__7_n_0 ;
  wire \logic_ptr_pop[1]_i_1__7_n_0 ;
  wire \logic_ptr_pop[2]_i_1__7_n_0 ;
  wire \logic_ptr_pop[3]_i_1__7_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0;
  wire [0:0]\logic_ptr_push_reg[0]_0 ;
  wire \logic_ptr_push_reg[0]_1 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__3_0;
  wire logic_ram_reg_0_15_0_5_i_3__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__3_n_0;
  wire logic_ram_reg_0_15_0_5_i_6__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_7__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__3_n_0;
  wire logic_ram_reg_0_15_12_15_i_1__1_n_0;
  wire logic_ram_reg_0_15_12_15_i_2__1_n_0;
  wire logic_ram_reg_0_15_12_15_i_3__1_n_0;
  wire logic_ram_reg_0_15_12_15_i_4__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_1__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_2__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_3__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_4__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_5__1_n_0;
  wire logic_ram_reg_0_15_6_11_i_6__1_n_0;
  wire [15:0]logic_ram_spinal_port1;
  wire [15:0]logic_ram_spinal_port10;
  wire \logic_ram_spinal_port1[15]_i_3__3_n_0 ;
  wire p_0_in_4;
  wire reset;
  wire rxFifo_io_push_valid;
  wire spiMaster_sclkToggle__6;
  wire [15:0]\spiMaster_txShiftReg_reg[14] ;
  wire [15:0]\spiMaster_txShiftReg_reg[14]_0 ;
  wire \spiMaster_txShiftReg_reg[7] ;
  wire \spiMaster_txShiftReg_reg[8] ;
  wire \spiMaster_txShiftReg_reg[8]_0 ;
  wire txFifo_io_pop_valid;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0800)) 
    \CR1[15]_i_2__1 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PADDR[1]),
        .I3(\io_apb_PADDR[17] ),
        .O(ctrl_doWrite__0));
  LUT6 #(
    .INIT(64'hF0FBF3FBF0F8F0F8)) 
    \FSM_onehot_spiMaster_state[0]_i_1 
       (.I0(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I1(\FSM_onehot_spiMaster_state[2]_i_2_n_0 ),
        .I2(rxFifo_io_push_valid),
        .I3(p_0_in_4),
        .I4(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .I5(\FSM_onehot_spiMaster_state_reg[0] ),
        .O(\FSM_onehot_spiMaster_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0111FEEE0000)) 
    \FSM_onehot_spiMaster_state[1]_i_1 
       (.I0(\FSM_onehot_spiMaster_state[2]_i_2_n_0 ),
        .I1(rxFifo_io_push_valid),
        .I2(p_0_in_4),
        .I3(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\FSM_onehot_spiMaster_state_reg[2] ));
  LUT5 #(
    .INIT(32'hAA00A800)) 
    \FSM_onehot_spiMaster_state[2]_i_1 
       (.I0(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I1(\FSM_onehot_spiMaster_state[2]_i_2_n_0 ),
        .I2(rxFifo_io_push_valid),
        .I3(p_0_in_4),
        .I4(\FSM_onehot_spiMaster_state_reg[2]_0 ),
        .O(\FSM_onehot_spiMaster_state_reg[1] ));
  LUT5 #(
    .INIT(32'h90000000)) 
    \FSM_onehot_spiMaster_state[2]_i_2 
       (.I0(Q[1]),
        .I1(logic_pop_addressGen_rValid_reg_0),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(txFifo_io_pop_valid),
        .I4(spiMaster_sclkToggle__6),
        .O(\FSM_onehot_spiMaster_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \SR[1]_i_1 
       (.I0(\SR[1]_i_2__0_n_0 ),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    \SR[1]_i_2__0 
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(\SR[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFBFAAAAAAAA)) 
    logic_pop_addressGen_rValid_i_1__5
       (.I0(logic_pop_addressGen_valid),
        .I1(spiMaster_sclkToggle__6),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(Q[1]),
        .I5(txFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__5_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__5_n_0),
        .Q(txFifo_io_pop_valid));
  LUT5 #(
    .INIT(32'h80000080)) 
    \logic_pop_sync_popReg[4]_i_1__5 
       (.I0(spiMaster_sclkToggle__6),
        .I1(txFifo_io_pop_valid),
        .I2(\FSM_onehot_spiMaster_state_reg[0] ),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(Q[1]),
        .O(logic_pop_sync_readArbitation_fire));
  LUT5 #(
    .INIT(32'h00010000)) 
    \logic_pop_sync_popReg[4]_i_2__0 
       (.I0(logic_pop_addressGen_rValid_reg_1[0]),
        .I1(logic_pop_addressGen_rValid_reg_1[1]),
        .I2(logic_pop_addressGen_rValid_reg_1[6]),
        .I3(logic_pop_addressGen_rValid_reg_1[7]),
        .I4(\logic_pop_sync_popReg[4]_i_3__1_n_0 ),
        .O(spiMaster_sclkToggle__6));
  LUT5 #(
    .INIT(32'h00080000)) 
    \logic_pop_sync_popReg[4]_i_2__3 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[5]),
        .I4(io_apb_PSEL),
        .O(\io_apb_PADDR[17] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \logic_pop_sync_popReg[4]_i_3__1 
       (.I0(logic_pop_addressGen_rValid_reg_1[3]),
        .I1(logic_pop_addressGen_rValid_reg_1[2]),
        .I2(logic_pop_addressGen_rValid_reg_1[5]),
        .I3(logic_pop_addressGen_rValid_reg_1[4]),
        .O(\logic_pop_sync_popReg[4]_i_3__1_n_0 ));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__7 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__7 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__7 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__7 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__7 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__7_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__7_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__7_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__7_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__7 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__7 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__7 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__7 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__7 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__3_n_0,logic_ram_reg_0_15_0_5_i_3__3_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__3_n_0,logic_ram_reg_0_15_0_5_i_5__3_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6__1_n_0,logic_ram_reg_0_15_0_5_i_7__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[1:0]),
        .DOB(logic_ram_spinal_port10[3:2]),
        .DOC(logic_ram_spinal_port10[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT5 #(
    .INIT(32'h80000000)) 
    logic_ram_reg_0_15_0_5_i_1__8
       (.I0(ctrl_doWrite__0),
        .I1(\logic_ptr_push_reg[0]_0 ),
        .I2(D),
        .I3(io_apb_PADDR[0]),
        .I4(\logic_ptr_push_reg[0]_1 ),
        .O(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__3
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[1]),
        .O(logic_ram_reg_0_15_0_5_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__3
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[0]),
        .O(logic_ram_reg_0_15_0_5_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__3
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[3]),
        .O(logic_ram_reg_0_15_0_5_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__3
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[2]),
        .O(logic_ram_reg_0_15_0_5_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[5]),
        .O(logic_ram_reg_0_15_0_5_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[4]),
        .O(logic_ram_reg_0_15_0_5_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    logic_ram_reg_0_15_0_5_i_8__3
       (.I0(\logic_ptr_push_reg[0]_0 ),
        .I1(io_apb_PENABLE),
        .I2(io_apb_PWRITE),
        .I3(io_apb_PADDR[1]),
        .I4(\io_apb_PADDR[17] ),
        .I5(logic_ram_reg_0_15_0_5_i_3__3_0),
        .O(logic_ram_reg_0_15_0_5_i_8__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1__1_n_0,logic_ram_reg_0_15_12_15_i_2__1_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3__1_n_0,logic_ram_reg_0_15_12_15_i_4__1_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[13:12]),
        .DOB(logic_ram_spinal_port10[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[13]),
        .O(logic_ram_reg_0_15_12_15_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[12]),
        .O(logic_ram_reg_0_15_12_15_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[15]),
        .O(logic_ram_reg_0_15_12_15_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[14]),
        .O(logic_ram_reg_0_15_12_15_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1__1_n_0,logic_ram_reg_0_15_6_11_i_2__1_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3__1_n_0,logic_ram_reg_0_15_6_11_i_4__1_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5__1_n_0,logic_ram_reg_0_15_6_11_i_6__1_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[7:6]),
        .DOB(logic_ram_spinal_port10[9:8]),
        .DOC(logic_ram_spinal_port10[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[7]),
        .O(logic_ram_reg_0_15_6_11_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[6]),
        .O(logic_ram_reg_0_15_6_11_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[9]),
        .O(logic_ram_reg_0_15_6_11_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[8]),
        .O(logic_ram_reg_0_15_6_11_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[11]),
        .O(logic_ram_reg_0_15_6_11_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6__1
       (.I0(logic_ram_reg_0_15_0_5_i_8__3_n_0),
        .I1(io_apb_PWDATA[10]),
        .O(logic_ram_reg_0_15_6_11_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hA22A222222222222)) 
    \logic_ram_spinal_port1[15]_i_1__1 
       (.I0(logic_pop_addressGen_valid),
        .I1(txFifo_io_pop_valid),
        .I2(Q[1]),
        .I3(logic_pop_addressGen_rValid_reg_0),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(spiMaster_sclkToggle__6),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__3 
       (.I0(\logic_ram_spinal_port1[15]_i_3__3_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_3__3 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_3__3_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[0]),
        .Q(logic_ram_spinal_port1[0]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[10]),
        .Q(logic_ram_spinal_port1[10]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[11]),
        .Q(logic_ram_spinal_port1[11]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[12]),
        .Q(logic_ram_spinal_port1[12]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[13]),
        .Q(logic_ram_spinal_port1[13]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[14]),
        .Q(logic_ram_spinal_port1[14]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[15]),
        .Q(logic_ram_spinal_port1[15]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[1]),
        .Q(logic_ram_spinal_port1[1]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[2]),
        .Q(logic_ram_spinal_port1[2]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[3]),
        .Q(logic_ram_spinal_port1[3]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[4]),
        .Q(logic_ram_spinal_port1[4]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[5]),
        .Q(logic_ram_spinal_port1[5]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[6]),
        .Q(logic_ram_spinal_port1[6]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[7]),
        .Q(logic_ram_spinal_port1[7]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[8]),
        .Q(logic_ram_spinal_port1[8]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[9]),
        .Q(logic_ram_spinal_port1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAEAEEAAAAAAAAA)) 
    \spiMaster_txBitCnt[4]_i_1 
       (.I0(\FSM_onehot_spiMaster_state[2]_i_2_n_0 ),
        .I1(spiMaster_sclkToggle__6),
        .I2(logic_pop_addressGen_rValid_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \spiMaster_txShiftReg[0]_i_1 
       (.I0(\spiMaster_txShiftReg_reg[14]_0 [1]),
        .I1(Q[2]),
        .I2(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I3(\FSM_onehot_spiMaster_state_reg[0] ),
        .I4(logic_ram_spinal_port1[0]),
        .O(\spiMaster_txShiftReg_reg[14] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[10]_i_1 
       (.I0(logic_ram_spinal_port1[10]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [9]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [11]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[11]_i_1 
       (.I0(logic_ram_spinal_port1[11]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [10]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [12]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[12]_i_1 
       (.I0(logic_ram_spinal_port1[12]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [11]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [13]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[13]_i_1 
       (.I0(logic_ram_spinal_port1[13]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [12]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [14]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[14]_i_1 
       (.I0(logic_ram_spinal_port1[14]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [13]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [15]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [14]));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \spiMaster_txShiftReg[15]_i_1 
       (.I0(\spiMaster_txShiftReg_reg[14]_0 [14]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .I4(\FSM_onehot_spiMaster_state_reg[0] ),
        .I5(logic_ram_spinal_port1[15]),
        .O(\spiMaster_txShiftReg_reg[14] [15]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[1]_i_1 
       (.I0(logic_ram_spinal_port1[1]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [0]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [2]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [1]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[2]_i_1 
       (.I0(logic_ram_spinal_port1[2]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [1]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [3]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [2]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[3]_i_1 
       (.I0(logic_ram_spinal_port1[3]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [2]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [4]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [3]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[4]_i_1 
       (.I0(logic_ram_spinal_port1[4]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [3]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [5]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [4]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[5]_i_1 
       (.I0(logic_ram_spinal_port1[5]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [4]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [6]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [5]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \spiMaster_txShiftReg[6]_i_1 
       (.I0(logic_ram_spinal_port1[6]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[14]_0 [5]),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [7]),
        .I4(Q[2]),
        .I5(\FSM_onehot_spiMaster_state_reg[2]_1 ),
        .O(\spiMaster_txShiftReg_reg[14] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[7]_i_1 
       (.I0(logic_ram_spinal_port1[7]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[7] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [6]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [8]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[8]_i_1 
       (.I0(logic_ram_spinal_port1[8]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [7]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [9]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \spiMaster_txShiftReg[9]_i_1 
       (.I0(logic_ram_spinal_port1[9]),
        .I1(\FSM_onehot_spiMaster_state_reg[0] ),
        .I2(\spiMaster_txShiftReg_reg[8] ),
        .I3(\spiMaster_txShiftReg_reg[14]_0 [8]),
        .I4(\spiMaster_txShiftReg_reg[14]_0 [10]),
        .I5(\spiMaster_txShiftReg_reg[8]_0 ),
        .O(\spiMaster_txShiftReg_reg[14] [9]));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_17
   (rxFifo_io_pop_valid,
    io_apb_decoder_io_output_PSEL_0,
    i2cCtrl_io_apb_PRDATA,
    io_apb_PADDR_1_sp_1,
    \io_apb_PADDR[1]_0 ,
    \io_apb_PADDR[1]_1 ,
    \io_apb_PADDR[1]_2 ,
    \io_apb_PADDR[1]_3 ,
    \io_apb_PADDR[1]_4 ,
    clockCounter_reg_11_sp_1,
    when_apb3i2c_l175,
    \io_apb_PADDR[1]_5 ,
    \io_apb_PADDR[16] ,
    clk,
    reset,
    \logic_pop_sync_popReg_reg[0]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    Q,
    \io_apb_PRDATA[6]_INST_0_i_3 ,
    \io_apb_PRDATA[6]_INST_0_i_3_0 ,
    \io_apb_PRDATA[6]_INST_0_i_3_1 ,
    selIndex,
    io_apb_PADDR,
    \io_apb_PRDATA[0]_INST_0_i_3 ,
    \io_apb_PRDATA[0]_INST_0_i_3_0 ,
    \io_apb_PRDATA[1]_INST_0_i_3 ,
    \io_apb_PRDATA[1]_INST_0_i_3_0 ,
    \io_apb_PRDATA[1]_INST_0_i_3_1 ,
    \io_apb_PRDATA[2]_INST_0_i_3 ,
    \io_apb_PRDATA[2]_INST_0_i_3_0 ,
    \io_apb_PRDATA[4]_INST_0_i_3 ,
    \io_apb_PRDATA[4]_INST_0_i_3_0 ,
    \io_apb_PRDATA[7]_INST_0_i_3 ,
    \io_apb_PRDATA[7]_INST_0_i_3_0 ,
    \io_apb_PRDATA[3]_INST_0_i_3 ,
    \io_apb_PRDATA[8]_INST_0_i_3 ,
    \io_apb_PRDATA[3]_INST_0_i_3_0 ,
    \io_apb_PRDATA[5]_INST_0_i_3 ,
    \io_apb_PRDATA[5]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3_0 ,
    \io_apb_PRDATA[8]_INST_0_i_3_1 ,
    \io_apb_PRDATA[9]_INST_0_i_3 ,
    \io_apb_PRDATA[11]_INST_0_i_3 ,
    \io_apb_PRDATA[12]_INST_0_i_3 ,
    \io_apb_PRDATA[13]_INST_0_i_3 ,
    \io_apb_PRDATA[14]_INST_0_i_3 ,
    \io_apb_PRDATA[15]_INST_0_i_3 ,
    i2cState__0,
    clockCounter_reg,
    \io_apb_PRDATA[15]_INST_0_i_12_0 ,
    \io_apb_PRDATA[10]_INST_0_i_8_0 ,
    \io_apb_PRDATA[0]_INST_0_i_8_0 ,
    \io_apb_PRDATA[1]_INST_0_i_8_0 ,
    \io_apb_PRDATA[1]_INST_0_i_8_1 ,
    \io_apb_PRDATA[1]_INST_0_i_8_2 ,
    BTF,
    STOPF,
    \io_apb_PRDATA[10]_INST_0_i_3 ,
    AF,
    \io_apb_PRDATA[3]_INST_0_i_8_0 ,
    \io_apb_PRDATA[15]_INST_0_i_12_1 ,
    \io_apb_PRDATA[15]_INST_0_i_12_2 ,
    \io_apb_PRDATA[3]_INST_0_i_8_1 ,
    \io_apb_PRDATA[5]_INST_0_i_8_0 ,
    \io_apb_PRDATA[8]_INST_0_i_8_0 ,
    \io_apb_PRDATA[9]_INST_0_i_9_0 ,
    \io_apb_PRDATA[11]_INST_0_i_9_0 ,
    \io_apb_PRDATA[12]_INST_0_i_9_0 ,
    \io_apb_PRDATA[13]_INST_0_i_9_0 ,
    \io_apb_PRDATA[14]_INST_0_i_9_0 ,
    \io_apb_PRDATA[15]_INST_0_i_12_3 ,
    io_apb_PSEL,
    \logic_ptr_push_reg[0]_0 ,
    \logic_ram_spinal_port1_reg[13]_0 );
  output rxFifo_io_pop_valid;
  output [0:0]io_apb_decoder_io_output_PSEL_0;
  output [8:0]i2cCtrl_io_apb_PRDATA;
  output io_apb_PADDR_1_sp_1;
  output \io_apb_PADDR[1]_0 ;
  output \io_apb_PADDR[1]_1 ;
  output \io_apb_PADDR[1]_2 ;
  output \io_apb_PADDR[1]_3 ;
  output \io_apb_PADDR[1]_4 ;
  output clockCounter_reg_11_sp_1;
  output when_apb3i2c_l175;
  output \io_apb_PADDR[1]_5 ;
  output \io_apb_PADDR[16] ;
  input clk;
  input reset;
  input \logic_pop_sync_popReg_reg[0]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [1:0]Q;
  input \io_apb_PRDATA[6]_INST_0_i_3 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_3_1 ;
  input selIndex;
  input [9:0]io_apb_PADDR;
  input \io_apb_PRDATA[0]_INST_0_i_3 ;
  input \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_3 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[2]_INST_0_i_3 ;
  input \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_3 ;
  input \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_3 ;
  input \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_3 ;
  input \io_apb_PRDATA[8]_INST_0_i_3 ;
  input \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_3 ;
  input \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_3_1 ;
  input \io_apb_PRDATA[9]_INST_0_i_3 ;
  input \io_apb_PRDATA[11]_INST_0_i_3 ;
  input \io_apb_PRDATA[12]_INST_0_i_3 ;
  input \io_apb_PRDATA[13]_INST_0_i_3 ;
  input \io_apb_PRDATA[14]_INST_0_i_3 ;
  input \io_apb_PRDATA[15]_INST_0_i_3 ;
  input [2:0]i2cState__0;
  input [11:0]clockCounter_reg;
  input [14:0]\io_apb_PRDATA[15]_INST_0_i_12_0 ;
  input \io_apb_PRDATA[10]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[1]_INST_0_i_8_1 ;
  input \io_apb_PRDATA[1]_INST_0_i_8_2 ;
  input BTF;
  input STOPF;
  input \io_apb_PRDATA[10]_INST_0_i_3 ;
  input AF;
  input \io_apb_PRDATA[3]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_12_1 ;
  input \io_apb_PRDATA[15]_INST_0_i_12_2 ;
  input \io_apb_PRDATA[3]_INST_0_i_8_1 ;
  input \io_apb_PRDATA[5]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[8]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[9]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[11]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[12]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[13]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[14]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[15]_INST_0_i_12_3 ;
  input [0:0]io_apb_PSEL;
  input [3:0]\logic_ptr_push_reg[0]_0 ;
  input [15:0]\logic_ram_spinal_port1_reg[13]_0 ;

  wire AF;
  wire BTF;
  wire [1:0]Q;
  wire STOPF;
  wire clk;
  wire [11:0]clockCounter_reg;
  wire clockCounter_reg_11_sn_1;
  wire [8:0]i2cCtrl_io_apb_PRDATA;
  wire [2:0]i2cState__0;
  wire [9:0]io_apb_PADDR;
  wire \io_apb_PADDR[16] ;
  wire \io_apb_PADDR[1]_0 ;
  wire \io_apb_PADDR[1]_1 ;
  wire \io_apb_PADDR[1]_2 ;
  wire \io_apb_PADDR[1]_3 ;
  wire \io_apb_PADDR[1]_4 ;
  wire \io_apb_PADDR[1]_5 ;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3 ;
  wire \io_apb_PRDATA[0]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3 ;
  wire \io_apb_PRDATA[10]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_3 ;
  wire \io_apb_PRDATA[11]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[12]_INST_0_i_3 ;
  wire \io_apb_PRDATA[12]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[13]_INST_0_i_3 ;
  wire \io_apb_PRDATA[13]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_18_n_0 ;
  wire \io_apb_PRDATA[14]_INST_0_i_3 ;
  wire \io_apb_PRDATA[14]_INST_0_i_9_0 ;
  wire [14:0]\io_apb_PRDATA[15]_INST_0_i_12_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12_1 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12_2 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12_3 ;
  wire \io_apb_PRDATA[15]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8_2 ;
  wire \io_apb_PRDATA[2]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3 ;
  wire \io_apb_PRDATA[2]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3 ;
  wire \io_apb_PRDATA[3]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[3]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[4]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3 ;
  wire \io_apb_PRDATA[4]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3 ;
  wire \io_apb_PRDATA[5]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[5]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[7]_INST_0_i_21_n_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3 ;
  wire \io_apb_PRDATA[7]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_3_1 ;
  wire \io_apb_PRDATA[8]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_20_n_0 ;
  wire \io_apb_PRDATA[9]_INST_0_i_3 ;
  wire \io_apb_PRDATA[9]_INST_0_i_9_0 ;
  wire [0:0]io_apb_PSEL;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL_0;
  wire \io_gpio_write[23]_INST_0_i_2_n_0 ;
  wire \io_gpio_write[23]_INST_0_i_3_n_0 ;
  wire io_push_fire__1;
  wire logic_pop_addressGen_rValid_i_1__4_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__2;
  wire \logic_ptr_pop[0]_i_1__6_n_0 ;
  wire \logic_ptr_pop[1]_i_1__6_n_0 ;
  wire \logic_ptr_pop[2]_i_1__6_n_0 ;
  wire \logic_ptr_pop[3]_i_1__6_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__2;
  wire [3:0]\logic_ptr_push_reg[0]_0 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__9_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__8_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__8_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__8_n_0;
  wire logic_ram_reg_0_15_0_5_i_6__6_n_0;
  wire logic_ram_reg_0_15_0_5_i_7__6_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__2_n_0;
  wire logic_ram_reg_0_15_0_5_i_9__2_n_0;
  wire logic_ram_reg_0_15_12_15_i_1__6_n_0;
  wire logic_ram_reg_0_15_12_15_i_2__6_n_0;
  wire logic_ram_reg_0_15_12_15_i_3__6_n_0;
  wire logic_ram_reg_0_15_12_15_i_4__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_1__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_2__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_3__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_4__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_5__6_n_0;
  wire logic_ram_reg_0_15_6_11_i_6__6_n_0;
  wire [15:0]logic_ram_spinal_port10__1;
  wire \logic_ram_spinal_port1[15]_i_3__1_n_0 ;
  wire \logic_ram_spinal_port1[15]_i_4_n_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[13]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[10] ;
  wire \logic_ram_spinal_port1_reg_n_0_[11] ;
  wire \logic_ram_spinal_port1_reg_n_0_[12] ;
  wire \logic_ram_spinal_port1_reg_n_0_[13] ;
  wire \logic_ram_spinal_port1_reg_n_0_[14] ;
  wire \logic_ram_spinal_port1_reg_n_0_[15] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire \logic_ram_spinal_port1_reg_n_0_[9] ;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire selIndex;
  wire when_apb3i2c_l175;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  assign clockCounter_reg_11_sp_1 = clockCounter_reg_11_sn_1;
  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  LUT4 #(
    .INIT(16'h4000)) 
    \SR1[2]_i_2__0 
       (.I0(\logic_ptr_push_reg[0]_0 [3]),
        .I1(\logic_ptr_push_reg[0]_0 [2]),
        .I2(\logic_ptr_push_reg[0]_0 [1]),
        .I3(\logic_ptr_push_reg[0]_0 [0]),
        .O(when_apb3i2c_l175));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[0]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I2(\io_apb_PRDATA[0]_INST_0_i_8_0 ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [0]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[0]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFF00)) 
    \io_apb_PRDATA[0]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[0]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_3_0 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[10]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .I2(AF),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [9]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[10]_INST_0_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h44444000)) 
    \io_apb_PRDATA[10]_INST_0_i_8 
       (.I0(io_apb_PADDR[1]),
        .I1(selIndex),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[10]_INST_0_i_20_n_0 ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_3 ),
        .O(\io_apb_PADDR[1]_5 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[11]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [10]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[11]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[11]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_20_n_0 ),
        .I1(\io_apb_PRDATA[11]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[1]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[12]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [11]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[12]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[12]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_18_n_0 ),
        .I1(\io_apb_PRDATA[12]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[1]_1 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[13]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [12]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[13]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[13]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_18_n_0 ),
        .I1(\io_apb_PRDATA[13]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[1]_2 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[14]_INST_0_i_18 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [13]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[14]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[14]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_18_n_0 ),
        .I1(\io_apb_PRDATA[14]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[1]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[15]_INST_0_i_12 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_25_n_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(\io_apb_PADDR[1]_4 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[15]_INST_0_i_25 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_12_3 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [14]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[15]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \io_apb_PRDATA[1]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_8_0 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_8_1 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I5(\io_apb_PRDATA[1]_INST_0_i_8_2 ),
        .O(\io_apb_PRDATA[1]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEFFF0)) 
    \io_apb_PRDATA[1]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[1]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[1]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[1]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[1]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[2]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I2(BTF),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [1]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[2]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFF00)) 
    \io_apb_PRDATA[2]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[2]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[2]_INST_0_i_3_0 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[2]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[3]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [2]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[3]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABAAAABAAAA)) 
    \io_apb_PRDATA[3]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I2(selIndex),
        .I3(io_apb_PADDR[1]),
        .I4(\io_apb_PRDATA[3]_INST_0_i_3_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_22_n_0 ),
        .O(i2cCtrl_io_apb_PRDATA[3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[4]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I2(STOPF),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [3]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[4]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFF00)) 
    \io_apb_PRDATA[4]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[4]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[4]_INST_0_i_3_0 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[4]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[5]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_8_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [4]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[5]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABAAAABAAAA)) 
    \io_apb_PRDATA[5]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I2(selIndex),
        .I3(io_apb_PADDR[1]),
        .I4(\io_apb_PRDATA[5]_INST_0_i_3_0 ),
        .I5(\io_apb_PRDATA[5]_INST_0_i_22_n_0 ),
        .O(i2cCtrl_io_apb_PRDATA[5]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FF888888)) 
    \io_apb_PRDATA[6]_INST_0_i_21 
       (.I0(Q[0]),
        .I1(io_apb_PADDR[2]),
        .I2(\io_apb_PRDATA[15]_INST_0_i_12_0 [5]),
        .I3(\logic_ram_spinal_port1[15]_i_3__1_n_0 ),
        .I4(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[6]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFF00)) 
    \io_apb_PRDATA[6]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[6]_INST_0_i_3_1 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[7]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_8_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I2(Q[1]),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [6]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[7]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFF00)) 
    \io_apb_PRDATA[7]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_3 ),
        .I1(\io_apb_PRDATA[7]_INST_0_i_21_n_0 ),
        .I2(\io_apb_PRDATA[6]_INST_0_i_3_0 ),
        .I3(\io_apb_PRDATA[7]_INST_0_i_3_0 ),
        .I4(selIndex),
        .I5(io_apb_PADDR[1]),
        .O(i2cCtrl_io_apb_PRDATA[7]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[8]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_8_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [7]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[8]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABAAAABAAAA)) 
    \io_apb_PRDATA[8]_INST_0_i_8 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_3_0 ),
        .I1(\io_apb_PRDATA[8]_INST_0_i_3 ),
        .I2(selIndex),
        .I3(io_apb_PADDR[1]),
        .I4(\io_apb_PRDATA[8]_INST_0_i_3_1 ),
        .I5(\io_apb_PRDATA[8]_INST_0_i_22_n_0 ),
        .O(i2cCtrl_io_apb_PRDATA[8]));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[9]_INST_0_i_20 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_9_0 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .I3(\io_apb_PRDATA[15]_INST_0_i_12_0 [8]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_2 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_1 ),
        .O(\io_apb_PRDATA[9]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \io_apb_PRDATA[9]_INST_0_i_9 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_20_n_0 ),
        .I1(\io_apb_PRDATA[9]_INST_0_i_3 ),
        .I2(io_apb_PADDR[1]),
        .I3(selIndex),
        .I4(io_apb_PADDR[4]),
        .I5(io_apb_PADDR[0]),
        .O(io_apb_PADDR_1_sn_1));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \io_gpio_write[23]_INST_0_i_1 
       (.I0(\io_gpio_write[23]_INST_0_i_2_n_0 ),
        .I1(clockCounter_reg[11]),
        .I2(clockCounter_reg[10]),
        .I3(clockCounter_reg[9]),
        .I4(clockCounter_reg[8]),
        .I5(\io_gpio_write[23]_INST_0_i_3_n_0 ),
        .O(clockCounter_reg_11_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_gpio_write[23]_INST_0_i_2 
       (.I0(clockCounter_reg[7]),
        .I1(clockCounter_reg[6]),
        .I2(clockCounter_reg[5]),
        .I3(clockCounter_reg[4]),
        .O(\io_gpio_write[23]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_gpio_write[23]_INST_0_i_3 
       (.I0(clockCounter_reg[1]),
        .I1(clockCounter_reg[0]),
        .I2(clockCounter_reg[3]),
        .I3(clockCounter_reg[2]),
        .O(\io_gpio_write[23]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    logic_pop_addressGen_rValid_i_1__4
       (.I0(logic_pop_addressGen_valid),
        .I1(\logic_pop_sync_popReg_reg[0]_0 ),
        .I2(\logic_ram_spinal_port1[15]_i_3__1_n_0 ),
        .I3(rxFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__4_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__4_n_0),
        .Q(rxFifo_io_pop_valid));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \logic_pop_sync_popReg[4]_i_1__3 
       (.I0(rxFifo_io_pop_valid),
        .I1(\logic_pop_sync_popReg_reg[0]_0 ),
        .I2(io_apb_decoder_io_output_PSEL_0),
        .I3(io_apb_PENABLE),
        .I4(io_apb_PWRITE),
        .I5(Q[0]),
        .O(logic_pop_sync_readArbitation_fire));
  LUT5 #(
    .INIT(32'h00040000)) 
    \logic_pop_sync_popReg[4]_i_4__0 
       (.I0(io_apb_PADDR[6]),
        .I1(io_apb_PADDR[7]),
        .I2(io_apb_PADDR[8]),
        .I3(io_apb_PADDR[9]),
        .I4(io_apb_PSEL),
        .O(\io_apb_PADDR[16] ));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__6 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__6 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__6 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__6 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__6 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__2));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__6_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__6_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__6_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__6_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__2),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__6 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__6 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__6 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__6 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__6 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__2[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__1),
        .CLR(reset),
        .D(logic_ptr_push0__2[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__9_n_0,logic_ram_reg_0_15_0_5_i_3__8_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__8_n_0,logic_ram_reg_0_15_0_5_i_5__8_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6__6_n_0,logic_ram_reg_0_15_0_5_i_7__6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[1:0]),
        .DOB(logic_ram_spinal_port10__1[3:2]),
        .DOC(logic_ram_spinal_port10__1[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    logic_ram_reg_0_15_0_5_i_1__6
       (.I0(clockCounter_reg_11_sn_1),
        .I1(when_apb3i2c_l175),
        .I2(i2cState__0[0]),
        .I3(i2cState__0[1]),
        .I4(i2cState__0[2]),
        .I5(logic_ram_reg_0_15_0_5_i_8__2_n_0),
        .O(io_push_fire__1));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_2__9
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [1]),
        .O(logic_ram_reg_0_15_0_5_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_3__8
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [0]),
        .O(logic_ram_reg_0_15_0_5_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_4__8
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [3]),
        .O(logic_ram_reg_0_15_0_5_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_5__8
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [2]),
        .O(logic_ram_reg_0_15_0_5_i_5__8_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_6__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [5]),
        .O(logic_ram_reg_0_15_0_5_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_7__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [4]),
        .O(logic_ram_reg_0_15_0_5_i_7__6_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    logic_ram_reg_0_15_0_5_i_8__2
       (.I0(logic_ram_reg_0_15_0_5_i_9__2_n_0),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_ram_reg_0_15_0_5_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    logic_ram_reg_0_15_0_5_i_9__2
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(logic_ram_reg_0_15_0_5_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1__6_n_0,logic_ram_reg_0_15_12_15_i_2__6_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3__6_n_0,logic_ram_reg_0_15_12_15_i_4__6_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[13:12]),
        .DOB(logic_ram_spinal_port10__1[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_1__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [13]),
        .O(logic_ram_reg_0_15_12_15_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_2__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [12]),
        .O(logic_ram_reg_0_15_12_15_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_3__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [15]),
        .O(logic_ram_reg_0_15_12_15_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_4__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [14]),
        .O(logic_ram_reg_0_15_12_15_i_4__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1__6_n_0,logic_ram_reg_0_15_6_11_i_2__6_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3__6_n_0,logic_ram_reg_0_15_6_11_i_4__6_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5__6_n_0,logic_ram_reg_0_15_6_11_i_6__6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__1[7:6]),
        .DOB(logic_ram_spinal_port10__1[9:8]),
        .DOC(logic_ram_spinal_port10__1[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__1));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_1__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [7]),
        .O(logic_ram_reg_0_15_6_11_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_2__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [6]),
        .O(logic_ram_reg_0_15_6_11_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_3__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [9]),
        .O(logic_ram_reg_0_15_6_11_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_4__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [8]),
        .O(logic_ram_reg_0_15_6_11_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_5__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [11]),
        .O(logic_ram_reg_0_15_6_11_i_5__6_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_6__6
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_0 [10]),
        .O(logic_ram_reg_0_15_6_11_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    \logic_ram_spinal_port1[15]_i_1 
       (.I0(logic_pop_addressGen_valid),
        .I1(rxFifo_io_pop_valid),
        .I2(\logic_ram_spinal_port1[15]_i_3__1_n_0 ),
        .I3(\logic_pop_sync_popReg_reg[0]_0 ),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__2 
       (.I0(\logic_ram_spinal_port1[15]_i_4_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT5 #(
    .INIT(32'h00800000)) 
    \logic_ram_spinal_port1[15]_i_3__1 
       (.I0(io_apb_PADDR[5]),
        .I1(\io_apb_PADDR[16] ),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(Q[0]),
        .O(\logic_ram_spinal_port1[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_4 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_4_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[10]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[11]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[12]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[13]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[14]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[15]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__1[9]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \selIndex[0]_i_1__3 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PSEL),
        .I2(io_apb_PADDR[9]),
        .I3(io_apb_PADDR[8]),
        .I4(io_apb_PADDR[7]),
        .I5(io_apb_PADDR[6]),
        .O(io_apb_decoder_io_output_PSEL_0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_18
   (io_gpio_write,
    ctrl_doWrite__0,
    E,
    \FSM_sequential_i2cState_reg[1] ,
    \FSM_sequential_i2cState_reg[2] ,
    \CR1_reg[9] ,
    \FSM_sequential_i2cState_reg[2]_0 ,
    \logic_ram_spinal_port1_reg[15]_0 ,
    clk,
    reset,
    \io_gpio_write[22] ,
    i2cState__0,
    \io_gpio_write[22]_0 ,
    Q,
    io_apb_PWDATA,
    \logic_ptr_push_reg[0]_0 ,
    \logic_ptr_push_reg[0]_1 ,
    when_apb3i2c_l175,
    \bitCounter_reg[0] ,
    \io_gpio_write[22]_1 ,
    \io_gpio_write[22]_2 ,
    \io_gpio_write[22]_3 ,
    \io_gpio_write[22]_INST_0_i_1_0 ,
    \bitCounter_reg[0]_0 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_decoder_io_output_PSEL,
    io_apb_PADDR,
    \FSM_sequential_i2cState_reg[2]_1 ,
    \FSM_sequential_i2cState_reg[2]_2 ,
    \FSM_sequential_i2cState_reg[1]_0 ,
    \FSM_sequential_i2cState_reg[0] );
  output [0:0]io_gpio_write;
  output ctrl_doWrite__0;
  output [0:0]E;
  output [0:0]\FSM_sequential_i2cState_reg[1] ;
  output \FSM_sequential_i2cState_reg[2] ;
  output \CR1_reg[9] ;
  output \FSM_sequential_i2cState_reg[2]_0 ;
  output [15:0]\logic_ram_spinal_port1_reg[15]_0 ;
  input clk;
  input reset;
  input \io_gpio_write[22] ;
  input [2:0]i2cState__0;
  input [0:0]\io_gpio_write[22]_0 ;
  input [0:0]Q;
  input [15:0]io_apb_PWDATA;
  input [0:0]\logic_ptr_push_reg[0]_0 ;
  input \logic_ptr_push_reg[0]_1 ;
  input when_apb3i2c_l175;
  input \bitCounter_reg[0] ;
  input \io_gpio_write[22]_1 ;
  input [0:0]\io_gpio_write[22]_2 ;
  input \io_gpio_write[22]_3 ;
  input [0:0]\io_gpio_write[22]_INST_0_i_1_0 ;
  input \bitCounter_reg[0]_0 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input [0:0]io_apb_PADDR;
  input \FSM_sequential_i2cState_reg[2]_1 ;
  input \FSM_sequential_i2cState_reg[2]_2 ;
  input [0:0]\FSM_sequential_i2cState_reg[1]_0 ;
  input \FSM_sequential_i2cState_reg[0] ;

  wire \CR1_reg[9] ;
  wire [0:0]E;
  wire \FSM_sequential_i2cState[2]_i_3__0_n_0 ;
  wire \FSM_sequential_i2cState_reg[0] ;
  wire [0:0]\FSM_sequential_i2cState_reg[1] ;
  wire [0:0]\FSM_sequential_i2cState_reg[1]_0 ;
  wire \FSM_sequential_i2cState_reg[2] ;
  wire \FSM_sequential_i2cState_reg[2]_0 ;
  wire \FSM_sequential_i2cState_reg[2]_1 ;
  wire \FSM_sequential_i2cState_reg[2]_2 ;
  wire [0:0]Q;
  wire \bitCounter_reg[0] ;
  wire \bitCounter_reg[0]_0 ;
  wire clk;
  wire ctrl_doWrite__0;
  wire [2:0]i2cState__0;
  wire [0:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_gpio_write;
  wire \io_gpio_write[22] ;
  wire [0:0]\io_gpio_write[22]_0 ;
  wire \io_gpio_write[22]_1 ;
  wire [0:0]\io_gpio_write[22]_2 ;
  wire \io_gpio_write[22]_3 ;
  wire [0:0]\io_gpio_write[22]_INST_0_i_1_0 ;
  wire \io_gpio_write[22]_INST_0_i_1_n_0 ;
  wire \io_gpio_write[22]_INST_0_i_4_n_0 ;
  wire io_push_fire__0;
  wire logic_pop_addressGen_rValid_i_1__10_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__1;
  wire \logic_ptr_pop[0]_i_1__5_n_0 ;
  wire \logic_ptr_pop[1]_i_1__5_n_0 ;
  wire \logic_ptr_pop[2]_i_1__5_n_0 ;
  wire \logic_ptr_pop[3]_i_1__5_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__1;
  wire [0:0]\logic_ptr_push_reg[0]_0 ;
  wire \logic_ptr_push_reg[0]_1 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_6_n_0;
  wire logic_ram_reg_0_15_0_5_i_7_n_0;
  wire logic_ram_reg_0_15_0_5_i_8_n_0;
  wire logic_ram_reg_0_15_0_5_i_9__1_n_0;
  wire logic_ram_reg_0_15_12_15_i_1_n_0;
  wire logic_ram_reg_0_15_12_15_i_2_n_0;
  wire logic_ram_reg_0_15_12_15_i_3_n_0;
  wire logic_ram_reg_0_15_12_15_i_4_n_0;
  wire logic_ram_reg_0_15_6_11_i_1_n_0;
  wire logic_ram_reg_0_15_6_11_i_2_n_0;
  wire logic_ram_reg_0_15_6_11_i_3_n_0;
  wire logic_ram_reg_0_15_6_11_i_4_n_0;
  wire logic_ram_reg_0_15_6_11_i_5_n_0;
  wire logic_ram_reg_0_15_6_11_i_6_n_0;
  wire [15:0]logic_ram_spinal_port10__0;
  wire \logic_ram_spinal_port1[15]_i_3__2_n_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[15]_0 ;
  wire reset;
  wire txFifo_io_pop_valid;
  wire when_apb3i2c_l175;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \CR1[15]_i_2__0 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_decoder_io_output_PSEL),
        .I3(io_apb_PADDR),
        .O(ctrl_doWrite__0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_i2cState[0]_i_1__0 
       (.I0(\FSM_sequential_i2cState_reg[0] ),
        .I1(\FSM_sequential_i2cState[2]_i_3__0_n_0 ),
        .I2(i2cState__0[2]),
        .I3(\FSM_sequential_i2cState_reg[2]_2 ),
        .I4(i2cState__0[0]),
        .O(\FSM_sequential_i2cState_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3F003FFFD0CCD000)) 
    \FSM_sequential_i2cState[1]_i_1__0 
       (.I0(\FSM_sequential_i2cState_reg[1]_0 ),
        .I1(i2cState__0[0]),
        .I2(\FSM_sequential_i2cState[2]_i_3__0_n_0 ),
        .I3(i2cState__0[2]),
        .I4(\FSM_sequential_i2cState_reg[2]_2 ),
        .I5(i2cState__0[1]),
        .O(\CR1_reg[9] ));
  LUT4 #(
    .INIT(16'hBAB0)) 
    \FSM_sequential_i2cState[2]_i_1__0 
       (.I0(\FSM_sequential_i2cState_reg[2]_1 ),
        .I1(\FSM_sequential_i2cState[2]_i_3__0_n_0 ),
        .I2(i2cState__0[2]),
        .I3(\FSM_sequential_i2cState_reg[2]_2 ),
        .O(\FSM_sequential_i2cState_reg[2] ));
  LUT5 #(
    .INIT(32'hFBCB0000)) 
    \FSM_sequential_i2cState[2]_i_3__0 
       (.I0(when_apb3i2c_l175),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(txFifo_io_pop_valid),
        .I4(\bitCounter_reg[0] ),
        .O(\FSM_sequential_i2cState[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \SR1[7]_i_1__0 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .O(\FSM_sequential_i2cState_reg[1] ));
  LUT6 #(
    .INIT(64'h00AAF0AAC0AA00AA)) 
    \bitCounter[3]_i_1__0 
       (.I0(\bitCounter_reg[0]_0 ),
        .I1(txFifo_io_pop_valid),
        .I2(\bitCounter_reg[0] ),
        .I3(i2cState__0[2]),
        .I4(i2cState__0[0]),
        .I5(i2cState__0[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFEEFFFFFFEEF0000)) 
    \io_gpio_write[22]_INST_0 
       (.I0(\io_gpio_write[22]_INST_0_i_1_n_0 ),
        .I1(\io_gpio_write[22] ),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(\io_gpio_write[22]_0 ),
        .I5(Q),
        .O(io_gpio_write));
  LUT6 #(
    .INIT(64'hCCEFCCECCCFFCCFF)) 
    \io_gpio_write[22]_INST_0_i_1 
       (.I0(\io_gpio_write[22]_1 ),
        .I1(\io_gpio_write[22]_INST_0_i_4_n_0 ),
        .I2(\io_gpio_write[22]_2 ),
        .I3(i2cState__0[2]),
        .I4(\io_gpio_write[22]_3 ),
        .I5(\bitCounter_reg[0] ),
        .O(\io_gpio_write[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44440444)) 
    \io_gpio_write[22]_INST_0_i_4 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[2]),
        .I2(txFifo_io_pop_valid),
        .I3(\bitCounter_reg[0] ),
        .I4(\io_gpio_write[22]_INST_0_i_1_0 ),
        .O(\io_gpio_write[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF0000)) 
    logic_pop_addressGen_rValid_i_1__10
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .I5(logic_pop_addressGen_valid),
        .O(logic_pop_addressGen_rValid_i_1__10_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__10_n_0),
        .Q(txFifo_io_pop_valid));
  LUT5 #(
    .INIT(32'h40000000)) 
    \logic_pop_sync_popReg[4]_i_1__10 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .O(logic_pop_sync_readArbitation_fire));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__5 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__5 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__5 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__5 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__5 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__1));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__5_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__5_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__5_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__5_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__1),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__5 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__5 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__5 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__5 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__5 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__1[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__0),
        .CLR(reset),
        .D(logic_ptr_push0__1[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__1_n_0,logic_ram_reg_0_15_0_5_i_3__1_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__1_n_0,logic_ram_reg_0_15_0_5_i_5__1_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6_n_0,logic_ram_reg_0_15_0_5_i_7_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[1:0]),
        .DOB(logic_ram_spinal_port10__0[3:2]),
        .DOC(logic_ram_spinal_port10__0[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT6 #(
    .INIT(64'hAAAAAAAA28AAAA28)) 
    logic_ram_reg_0_15_0_5_i_1__5
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[1]),
        .I3(logic_ptr_push_reg__0[2]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ram_reg_0_15_0_5_i_9__1_n_0),
        .O(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[1]),
        .O(logic_ram_reg_0_15_0_5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[0]),
        .O(logic_ram_reg_0_15_0_5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[3]),
        .O(logic_ram_reg_0_15_0_5_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[2]),
        .O(logic_ram_reg_0_15_0_5_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[5]),
        .O(logic_ram_reg_0_15_0_5_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[4]),
        .O(logic_ram_reg_0_15_0_5_i_7_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    logic_ram_reg_0_15_0_5_i_8
       (.I0(\logic_ptr_push_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(\logic_ptr_push_reg[0]_1 ),
        .O(logic_ram_reg_0_15_0_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    logic_ram_reg_0_15_0_5_i_9__1
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(logic_ram_reg_0_15_0_5_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1_n_0,logic_ram_reg_0_15_12_15_i_2_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3_n_0,logic_ram_reg_0_15_12_15_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[13:12]),
        .DOB(logic_ram_spinal_port10__0[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[13]),
        .O(logic_ram_reg_0_15_12_15_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[12]),
        .O(logic_ram_reg_0_15_12_15_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[15]),
        .O(logic_ram_reg_0_15_12_15_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[14]),
        .O(logic_ram_reg_0_15_12_15_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1_n_0,logic_ram_reg_0_15_6_11_i_2_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3_n_0,logic_ram_reg_0_15_6_11_i_4_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5_n_0,logic_ram_reg_0_15_6_11_i_6_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__0[7:6]),
        .DOB(logic_ram_spinal_port10__0[9:8]),
        .DOC(logic_ram_spinal_port10__0[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[7]),
        .O(logic_ram_reg_0_15_6_11_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[6]),
        .O(logic_ram_reg_0_15_6_11_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[9]),
        .O(logic_ram_reg_0_15_6_11_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[8]),
        .O(logic_ram_reg_0_15_6_11_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[11]),
        .O(logic_ram_reg_0_15_6_11_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6
       (.I0(logic_ram_reg_0_15_0_5_i_8_n_0),
        .I1(io_apb_PWDATA[10]),
        .O(logic_ram_reg_0_15_6_11_i_6_n_0));
  LUT6 #(
    .INIT(64'h4000FFFF00000000)) 
    \logic_ram_spinal_port1[15]_i_1__6 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .I5(logic_pop_addressGen_valid),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__1 
       (.I0(\logic_ram_spinal_port1[15]_i_3__2_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_3__2 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_3__2_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[0]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[10]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[11]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[12]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[13]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[14]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[15]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[1]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[2]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[3]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[4]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[5]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[6]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[7]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[8]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__0[9]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_19
   (rxFifo_io_pop_valid,
    clockCounter_reg_11_sp_1,
    when_apb3i2c_l175,
    io_apb_PADDR_4_sp_1,
    \logic_ram_spinal_port1_reg[6]_0 ,
    \logic_ram_spinal_port1_reg[0]_0 ,
    \SR2_reg[1] ,
    \logic_ram_spinal_port1_reg[2]_0 ,
    \logic_ram_spinal_port1_reg[4]_0 ,
    \logic_ram_spinal_port1_reg[7]_0 ,
    io_apb_PADDR_1_sp_1,
    \logic_ram_spinal_port1_reg[3]_0 ,
    \logic_ram_spinal_port1_reg[5]_0 ,
    \logic_ram_spinal_port1_reg[8]_0 ,
    \logic_ram_spinal_port1_reg[9]_0 ,
    \logic_ram_spinal_port1_reg[11]_0 ,
    \logic_ram_spinal_port1_reg[12]_0 ,
    \logic_ram_spinal_port1_reg[13]_0 ,
    \logic_ram_spinal_port1_reg[14]_0 ,
    \logic_ram_spinal_port1_reg[15]_0 ,
    clk,
    reset,
    i2cState__0,
    clockCounter_reg,
    io_apb_PADDR,
    \io_apb_PRDATA[6]_INST_0_i_8 ,
    \io_apb_PRDATA[6]_INST_0_i_8_0 ,
    \io_apb_PRDATA[6]_INST_0_i_8_1 ,
    \io_apb_PRDATA[0]_INST_0_i_8 ,
    \io_apb_PRDATA[10]_INST_0_i_9_0 ,
    \io_apb_PRDATA[0]_INST_0_i_8_0 ,
    \io_apb_PRDATA[0]_INST_0_i_8_1 ,
    SR2,
    \io_apb_PRDATA[1]_INST_0_i_8 ,
    \io_apb_PRDATA[1]_INST_0_i_8_0 ,
    \io_apb_PRDATA[2]_INST_0_i_8 ,
    \io_apb_PRDATA[2]_INST_0_i_8_0 ,
    \io_apb_PRDATA[2]_INST_0_i_8_1 ,
    \io_apb_PRDATA[4]_INST_0_i_8 ,
    \io_apb_PRDATA[4]_INST_0_i_8_0 ,
    \io_apb_PRDATA[4]_INST_0_i_8_1 ,
    \io_apb_PRDATA[7]_INST_0_i_8 ,
    \io_apb_PRDATA[7]_INST_0_i_8_0 ,
    \io_apb_PRDATA[7]_INST_0_i_8_1 ,
    selIndex,
    \io_apb_PRDATA[10]_INST_0_i_3 ,
    AF,
    Q,
    \io_apb_PRDATA[3]_INST_0_i_8 ,
    \io_apb_PRDATA[15]_INST_0_i_12 ,
    \io_apb_PRDATA[15]_INST_0_i_12_0 ,
    \io_apb_PRDATA[3]_INST_0_i_8_0 ,
    \io_apb_PRDATA[5]_INST_0_i_8 ,
    \io_apb_PRDATA[8]_INST_0_i_8 ,
    \io_apb_PRDATA[9]_INST_0_i_9 ,
    \io_apb_PRDATA[11]_INST_0_i_9 ,
    \io_apb_PRDATA[12]_INST_0_i_9 ,
    \io_apb_PRDATA[13]_INST_0_i_9 ,
    \io_apb_PRDATA[14]_INST_0_i_9 ,
    \io_apb_PRDATA[15]_INST_0_i_12_1 ,
    io_apb_decoder_io_output_PSEL,
    io_apb_PENABLE,
    io_apb_PWRITE,
    \logic_pop_sync_popReg_reg[0]_0 ,
    \logic_ptr_push_reg[0]_0 ,
    \logic_ram_spinal_port1_reg[13]_1 );
  output rxFifo_io_pop_valid;
  output clockCounter_reg_11_sp_1;
  output when_apb3i2c_l175;
  output io_apb_PADDR_4_sp_1;
  output \logic_ram_spinal_port1_reg[6]_0 ;
  output \logic_ram_spinal_port1_reg[0]_0 ;
  output \SR2_reg[1] ;
  output \logic_ram_spinal_port1_reg[2]_0 ;
  output \logic_ram_spinal_port1_reg[4]_0 ;
  output \logic_ram_spinal_port1_reg[7]_0 ;
  output io_apb_PADDR_1_sp_1;
  output \logic_ram_spinal_port1_reg[3]_0 ;
  output \logic_ram_spinal_port1_reg[5]_0 ;
  output \logic_ram_spinal_port1_reg[8]_0 ;
  output \logic_ram_spinal_port1_reg[9]_0 ;
  output \logic_ram_spinal_port1_reg[11]_0 ;
  output \logic_ram_spinal_port1_reg[12]_0 ;
  output \logic_ram_spinal_port1_reg[13]_0 ;
  output \logic_ram_spinal_port1_reg[14]_0 ;
  output \logic_ram_spinal_port1_reg[15]_0 ;
  input clk;
  input reset;
  input [2:0]i2cState__0;
  input [11:0]clockCounter_reg;
  input [6:0]io_apb_PADDR;
  input \io_apb_PRDATA[6]_INST_0_i_8 ;
  input \io_apb_PRDATA[6]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[6]_INST_0_i_8_1 ;
  input \io_apb_PRDATA[0]_INST_0_i_8 ;
  input \io_apb_PRDATA[10]_INST_0_i_9_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[0]_INST_0_i_8_1 ;
  input [0:0]SR2;
  input \io_apb_PRDATA[1]_INST_0_i_8 ;
  input \io_apb_PRDATA[1]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_8 ;
  input \io_apb_PRDATA[2]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[2]_INST_0_i_8_1 ;
  input \io_apb_PRDATA[4]_INST_0_i_8 ;
  input \io_apb_PRDATA[4]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[4]_INST_0_i_8_1 ;
  input \io_apb_PRDATA[7]_INST_0_i_8 ;
  input \io_apb_PRDATA[7]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[7]_INST_0_i_8_1 ;
  input selIndex;
  input \io_apb_PRDATA[10]_INST_0_i_3 ;
  input AF;
  input [9:0]Q;
  input \io_apb_PRDATA[3]_INST_0_i_8 ;
  input \io_apb_PRDATA[15]_INST_0_i_12 ;
  input \io_apb_PRDATA[15]_INST_0_i_12_0 ;
  input \io_apb_PRDATA[3]_INST_0_i_8_0 ;
  input \io_apb_PRDATA[5]_INST_0_i_8 ;
  input \io_apb_PRDATA[8]_INST_0_i_8 ;
  input \io_apb_PRDATA[9]_INST_0_i_9 ;
  input \io_apb_PRDATA[11]_INST_0_i_9 ;
  input \io_apb_PRDATA[12]_INST_0_i_9 ;
  input \io_apb_PRDATA[13]_INST_0_i_9 ;
  input \io_apb_PRDATA[14]_INST_0_i_9 ;
  input \io_apb_PRDATA[15]_INST_0_i_12_1 ;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]\logic_pop_sync_popReg_reg[0]_0 ;
  input [3:0]\logic_ptr_push_reg[0]_0 ;
  input [15:0]\logic_ram_spinal_port1_reg[13]_1 ;

  wire AF;
  wire [9:0]Q;
  wire [0:0]SR2;
  wire \SR2_reg[1] ;
  wire clk;
  wire [11:0]clockCounter_reg;
  wire clockCounter_reg_11_sn_1;
  wire [2:0]i2cState__0;
  wire [6:0]io_apb_PADDR;
  wire io_apb_PADDR_1_sn_1;
  wire io_apb_PADDR_4_sn_1;
  wire io_apb_PENABLE;
  wire \io_apb_PRDATA[0]_INST_0_i_8 ;
  wire \io_apb_PRDATA[0]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[0]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[10]_INST_0_i_22_n_0 ;
  wire \io_apb_PRDATA[10]_INST_0_i_3 ;
  wire \io_apb_PRDATA[10]_INST_0_i_9_0 ;
  wire \io_apb_PRDATA[11]_INST_0_i_9 ;
  wire \io_apb_PRDATA[12]_INST_0_i_9 ;
  wire \io_apb_PRDATA[13]_INST_0_i_9 ;
  wire \io_apb_PRDATA[14]_INST_0_i_9 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_12_1 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8 ;
  wire \io_apb_PRDATA[1]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_8 ;
  wire \io_apb_PRDATA[2]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[2]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[3]_INST_0_i_8 ;
  wire \io_apb_PRDATA[3]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_8 ;
  wire \io_apb_PRDATA[4]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[4]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[5]_INST_0_i_8 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[6]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[7]_INST_0_i_8 ;
  wire \io_apb_PRDATA[7]_INST_0_i_8_0 ;
  wire \io_apb_PRDATA[7]_INST_0_i_8_1 ;
  wire \io_apb_PRDATA[8]_INST_0_i_8 ;
  wire \io_apb_PRDATA[9]_INST_0_i_9 ;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire \io_gpio_write[21]_INST_0_i_2_n_0 ;
  wire \io_gpio_write[21]_INST_0_i_3_n_0 ;
  wire io_push_fire__2;
  wire logic_pop_addressGen_rValid_i_1__3_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire \logic_pop_sync_popReg[4]_i_3__0_n_0 ;
  wire [0:0]\logic_pop_sync_popReg_reg[0]_0 ;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0__0;
  wire \logic_ptr_pop[0]_i_1__4_n_0 ;
  wire \logic_ptr_pop[1]_i_1__4_n_0 ;
  wire \logic_ptr_pop[2]_i_1__4_n_0 ;
  wire \logic_ptr_pop[3]_i_1__4_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0__0;
  wire [3:0]\logic_ptr_push_reg[0]_0 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_2__8_n_0;
  wire logic_ram_reg_0_15_0_5_i_3__7_n_0;
  wire logic_ram_reg_0_15_0_5_i_4__7_n_0;
  wire logic_ram_reg_0_15_0_5_i_5__7_n_0;
  wire logic_ram_reg_0_15_0_5_i_6__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_7__5_n_0;
  wire logic_ram_reg_0_15_0_5_i_8__1_n_0;
  wire logic_ram_reg_0_15_0_5_i_9__0_n_0;
  wire logic_ram_reg_0_15_12_15_i_1__5_n_0;
  wire logic_ram_reg_0_15_12_15_i_2__5_n_0;
  wire logic_ram_reg_0_15_12_15_i_3__5_n_0;
  wire logic_ram_reg_0_15_12_15_i_4__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_1__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_2__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_3__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_4__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_5__5_n_0;
  wire logic_ram_reg_0_15_6_11_i_6__5_n_0;
  wire [15:0]logic_ram_spinal_port10__2;
  wire \logic_ram_spinal_port1[15]_i_3__0_n_0 ;
  wire \logic_ram_spinal_port1_reg[0]_0 ;
  wire \logic_ram_spinal_port1_reg[11]_0 ;
  wire \logic_ram_spinal_port1_reg[12]_0 ;
  wire \logic_ram_spinal_port1_reg[13]_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[13]_1 ;
  wire \logic_ram_spinal_port1_reg[14]_0 ;
  wire \logic_ram_spinal_port1_reg[15]_0 ;
  wire \logic_ram_spinal_port1_reg[2]_0 ;
  wire \logic_ram_spinal_port1_reg[3]_0 ;
  wire \logic_ram_spinal_port1_reg[4]_0 ;
  wire \logic_ram_spinal_port1_reg[5]_0 ;
  wire \logic_ram_spinal_port1_reg[6]_0 ;
  wire \logic_ram_spinal_port1_reg[7]_0 ;
  wire \logic_ram_spinal_port1_reg[8]_0 ;
  wire \logic_ram_spinal_port1_reg[9]_0 ;
  wire \logic_ram_spinal_port1_reg_n_0_[0] ;
  wire \logic_ram_spinal_port1_reg_n_0_[10] ;
  wire \logic_ram_spinal_port1_reg_n_0_[11] ;
  wire \logic_ram_spinal_port1_reg_n_0_[12] ;
  wire \logic_ram_spinal_port1_reg_n_0_[13] ;
  wire \logic_ram_spinal_port1_reg_n_0_[14] ;
  wire \logic_ram_spinal_port1_reg_n_0_[15] ;
  wire \logic_ram_spinal_port1_reg_n_0_[1] ;
  wire \logic_ram_spinal_port1_reg_n_0_[2] ;
  wire \logic_ram_spinal_port1_reg_n_0_[3] ;
  wire \logic_ram_spinal_port1_reg_n_0_[4] ;
  wire \logic_ram_spinal_port1_reg_n_0_[5] ;
  wire \logic_ram_spinal_port1_reg_n_0_[6] ;
  wire \logic_ram_spinal_port1_reg_n_0_[7] ;
  wire \logic_ram_spinal_port1_reg_n_0_[8] ;
  wire \logic_ram_spinal_port1_reg_n_0_[9] ;
  wire reset;
  wire rxFifo_io_pop_valid;
  wire selIndex;
  wire when_apb3i2c_l175;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  assign clockCounter_reg_11_sp_1 = clockCounter_reg_11_sn_1;
  assign io_apb_PADDR_1_sp_1 = io_apb_PADDR_1_sn_1;
  assign io_apb_PADDR_4_sp_1 = io_apb_PADDR_4_sn_1;
  LUT4 #(
    .INIT(16'h4000)) 
    \SR1[2]_i_2 
       (.I0(\logic_ptr_push_reg[0]_0 [3]),
        .I1(\logic_ptr_push_reg[0]_0 [2]),
        .I2(\logic_ptr_push_reg[0]_0 [1]),
        .I3(\logic_ptr_push_reg[0]_0 [0]),
        .O(when_apb3i2c_l175));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \io_apb_PRDATA[0]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[0]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .I3(\io_apb_PRDATA[0]_INST_0_i_8_0 ),
        .I4(\io_apb_PRDATA[0]_INST_0_i_8_1 ),
        .I5(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .O(\logic_ram_spinal_port1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \io_apb_PRDATA[10]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I1(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .I2(AF),
        .I3(Q[4]),
        .I4(io_apb_PADDR[2]),
        .I5(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[10]_INST_0_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h11111000)) 
    \io_apb_PRDATA[10]_INST_0_i_9 
       (.I0(io_apb_PADDR[1]),
        .I1(selIndex),
        .I2(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .I3(\io_apb_PRDATA[10]_INST_0_i_22_n_0 ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_3 ),
        .O(io_apb_PADDR_1_sn_1));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[11]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[11]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .I3(Q[5]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[12]_INST_0_i_19 
       (.I0(\io_apb_PRDATA[12]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .I3(Q[6]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[13]_INST_0_i_19 
       (.I0(\io_apb_PRDATA[13]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .I3(Q[7]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[14]_INST_0_i_19 
       (.I0(\io_apb_PRDATA[14]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .I3(Q[8]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[15]_INST_0_i_26 
       (.I0(\io_apb_PRDATA[15]_INST_0_i_12_1 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .I3(Q[9]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \io_apb_PRDATA[1]_INST_0_i_23 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .I1(SR2),
        .I2(\io_apb_PRDATA[1]_INST_0_i_8 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .I4(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I5(\io_apb_PRDATA[1]_INST_0_i_8_0 ),
        .O(\SR2_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \io_apb_PRDATA[2]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[2]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .I3(\io_apb_PRDATA[2]_INST_0_i_8_0 ),
        .I4(\io_apb_PRDATA[2]_INST_0_i_8_1 ),
        .I5(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .O(\logic_ram_spinal_port1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[3]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[3]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .I3(Q[0]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \io_apb_PRDATA[4]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[4]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .I3(\io_apb_PRDATA[4]_INST_0_i_8_0 ),
        .I4(\io_apb_PRDATA[4]_INST_0_i_8_1 ),
        .I5(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .O(\logic_ram_spinal_port1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[5]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[5]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .I3(Q[1]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEAAAAAAAA)) 
    \io_apb_PRDATA[6]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[6]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[6]_INST_0_i_8_0 ),
        .I2(\logic_pop_sync_popReg[4]_i_3__0_n_0 ),
        .I3(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .I4(io_apb_PADDR[3]),
        .I5(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .O(\logic_ram_spinal_port1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \io_apb_PRDATA[7]_INST_0_i_22 
       (.I0(\io_apb_PRDATA[7]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[10]_INST_0_i_9_0 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .I3(\io_apb_PRDATA[7]_INST_0_i_8_0 ),
        .I4(\io_apb_PRDATA[7]_INST_0_i_8_1 ),
        .I5(\io_apb_PRDATA[6]_INST_0_i_8_1 ),
        .O(\logic_ram_spinal_port1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[8]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[8]_INST_0_i_8 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .I3(Q[2]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0EAEAEAEA)) 
    \io_apb_PRDATA[9]_INST_0_i_21 
       (.I0(\io_apb_PRDATA[9]_INST_0_i_9 ),
        .I1(\io_apb_PRDATA[15]_INST_0_i_12 ),
        .I2(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .I3(Q[3]),
        .I4(\io_apb_PRDATA[15]_INST_0_i_12_0 ),
        .I5(\io_apb_PRDATA[3]_INST_0_i_8_0 ),
        .O(\logic_ram_spinal_port1_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \io_gpio_write[21]_INST_0_i_1 
       (.I0(\io_gpio_write[21]_INST_0_i_2_n_0 ),
        .I1(clockCounter_reg[11]),
        .I2(clockCounter_reg[10]),
        .I3(clockCounter_reg[9]),
        .I4(clockCounter_reg[8]),
        .I5(\io_gpio_write[21]_INST_0_i_3_n_0 ),
        .O(clockCounter_reg_11_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_gpio_write[21]_INST_0_i_2 
       (.I0(clockCounter_reg[7]),
        .I1(clockCounter_reg[6]),
        .I2(clockCounter_reg[5]),
        .I3(clockCounter_reg[4]),
        .O(\io_gpio_write[21]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \io_gpio_write[21]_INST_0_i_3 
       (.I0(clockCounter_reg[1]),
        .I1(clockCounter_reg[0]),
        .I2(clockCounter_reg[3]),
        .I3(clockCounter_reg[2]),
        .O(\io_gpio_write[21]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    logic_pop_addressGen_rValid_i_1__3
       (.I0(logic_pop_addressGen_valid),
        .I1(io_apb_PADDR_4_sn_1),
        .I2(\logic_pop_sync_popReg[4]_i_3__0_n_0 ),
        .I3(rxFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1__3_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__3_n_0),
        .Q(rxFifo_io_pop_valid));
  LUT3 #(
    .INIT(8'h80)) 
    \logic_pop_sync_popReg[4]_i_1__4 
       (.I0(rxFifo_io_pop_valid),
        .I1(io_apb_PADDR_4_sn_1),
        .I2(\logic_pop_sync_popReg[4]_i_3__0_n_0 ),
        .O(logic_pop_sync_readArbitation_fire));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \logic_pop_sync_popReg[4]_i_2 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[5]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[3]),
        .I5(io_apb_PADDR[2]),
        .O(io_apb_PADDR_4_sn_1));
  LUT5 #(
    .INIT(32'h00200000)) 
    \logic_pop_sync_popReg[4]_i_3__0 
       (.I0(io_apb_decoder_io_output_PSEL),
        .I1(io_apb_PADDR[6]),
        .I2(io_apb_PENABLE),
        .I3(io_apb_PWRITE),
        .I4(\logic_pop_sync_popReg_reg[0]_0 ),
        .O(\logic_pop_sync_popReg[4]_i_3__0_n_0 ));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__4 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__4 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__4 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__4 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__4 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0__0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__4_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__4_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__4_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__4_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0__0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__4 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__4 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__4 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__4 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__4 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0__0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire__2),
        .CLR(reset),
        .D(logic_ptr_push0__0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_0_5_i_2__8_n_0,logic_ram_reg_0_15_0_5_i_3__7_n_0}),
        .DIB({logic_ram_reg_0_15_0_5_i_4__7_n_0,logic_ram_reg_0_15_0_5_i_5__7_n_0}),
        .DIC({logic_ram_reg_0_15_0_5_i_6__5_n_0,logic_ram_reg_0_15_0_5_i_7__5_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[1:0]),
        .DOB(logic_ram_spinal_port10__2[3:2]),
        .DOC(logic_ram_spinal_port10__2[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    logic_ram_reg_0_15_0_5_i_1__3
       (.I0(clockCounter_reg_11_sn_1),
        .I1(when_apb3i2c_l175),
        .I2(i2cState__0[0]),
        .I3(i2cState__0[1]),
        .I4(i2cState__0[2]),
        .I5(logic_ram_reg_0_15_0_5_i_8__1_n_0),
        .O(io_push_fire__2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_2__8
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [1]),
        .O(logic_ram_reg_0_15_0_5_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_3__7
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [0]),
        .O(logic_ram_reg_0_15_0_5_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_4__7
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [3]),
        .O(logic_ram_reg_0_15_0_5_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_5__7
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [2]),
        .O(logic_ram_reg_0_15_0_5_i_5__7_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_6__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [5]),
        .O(logic_ram_reg_0_15_0_5_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_0_5_i_7__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [4]),
        .O(logic_ram_reg_0_15_0_5_i_7__5_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    logic_ram_reg_0_15_0_5_i_8__1
       (.I0(logic_ram_reg_0_15_0_5_i_9__0_n_0),
        .I1(logic_pop_sync_popReg[2]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_ram_reg_0_15_0_5_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    logic_ram_reg_0_15_0_5_i_9__0
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(logic_ram_reg_0_15_0_5_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_12_15_i_1__5_n_0,logic_ram_reg_0_15_12_15_i_2__5_n_0}),
        .DIB({logic_ram_reg_0_15_12_15_i_3__5_n_0,logic_ram_reg_0_15_12_15_i_4__5_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[13:12]),
        .DOB(logic_ram_spinal_port10__2[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_1__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [13]),
        .O(logic_ram_reg_0_15_12_15_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_2__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [12]),
        .O(logic_ram_reg_0_15_12_15_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_3__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [15]),
        .O(logic_ram_reg_0_15_12_15_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_12_15_i_4__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [14]),
        .O(logic_ram_reg_0_15_12_15_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA({logic_ram_reg_0_15_6_11_i_1__5_n_0,logic_ram_reg_0_15_6_11_i_2__5_n_0}),
        .DIB({logic_ram_reg_0_15_6_11_i_3__5_n_0,logic_ram_reg_0_15_6_11_i_4__5_n_0}),
        .DIC({logic_ram_reg_0_15_6_11_i_5__5_n_0,logic_ram_reg_0_15_6_11_i_6__5_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10__2[7:6]),
        .DOB(logic_ram_spinal_port10__2[9:8]),
        .DOC(logic_ram_spinal_port10__2[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire__2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_1__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [7]),
        .O(logic_ram_reg_0_15_6_11_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_2__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [6]),
        .O(logic_ram_reg_0_15_6_11_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_3__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [9]),
        .O(logic_ram_reg_0_15_6_11_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_4__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [8]),
        .O(logic_ram_reg_0_15_6_11_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_5__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [11]),
        .O(logic_ram_reg_0_15_6_11_i_5__5_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    logic_ram_reg_0_15_6_11_i_6__5
       (.I0(i2cState__0[2]),
        .I1(i2cState__0[1]),
        .I2(when_apb3i2c_l175),
        .I3(clockCounter_reg_11_sn_1),
        .I4(i2cState__0[0]),
        .I5(\logic_ram_spinal_port1_reg[13]_1 [10]),
        .O(logic_ram_reg_0_15_6_11_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hA222)) 
    \logic_ram_spinal_port1[15]_i_1__0 
       (.I0(logic_pop_addressGen_valid),
        .I1(rxFifo_io_pop_valid),
        .I2(\logic_pop_sync_popReg[4]_i_3__0_n_0 ),
        .I3(io_apb_PADDR_4_sn_1),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2__0 
       (.I0(\logic_ram_spinal_port1[15]_i_3__0_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_3__0 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_3__0_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[0]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[10]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[11]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[12]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[13]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[14]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[15]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[1]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[2]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[3]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[4]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[5]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[6]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[7]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[8]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10__2[9]),
        .Q(\logic_ram_spinal_port1_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_4_20
   (io_gpio_write,
    E,
    \FSM_sequential_i2cState_reg[1] ,
    ctrl_doWrite__0,
    \FSM_sequential_i2cState_reg[2] ,
    \CR1_reg[9] ,
    \FSM_sequential_i2cState_reg[2]_0 ,
    \logic_ram_spinal_port1_reg[15]_0 ,
    clk,
    reset,
    \io_gpio_write[20] ,
    i2cState__0,
    \io_gpio_write[20]_0 ,
    Q,
    when_apb3i2c_l175,
    \bitCounter_reg[0] ,
    \io_gpio_write[20]_1 ,
    \io_gpio_write[20]_2 ,
    \io_gpio_write[20]_3 ,
    \io_gpio_write[20]_INST_0_i_1_0 ,
    \bitCounter_reg[0]_0 ,
    io_apb_PWDATA,
    \logic_ptr_push_reg[0]_0 ,
    \logic_ptr_push_reg[0]_1 ,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_PADDR,
    io_apb_decoder_io_output_PSEL,
    \FSM_sequential_i2cState_reg[2]_1 ,
    \FSM_sequential_i2cState_reg[2]_2 ,
    \FSM_sequential_i2cState_reg[1]_0 ,
    \FSM_sequential_i2cState_reg[0] );
  output [0:0]io_gpio_write;
  output [0:0]E;
  output [0:0]\FSM_sequential_i2cState_reg[1] ;
  output ctrl_doWrite__0;
  output \FSM_sequential_i2cState_reg[2] ;
  output \CR1_reg[9] ;
  output \FSM_sequential_i2cState_reg[2]_0 ;
  output [15:0]\logic_ram_spinal_port1_reg[15]_0 ;
  input clk;
  input reset;
  input \io_gpio_write[20] ;
  input [2:0]i2cState__0;
  input [0:0]\io_gpio_write[20]_0 ;
  input [0:0]Q;
  input when_apb3i2c_l175;
  input \bitCounter_reg[0] ;
  input \io_gpio_write[20]_1 ;
  input [0:0]\io_gpio_write[20]_2 ;
  input \io_gpio_write[20]_3 ;
  input [0:0]\io_gpio_write[20]_INST_0_i_1_0 ;
  input \bitCounter_reg[0]_0 ;
  input [15:0]io_apb_PWDATA;
  input [0:0]\logic_ptr_push_reg[0]_0 ;
  input \logic_ptr_push_reg[0]_1 ;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_PADDR;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input \FSM_sequential_i2cState_reg[2]_1 ;
  input \FSM_sequential_i2cState_reg[2]_2 ;
  input [0:0]\FSM_sequential_i2cState_reg[1]_0 ;
  input \FSM_sequential_i2cState_reg[0] ;

  wire \CR1_reg[9] ;
  wire [0:0]E;
  wire \FSM_sequential_i2cState[2]_i_3_n_0 ;
  wire \FSM_sequential_i2cState_reg[0] ;
  wire [0:0]\FSM_sequential_i2cState_reg[1] ;
  wire [0:0]\FSM_sequential_i2cState_reg[1]_0 ;
  wire \FSM_sequential_i2cState_reg[2] ;
  wire \FSM_sequential_i2cState_reg[2]_0 ;
  wire \FSM_sequential_i2cState_reg[2]_1 ;
  wire \FSM_sequential_i2cState_reg[2]_2 ;
  wire [0:0]Q;
  wire \bitCounter_reg[0] ;
  wire \bitCounter_reg[0]_0 ;
  wire clk;
  wire ctrl_doWrite__0;
  wire [2:0]i2cState__0;
  wire [0:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire [15:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire [0:0]io_gpio_write;
  wire \io_gpio_write[20] ;
  wire [0:0]\io_gpio_write[20]_0 ;
  wire \io_gpio_write[20]_1 ;
  wire [0:0]\io_gpio_write[20]_2 ;
  wire \io_gpio_write[20]_3 ;
  wire [0:0]\io_gpio_write[20]_INST_0_i_1_0 ;
  wire \io_gpio_write[20]_INST_0_i_1_n_0 ;
  wire \io_gpio_write[20]_INST_0_i_4_n_0 ;
  wire io_push_fire;
  wire [15:0]io_push_payload;
  wire logic_pop_addressGen_rValid_i_1__9_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0;
  wire \logic_ptr_pop[0]_i_1__3_n_0 ;
  wire \logic_ptr_pop[1]_i_1__3_n_0 ;
  wire \logic_ptr_pop[2]_i_1__3_n_0 ;
  wire \logic_ptr_pop[3]_i_1__3_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0;
  wire [0:0]\logic_ptr_push_reg[0]_0 ;
  wire \logic_ptr_push_reg[0]_1 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire logic_ram_reg_0_15_0_5_i_8__0_n_0;
  wire logic_ram_reg_0_15_0_5_i_9_n_0;
  wire [15:0]logic_ram_spinal_port10;
  wire \logic_ram_spinal_port1[15]_i_3_n_0 ;
  wire [15:0]\logic_ram_spinal_port1_reg[15]_0 ;
  wire reset;
  wire txFifo_io_pop_valid;
  wire when_apb3i2c_l175;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0800)) 
    \CR1[15]_i_3__0 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PADDR),
        .I3(io_apb_decoder_io_output_PSEL),
        .O(ctrl_doWrite__0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \FSM_sequential_i2cState[0]_i_1 
       (.I0(\FSM_sequential_i2cState_reg[0] ),
        .I1(\FSM_sequential_i2cState[2]_i_3_n_0 ),
        .I2(i2cState__0[2]),
        .I3(\FSM_sequential_i2cState_reg[2]_2 ),
        .I4(i2cState__0[0]),
        .O(\FSM_sequential_i2cState_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3F003FFFD0CCD000)) 
    \FSM_sequential_i2cState[1]_i_1 
       (.I0(\FSM_sequential_i2cState_reg[1]_0 ),
        .I1(i2cState__0[0]),
        .I2(\FSM_sequential_i2cState[2]_i_3_n_0 ),
        .I3(i2cState__0[2]),
        .I4(\FSM_sequential_i2cState_reg[2]_2 ),
        .I5(i2cState__0[1]),
        .O(\CR1_reg[9] ));
  LUT4 #(
    .INIT(16'hBAB0)) 
    \FSM_sequential_i2cState[2]_i_1 
       (.I0(\FSM_sequential_i2cState_reg[2]_1 ),
        .I1(\FSM_sequential_i2cState[2]_i_3_n_0 ),
        .I2(i2cState__0[2]),
        .I3(\FSM_sequential_i2cState_reg[2]_2 ),
        .O(\FSM_sequential_i2cState_reg[2] ));
  LUT5 #(
    .INIT(32'hFBCB0000)) 
    \FSM_sequential_i2cState[2]_i_3 
       (.I0(when_apb3i2c_l175),
        .I1(i2cState__0[1]),
        .I2(i2cState__0[0]),
        .I3(txFifo_io_pop_valid),
        .I4(\bitCounter_reg[0] ),
        .O(\FSM_sequential_i2cState[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \SR1[7]_i_1 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .O(\FSM_sequential_i2cState_reg[1] ));
  LUT6 #(
    .INIT(64'h00AAF0AAC0AA00AA)) 
    \bitCounter[3]_i_1 
       (.I0(\bitCounter_reg[0]_0 ),
        .I1(txFifo_io_pop_valid),
        .I2(\bitCounter_reg[0] ),
        .I3(i2cState__0[2]),
        .I4(i2cState__0[0]),
        .I5(i2cState__0[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFEEFFFFFFEEF0000)) 
    \io_gpio_write[20]_INST_0 
       (.I0(\io_gpio_write[20]_INST_0_i_1_n_0 ),
        .I1(\io_gpio_write[20] ),
        .I2(i2cState__0[1]),
        .I3(i2cState__0[0]),
        .I4(\io_gpio_write[20]_0 ),
        .I5(Q),
        .O(io_gpio_write));
  LUT6 #(
    .INIT(64'hCCEFCCECCCFFCCFF)) 
    \io_gpio_write[20]_INST_0_i_1 
       (.I0(\io_gpio_write[20]_1 ),
        .I1(\io_gpio_write[20]_INST_0_i_4_n_0 ),
        .I2(\io_gpio_write[20]_2 ),
        .I3(i2cState__0[2]),
        .I4(\io_gpio_write[20]_3 ),
        .I5(\bitCounter_reg[0] ),
        .O(\io_gpio_write[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44440444)) 
    \io_gpio_write[20]_INST_0_i_4 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[2]),
        .I2(txFifo_io_pop_valid),
        .I3(\bitCounter_reg[0] ),
        .I4(\io_gpio_write[20]_INST_0_i_1_0 ),
        .O(\io_gpio_write[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF0000)) 
    logic_pop_addressGen_rValid_i_1__9
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .I5(logic_pop_addressGen_valid),
        .O(logic_pop_addressGen_rValid_i_1__9_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1__9_n_0),
        .Q(txFifo_io_pop_valid));
  LUT5 #(
    .INIT(32'h40000000)) 
    \logic_pop_sync_popReg[4]_i_1__9 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .O(logic_pop_sync_readArbitation_fire));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1__3 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1__3 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1__3 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1__3 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1__3 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1__3_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1__3_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1__3_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1__3_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1__3 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1__3 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1__3 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1__3 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1__3 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[1:0]),
        .DIB(io_push_payload[3:2]),
        .DIC(io_push_payload[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[1:0]),
        .DOB(logic_ram_spinal_port10[3:2]),
        .DOC(logic_ram_spinal_port10[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT6 #(
    .INIT(64'hAAAAAAAA28AAAA28)) 
    logic_ram_reg_0_15_0_5_i_1__4
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[1]),
        .I3(logic_ptr_push_reg__0[2]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ram_reg_0_15_0_5_i_9_n_0),
        .O(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_2__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[1]),
        .O(io_push_payload[1]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_3__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[0]),
        .O(io_push_payload[0]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_4__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[3]),
        .O(io_push_payload[3]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_5__2
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[2]),
        .O(io_push_payload[2]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_6__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[5]),
        .O(io_push_payload[5]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_0_5_i_7__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[4]),
        .O(io_push_payload[4]));
  LUT3 #(
    .INIT(8'h80)) 
    logic_ram_reg_0_15_0_5_i_8__0
       (.I0(\logic_ptr_push_reg[0]_0 ),
        .I1(ctrl_doWrite__0),
        .I2(\logic_ptr_push_reg[0]_1 ),
        .O(logic_ram_reg_0_15_0_5_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    logic_ram_reg_0_15_0_5_i_9
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[0]),
        .I5(logic_pop_sync_popReg[0]),
        .O(logic_ram_reg_0_15_0_5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M logic_ram_reg_0_15_12_15
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[13:12]),
        .DIB(io_push_payload[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[13:12]),
        .DOB(logic_ram_spinal_port10[15:14]),
        .DOC(NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_1__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[13]),
        .O(io_push_payload[13]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_2__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[12]),
        .O(io_push_payload[12]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_3__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[15]),
        .O(io_push_payload[15]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_12_15_i_4__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[14]),
        .O(io_push_payload[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M logic_ram_reg_0_15_6_11
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_push_payload[7:6]),
        .DIB(io_push_payload[9:8]),
        .DIC(io_push_payload[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[7:6]),
        .DOB(logic_ram_spinal_port10[9:8]),
        .DOC(logic_ram_spinal_port10[11:10]),
        .DOD(NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_1__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[7]),
        .O(io_push_payload[7]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_2__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[6]),
        .O(io_push_payload[6]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_3__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[9]),
        .O(io_push_payload[9]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_4__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[8]),
        .O(io_push_payload[8]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_5__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[11]),
        .O(io_push_payload[11]));
  LUT2 #(
    .INIT(4'h8)) 
    logic_ram_reg_0_15_6_11_i_6__0
       (.I0(logic_ram_reg_0_15_0_5_i_8__0_n_0),
        .I1(io_apb_PWDATA[10]),
        .O(io_push_payload[10]));
  LUT6 #(
    .INIT(64'h4000FFFF00000000)) 
    \logic_ram_spinal_port1[15]_i_1__5 
       (.I0(i2cState__0[1]),
        .I1(i2cState__0[0]),
        .I2(i2cState__0[2]),
        .I3(\bitCounter_reg[0] ),
        .I4(txFifo_io_pop_valid),
        .I5(logic_pop_addressGen_valid),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[15]_i_2 
       (.I0(\logic_ram_spinal_port1[15]_i_3_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[15]_i_3 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[15]_i_3_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[0]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[10] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[10]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[11] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[11]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[12] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[12]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[13] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[13]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[14] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[14]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[15] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[15]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[1]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[2]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[3]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[4]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[5]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[6]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[7]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[8]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[9] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[9]),
        .Q(\logic_ram_spinal_port1_reg[15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "StreamFifo" *) 
module sys_Apb3Periph_0_0_StreamFifo_6
   (txFifo_io_pop_valid,
    \logic_ram_spinal_port1_reg[1]_0 ,
    Q,
    \logic_ram_spinal_port1_reg[5]_0 ,
    D,
    ctrl_doWrite__0,
    clk,
    reset,
    _zz_io_txd_i_2,
    \logic_ptr_push_reg[0]_0 ,
    io_apb_PADDR,
    io_apb_PENABLE,
    io_apb_PWRITE,
    io_apb_decoder_io_output_PSEL,
    tx_io_write_ready,
    io_apb_PWDATA);
  output txFifo_io_pop_valid;
  output \logic_ram_spinal_port1_reg[1]_0 ;
  output [0:0]Q;
  output \logic_ram_spinal_port1_reg[5]_0 ;
  output [1:0]D;
  output ctrl_doWrite__0;
  input clk;
  input reset;
  input [1:0]_zz_io_txd_i_2;
  input \logic_ptr_push_reg[0]_0 ;
  input [3:0]io_apb_PADDR;
  input io_apb_PENABLE;
  input io_apb_PWRITE;
  input [0:0]io_apb_decoder_io_output_PSEL;
  input tx_io_write_ready;
  input [8:0]io_apb_PWDATA;

  wire [1:0]D;
  wire [0:0]Q;
  wire \SR[6]_i_2_n_0 ;
  wire \SR[6]_i_3_n_0 ;
  wire \SR[6]_i_4_n_0 ;
  wire \SR[6]_i_5_n_0 ;
  wire \SR[7]_i_2_n_0 ;
  wire \SR[7]_i_3_n_0 ;
  wire \SR[7]_i_4_n_0 ;
  wire \SR[7]_i_5_n_0 ;
  wire [1:0]_zz_io_txd_i_2;
  wire clk;
  wire ctrl_doWrite__0;
  wire [3:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire [8:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [0:0]io_apb_decoder_io_output_PSEL;
  wire io_push_fire;
  wire logic_pop_addressGen_rValid_i_1_n_0;
  wire logic_pop_addressGen_valid;
  wire [4:0]logic_pop_sync_popReg;
  wire logic_pop_sync_readArbitation_fire;
  wire logic_pop_sync_readPort_cmd_valid;
  wire [4:4]logic_ptr_pop0;
  wire \logic_ptr_pop[0]_i_1_n_0 ;
  wire \logic_ptr_pop[1]_i_1_n_0 ;
  wire \logic_ptr_pop[2]_i_1_n_0 ;
  wire \logic_ptr_pop[3]_i_1_n_0 ;
  wire [4:0]logic_ptr_pop_reg;
  wire [4:0]logic_ptr_push0;
  wire \logic_ptr_push_reg[0]_0 ;
  wire [3:0]logic_ptr_push_reg__0;
  wire [4:4]logic_ptr_push_reg__0__0;
  wire [7:0]logic_ram_spinal_port1;
  wire [8:0]logic_ram_spinal_port10;
  wire \logic_ram_spinal_port1[8]_i_4_n_0 ;
  wire \logic_ram_spinal_port1_reg[1]_0 ;
  wire \logic_ram_spinal_port1_reg[5]_0 ;
  wire reset;
  wire txFifo_io_pop_valid;
  wire tx_io_write_ready;
  wire [1:0]NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED;
  wire [1:0]NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0800)) 
    \BRR[15]_i_2 
       (.I0(io_apb_PENABLE),
        .I1(io_apb_PWRITE),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_decoder_io_output_PSEL),
        .O(ctrl_doWrite__0));
  LUT6 #(
    .INIT(64'hF7FFFF7FFFF7F7FF)) 
    \SR[6]_i_1 
       (.I0(\SR[6]_i_2_n_0 ),
        .I1(\SR[6]_i_3_n_0 ),
        .I2(\SR[6]_i_4_n_0 ),
        .I3(\SR[6]_i_5_n_0 ),
        .I4(logic_ptr_push_reg__0[3]),
        .I5(logic_pop_sync_popReg[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDD4D22B222B2DD4D)) 
    \SR[6]_i_2 
       (.I0(logic_pop_sync_popReg[1]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_pop_sync_popReg[0]),
        .I3(logic_ptr_push_reg__0[0]),
        .I4(logic_pop_sync_popReg[2]),
        .I5(logic_ptr_push_reg__0[2]),
        .O(\SR[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SR[6]_i_3 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_pop_sync_popReg[1]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_pop_sync_popReg[0]),
        .O(\SR[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SR[6]_i_4 
       (.I0(logic_pop_sync_popReg[4]),
        .I1(logic_ptr_push_reg__0__0),
        .O(\SR[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB0FB0000FFFFB0FB)) 
    \SR[6]_i_5 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_pop_sync_popReg[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_pop_sync_popReg[2]),
        .O(\SR[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFEFFFFFFFF)) 
    \SR[7]_i_1 
       (.I0(\SR[7]_i_2_n_0 ),
        .I1(\SR[7]_i_3_n_0 ),
        .I2(\SR[7]_i_4_n_0 ),
        .I3(logic_pop_sync_popReg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .I5(\SR[7]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SR[7]_i_2 
       (.I0(logic_pop_sync_popReg[0]),
        .I1(logic_ptr_push_reg__0[0]),
        .O(\SR[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \SR[7]_i_3 
       (.I0(logic_pop_sync_popReg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_pop_sync_popReg[2]),
        .I3(logic_ptr_push_reg__0[2]),
        .O(\SR[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h99F9)) 
    \SR[7]_i_4 
       (.I0(logic_ptr_push_reg__0__0),
        .I1(logic_pop_sync_popReg[4]),
        .I2(logic_pop_sync_popReg[3]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(\SR[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SR[7]_i_5 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_pop_sync_popReg[2]),
        .O(\SR[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    _zz_io_txd_i_3
       (.I0(logic_ram_spinal_port1[1]),
        .I1(logic_ram_spinal_port1[3]),
        .I2(_zz_io_txd_i_2[1]),
        .I3(logic_ram_spinal_port1[0]),
        .I4(_zz_io_txd_i_2[0]),
        .I5(logic_ram_spinal_port1[2]),
        .O(\logic_ram_spinal_port1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    _zz_io_txd_i_4
       (.I0(logic_ram_spinal_port1[5]),
        .I1(logic_ram_spinal_port1[7]),
        .I2(_zz_io_txd_i_2[1]),
        .I3(logic_ram_spinal_port1[4]),
        .I4(_zz_io_txd_i_2[0]),
        .I5(logic_ram_spinal_port1[6]),
        .O(\logic_ram_spinal_port1_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    logic_pop_addressGen_rValid_i_1
       (.I0(logic_pop_addressGen_valid),
        .I1(tx_io_write_ready),
        .I2(txFifo_io_pop_valid),
        .O(logic_pop_addressGen_rValid_i_1_n_0));
  FDCE logic_pop_addressGen_rValid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(logic_pop_addressGen_rValid_i_1_n_0),
        .Q(txFifo_io_pop_valid));
  LUT2 #(
    .INIT(4'h8)) 
    \logic_pop_sync_popReg[4]_i_1__1 
       (.I0(txFifo_io_pop_valid),
        .I1(tx_io_write_ready),
        .O(logic_pop_sync_readArbitation_fire));
  FDCE \logic_pop_sync_popReg_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[0]),
        .Q(logic_pop_sync_popReg[0]));
  FDCE \logic_pop_sync_popReg_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[1]),
        .Q(logic_pop_sync_popReg[1]));
  FDCE \logic_pop_sync_popReg_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[2]),
        .Q(logic_pop_sync_popReg[2]));
  FDCE \logic_pop_sync_popReg_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[3]),
        .Q(logic_pop_sync_popReg[3]));
  FDCE \logic_pop_sync_popReg_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readArbitation_fire),
        .CLR(reset),
        .D(logic_ptr_pop_reg[4]),
        .Q(logic_pop_sync_popReg[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_pop[0]_i_1 
       (.I0(logic_ptr_pop_reg[0]),
        .O(\logic_ptr_pop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_pop[1]_i_1 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .O(\logic_ptr_pop[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_pop[2]_i_1 
       (.I0(logic_ptr_pop_reg[0]),
        .I1(logic_ptr_pop_reg[1]),
        .I2(logic_ptr_pop_reg[2]),
        .O(\logic_ptr_pop[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_pop[3]_i_1 
       (.I0(logic_ptr_pop_reg[1]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[2]),
        .I3(logic_ptr_pop_reg[3]),
        .O(\logic_ptr_pop[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_pop[4]_i_1 
       (.I0(logic_ptr_pop_reg[2]),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_pop_reg[1]),
        .I3(logic_ptr_pop_reg[3]),
        .I4(logic_ptr_pop_reg[4]),
        .O(logic_ptr_pop0));
  FDCE \logic_ptr_pop_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[0]_i_1_n_0 ),
        .Q(logic_ptr_pop_reg[0]));
  FDCE \logic_ptr_pop_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[1]_i_1_n_0 ),
        .Q(logic_ptr_pop_reg[1]));
  FDCE \logic_ptr_pop_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[2]_i_1_n_0 ),
        .Q(logic_ptr_pop_reg[2]));
  FDCE \logic_ptr_pop_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(\logic_ptr_pop[3]_i_1_n_0 ),
        .Q(logic_ptr_pop_reg[3]));
  FDCE \logic_ptr_pop_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .CLR(reset),
        .D(logic_ptr_pop0),
        .Q(logic_ptr_pop_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \logic_ptr_push[0]_i_1 
       (.I0(logic_ptr_push_reg__0[0]),
        .O(logic_ptr_push0[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \logic_ptr_push[1]_i_1 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .O(logic_ptr_push0[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \logic_ptr_push[2]_i_1 
       (.I0(logic_ptr_push_reg__0[0]),
        .I1(logic_ptr_push_reg__0[1]),
        .I2(logic_ptr_push_reg__0[2]),
        .O(logic_ptr_push0[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \logic_ptr_push[3]_i_1 
       (.I0(logic_ptr_push_reg__0[1]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[2]),
        .I3(logic_ptr_push_reg__0[3]),
        .O(logic_ptr_push0[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \logic_ptr_push[4]_i_1 
       (.I0(logic_ptr_push_reg__0[2]),
        .I1(logic_ptr_push_reg__0[0]),
        .I2(logic_ptr_push_reg__0[1]),
        .I3(logic_ptr_push_reg__0[3]),
        .I4(logic_ptr_push_reg__0__0),
        .O(logic_ptr_push0[4]));
  FDCE \logic_ptr_push_reg[0] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[0]),
        .Q(logic_ptr_push_reg__0[0]));
  FDCE \logic_ptr_push_reg[1] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[1]),
        .Q(logic_ptr_push_reg__0[1]));
  FDCE \logic_ptr_push_reg[2] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[2]),
        .Q(logic_ptr_push_reg__0[2]));
  FDCE \logic_ptr_push_reg[3] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[3]),
        .Q(logic_ptr_push_reg__0[3]));
  FDCE \logic_ptr_push_reg[4] 
       (.C(clk),
        .CE(io_push_fire),
        .CLR(reset),
        .D(logic_ptr_push0[4]),
        .Q(logic_ptr_push_reg__0__0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M logic_ram_reg_0_15_0_5
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_apb_PWDATA[1:0]),
        .DIB(io_apb_PWDATA[3:2]),
        .DIC(io_apb_PWDATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[1:0]),
        .DOB(logic_ram_spinal_port10[3:2]),
        .DOC(logic_ram_spinal_port10[5:4]),
        .DOD(NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    logic_ram_reg_0_15_0_5_i_1
       (.I0(ctrl_doWrite__0),
        .I1(\logic_ptr_push_reg[0]_0 ),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .I5(D[1]),
        .O(io_push_fire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M logic_ram_reg_0_15_6_8
       (.ADDRA({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRB({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRC({1'b0,logic_ptr_pop_reg[3:0]}),
        .ADDRD({1'b0,logic_ptr_push_reg__0}),
        .DIA(io_apb_PWDATA[7:6]),
        .DIB({1'b0,io_apb_PWDATA[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(logic_ram_spinal_port10[7:6]),
        .DOB({NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED[1],logic_ram_spinal_port10[8]}),
        .DOC(NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(io_push_fire));
  LUT3 #(
    .INIT(8'hA2)) 
    \logic_ram_spinal_port1[8]_i_1__1 
       (.I0(logic_pop_addressGen_valid),
        .I1(txFifo_io_pop_valid),
        .I2(tx_io_write_ready),
        .O(logic_pop_sync_readPort_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \logic_ram_spinal_port1[8]_i_2 
       (.I0(\logic_ram_spinal_port1[8]_i_4_n_0 ),
        .I1(logic_ptr_pop_reg[0]),
        .I2(logic_ptr_push_reg__0[0]),
        .I3(logic_ptr_pop_reg[1]),
        .I4(logic_ptr_push_reg__0[1]),
        .O(logic_pop_addressGen_valid));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \logic_ram_spinal_port1[8]_i_4 
       (.I0(logic_ptr_pop_reg[3]),
        .I1(logic_ptr_push_reg__0[3]),
        .I2(logic_ptr_pop_reg[4]),
        .I3(logic_ptr_push_reg__0__0),
        .I4(logic_ptr_push_reg__0[2]),
        .I5(logic_ptr_pop_reg[2]),
        .O(\logic_ram_spinal_port1[8]_i_4_n_0 ));
  FDRE \logic_ram_spinal_port1_reg[0] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[0]),
        .Q(logic_ram_spinal_port1[0]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[1] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[1]),
        .Q(logic_ram_spinal_port1[1]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[2] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[2]),
        .Q(logic_ram_spinal_port1[2]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[3] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[3]),
        .Q(logic_ram_spinal_port1[3]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[4] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[4]),
        .Q(logic_ram_spinal_port1[4]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[5] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[5]),
        .Q(logic_ram_spinal_port1[5]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[6] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[6]),
        .Q(logic_ram_spinal_port1[6]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[7] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[7]),
        .Q(logic_ram_spinal_port1[7]),
        .R(1'b0));
  FDRE \logic_ram_spinal_port1_reg[8] 
       (.C(clk),
        .CE(logic_pop_sync_readPort_cmd_valid),
        .D(logic_ram_spinal_port10[8]),
        .Q(Q),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sys_Apb3Periph_0_0,Apb3Periph,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "Apb3Periph,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module sys_Apb3Periph_0_0
   (io_apb_PADDR,
    io_apb_PSEL,
    io_apb_PENABLE,
    io_apb_PREADY,
    io_apb_PWRITE,
    io_apb_PWDATA,
    io_apb_PRDATA,
    io_apb_PSLVERROR,
    io_gpio_read,
    io_gpio_write,
    io_gpio_writeEnable,
    io_interrupt,
    clk,
    reset);
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PADDR" *) input [19:0]io_apb_PADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PSEL" *) input [0:0]io_apb_PSEL;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PENABLE" *) input io_apb_PENABLE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PREADY" *) output io_apb_PREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PWRITE" *) input io_apb_PWRITE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PWDATA" *) input [31:0]io_apb_PWDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PRDATA" *) output [31:0]io_apb_PRDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_PERIPH PSLVERR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAPB_PERIPH, ASSOCIATED_BUSIF SAPB_PERIPH" *) output io_apb_PSLVERROR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) input [31:0]io_gpio_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [31:0]io_gpio_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO TRI_T" *) output [31:0]io_gpio_writeEnable;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 io_interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME io_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output [15:0]io_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, ASSOCIATED_BUSIF SAPB_PERIPH, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN sys_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [0:0]\i2cCtrl/io_apb_decoder_io_output_PSEL ;
  wire [19:0]io_apb_PADDR;
  wire io_apb_PENABLE;
  wire [31:0]io_apb_PRDATA;
  wire \io_apb_PRDATA[15]_INST_0_i_23_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_24_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_31_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_38_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_4_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_56_n_0 ;
  wire \io_apb_PRDATA[15]_INST_0_i_7_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_10_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_14_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_15_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_6_n_0 ;
  wire \io_apb_PRDATA[31]_INST_0_i_7_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_25_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_42_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_43_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_44_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_46_n_0 ;
  wire \io_apb_PRDATA[8]_INST_0_i_48_n_0 ;
  wire [0:0]io_apb_PSEL;
  wire io_apb_PSLVERROR;
  wire [31:0]io_apb_PWDATA;
  wire io_apb_PWRITE;
  wire [31:0]io_gpio_read;
  wire [31:0]io_gpio_write;
  wire [31:0]io_gpio_writeEnable;
  wire [15:0]\^io_interrupt ;
  wire reset;

  assign io_apb_PREADY = \<const1> ;
  assign io_interrupt[15] = \^io_interrupt [15];
  assign io_interrupt[14] = \<const0> ;
  assign io_interrupt[13] = \<const0> ;
  assign io_interrupt[12] = \<const0> ;
  assign io_interrupt[11] = \<const0> ;
  assign io_interrupt[10] = \<const0> ;
  assign io_interrupt[9] = \<const0> ;
  assign io_interrupt[8] = \<const0> ;
  assign io_interrupt[7] = \<const0> ;
  assign io_interrupt[6] = \<const0> ;
  assign io_interrupt[5] = \<const0> ;
  assign io_interrupt[4:0] = \^io_interrupt [4:0];
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  sys_Apb3Periph_0_0_Apb3Periph inst
       (.clk(clk),
        .io_apb_PADDR({io_apb_PADDR[19:16],io_apb_PADDR[12],io_apb_PADDR[6:0]}),
        .io_apb_PENABLE(io_apb_PENABLE),
        .io_apb_PRDATA(io_apb_PRDATA),
        .\io_apb_PRDATA[0]_INST_0_i_22 (\io_apb_PRDATA[15]_INST_0_i_24_n_0 ),
        .\io_apb_PRDATA[0]_INST_0_i_7 (\io_apb_PRDATA[15]_INST_0_i_31_n_0 ),
        .\io_apb_PRDATA[15]_0 (\io_apb_PRDATA[15]_INST_0_i_7_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_26 (\io_apb_PRDATA[15]_INST_0_i_38_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_26_0 (\i2cCtrl/io_apb_decoder_io_output_PSEL ),
        .\io_apb_PRDATA[15]_INST_0_i_27 (\io_apb_PRDATA[8]_INST_0_i_48_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28 (\io_apb_PRDATA[8]_INST_0_i_25_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_0 (\io_apb_PRDATA[8]_INST_0_i_43_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_1 (\io_apb_PRDATA[8]_INST_0_i_42_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_2 (\io_apb_PRDATA[15]_INST_0_i_56_n_0 ),
        .\io_apb_PRDATA[15]_INST_0_i_28_3 (\io_apb_PRDATA[8]_INST_0_i_44_n_0 ),
        .\io_apb_PRDATA[16]_0 (\io_apb_PRDATA[31]_INST_0_i_7_n_0 ),
        .\io_apb_PRDATA[16]_1 (\io_apb_PRDATA[31]_INST_0_i_10_n_0 ),
        .\io_apb_PRDATA[31]_INST_0_i_3 (\io_apb_PRDATA[31]_INST_0_i_14_n_0 ),
        .\io_apb_PRDATA[31]_INST_0_i_3_0 (\io_apb_PRDATA[31]_INST_0_i_15_n_0 ),
        .\io_apb_PRDATA[6]_INST_0_i_8 (\io_apb_PRDATA[15]_INST_0_i_23_n_0 ),
        .\io_apb_PRDATA[7]_INST_0_i_25 (\io_apb_PRDATA[8]_INST_0_i_46_n_0 ),
        .io_apb_PRDATA_15_sp_1(\io_apb_PRDATA[15]_INST_0_i_4_n_0 ),
        .io_apb_PRDATA_16_sp_1(\io_apb_PRDATA[31]_INST_0_i_6_n_0 ),
        .io_apb_PSEL(io_apb_PSEL),
        .io_apb_PWDATA(io_apb_PWDATA),
        .io_apb_PWRITE(io_apb_PWRITE),
        .io_gpio_read(io_gpio_read),
        .io_gpio_write(io_gpio_write),
        .io_gpio_writeEnable(io_gpio_writeEnable),
        .io_interrupt({\^io_interrupt [15],\^io_interrupt [4:0]}),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \io_apb_PRDATA[15]_INST_0_i_23 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[5]),
        .I2(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[15]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \io_apb_PRDATA[15]_INST_0_i_24 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[2]),
        .I4(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[15]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \io_apb_PRDATA[15]_INST_0_i_31 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[5]),
        .I2(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[15]_INST_0_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \io_apb_PRDATA[15]_INST_0_i_38 
       (.I0(io_apb_PADDR[5]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[15]_INST_0_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \io_apb_PRDATA[15]_INST_0_i_4 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .I2(io_apb_PADDR[4]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \io_apb_PRDATA[15]_INST_0_i_55 
       (.I0(io_apb_PSEL),
        .I1(io_apb_PADDR[19]),
        .I2(io_apb_PADDR[18]),
        .I3(io_apb_PADDR[17]),
        .I4(io_apb_PADDR[16]),
        .I5(io_apb_PADDR[12]),
        .O(\i2cCtrl/io_apb_decoder_io_output_PSEL ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE1)) 
    \io_apb_PRDATA[15]_INST_0_i_56 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[15]_INST_0_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \io_apb_PRDATA[15]_INST_0_i_7 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[15]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \io_apb_PRDATA[31]_INST_0_i_10 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[31]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \io_apb_PRDATA[31]_INST_0_i_14 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[31]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hEFFFFEEE)) 
    \io_apb_PRDATA[31]_INST_0_i_15 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[2]),
        .O(\io_apb_PRDATA[31]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \io_apb_PRDATA[31]_INST_0_i_6 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[1]),
        .I4(io_apb_PADDR[0]),
        .O(\io_apb_PRDATA[31]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \io_apb_PRDATA[31]_INST_0_i_7 
       (.I0(io_apb_PADDR[3]),
        .I1(io_apb_PADDR[2]),
        .O(\io_apb_PRDATA[31]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \io_apb_PRDATA[8]_INST_0_i_25 
       (.I0(io_apb_PADDR[0]),
        .I1(io_apb_PADDR[1]),
        .I2(io_apb_PADDR[4]),
        .O(\io_apb_PRDATA[8]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \io_apb_PRDATA[8]_INST_0_i_42 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[4]),
        .I4(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[8]_INST_0_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \io_apb_PRDATA[8]_INST_0_i_43 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[8]_INST_0_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \io_apb_PRDATA[8]_INST_0_i_44 
       (.I0(io_apb_PADDR[2]),
        .I1(io_apb_PADDR[4]),
        .I2(io_apb_PADDR[3]),
        .I3(io_apb_PADDR[0]),
        .I4(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[8]_INST_0_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \io_apb_PRDATA[8]_INST_0_i_46 
       (.I0(io_apb_PADDR[1]),
        .I1(io_apb_PADDR[0]),
        .I2(io_apb_PADDR[2]),
        .I3(io_apb_PADDR[3]),
        .O(\io_apb_PRDATA[8]_INST_0_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \io_apb_PRDATA[8]_INST_0_i_48 
       (.I0(io_apb_PADDR[4]),
        .I1(io_apb_PADDR[3]),
        .I2(io_apb_PADDR[0]),
        .I3(io_apb_PADDR[1]),
        .O(\io_apb_PRDATA[8]_INST_0_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h9F800000)) 
    io_apb_PSLVERROR_INST_0
       (.I0(io_apb_PADDR[17]),
        .I1(io_apb_PADDR[16]),
        .I2(io_apb_PADDR[18]),
        .I3(io_apb_PADDR[19]),
        .I4(io_apb_PSEL),
        .O(io_apb_PSLVERROR));
endmodule

module sys_Apb3Periph_0_0_uartCtrlRx
   (rx_io_read_valid,
    \CR1_reg[10] ,
    D,
    when_uartCtrlRx_l126__0,
    stateMachine_shifter,
    io_gpio_read,
    clk,
    reset,
    clockDivider_tickReg,
    Q,
    \FSM_sequential_stateMachine_state[2]_i_3__2_0 );
  output rx_io_read_valid;
  output \CR1_reg[10] ;
  output [0:0]D;
  output when_uartCtrlRx_l126__0;
  output [8:0]stateMachine_shifter;
  input [0:0]io_gpio_read;
  input clk;
  input reset;
  input clockDivider_tickReg;
  input [2:0]Q;
  input [0:0]\FSM_sequential_stateMachine_state[2]_i_3__2_0 ;

  wire \CR1_reg[10] ;
  wire [0:0]D;
  wire \FSM_sequential_stateMachine_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_stateMachine_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_1__2_n_0 ;
  wire [0:0]\FSM_sequential_stateMachine_state[2]_i_3__2_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_3__2_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_4__2_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_5__0_n_0 ;
  wire [2:0]Q;
  wire \bitCounter_value[0]_i_1__0_n_0 ;
  wire \bitCounter_value[1]_i_1__0_n_0 ;
  wire \bitCounter_value[2]_i_1__0_n_0 ;
  wire \bitCounter_value[3]_i_1__0_n_0 ;
  wire \bitCounter_value[3]_i_3__0_n_0 ;
  wire \bitCounter_value_reg_n_0_[0] ;
  wire \bitCounter_value_reg_n_0_[1] ;
  wire \bitCounter_value_reg_n_0_[2] ;
  wire \bitCounter_value_reg_n_0_[3] ;
  wire \bitTimer_counter[0]_i_1_n_0 ;
  wire \bitTimer_counter[1]_i_1__0_n_0 ;
  wire \bitTimer_counter[2]_i_1__0_n_0 ;
  wire \bitTimer_counter[2]_i_2__0_n_0 ;
  wire \bitTimer_counter[2]_i_3__0_n_0 ;
  wire \bitTimer_counter_reg_n_0_[0] ;
  wire \bitTimer_counter_reg_n_0_[1] ;
  wire \bitTimer_counter_reg_n_0_[2] ;
  wire bitTimer_tick;
  wire \break_counter[6]_i_1__0_n_0 ;
  wire \break_counter[6]_i_3__0_n_0 ;
  wire \break_counter[6]_i_4__0_n_0 ;
  wire [6:0]break_counter_reg__0;
  wire clk;
  wire clockDivider_tickReg;
  wire [0:0]io_gpio_read;
  wire io_rxd_buffercc_io_dataOut;
  wire [6:0]p_0_in__0;
  wire reset;
  wire rx_io_read_valid;
  wire sampler_samples_1;
  wire sampler_samples_1_i_1__0_n_0;
  wire sampler_samples_2;
  wire sampler_samples_2_i_1__0_n_0;
  wire sampler_tick;
  wire sampler_value;
  wire sampler_value0_n_0;
  wire stateMachine_parity_i_1__2_n_0;
  wire stateMachine_parity_i_2__2_n_0;
  wire stateMachine_parity_reg_n_0;
  wire [8:0]stateMachine_shifter;
  wire \stateMachine_shifter[0]_i_1_n_0 ;
  wire \stateMachine_shifter[1]_i_1_n_0 ;
  wire \stateMachine_shifter[2]_i_1_n_0 ;
  wire \stateMachine_shifter[3]_i_1_n_0 ;
  wire \stateMachine_shifter[3]_i_2__0_n_0 ;
  wire \stateMachine_shifter[4]_i_1_n_0 ;
  wire \stateMachine_shifter[5]_i_1_n_0 ;
  wire \stateMachine_shifter[6]_i_1_n_0 ;
  wire \stateMachine_shifter[7]_i_1_n_0 ;
  wire \stateMachine_shifter[7]_i_2__0_n_0 ;
  wire \stateMachine_shifter[8]_i_1_n_0 ;
  wire \stateMachine_shifter[8]_i_2_n_0 ;
  wire \stateMachine_shifter[8]_i_3__0_n_0 ;
  wire [2:0]stateMachine_state__0;
  wire stateMachine_validReg;
  wire stateMachine_validReg_i_2__0_n_0;
  wire stateMachine_validReg_i_3__0_n_0;
  wire when_uartCtrlRx_l106__1;
  wire when_uartCtrlRx_l124__6;
  wire when_uartCtrlRx_l126__0;
  wire when_uartCtrlRx_l138__0;

  LUT6 #(
    .INIT(64'h0000FFFF55510000)) 
    \FSM_sequential_stateMachine_state[0]_i_1__2 
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__2_n_0 ),
        .I5(stateMachine_state__0[0]),
        .O(\FSM_sequential_stateMachine_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_stateMachine_state[0]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(when_uartCtrlRx_l126__0));
  LUT6 #(
    .INIT(64'h0005FFFF03000000)) 
    \FSM_sequential_stateMachine_state[1]_i_1__2 
       (.I0(when_uartCtrlRx_l126__0),
        .I1(sampler_value),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__2_n_0 ),
        .I5(stateMachine_state__0[1]),
        .O(\FSM_sequential_stateMachine_state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFA0C00000)) 
    \FSM_sequential_stateMachine_state[2]_i_1__2 
       (.I0(when_uartCtrlRx_l138__0),
        .I1(when_uartCtrlRx_l126__0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__2_n_0 ),
        .I5(stateMachine_state__0[2]),
        .O(\FSM_sequential_stateMachine_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_stateMachine_state[2]_i_2__1 
       (.I0(sampler_value),
        .I1(stateMachine_parity_reg_n_0),
        .O(when_uartCtrlRx_l138__0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \FSM_sequential_stateMachine_state[2]_i_3__2 
       (.I0(bitTimer_tick),
        .I1(\FSM_sequential_stateMachine_state[2]_i_4__2_n_0 ),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_5__0_n_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000009FFFFFFFF)) 
    \FSM_sequential_stateMachine_state[2]_i_4__2 
       (.I0(\FSM_sequential_stateMachine_state[2]_i_3__2_0 ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[3] ),
        .I3(\bitCounter_value_reg_n_0_[2] ),
        .I4(\bitCounter_value_reg_n_0_[1] ),
        .I5(sampler_value),
        .O(\FSM_sequential_stateMachine_state[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \FSM_sequential_stateMachine_state[2]_i_5__0 
       (.I0(bitTimer_tick),
        .I1(when_uartCtrlRx_l124__6),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[1]),
        .I4(stateMachine_state__0[2]),
        .I5(\bitTimer_counter[2]_i_2__0_n_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_5__0_n_0 ));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[0]_i_1__2_n_0 ),
        .Q(stateMachine_state__0[0]));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[1]_i_1__2_n_0 ),
        .Q(stateMachine_state__0[1]));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[2]_i_1__2_n_0 ),
        .Q(stateMachine_state__0[2]));
  LUT6 #(
    .INIT(64'h00000080AA80AA00)) 
    \SR[3]_i_1__0 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(stateMachine_parity_reg_n_0),
        .I5(sampler_value),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \bitCounter_value[0]_i_1__0 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .O(\bitCounter_value[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bitCounter_value[1]_i_1__0 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .O(\bitCounter_value[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bitCounter_value[2]_i_1__0 
       (.I0(\bitCounter_value_reg_n_0_[2] ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .O(\bitCounter_value[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h54500000)) 
    \bitCounter_value[3]_i_1__0 
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[0]),
        .I3(when_uartCtrlRx_l124__6),
        .I4(bitTimer_tick),
        .O(\bitCounter_value[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bitCounter_value[3]_i_2__0 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter_reg_n_0_[2] ),
        .I2(\bitTimer_counter_reg_n_0_[1] ),
        .I3(\bitTimer_counter_reg_n_0_[0] ),
        .O(bitTimer_tick));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bitCounter_value[3]_i_3__0 
       (.I0(\bitCounter_value_reg_n_0_[1] ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[2] ),
        .I3(\bitCounter_value_reg_n_0_[3] ),
        .O(\bitCounter_value[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00400200)) 
    \bitCounter_value[3]_i_4__0 
       (.I0(\bitCounter_value_reg_n_0_[3] ),
        .I1(\bitCounter_value_reg_n_0_[2] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(Q[2]),
        .I4(\bitCounter_value_reg_n_0_[0] ),
        .O(when_uartCtrlRx_l124__6));
  FDRE \bitCounter_value_reg[0] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[0]_i_1__0_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[0] ),
        .R(\bitCounter_value[3]_i_1__0_n_0 ));
  FDRE \bitCounter_value_reg[1] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[1]_i_1__0_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[1] ),
        .R(\bitCounter_value[3]_i_1__0_n_0 ));
  FDRE \bitCounter_value_reg[2] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[2]_i_1__0_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[2] ),
        .R(\bitCounter_value[3]_i_1__0_n_0 ));
  FDRE \bitCounter_value_reg[3] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[3]_i_3__0_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[3] ),
        .R(\bitCounter_value[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF0FFFE0)) 
    \bitTimer_counter[0]_i_1 
       (.I0(\bitTimer_counter_reg_n_0_[2] ),
        .I1(\bitTimer_counter_reg_n_0_[1] ),
        .I2(sampler_tick),
        .I3(\bitTimer_counter[2]_i_2__0_n_0 ),
        .I4(\bitTimer_counter_reg_n_0_[0] ),
        .O(\bitTimer_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1F111110000E000)) 
    \bitTimer_counter[1]_i_1__0 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter[2]_i_2__0_n_0 ),
        .I2(\bitTimer_counter[2]_i_3__0_n_0 ),
        .I3(\bitTimer_counter_reg_n_0_[2] ),
        .I4(\bitTimer_counter_reg_n_0_[0] ),
        .I5(\bitTimer_counter_reg_n_0_[1] ),
        .O(\bitTimer_counter[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F111000000E0)) 
    \bitTimer_counter[2]_i_1__0 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter[2]_i_2__0_n_0 ),
        .I2(\bitTimer_counter[2]_i_3__0_n_0 ),
        .I3(\bitTimer_counter_reg_n_0_[0] ),
        .I4(\bitTimer_counter_reg_n_0_[1] ),
        .I5(\bitTimer_counter_reg_n_0_[2] ),
        .O(\bitTimer_counter[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bitTimer_counter[2]_i_2__0 
       (.I0(when_uartCtrlRx_l106__1),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .O(\bitTimer_counter[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bitTimer_counter[2]_i_3__0 
       (.I0(when_uartCtrlRx_l106__1),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .O(\bitTimer_counter[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444404)) 
    \bitTimer_counter[2]_i_4__0 
       (.I0(sampler_value),
        .I1(sampler_tick),
        .I2(break_counter_reg__0[6]),
        .I3(break_counter_reg__0[5]),
        .I4(break_counter_reg__0[2]),
        .I5(\break_counter[6]_i_3__0_n_0 ),
        .O(when_uartCtrlRx_l106__1));
  FDRE \bitTimer_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[0]_i_1_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bitTimer_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[1]_i_1__0_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bitTimer_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[2]_i_1__0_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \break_counter[0]_i_1__0 
       (.I0(sampler_value),
        .I1(break_counter_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \break_counter[1]_i_1__0 
       (.I0(break_counter_reg__0[0]),
        .I1(break_counter_reg__0[1]),
        .I2(sampler_value),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \break_counter[2]_i_1__0 
       (.I0(break_counter_reg__0[1]),
        .I1(break_counter_reg__0[0]),
        .I2(break_counter_reg__0[2]),
        .I3(sampler_value),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \break_counter[3]_i_1__0 
       (.I0(break_counter_reg__0[2]),
        .I1(break_counter_reg__0[0]),
        .I2(break_counter_reg__0[1]),
        .I3(break_counter_reg__0[3]),
        .I4(sampler_value),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \break_counter[4]_i_1__0 
       (.I0(break_counter_reg__0[3]),
        .I1(break_counter_reg__0[1]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[2]),
        .I4(break_counter_reg__0[4]),
        .I5(sampler_value),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \break_counter[5]_i_1__0 
       (.I0(\break_counter[6]_i_4__0_n_0 ),
        .I1(break_counter_reg__0[5]),
        .I2(sampler_value),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    \break_counter[6]_i_1__0 
       (.I0(\break_counter[6]_i_3__0_n_0 ),
        .I1(break_counter_reg__0[2]),
        .I2(break_counter_reg__0[5]),
        .I3(break_counter_reg__0[6]),
        .I4(clockDivider_tickReg),
        .I5(sampler_value),
        .O(\break_counter[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \break_counter[6]_i_2__0 
       (.I0(break_counter_reg__0[5]),
        .I1(\break_counter[6]_i_4__0_n_0 ),
        .I2(break_counter_reg__0[6]),
        .I3(sampler_value),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \break_counter[6]_i_3__0 
       (.I0(break_counter_reg__0[4]),
        .I1(break_counter_reg__0[1]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[3]),
        .O(\break_counter[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \break_counter[6]_i_4__0 
       (.I0(break_counter_reg__0[4]),
        .I1(break_counter_reg__0[2]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[1]),
        .I4(break_counter_reg__0[3]),
        .O(\break_counter[6]_i_4__0_n_0 ));
  FDCE \break_counter_reg[0] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(break_counter_reg__0[0]));
  FDCE \break_counter_reg[1] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(break_counter_reg__0[1]));
  FDCE \break_counter_reg[2] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(break_counter_reg__0[2]));
  FDCE \break_counter_reg[3] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(break_counter_reg__0[3]));
  FDCE \break_counter_reg[4] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(break_counter_reg__0[4]));
  FDCE \break_counter_reg[5] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(break_counter_reg__0[5]));
  FDCE \break_counter_reg[6] 
       (.C(clk),
        .CE(\break_counter[6]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(break_counter_reg__0[6]));
  sys_Apb3Periph_0_0_BufferCC_2 io_rxd_buffercc
       (.clk(clk),
        .io_dataIn(io_gpio_read),
        .io_dataOut(io_rxd_buffercc_io_dataOut),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sampler_samples_1_i_1__0
       (.I0(io_rxd_buffercc_io_dataOut),
        .I1(clockDivider_tickReg),
        .I2(sampler_samples_1),
        .O(sampler_samples_1_i_1__0_n_0));
  FDPE sampler_samples_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_samples_1_i_1__0_n_0),
        .PRE(reset),
        .Q(sampler_samples_1));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sampler_samples_2_i_1__0
       (.I0(sampler_samples_1),
        .I1(clockDivider_tickReg),
        .I2(sampler_samples_2),
        .O(sampler_samples_2_i_1__0_n_0));
  FDPE sampler_samples_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_samples_2_i_1__0_n_0),
        .PRE(reset),
        .Q(sampler_samples_2));
  FDCE sampler_tick_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_tickReg),
        .Q(sampler_tick));
  LUT3 #(
    .INIT(8'hE8)) 
    sampler_value0
       (.I0(io_rxd_buffercc_io_dataOut),
        .I1(sampler_samples_2),
        .I2(sampler_samples_1),
        .O(sampler_value0_n_0));
  FDPE sampler_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_value0_n_0),
        .PRE(reset),
        .Q(sampler_value));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    stateMachine_parity_i_1__2
       (.I0(stateMachine_parity_i_2__2_n_0),
        .I1(bitTimer_tick),
        .I2(stateMachine_parity_reg_n_0),
        .O(stateMachine_parity_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0008FFFB0000FFFF)) 
    stateMachine_parity_i_2__2
       (.I0(\CR1_reg[10] ),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(when_uartCtrlRx_l138__0),
        .I5(bitTimer_tick),
        .O(stateMachine_parity_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stateMachine_parity_i_3__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\CR1_reg[10] ));
  FDRE stateMachine_parity_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_parity_i_1__2_n_0),
        .Q(stateMachine_parity_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \stateMachine_shifter[0]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[3]_i_2__0_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\bitCounter_value_reg_n_0_[0] ),
        .I4(stateMachine_shifter[0]),
        .O(\stateMachine_shifter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[1]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\stateMachine_shifter[3]_i_2__0_n_0 ),
        .I4(stateMachine_shifter[1]),
        .O(\stateMachine_shifter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[2]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\stateMachine_shifter[3]_i_2__0_n_0 ),
        .I4(stateMachine_shifter[2]),
        .O(\stateMachine_shifter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \stateMachine_shifter[3]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[3]_i_2__0_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\bitCounter_value_reg_n_0_[1] ),
        .I4(stateMachine_shifter[3]),
        .O(\stateMachine_shifter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \stateMachine_shifter[3]_i_2__0 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\bitCounter_value_reg_n_0_[3] ),
        .I5(\bitCounter_value_reg_n_0_[2] ),
        .O(\stateMachine_shifter[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \stateMachine_shifter[4]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[7]_i_2__0_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\bitCounter_value_reg_n_0_[0] ),
        .I4(stateMachine_shifter[4]),
        .O(\stateMachine_shifter[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[5]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\stateMachine_shifter[7]_i_2__0_n_0 ),
        .I4(stateMachine_shifter[5]),
        .O(\stateMachine_shifter[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[6]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\stateMachine_shifter[7]_i_2__0_n_0 ),
        .I4(stateMachine_shifter[6]),
        .O(\stateMachine_shifter[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \stateMachine_shifter[7]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[7]_i_2__0_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\bitCounter_value_reg_n_0_[1] ),
        .I4(stateMachine_shifter[7]),
        .O(\stateMachine_shifter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \stateMachine_shifter[7]_i_2__0 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\bitCounter_value_reg_n_0_[2] ),
        .I5(\bitCounter_value_reg_n_0_[3] ),
        .O(\stateMachine_shifter[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \stateMachine_shifter[8]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[8]_i_2_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[3] ),
        .I3(\bitCounter_value_reg_n_0_[2] ),
        .I4(\stateMachine_shifter[8]_i_3__0_n_0 ),
        .I5(stateMachine_shifter[8]),
        .O(\stateMachine_shifter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stateMachine_shifter[8]_i_2 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .O(\stateMachine_shifter[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \stateMachine_shifter[8]_i_3__0 
       (.I0(stateMachine_state__0[0]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(bitTimer_tick),
        .O(\stateMachine_shifter[8]_i_3__0_n_0 ));
  FDRE \stateMachine_shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[0]_i_1_n_0 ),
        .Q(stateMachine_shifter[0]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[1]_i_1_n_0 ),
        .Q(stateMachine_shifter[1]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[2]_i_1_n_0 ),
        .Q(stateMachine_shifter[2]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[3]_i_1_n_0 ),
        .Q(stateMachine_shifter[3]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[4]_i_1_n_0 ),
        .Q(stateMachine_shifter[4]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[5]_i_1_n_0 ),
        .Q(stateMachine_shifter[5]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[6]_i_1_n_0 ),
        .Q(stateMachine_shifter[6]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[7]_i_1_n_0 ),
        .Q(stateMachine_shifter[7]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[8]_i_1_n_0 ),
        .Q(stateMachine_shifter[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0E0A0)) 
    stateMachine_validReg_i_1__0
       (.I0(stateMachine_validReg_i_2__0_n_0),
        .I1(stateMachine_validReg_i_3__0_n_0),
        .I2(bitTimer_tick),
        .I3(when_uartCtrlRx_l124__6),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(stateMachine_validReg));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h08000008)) 
    stateMachine_validReg_i_2__0
       (.I0(stateMachine_state__0[0]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_parity_reg_n_0),
        .I4(sampler_value),
        .O(stateMachine_validReg_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h04)) 
    stateMachine_validReg_i_3__0
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[0]),
        .O(stateMachine_validReg_i_3__0_n_0));
  FDCE stateMachine_validReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(stateMachine_validReg),
        .Q(rx_io_read_valid));
endmodule

(* ORIG_REF_NAME = "uartCtrlRx" *) 
module sys_Apb3Periph_0_0_uartCtrlRx_3
   (rx_io_read_valid,
    \CR1_reg[10] ,
    D,
    when_uartCtrlRx_l126__0,
    stateMachine_shifter,
    io_gpio_read,
    clk,
    reset,
    clockDivider_tickReg,
    Q,
    \FSM_sequential_stateMachine_state[2]_i_3__1_0 );
  output rx_io_read_valid;
  output \CR1_reg[10] ;
  output [0:0]D;
  output when_uartCtrlRx_l126__0;
  output [8:0]stateMachine_shifter;
  input [0:0]io_gpio_read;
  input clk;
  input reset;
  input clockDivider_tickReg;
  input [2:0]Q;
  input [0:0]\FSM_sequential_stateMachine_state[2]_i_3__1_0 ;

  wire \CR1_reg[10] ;
  wire [0:0]D;
  wire \FSM_sequential_stateMachine_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_stateMachine_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_1__0_n_0 ;
  wire [0:0]\FSM_sequential_stateMachine_state[2]_i_3__1_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_3__1_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_5_n_0 ;
  wire [2:0]Q;
  wire \bitCounter_value[0]_i_1_n_0 ;
  wire \bitCounter_value[1]_i_1_n_0 ;
  wire \bitCounter_value[2]_i_1_n_0 ;
  wire \bitCounter_value[3]_i_1_n_0 ;
  wire \bitCounter_value[3]_i_3_n_0 ;
  wire \bitCounter_value_reg_n_0_[0] ;
  wire \bitCounter_value_reg_n_0_[1] ;
  wire \bitCounter_value_reg_n_0_[2] ;
  wire \bitCounter_value_reg_n_0_[3] ;
  wire \bitTimer_counter[0]_i_1_n_0 ;
  wire \bitTimer_counter[1]_i_1_n_0 ;
  wire \bitTimer_counter[2]_i_1_n_0 ;
  wire \bitTimer_counter[2]_i_2_n_0 ;
  wire \bitTimer_counter[2]_i_3_n_0 ;
  wire \bitTimer_counter_reg_n_0_[0] ;
  wire \bitTimer_counter_reg_n_0_[1] ;
  wire \bitTimer_counter_reg_n_0_[2] ;
  wire bitTimer_tick;
  wire \break_counter[6]_i_1_n_0 ;
  wire \break_counter[6]_i_3_n_0 ;
  wire \break_counter[6]_i_4_n_0 ;
  wire [6:0]break_counter_reg__0;
  wire clk;
  wire clockDivider_tickReg;
  wire [0:0]io_gpio_read;
  wire io_rxd_buffercc_io_dataOut;
  wire [6:0]p_0_in;
  wire reset;
  wire rx_io_read_valid;
  wire sampler_samples_1;
  wire sampler_samples_1_i_1_n_0;
  wire sampler_samples_2;
  wire sampler_samples_2_i_1_n_0;
  wire sampler_tick;
  wire sampler_value;
  wire sampler_value0_n_0;
  wire stateMachine_parity_i_1__0_n_0;
  wire stateMachine_parity_i_2__0_n_0;
  wire stateMachine_parity_reg_n_0;
  wire [8:0]stateMachine_shifter;
  wire \stateMachine_shifter[0]_i_1_n_0 ;
  wire \stateMachine_shifter[1]_i_1_n_0 ;
  wire \stateMachine_shifter[2]_i_1_n_0 ;
  wire \stateMachine_shifter[3]_i_1_n_0 ;
  wire \stateMachine_shifter[3]_i_2_n_0 ;
  wire \stateMachine_shifter[4]_i_1_n_0 ;
  wire \stateMachine_shifter[5]_i_1_n_0 ;
  wire \stateMachine_shifter[6]_i_1_n_0 ;
  wire \stateMachine_shifter[7]_i_1_n_0 ;
  wire \stateMachine_shifter[7]_i_2_n_0 ;
  wire \stateMachine_shifter[8]_i_1_n_0 ;
  wire \stateMachine_shifter[8]_i_2__0_n_0 ;
  wire \stateMachine_shifter[8]_i_3_n_0 ;
  wire [2:0]stateMachine_state__0;
  wire stateMachine_validReg;
  wire stateMachine_validReg_i_2_n_0;
  wire stateMachine_validReg_i_3_n_0;
  wire when_uartCtrlRx_l106__1;
  wire when_uartCtrlRx_l124__6;
  wire when_uartCtrlRx_l126__0;
  wire when_uartCtrlRx_l138__0;

  LUT6 #(
    .INIT(64'h0000FFFF55510000)) 
    \FSM_sequential_stateMachine_state[0]_i_1__0 
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__1_n_0 ),
        .I5(stateMachine_state__0[0]),
        .O(\FSM_sequential_stateMachine_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_stateMachine_state[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(when_uartCtrlRx_l126__0));
  LUT6 #(
    .INIT(64'h0005FFFF03000000)) 
    \FSM_sequential_stateMachine_state[1]_i_1__0 
       (.I0(when_uartCtrlRx_l126__0),
        .I1(sampler_value),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__1_n_0 ),
        .I5(stateMachine_state__0[1]),
        .O(\FSM_sequential_stateMachine_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFA0C00000)) 
    \FSM_sequential_stateMachine_state[2]_i_1__0 
       (.I0(when_uartCtrlRx_l138__0),
        .I1(when_uartCtrlRx_l126__0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__1_n_0 ),
        .I5(stateMachine_state__0[2]),
        .O(\FSM_sequential_stateMachine_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_stateMachine_state[2]_i_2 
       (.I0(sampler_value),
        .I1(stateMachine_parity_reg_n_0),
        .O(when_uartCtrlRx_l138__0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \FSM_sequential_stateMachine_state[2]_i_3__1 
       (.I0(bitTimer_tick),
        .I1(\FSM_sequential_stateMachine_state[2]_i_4__0_n_0 ),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000009FFFFFFFF)) 
    \FSM_sequential_stateMachine_state[2]_i_4__0 
       (.I0(\FSM_sequential_stateMachine_state[2]_i_3__1_0 ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[3] ),
        .I3(\bitCounter_value_reg_n_0_[2] ),
        .I4(\bitCounter_value_reg_n_0_[1] ),
        .I5(sampler_value),
        .O(\FSM_sequential_stateMachine_state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \FSM_sequential_stateMachine_state[2]_i_5 
       (.I0(bitTimer_tick),
        .I1(when_uartCtrlRx_l124__6),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[1]),
        .I4(stateMachine_state__0[2]),
        .I5(\bitTimer_counter[2]_i_2_n_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[0]_i_1__0_n_0 ),
        .Q(stateMachine_state__0[0]));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[1]_i_1__0_n_0 ),
        .Q(stateMachine_state__0[1]));
  (* FSM_ENCODED_STATES = "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[2]_i_1__0_n_0 ),
        .Q(stateMachine_state__0[2]));
  LUT6 #(
    .INIT(64'h00000080AA80AA00)) 
    \SR[3]_i_1 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(stateMachine_parity_reg_n_0),
        .I5(sampler_value),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \bitCounter_value[0]_i_1 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .O(\bitCounter_value[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bitCounter_value[1]_i_1 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .O(\bitCounter_value[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bitCounter_value[2]_i_1 
       (.I0(\bitCounter_value_reg_n_0_[2] ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .O(\bitCounter_value[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h54500000)) 
    \bitCounter_value[3]_i_1 
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[0]),
        .I3(when_uartCtrlRx_l124__6),
        .I4(bitTimer_tick),
        .O(\bitCounter_value[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bitCounter_value[3]_i_2 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter_reg_n_0_[2] ),
        .I2(\bitTimer_counter_reg_n_0_[1] ),
        .I3(\bitTimer_counter_reg_n_0_[0] ),
        .O(bitTimer_tick));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bitCounter_value[3]_i_3 
       (.I0(\bitCounter_value_reg_n_0_[1] ),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[2] ),
        .I3(\bitCounter_value_reg_n_0_[3] ),
        .O(\bitCounter_value[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00400200)) 
    \bitCounter_value[3]_i_4 
       (.I0(\bitCounter_value_reg_n_0_[3] ),
        .I1(\bitCounter_value_reg_n_0_[2] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(Q[2]),
        .I4(\bitCounter_value_reg_n_0_[0] ),
        .O(when_uartCtrlRx_l124__6));
  FDRE \bitCounter_value_reg[0] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[0]_i_1_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[0] ),
        .R(\bitCounter_value[3]_i_1_n_0 ));
  FDRE \bitCounter_value_reg[1] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[1]_i_1_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[1] ),
        .R(\bitCounter_value[3]_i_1_n_0 ));
  FDRE \bitCounter_value_reg[2] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[2]_i_1_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[2] ),
        .R(\bitCounter_value[3]_i_1_n_0 ));
  FDRE \bitCounter_value_reg[3] 
       (.C(clk),
        .CE(bitTimer_tick),
        .D(\bitCounter_value[3]_i_3_n_0 ),
        .Q(\bitCounter_value_reg_n_0_[3] ),
        .R(\bitCounter_value[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF0FFFE0)) 
    \bitTimer_counter[0]_i_1 
       (.I0(\bitTimer_counter_reg_n_0_[2] ),
        .I1(\bitTimer_counter_reg_n_0_[1] ),
        .I2(sampler_tick),
        .I3(\bitTimer_counter[2]_i_2_n_0 ),
        .I4(\bitTimer_counter_reg_n_0_[0] ),
        .O(\bitTimer_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1F111110000E000)) 
    \bitTimer_counter[1]_i_1 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter[2]_i_2_n_0 ),
        .I2(\bitTimer_counter[2]_i_3_n_0 ),
        .I3(\bitTimer_counter_reg_n_0_[2] ),
        .I4(\bitTimer_counter_reg_n_0_[0] ),
        .I5(\bitTimer_counter_reg_n_0_[1] ),
        .O(\bitTimer_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F111000000E0)) 
    \bitTimer_counter[2]_i_1 
       (.I0(sampler_tick),
        .I1(\bitTimer_counter[2]_i_2_n_0 ),
        .I2(\bitTimer_counter[2]_i_3_n_0 ),
        .I3(\bitTimer_counter_reg_n_0_[0] ),
        .I4(\bitTimer_counter_reg_n_0_[1] ),
        .I5(\bitTimer_counter_reg_n_0_[2] ),
        .O(\bitTimer_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bitTimer_counter[2]_i_2 
       (.I0(when_uartCtrlRx_l106__1),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .O(\bitTimer_counter[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bitTimer_counter[2]_i_3 
       (.I0(when_uartCtrlRx_l106__1),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .O(\bitTimer_counter[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444404)) 
    \bitTimer_counter[2]_i_4 
       (.I0(sampler_value),
        .I1(sampler_tick),
        .I2(break_counter_reg__0[6]),
        .I3(break_counter_reg__0[5]),
        .I4(break_counter_reg__0[2]),
        .I5(\break_counter[6]_i_3_n_0 ),
        .O(when_uartCtrlRx_l106__1));
  FDRE \bitTimer_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[0]_i_1_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bitTimer_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[1]_i_1_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bitTimer_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\bitTimer_counter[2]_i_1_n_0 ),
        .Q(\bitTimer_counter_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \break_counter[0]_i_1 
       (.I0(sampler_value),
        .I1(break_counter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \break_counter[1]_i_1 
       (.I0(break_counter_reg__0[0]),
        .I1(break_counter_reg__0[1]),
        .I2(sampler_value),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \break_counter[2]_i_1 
       (.I0(break_counter_reg__0[1]),
        .I1(break_counter_reg__0[0]),
        .I2(break_counter_reg__0[2]),
        .I3(sampler_value),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \break_counter[3]_i_1 
       (.I0(break_counter_reg__0[2]),
        .I1(break_counter_reg__0[0]),
        .I2(break_counter_reg__0[1]),
        .I3(break_counter_reg__0[3]),
        .I4(sampler_value),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \break_counter[4]_i_1 
       (.I0(break_counter_reg__0[3]),
        .I1(break_counter_reg__0[1]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[2]),
        .I4(break_counter_reg__0[4]),
        .I5(sampler_value),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \break_counter[5]_i_1 
       (.I0(\break_counter[6]_i_4_n_0 ),
        .I1(break_counter_reg__0[5]),
        .I2(sampler_value),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    \break_counter[6]_i_1 
       (.I0(\break_counter[6]_i_3_n_0 ),
        .I1(break_counter_reg__0[2]),
        .I2(break_counter_reg__0[5]),
        .I3(break_counter_reg__0[6]),
        .I4(clockDivider_tickReg),
        .I5(sampler_value),
        .O(\break_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \break_counter[6]_i_2 
       (.I0(break_counter_reg__0[5]),
        .I1(\break_counter[6]_i_4_n_0 ),
        .I2(break_counter_reg__0[6]),
        .I3(sampler_value),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \break_counter[6]_i_3 
       (.I0(break_counter_reg__0[4]),
        .I1(break_counter_reg__0[1]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[3]),
        .O(\break_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \break_counter[6]_i_4 
       (.I0(break_counter_reg__0[4]),
        .I1(break_counter_reg__0[2]),
        .I2(break_counter_reg__0[0]),
        .I3(break_counter_reg__0[1]),
        .I4(break_counter_reg__0[3]),
        .O(\break_counter[6]_i_4_n_0 ));
  FDCE \break_counter_reg[0] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(break_counter_reg__0[0]));
  FDCE \break_counter_reg[1] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(break_counter_reg__0[1]));
  FDCE \break_counter_reg[2] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(break_counter_reg__0[2]));
  FDCE \break_counter_reg[3] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(break_counter_reg__0[3]));
  FDCE \break_counter_reg[4] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(break_counter_reg__0[4]));
  FDCE \break_counter_reg[5] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(break_counter_reg__0[5]));
  FDCE \break_counter_reg[6] 
       (.C(clk),
        .CE(\break_counter[6]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(break_counter_reg__0[6]));
  sys_Apb3Periph_0_0_BufferCC_2__1 io_rxd_buffercc
       (.clk(clk),
        .io_dataIn(io_gpio_read),
        .io_dataOut(io_rxd_buffercc_io_dataOut),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sampler_samples_1_i_1
       (.I0(io_rxd_buffercc_io_dataOut),
        .I1(clockDivider_tickReg),
        .I2(sampler_samples_1),
        .O(sampler_samples_1_i_1_n_0));
  FDPE sampler_samples_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_samples_1_i_1_n_0),
        .PRE(reset),
        .Q(sampler_samples_1));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sampler_samples_2_i_1
       (.I0(sampler_samples_1),
        .I1(clockDivider_tickReg),
        .I2(sampler_samples_2),
        .O(sampler_samples_2_i_1_n_0));
  FDPE sampler_samples_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_samples_2_i_1_n_0),
        .PRE(reset),
        .Q(sampler_samples_2));
  FDCE sampler_tick_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_tickReg),
        .Q(sampler_tick));
  LUT3 #(
    .INIT(8'hE8)) 
    sampler_value0
       (.I0(io_rxd_buffercc_io_dataOut),
        .I1(sampler_samples_2),
        .I2(sampler_samples_1),
        .O(sampler_value0_n_0));
  FDPE sampler_value_reg
       (.C(clk),
        .CE(1'b1),
        .D(sampler_value0_n_0),
        .PRE(reset),
        .Q(sampler_value));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    stateMachine_parity_i_1__0
       (.I0(stateMachine_parity_i_2__0_n_0),
        .I1(bitTimer_tick),
        .I2(stateMachine_parity_reg_n_0),
        .O(stateMachine_parity_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0008FFFB0000FFFF)) 
    stateMachine_parity_i_2__0
       (.I0(\CR1_reg[10] ),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(when_uartCtrlRx_l138__0),
        .I5(bitTimer_tick),
        .O(stateMachine_parity_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    stateMachine_parity_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\CR1_reg[10] ));
  FDRE stateMachine_parity_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_parity_i_1__0_n_0),
        .Q(stateMachine_parity_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \stateMachine_shifter[0]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[3]_i_2_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\bitCounter_value_reg_n_0_[0] ),
        .I4(stateMachine_shifter[0]),
        .O(\stateMachine_shifter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[1]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\stateMachine_shifter[3]_i_2_n_0 ),
        .I4(stateMachine_shifter[1]),
        .O(\stateMachine_shifter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[2]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\stateMachine_shifter[3]_i_2_n_0 ),
        .I4(stateMachine_shifter[2]),
        .O(\stateMachine_shifter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \stateMachine_shifter[3]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[3]_i_2_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\bitCounter_value_reg_n_0_[1] ),
        .I4(stateMachine_shifter[3]),
        .O(\stateMachine_shifter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \stateMachine_shifter[3]_i_2 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\bitCounter_value_reg_n_0_[3] ),
        .I5(\bitCounter_value_reg_n_0_[2] ),
        .O(\stateMachine_shifter[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \stateMachine_shifter[4]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[7]_i_2_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\bitCounter_value_reg_n_0_[0] ),
        .I4(stateMachine_shifter[4]),
        .O(\stateMachine_shifter[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[5]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\stateMachine_shifter[7]_i_2_n_0 ),
        .I4(stateMachine_shifter[5]),
        .O(\stateMachine_shifter[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \stateMachine_shifter[6]_i_1 
       (.I0(sampler_value),
        .I1(\bitCounter_value_reg_n_0_[0] ),
        .I2(\bitCounter_value_reg_n_0_[1] ),
        .I3(\stateMachine_shifter[7]_i_2_n_0 ),
        .I4(stateMachine_shifter[6]),
        .O(\stateMachine_shifter[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \stateMachine_shifter[7]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[7]_i_2_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[0] ),
        .I3(\bitCounter_value_reg_n_0_[1] ),
        .I4(stateMachine_shifter[7]),
        .O(\stateMachine_shifter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \stateMachine_shifter[7]_i_2 
       (.I0(bitTimer_tick),
        .I1(stateMachine_state__0[2]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(\bitCounter_value_reg_n_0_[2] ),
        .I5(\bitCounter_value_reg_n_0_[3] ),
        .O(\stateMachine_shifter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \stateMachine_shifter[8]_i_1 
       (.I0(sampler_value),
        .I1(\stateMachine_shifter[8]_i_2__0_n_0 ),
        .I2(\bitCounter_value_reg_n_0_[3] ),
        .I3(\bitCounter_value_reg_n_0_[2] ),
        .I4(\stateMachine_shifter[8]_i_3_n_0 ),
        .I5(stateMachine_shifter[8]),
        .O(\stateMachine_shifter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \stateMachine_shifter[8]_i_2__0 
       (.I0(\bitCounter_value_reg_n_0_[0] ),
        .I1(\bitCounter_value_reg_n_0_[1] ),
        .O(\stateMachine_shifter[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \stateMachine_shifter[8]_i_3 
       (.I0(stateMachine_state__0[0]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(bitTimer_tick),
        .O(\stateMachine_shifter[8]_i_3_n_0 ));
  FDRE \stateMachine_shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[0]_i_1_n_0 ),
        .Q(stateMachine_shifter[0]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[1]_i_1_n_0 ),
        .Q(stateMachine_shifter[1]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[2]_i_1_n_0 ),
        .Q(stateMachine_shifter[2]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[3]_i_1_n_0 ),
        .Q(stateMachine_shifter[3]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[4]_i_1_n_0 ),
        .Q(stateMachine_shifter[4]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[5]_i_1_n_0 ),
        .Q(stateMachine_shifter[5]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[6]_i_1_n_0 ),
        .Q(stateMachine_shifter[6]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[7]_i_1_n_0 ),
        .Q(stateMachine_shifter[7]),
        .R(1'b0));
  FDRE \stateMachine_shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\stateMachine_shifter[8]_i_1_n_0 ),
        .Q(stateMachine_shifter[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0E0A0)) 
    stateMachine_validReg_i_1
       (.I0(stateMachine_validReg_i_2_n_0),
        .I1(stateMachine_validReg_i_3_n_0),
        .I2(bitTimer_tick),
        .I3(when_uartCtrlRx_l124__6),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(stateMachine_validReg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h08000008)) 
    stateMachine_validReg_i_2
       (.I0(stateMachine_state__0[0]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_parity_reg_n_0),
        .I4(sampler_value),
        .O(stateMachine_validReg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h04)) 
    stateMachine_validReg_i_3
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[0]),
        .O(stateMachine_validReg_i_3_n_0));
  FDCE stateMachine_validReg_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(stateMachine_validReg),
        .Q(rx_io_read_valid));
endmodule

module sys_Apb3Periph_0_0_uartCtrlTx
   (uartCtrl_io_uarts_1_txd,
    tx_io_write_ready,
    \tickCounter_value_reg[1]_0 ,
    \tickCounter_value_reg[0]_0 ,
    clk,
    reset,
    stateMachine_parity_reg_0,
    _zz_io_txd_reg_0,
    _zz_io_txd_reg_1,
    logic_ram_spinal_port1,
    txFifo_io_pop_valid,
    Q,
    clockDivider_tickReg,
    \FSM_sequential_stateMachine_state[2]_i_3__0_0 ,
    when_uartCtrlRx_l126__0);
  output uartCtrl_io_uarts_1_txd;
  output tx_io_write_ready;
  output \tickCounter_value_reg[1]_0 ;
  output \tickCounter_value_reg[0]_0 ;
  input clk;
  input reset;
  input stateMachine_parity_reg_0;
  input _zz_io_txd_reg_0;
  input _zz_io_txd_reg_1;
  input [0:0]logic_ram_spinal_port1;
  input txFifo_io_pop_valid;
  input [2:0]Q;
  input clockDivider_tickReg;
  input [0:0]\FSM_sequential_stateMachine_state[2]_i_3__0_0 ;
  input when_uartCtrlRx_l126__0;

  wire \FSM_sequential_stateMachine_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_stateMachine_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_2__2_n_0 ;
  wire [0:0]\FSM_sequential_stateMachine_state[2]_i_3__0_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_4__1_n_0 ;
  wire [2:0]Q;
  wire _zz_io_txd_i_2__0_n_0;
  wire _zz_io_txd_reg_0;
  wire _zz_io_txd_reg_1;
  wire clk;
  wire [2:0]clockDivider_counter_valueNext__0;
  wire [2:0]clockDivider_counter_value_reg__0;
  wire clockDivider_tickReg;
  wire [0:0]logic_ram_spinal_port1;
  wire p_0_in;
  wire reset;
  wire stateMachine_parity_i_1__1_n_0;
  wire stateMachine_parity_i_2__1_n_0;
  wire stateMachine_parity_i_4__0_n_0;
  wire stateMachine_parity_reg_0;
  wire stateMachine_parity_reg_n_0;
  wire [2:0]stateMachine_state__0;
  wire stateMachine_txd;
  wire \tickCounter_value[0]_i_1__0_n_0 ;
  wire \tickCounter_value[1]_i_1__0_n_0 ;
  wire \tickCounter_value[2]_i_1__0_n_0 ;
  wire \tickCounter_value[3]_i_1__0_n_0 ;
  wire \tickCounter_value[3]_i_3__0_n_0 ;
  wire \tickCounter_value_reg[0]_0 ;
  wire \tickCounter_value_reg[1]_0 ;
  wire \tickCounter_value_reg_n_0_[2] ;
  wire \tickCounter_value_reg_n_0_[3] ;
  wire txFifo_io_pop_valid;
  wire tx_io_write_ready;
  wire uartCtrl_io_uarts_1_txd;
  wire when_uartCtrlRx_l126__0;
  wire when_uartCtrlTx_l74__6;

  LUT6 #(
    .INIT(64'hF000FFFFF7070000)) 
    \FSM_sequential_stateMachine_state[0]_i_1__1 
       (.I0(when_uartCtrlRx_l126__0),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(txFifo_io_pop_valid),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__2_n_0 ),
        .I5(stateMachine_state__0[0]),
        .O(\FSM_sequential_stateMachine_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000EFFFF00F00000)) 
    \FSM_sequential_stateMachine_state[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[2]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__2_n_0 ),
        .I5(stateMachine_state__0[1]),
        .O(\FSM_sequential_stateMachine_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF888A0000)) 
    \FSM_sequential_stateMachine_state[2]_i_1__1 
       (.I0(stateMachine_state__0[1]),
        .I1(stateMachine_state__0[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__2_n_0 ),
        .I5(stateMachine_state__0[2]),
        .O(\FSM_sequential_stateMachine_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEBAAAAAAEAAAAA)) 
    \FSM_sequential_stateMachine_state[2]_i_2__2 
       (.I0(\FSM_sequential_stateMachine_state[2]_i_3__0_n_0 ),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(p_0_in),
        .I5(txFifo_io_pop_valid),
        .O(\FSM_sequential_stateMachine_state[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF2FC020C00000000)) 
    \FSM_sequential_stateMachine_state[2]_i_3__0 
       (.I0(when_uartCtrlTx_l74__6),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[1]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_4__1_n_0 ),
        .I5(p_0_in),
        .O(\FSM_sequential_stateMachine_state[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h01000001)) 
    \FSM_sequential_stateMachine_state[2]_i_4__1 
       (.I0(\tickCounter_value_reg[1]_0 ),
        .I1(\tickCounter_value_reg_n_0_[2] ),
        .I2(\tickCounter_value_reg_n_0_[3] ),
        .I3(\tickCounter_value_reg[0]_0 ),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3__0_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_4__1_n_0 ));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[0]_i_1__1_n_0 ),
        .Q(stateMachine_state__0[0]));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[1]_i_1__1_n_0 ),
        .Q(stateMachine_state__0[1]));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[2]_i_1__1_n_0 ),
        .Q(stateMachine_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hEAFFEAAA)) 
    _zz_io_txd_i_1__0
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_parity_reg_n_0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(_zz_io_txd_i_2__0_n_0),
        .O(stateMachine_txd));
  LUT6 #(
    .INIT(64'hFFFF00FFE4FFE4FF)) 
    _zz_io_txd_i_2__0
       (.I0(\tickCounter_value_reg_n_0_[2] ),
        .I1(_zz_io_txd_reg_0),
        .I2(_zz_io_txd_reg_1),
        .I3(stateMachine_state__0[1]),
        .I4(logic_ram_spinal_port1),
        .I5(\tickCounter_value_reg_n_0_[3] ),
        .O(_zz_io_txd_i_2__0_n_0));
  FDPE _zz_io_txd_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_txd),
        .PRE(reset),
        .Q(uartCtrl_io_uarts_1_txd));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2C3C)) 
    \clockDivider_counter_value[0]_i_1__0 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(clockDivider_counter_valueNext__0[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \clockDivider_counter_value[1]_i_1__0 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .O(clockDivider_counter_valueNext__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h6F80)) 
    \clockDivider_counter_value[2]_i_1__0 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(clockDivider_counter_valueNext__0[2]));
  FDCE \clockDivider_counter_value_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext__0[0]),
        .Q(clockDivider_counter_value_reg__0[0]));
  FDCE \clockDivider_counter_value_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext__0[1]),
        .Q(clockDivider_counter_value_reg__0[1]));
  FDCE \clockDivider_counter_value_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext__0[2]),
        .Q(clockDivider_counter_value_reg__0[2]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \logic_ram_spinal_port1[8]_i_3__1 
       (.I0(p_0_in),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[1]),
        .I4(when_uartCtrlTx_l74__6),
        .O(tx_io_write_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    stateMachine_parity_i_1__1
       (.I0(stateMachine_parity_i_2__1_n_0),
        .I1(p_0_in),
        .I2(stateMachine_parity_reg_n_0),
        .O(stateMachine_parity_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCACCCCCCCCC)) 
    stateMachine_parity_i_2__1
       (.I0(stateMachine_parity_reg_0),
        .I1(stateMachine_parity_i_4__0_n_0),
        .I2(p_0_in),
        .I3(stateMachine_state__0[1]),
        .I4(stateMachine_state__0[2]),
        .I5(stateMachine_state__0[0]),
        .O(stateMachine_parity_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h26332666)) 
    stateMachine_parity_i_4__0
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_parity_reg_n_0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(_zz_io_txd_i_2__0_n_0),
        .O(stateMachine_parity_i_4__0_n_0));
  FDRE stateMachine_parity_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_parity_i_1__1_n_0),
        .Q(stateMachine_parity_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tickCounter_value[0]_i_1__0 
       (.I0(\tickCounter_value_reg[0]_0 ),
        .O(\tickCounter_value[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tickCounter_value[1]_i_1__0 
       (.I0(\tickCounter_value_reg[0]_0 ),
        .I1(\tickCounter_value_reg[1]_0 ),
        .O(\tickCounter_value[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tickCounter_value[2]_i_1__0 
       (.I0(\tickCounter_value_reg[0]_0 ),
        .I1(\tickCounter_value_reg[1]_0 ),
        .I2(\tickCounter_value_reg_n_0_[2] ),
        .O(\tickCounter_value[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00A800A0)) 
    \tickCounter_value[3]_i_1__0 
       (.I0(p_0_in),
        .I1(when_uartCtrlTx_l74__6),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[2]),
        .I4(stateMachine_state__0[1]),
        .O(\tickCounter_value[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \tickCounter_value[3]_i_2__0 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tickCounter_value[3]_i_3__0 
       (.I0(\tickCounter_value_reg[1]_0 ),
        .I1(\tickCounter_value_reg[0]_0 ),
        .I2(\tickCounter_value_reg_n_0_[2] ),
        .I3(\tickCounter_value_reg_n_0_[3] ),
        .O(\tickCounter_value[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00400200)) 
    \tickCounter_value[3]_i_4__0 
       (.I0(\tickCounter_value_reg_n_0_[3] ),
        .I1(\tickCounter_value_reg_n_0_[2] ),
        .I2(\tickCounter_value_reg[1]_0 ),
        .I3(Q[2]),
        .I4(\tickCounter_value_reg[0]_0 ),
        .O(when_uartCtrlTx_l74__6));
  FDRE \tickCounter_value_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[0]_i_1__0_n_0 ),
        .Q(\tickCounter_value_reg[0]_0 ),
        .R(\tickCounter_value[3]_i_1__0_n_0 ));
  FDRE \tickCounter_value_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[1]_i_1__0_n_0 ),
        .Q(\tickCounter_value_reg[1]_0 ),
        .R(\tickCounter_value[3]_i_1__0_n_0 ));
  FDRE \tickCounter_value_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[2]_i_1__0_n_0 ),
        .Q(\tickCounter_value_reg_n_0_[2] ),
        .R(\tickCounter_value[3]_i_1__0_n_0 ));
  FDRE \tickCounter_value_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[3]_i_3__0_n_0 ),
        .Q(\tickCounter_value_reg_n_0_[3] ),
        .R(\tickCounter_value[3]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "uartCtrlTx" *) 
module sys_Apb3Periph_0_0_uartCtrlTx_5
   (uartCtrl_io_uarts_0_txd,
    \tickCounter_value_reg[1]_0 ,
    tx_io_write_ready,
    clk,
    reset,
    stateMachine_parity_reg_0,
    _zz_io_txd_reg_0,
    _zz_io_txd_reg_1,
    logic_ram_spinal_port1,
    txFifo_io_pop_valid,
    Q,
    clockDivider_tickReg,
    \FSM_sequential_stateMachine_state[2]_i_3_0 ,
    when_uartCtrlRx_l126__0);
  output uartCtrl_io_uarts_0_txd;
  output [1:0]\tickCounter_value_reg[1]_0 ;
  output tx_io_write_ready;
  input clk;
  input reset;
  input stateMachine_parity_reg_0;
  input _zz_io_txd_reg_0;
  input _zz_io_txd_reg_1;
  input [0:0]logic_ram_spinal_port1;
  input txFifo_io_pop_valid;
  input [2:0]Q;
  input clockDivider_tickReg;
  input [0:0]\FSM_sequential_stateMachine_state[2]_i_3_0 ;
  input when_uartCtrlRx_l126__0;

  wire \FSM_sequential_stateMachine_state[0]_i_1_n_0 ;
  wire \FSM_sequential_stateMachine_state[1]_i_1_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_1_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_2__0_n_0 ;
  wire [0:0]\FSM_sequential_stateMachine_state[2]_i_3_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_3_n_0 ;
  wire \FSM_sequential_stateMachine_state[2]_i_4_n_0 ;
  wire [2:0]Q;
  wire _zz_io_txd_i_2_n_0;
  wire _zz_io_txd_reg_0;
  wire _zz_io_txd_reg_1;
  wire clk;
  wire [2:0]clockDivider_counter_valueNext;
  wire [2:0]clockDivider_counter_value_reg__0;
  wire clockDivider_tickReg;
  wire [0:0]logic_ram_spinal_port1;
  wire p_0_in;
  wire reset;
  wire stateMachine_parity_i_1_n_0;
  wire stateMachine_parity_i_2_n_0;
  wire stateMachine_parity_i_4_n_0;
  wire stateMachine_parity_reg_0;
  wire stateMachine_parity_reg_n_0;
  wire [2:0]stateMachine_state__0;
  wire stateMachine_txd;
  wire [3:2]tickCounter_value;
  wire \tickCounter_value[0]_i_1_n_0 ;
  wire \tickCounter_value[1]_i_1_n_0 ;
  wire \tickCounter_value[2]_i_1_n_0 ;
  wire \tickCounter_value[3]_i_1_n_0 ;
  wire \tickCounter_value[3]_i_3_n_0 ;
  wire [1:0]\tickCounter_value_reg[1]_0 ;
  wire txFifo_io_pop_valid;
  wire tx_io_write_ready;
  wire uartCtrl_io_uarts_0_txd;
  wire when_uartCtrlRx_l126__0;
  wire when_uartCtrlTx_l74__6;

  LUT6 #(
    .INIT(64'hF000FFFFF7070000)) 
    \FSM_sequential_stateMachine_state[0]_i_1 
       (.I0(when_uartCtrlRx_l126__0),
        .I1(stateMachine_state__0[1]),
        .I2(stateMachine_state__0[2]),
        .I3(txFifo_io_pop_valid),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__0_n_0 ),
        .I5(stateMachine_state__0[0]),
        .O(\FSM_sequential_stateMachine_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000EFFFF00F00000)) 
    \FSM_sequential_stateMachine_state[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[2]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__0_n_0 ),
        .I5(stateMachine_state__0[1]),
        .O(\FSM_sequential_stateMachine_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF888A0000)) 
    \FSM_sequential_stateMachine_state[2]_i_1 
       (.I0(stateMachine_state__0[1]),
        .I1(stateMachine_state__0[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_2__0_n_0 ),
        .I5(stateMachine_state__0[2]),
        .O(\FSM_sequential_stateMachine_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEBAAAAAAEAAAAA)) 
    \FSM_sequential_stateMachine_state[2]_i_2__0 
       (.I0(\FSM_sequential_stateMachine_state[2]_i_3_n_0 ),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[2]),
        .I4(p_0_in),
        .I5(txFifo_io_pop_valid),
        .O(\FSM_sequential_stateMachine_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF2FC020C00000000)) 
    \FSM_sequential_stateMachine_state[2]_i_3 
       (.I0(when_uartCtrlTx_l74__6),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[1]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_4_n_0 ),
        .I5(p_0_in),
        .O(\FSM_sequential_stateMachine_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h01000001)) 
    \FSM_sequential_stateMachine_state[2]_i_4 
       (.I0(\tickCounter_value_reg[1]_0 [1]),
        .I1(tickCounter_value[2]),
        .I2(tickCounter_value[3]),
        .I3(\tickCounter_value_reg[1]_0 [0]),
        .I4(\FSM_sequential_stateMachine_state[2]_i_3_0 ),
        .O(\FSM_sequential_stateMachine_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[0]_i_1_n_0 ),
        .Q(stateMachine_state__0[0]));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[1]_i_1_n_0 ),
        .Q(stateMachine_state__0[1]));
  (* FSM_ENCODED_STATES = "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001" *) 
  FDCE \FSM_sequential_stateMachine_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_sequential_stateMachine_state[2]_i_1_n_0 ),
        .Q(stateMachine_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hEAFFEAAA)) 
    _zz_io_txd_i_1
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_parity_reg_n_0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(_zz_io_txd_i_2_n_0),
        .O(stateMachine_txd));
  LUT6 #(
    .INIT(64'hFFFF00FFE4FFE4FF)) 
    _zz_io_txd_i_2
       (.I0(tickCounter_value[2]),
        .I1(_zz_io_txd_reg_0),
        .I2(_zz_io_txd_reg_1),
        .I3(stateMachine_state__0[1]),
        .I4(logic_ram_spinal_port1),
        .I5(tickCounter_value[3]),
        .O(_zz_io_txd_i_2_n_0));
  FDPE _zz_io_txd_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_txd),
        .PRE(reset),
        .Q(uartCtrl_io_uarts_0_txd));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h2C3C)) 
    \clockDivider_counter_value[0]_i_1 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(clockDivider_counter_valueNext[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \clockDivider_counter_value[1]_i_1 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .O(clockDivider_counter_valueNext[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h6F80)) 
    \clockDivider_counter_value[2]_i_1 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(clockDivider_counter_valueNext[2]));
  FDCE \clockDivider_counter_value_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext[0]),
        .Q(clockDivider_counter_value_reg__0[0]));
  FDCE \clockDivider_counter_value_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext[1]),
        .Q(clockDivider_counter_value_reg__0[1]));
  FDCE \clockDivider_counter_value_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(clockDivider_counter_valueNext[2]),
        .Q(clockDivider_counter_value_reg__0[2]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \logic_ram_spinal_port1[8]_i_3__0 
       (.I0(p_0_in),
        .I1(stateMachine_state__0[0]),
        .I2(stateMachine_state__0[2]),
        .I3(stateMachine_state__0[1]),
        .I4(when_uartCtrlTx_l74__6),
        .O(tx_io_write_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    stateMachine_parity_i_1
       (.I0(stateMachine_parity_i_2_n_0),
        .I1(p_0_in),
        .I2(stateMachine_parity_reg_n_0),
        .O(stateMachine_parity_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCACCCCCCCCC)) 
    stateMachine_parity_i_2
       (.I0(stateMachine_parity_reg_0),
        .I1(stateMachine_parity_i_4_n_0),
        .I2(p_0_in),
        .I3(stateMachine_state__0[1]),
        .I4(stateMachine_state__0[2]),
        .I5(stateMachine_state__0[0]),
        .O(stateMachine_parity_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h26332666)) 
    stateMachine_parity_i_4
       (.I0(stateMachine_state__0[2]),
        .I1(stateMachine_parity_reg_n_0),
        .I2(stateMachine_state__0[1]),
        .I3(stateMachine_state__0[0]),
        .I4(_zz_io_txd_i_2_n_0),
        .O(stateMachine_parity_i_4_n_0));
  FDRE stateMachine_parity_reg
       (.C(clk),
        .CE(1'b1),
        .D(stateMachine_parity_i_1_n_0),
        .Q(stateMachine_parity_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tickCounter_value[0]_i_1 
       (.I0(\tickCounter_value_reg[1]_0 [0]),
        .O(\tickCounter_value[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tickCounter_value[1]_i_1 
       (.I0(\tickCounter_value_reg[1]_0 [0]),
        .I1(\tickCounter_value_reg[1]_0 [1]),
        .O(\tickCounter_value[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tickCounter_value[2]_i_1 
       (.I0(\tickCounter_value_reg[1]_0 [0]),
        .I1(\tickCounter_value_reg[1]_0 [1]),
        .I2(tickCounter_value[2]),
        .O(\tickCounter_value[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00A800A0)) 
    \tickCounter_value[3]_i_1 
       (.I0(p_0_in),
        .I1(when_uartCtrlTx_l74__6),
        .I2(stateMachine_state__0[0]),
        .I3(stateMachine_state__0[2]),
        .I4(stateMachine_state__0[1]),
        .O(\tickCounter_value[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \tickCounter_value[3]_i_2 
       (.I0(clockDivider_counter_value_reg__0[1]),
        .I1(clockDivider_counter_value_reg__0[0]),
        .I2(clockDivider_tickReg),
        .I3(clockDivider_counter_value_reg__0[2]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tickCounter_value[3]_i_3 
       (.I0(\tickCounter_value_reg[1]_0 [1]),
        .I1(\tickCounter_value_reg[1]_0 [0]),
        .I2(tickCounter_value[2]),
        .I3(tickCounter_value[3]),
        .O(\tickCounter_value[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00400200)) 
    \tickCounter_value[3]_i_4 
       (.I0(tickCounter_value[3]),
        .I1(tickCounter_value[2]),
        .I2(\tickCounter_value_reg[1]_0 [1]),
        .I3(Q[2]),
        .I4(\tickCounter_value_reg[1]_0 [0]),
        .O(when_uartCtrlTx_l74__6));
  FDRE \tickCounter_value_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[0]_i_1_n_0 ),
        .Q(\tickCounter_value_reg[1]_0 [0]),
        .R(\tickCounter_value[3]_i_1_n_0 ));
  FDRE \tickCounter_value_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[1]_i_1_n_0 ),
        .Q(\tickCounter_value_reg[1]_0 [1]),
        .R(\tickCounter_value[3]_i_1_n_0 ));
  FDRE \tickCounter_value_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[2]_i_1_n_0 ),
        .Q(tickCounter_value[2]),
        .R(\tickCounter_value[3]_i_1_n_0 ));
  FDRE \tickCounter_value_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\tickCounter_value[3]_i_3_n_0 ),
        .Q(tickCounter_value[3]),
        .R(\tickCounter_value[3]_i_1_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
