// Seed: 2052680992
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri  id_3
);
  parameter id_5 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2;
  id_1 :
  assert property (@(1) -1) if (id_1 & 1) for (id_2 = id_2; -1; id_1 = id_1) #1 id_1 = -1 - 1;
endmodule
