// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_bin_dense_Pipeline_LOOP_DENSE_I (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_inputs,
        phi_mul,
        d_i_idx,
        sum_V_out,
        sum_V_out_ap_vld,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_q0,
        dmem_V_address1,
        dmem_V_ce1,
        dmem_V_q1,
        wt_mem_V_address0,
        wt_mem_V_ce0,
        wt_mem_V_q0,
        wt_mem_V_address1,
        wt_mem_V_ce1,
        wt_mem_V_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] n_inputs;
input  [19:0] phi_mul;
input  [0:0] d_i_idx;
output  [15:0] sum_V_out;
output   sum_V_out_ap_vld;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
input  [63:0] dmem_V_q0;
output  [11:0] dmem_V_address1;
output   dmem_V_ce1;
input  [63:0] dmem_V_q1;
output  [12:0] wt_mem_V_address0;
output   wt_mem_V_ce0;
input  [63:0] wt_mem_V_q0;
output  [12:0] wt_mem_V_address1;
output   wt_mem_V_ce1;
input  [63:0] wt_mem_V_q1;

reg ap_idle;
reg sum_V_out_ap_vld;
reg dmem_V_ce0;
reg dmem_V_ce1;
reg wt_mem_V_ce0;
reg wt_mem_V_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_330_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1027_reg_3710;
reg   [1:0] tmp_2_reg_3734;
reg   [1:0] tmp_3_reg_3739;
reg   [1:0] tmp_4_reg_3745;
reg   [1:0] tmp_5_reg_3751;
reg   [1:0] tmp_6_reg_3758;
reg   [1:0] tmp_7_reg_3765;
reg   [1:0] tmp_8_reg_3772;
reg   [1:0] tmp_9_reg_3779;
reg   [1:0] tmp_10_reg_3787;
reg   [1:0] tmp_11_reg_3795;
reg   [1:0] tmp_12_reg_3803;
reg   [1:0] tmp_13_reg_3811;
reg   [1:0] tmp_14_reg_3819;
reg   [1:0] tmp_15_reg_3827;
reg   [1:0] tmp_16_reg_3835;
wire   [1:0] trunc_ln1497_fu_971_p1;
reg   [1:0] trunc_ln1497_reg_3843;
reg   [1:0] tmp_17_reg_3852;
reg   [1:0] tmp_18_reg_3857;
reg   [1:0] tmp_19_reg_3863;
reg   [1:0] tmp_20_reg_3869;
reg   [1:0] tmp_21_reg_3876;
reg   [1:0] tmp_22_reg_3883;
reg   [1:0] tmp_23_reg_3890;
reg   [1:0] tmp_24_reg_3897;
reg   [1:0] tmp_25_reg_3905;
reg   [1:0] tmp_26_reg_3913;
reg   [1:0] tmp_27_reg_3921;
reg   [1:0] tmp_28_reg_3929;
reg   [1:0] tmp_29_reg_3937;
reg   [1:0] tmp_30_reg_3945;
reg   [1:0] tmp_31_reg_3953;
reg   [1:0] tmp_32_reg_3961;
reg   [1:0] tmp_50_reg_3970;
reg   [1:0] tmp_51_reg_3975;
reg   [1:0] tmp_52_reg_3981;
reg   [1:0] tmp_53_reg_3987;
reg   [1:0] tmp_71_reg_3994;
reg   [1:0] tmp_72_reg_4001;
reg   [1:0] tmp_73_reg_4008;
reg   [1:0] tmp_74_reg_4015;
reg   [1:0] tmp_75_reg_4023;
reg   [1:0] tmp_76_reg_4031;
reg   [1:0] tmp_77_reg_4039;
reg   [1:0] tmp_78_reg_4047;
reg   [1:0] tmp_79_reg_4055;
reg   [1:0] tmp_80_reg_4063;
reg   [1:0] tmp_81_reg_4071;
wire   [1:0] trunc_ln1497_1_fu_1687_p1;
reg   [1:0] trunc_ln1497_1_reg_4079;
reg   [1:0] tmp_82_reg_4088;
reg   [1:0] tmp_83_reg_4093;
reg   [1:0] tmp_84_reg_4099;
reg   [1:0] tmp_85_reg_4105;
reg   [1:0] tmp_87_reg_4112;
reg   [1:0] tmp_88_reg_4119;
reg   [1:0] tmp_89_reg_4126;
reg   [1:0] tmp_90_reg_4133;
reg   [1:0] tmp_91_reg_4141;
reg   [1:0] tmp_92_reg_4149;
reg   [1:0] tmp_93_reg_4157;
reg   [1:0] tmp_94_reg_4165;
reg   [1:0] tmp_95_reg_4173;
reg   [1:0] tmp_96_reg_4181;
reg   [1:0] tmp_97_reg_4189;
reg   [1:0] tmp_98_reg_4197;
wire   [63:0] zext_ln624_fu_376_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln624_1_fu_387_p1;
wire   [63:0] conv_i749_fu_392_p1;
wire   [63:0] zext_ln625_fu_403_p1;
reg   [15:0] sum_V_fu_234;
wire   [15:0] add_ln840_27_fu_3680_p2;
wire    ap_loop_init;
reg   [15:0] rhs_V_fu_238;
wire   [15:0] i_V_fu_408_p2;
reg   [15:0] ap_sig_allocacmp_i_V_8;
wire    ap_block_pp0_stage0_01001;
wire   [19:0] zext_ln1495_fu_336_p1;
wire   [19:0] ret_V_fu_340_p2;
wire   [8:0] tmp_s_fu_356_p4;
wire   [11:0] tmp_1_fu_366_p4;
wire   [11:0] or_ln624_fu_381_p2;
wire   [12:0] ret_V_s_fu_346_p4;
wire   [12:0] add_ln625_fu_397_p2;
wire   [63:0] xor_ln1499_fu_419_p2;
wire   [0:0] tmp_fu_425_p3;
wire   [0:0] tmp_54_fu_433_p3;
wire   [0:0] tmp_55_fu_441_p3;
wire   [0:0] tmp_56_fu_449_p3;
wire   [0:0] tmp_57_fu_457_p3;
wire   [0:0] tmp_58_fu_465_p3;
wire   [0:0] tmp_59_fu_473_p3;
wire   [0:0] tmp_60_fu_481_p3;
wire   [0:0] tmp_61_fu_489_p3;
wire   [0:0] tmp_62_fu_497_p3;
wire   [0:0] tmp_63_fu_505_p3;
wire   [0:0] tmp_64_fu_513_p3;
wire   [0:0] tmp_65_fu_521_p3;
wire   [0:0] tmp_66_fu_529_p3;
wire   [0:0] tmp_67_fu_537_p3;
wire   [0:0] tmp_68_fu_545_p3;
wire   [0:0] tmp_69_fu_553_p3;
wire   [0:0] tmp_70_fu_561_p3;
wire   [0:0] tmp_86_fu_569_p3;
wire   [0:0] tmp_109_fu_577_p3;
wire   [0:0] tmp_121_fu_585_p3;
wire   [0:0] tmp_122_fu_593_p3;
wire   [0:0] tmp_123_fu_601_p3;
wire   [0:0] tmp_124_fu_609_p3;
wire   [0:0] tmp_125_fu_617_p3;
wire   [0:0] tmp_126_fu_625_p3;
wire   [0:0] tmp_127_fu_633_p3;
wire   [0:0] tmp_128_fu_641_p3;
wire   [0:0] tmp_129_fu_649_p3;
wire   [0:0] tmp_130_fu_657_p3;
wire   [0:0] tmp_131_fu_665_p3;
wire   [0:0] tmp_132_fu_673_p3;
wire   [62:0] and_ln_fu_681_p64;
wire   [63:0] zext_ln841_fu_811_p1;
wire   [63:0] sub_ln841_fu_815_p2;
wire   [63:0] xor_ln1499_1_fu_1135_p2;
wire   [0:0] tmp_134_fu_1141_p3;
wire   [0:0] tmp_135_fu_1149_p3;
wire   [0:0] tmp_136_fu_1157_p3;
wire   [0:0] tmp_137_fu_1165_p3;
wire   [0:0] tmp_138_fu_1173_p3;
wire   [0:0] tmp_139_fu_1181_p3;
wire   [0:0] tmp_140_fu_1189_p3;
wire   [0:0] tmp_141_fu_1197_p3;
wire   [0:0] tmp_142_fu_1205_p3;
wire   [0:0] tmp_143_fu_1213_p3;
wire   [0:0] tmp_144_fu_1221_p3;
wire   [0:0] tmp_145_fu_1229_p3;
wire   [0:0] tmp_146_fu_1237_p3;
wire   [0:0] tmp_147_fu_1245_p3;
wire   [0:0] tmp_148_fu_1253_p3;
wire   [0:0] tmp_149_fu_1261_p3;
wire   [0:0] tmp_150_fu_1269_p3;
wire   [0:0] tmp_151_fu_1277_p3;
wire   [0:0] tmp_152_fu_1285_p3;
wire   [0:0] tmp_153_fu_1293_p3;
wire   [0:0] tmp_169_fu_1301_p3;
wire   [0:0] tmp_192_fu_1309_p3;
wire   [0:0] tmp_204_fu_1317_p3;
wire   [0:0] tmp_205_fu_1325_p3;
wire   [0:0] tmp_206_fu_1333_p3;
wire   [0:0] tmp_207_fu_1341_p3;
wire   [0:0] tmp_208_fu_1349_p3;
wire   [0:0] tmp_209_fu_1357_p3;
wire   [0:0] tmp_210_fu_1365_p3;
wire   [0:0] tmp_211_fu_1373_p3;
wire   [0:0] tmp_212_fu_1381_p3;
wire   [0:0] tmp_213_fu_1389_p3;
wire   [62:0] and_ln1497_1_fu_1397_p64;
wire   [63:0] zext_ln841_1_fu_1527_p1;
wire   [63:0] sub_ln841_1_fu_1531_p2;
wire   [61:0] and_ln1497_9_fu_1854_p32;
wire   [61:0] and_ln1497_s_fu_1957_p32;
wire   [58:0] and_ln1497_9_cast_fu_1904_p31;
wire   [58:0] and_ln1497_cast_fu_2007_p31;
wire   [62:0] zext_ln631_fu_2056_p1;
wire   [62:0] zext_ln1669_fu_1953_p1;
wire   [50:0] trunc_ln1669_2_fu_2080_p27;
wire   [50:0] trunc_ln1669_3_fu_2127_p27;
wire   [59:0] zext_ln631_3_fu_2064_p1;
wire   [59:0] zext_ln631_2_fu_2060_p1;
wire   [62:0] add_ln631_fu_2074_p2;
wire   [58:0] trunc_ln632_2_fu_2180_p4;
wire   [34:0] trunc_ln632_3_fu_2200_p19;
wire   [34:0] trunc_ln632_4_fu_2235_p19;
wire   [51:0] zext_ln1669_3_fu_2170_p1;
wire   [51:0] zext_ln1669_2_fu_2123_p1;
wire   [58:0] add_ln631_2_fu_2068_p2;
wire   [59:0] zext_ln632_fu_2190_p1;
wire   [59:0] add_ln1669_fu_2174_p2;
wire   [35:0] zext_ln632_7_fu_2266_p1;
wire   [35:0] zext_ln632_6_fu_2231_p1;
wire   [51:0] trunc_ln632_5_cast_fu_2276_p4;
wire   [51:0] add_ln632_2_fu_2270_p2;
wire   [35:0] trunc_ln632_6_cast_fu_2308_p4;
wire   [35:0] add_ln632_3_fu_2302_p2;
wire   [51:0] add_ln632_4_fu_2318_p2;
wire   [3:0] tmp_33_fu_2330_p4;
wire   [3:0] tmp_34_fu_2340_p4;
wire   [3:0] tmp_35_fu_2350_p4;
wire   [3:0] tmp_36_fu_2360_p4;
wire   [3:0] tmp_37_fu_2370_p4;
wire   [3:0] tmp_38_fu_2380_p4;
wire   [3:0] trunc_ln1669_fu_2390_p1;
wire   [52:0] and_ln1_fu_2394_p15;
wire   [59:0] add_ln632_fu_2286_p2;
wire   [3:0] tmp_39_fu_2430_p4;
wire   [3:0] tmp_40_fu_2440_p4;
wire   [3:0] tmp_41_fu_2450_p4;
wire   [3:0] tmp_42_fu_2460_p4;
wire   [3:0] tmp_43_fu_2470_p4;
wire   [3:0] tmp_44_fu_2480_p4;
wire   [3:0] tmp_45_fu_2490_p4;
wire   [51:0] trunc_ln840_4_fu_2500_p14;
wire   [3:0] zext_ln632_1_fu_2194_p1;
wire   [3:0] trunc_ln_fu_2292_p4;
wire   [3:0] add_ln840_19_fu_2534_p2;
wire   [3:0] zext_ln632_2_fu_2197_p1;
wire   [35:0] add_ln1669_2_fu_2324_p2;
wire   [3:0] tmp_46_fu_2546_p4;
wire   [3:0] tmp_47_fu_2556_p4;
wire   [3:0] tmp_48_fu_2566_p4;
wire   [3:0] tmp_49_fu_2576_p4;
wire   [3:0] trunc_ln840_fu_2586_p1;
wire   [36:0] and_ln2_fu_2590_p11;
wire   [36:0] trunc_ln840_5_fu_2618_p11;
wire   [53:0] zext_ln840_fu_2530_p1;
wire   [53:0] zext_ln1669_4_fu_2426_p1;
wire   [37:0] zext_ln840_2_fu_2642_p1;
wire   [37:0] zext_ln840_1_fu_2614_p1;
wire   [37:0] add_ln1669_4_fu_2652_p2;
wire   [53:0] add_ln840_20_fu_2646_p2;
wire   [37:0] tmp_133_fu_2662_p4;
wire   [3:0] add_ln840_fu_2540_p2;
wire   [4:0] trunc_ln1_fu_2680_p3;
wire   [38:0] zext_ln840_4_fu_2672_p1;
wire   [38:0] zext_ln840_3_fu_2658_p1;
wire   [38:0] add_ln840_21_fu_2692_p2;
wire   [5:0] zext_ln840_6_fu_2688_p1;
wire   [5:0] zext_ln840_5_fu_2676_p1;
wire   [5:0] add_ln1669_5_fu_2718_p2;
wire   [6:0] trunc_ln840_1_fu_2698_p4;
wire   [6:0] trunc_ln2_fu_2708_p4;
wire   [6:0] add_ln1669_6_fu_2728_p2;
wire   [6:0] zext_ln1669_5_fu_2724_p1;
wire   [6:0] add_ln1669_1_fu_2734_p2;
wire   [7:0] shl_ln_fu_2740_p3;
wire   [8:0] zext_ln638_fu_2748_p1;
wire   [8:0] sub_ln638_fu_2752_p2;
wire   [61:0] and_ln1497_2_fu_2762_p32;
wire   [61:0] and_ln1497_3_fu_2865_p32;
wire   [58:0] and_ln1497_2_cast_fu_2812_p31;
wire   [58:0] and_ln1497_3_cast_fu_2915_p31;
wire   [62:0] zext_ln631_1_fu_2964_p1;
wire   [62:0] zext_ln1669_1_fu_2861_p1;
wire   [50:0] trunc_ln1669_4_fu_2988_p27;
wire   [50:0] trunc_ln1669_5_fu_3035_p27;
wire   [59:0] zext_ln631_5_fu_2972_p1;
wire   [59:0] zext_ln631_4_fu_2968_p1;
wire   [62:0] add_ln631_1_fu_2982_p2;
wire   [58:0] trunc_ln632_7_fu_3088_p4;
wire   [34:0] trunc_ln632_8_fu_3108_p19;
wire   [34:0] trunc_ln632_9_fu_3143_p19;
wire   [51:0] zext_ln1669_7_fu_3078_p1;
wire   [51:0] zext_ln1669_6_fu_3031_p1;
wire   [58:0] add_ln631_3_fu_2976_p2;
wire   [59:0] zext_ln632_3_fu_3098_p1;
wire   [59:0] add_ln1669_7_fu_3082_p2;
wire   [35:0] zext_ln632_9_fu_3174_p1;
wire   [35:0] zext_ln632_8_fu_3139_p1;
wire   [51:0] trunc_ln632_cast_fu_3184_p4;
wire   [51:0] add_ln632_5_fu_3178_p2;
wire   [35:0] trunc_ln632_10_cast_fu_3216_p4;
wire   [35:0] add_ln632_6_fu_3210_p2;
wire   [51:0] add_ln632_7_fu_3226_p2;
wire   [3:0] tmp_99_fu_3238_p4;
wire   [3:0] tmp_100_fu_3248_p4;
wire   [3:0] tmp_101_fu_3258_p4;
wire   [3:0] tmp_102_fu_3268_p4;
wire   [3:0] tmp_103_fu_3278_p4;
wire   [3:0] tmp_104_fu_3288_p4;
wire   [3:0] trunc_ln1669_6_fu_3298_p1;
wire   [52:0] and_ln1669_2_fu_3302_p15;
wire   [59:0] add_ln632_1_fu_3194_p2;
wire   [3:0] tmp_105_fu_3338_p4;
wire   [3:0] tmp_106_fu_3348_p4;
wire   [3:0] tmp_107_fu_3358_p4;
wire   [3:0] tmp_108_fu_3368_p4;
wire   [3:0] tmp_110_fu_3378_p4;
wire   [3:0] tmp_111_fu_3388_p4;
wire   [3:0] tmp_112_fu_3398_p4;
wire   [51:0] trunc_ln840_7_fu_3408_p14;
wire   [3:0] zext_ln632_4_fu_3102_p1;
wire   [3:0] trunc_ln632_1_fu_3200_p4;
wire   [3:0] add_ln840_22_fu_3442_p2;
wire   [3:0] zext_ln632_5_fu_3105_p1;
wire   [35:0] add_ln1669_8_fu_3232_p2;
wire   [3:0] tmp_113_fu_3454_p4;
wire   [3:0] tmp_114_fu_3464_p4;
wire   [3:0] tmp_115_fu_3474_p4;
wire   [3:0] tmp_116_fu_3484_p4;
wire   [3:0] trunc_ln840_6_fu_3494_p1;
wire   [36:0] and_ln840_1_fu_3498_p11;
wire   [36:0] trunc_ln840_8_fu_3526_p11;
wire   [53:0] zext_ln840_7_fu_3438_p1;
wire   [53:0] zext_ln1669_8_fu_3334_p1;
wire   [37:0] zext_ln840_9_fu_3550_p1;
wire   [37:0] zext_ln840_8_fu_3522_p1;
wire   [37:0] add_ln1669_9_fu_3560_p2;
wire   [53:0] add_ln840_24_fu_3554_p2;
wire   [37:0] tmp_214_fu_3570_p4;
wire   [3:0] add_ln840_23_fu_3448_p2;
wire   [4:0] trunc_ln840_2_fu_3588_p3;
wire   [38:0] zext_ln840_11_fu_3580_p1;
wire   [38:0] zext_ln840_10_fu_3566_p1;
wire   [38:0] add_ln840_25_fu_3600_p2;
wire   [5:0] zext_ln840_13_fu_3596_p1;
wire   [5:0] zext_ln840_12_fu_3584_p1;
wire   [5:0] add_ln1669_10_fu_3626_p2;
wire   [6:0] zext_ln1669_9_fu_3632_p1;
wire   [6:0] trunc_ln840_3_fu_3606_p4;
wire   [6:0] add_ln1669_11_fu_3636_p2;
wire   [6:0] trunc_ln1669_1_fu_3616_p4;
wire   [6:0] add_ln1669_3_fu_3642_p2;
wire   [7:0] shl_ln1669_1_fu_3648_p3;
wire   [8:0] zext_ln638_1_fu_3656_p1;
wire   [8:0] sub_ln638_1_fu_3660_p2;
wire  signed [9:0] sext_ln840_fu_3666_p1;
wire  signed [9:0] sext_ln624_fu_2758_p1;
wire   [9:0] add_ln840_26_fu_3670_p2;
wire  signed [15:0] sext_ln840_7_fu_3676_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1027_fu_330_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            rhs_V_fu_238 <= i_V_fu_408_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            rhs_V_fu_238 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_V_fu_234 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            sum_V_fu_234 <= add_ln840_27_fu_3680_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1027_reg_3710 <= icmp_ln1027_fu_330_p2;
        tmp_10_reg_3787 <= {{sub_ln841_fu_815_p2[29:28]}};
        tmp_11_reg_3795 <= {{sub_ln841_fu_815_p2[25:24]}};
        tmp_12_reg_3803 <= {{sub_ln841_fu_815_p2[21:20]}};
        tmp_13_reg_3811 <= {{sub_ln841_fu_815_p2[17:16]}};
        tmp_14_reg_3819 <= {{sub_ln841_fu_815_p2[13:12]}};
        tmp_15_reg_3827 <= {{sub_ln841_fu_815_p2[9:8]}};
        tmp_16_reg_3835 <= {{sub_ln841_fu_815_p2[5:4]}};
        tmp_17_reg_3852 <= {{sub_ln841_fu_815_p2[63:62]}};
        tmp_18_reg_3857 <= {{sub_ln841_fu_815_p2[59:58]}};
        tmp_19_reg_3863 <= {{sub_ln841_fu_815_p2[55:54]}};
        tmp_20_reg_3869 <= {{sub_ln841_fu_815_p2[51:50]}};
        tmp_21_reg_3876 <= {{sub_ln841_fu_815_p2[47:46]}};
        tmp_22_reg_3883 <= {{sub_ln841_fu_815_p2[43:42]}};
        tmp_23_reg_3890 <= {{sub_ln841_fu_815_p2[39:38]}};
        tmp_24_reg_3897 <= {{sub_ln841_fu_815_p2[35:34]}};
        tmp_25_reg_3905 <= {{sub_ln841_fu_815_p2[31:30]}};
        tmp_26_reg_3913 <= {{sub_ln841_fu_815_p2[27:26]}};
        tmp_27_reg_3921 <= {{sub_ln841_fu_815_p2[23:22]}};
        tmp_28_reg_3929 <= {{sub_ln841_fu_815_p2[19:18]}};
        tmp_29_reg_3937 <= {{sub_ln841_fu_815_p2[15:14]}};
        tmp_2_reg_3734 <= {{sub_ln841_fu_815_p2[61:60]}};
        tmp_30_reg_3945 <= {{sub_ln841_fu_815_p2[11:10]}};
        tmp_31_reg_3953 <= {{sub_ln841_fu_815_p2[7:6]}};
        tmp_32_reg_3961 <= {{sub_ln841_fu_815_p2[3:2]}};
        tmp_3_reg_3739 <= {{sub_ln841_fu_815_p2[57:56]}};
        tmp_4_reg_3745 <= {{sub_ln841_fu_815_p2[53:52]}};
        tmp_50_reg_3970 <= {{sub_ln841_1_fu_1531_p2[61:60]}};
        tmp_51_reg_3975 <= {{sub_ln841_1_fu_1531_p2[57:56]}};
        tmp_52_reg_3981 <= {{sub_ln841_1_fu_1531_p2[53:52]}};
        tmp_53_reg_3987 <= {{sub_ln841_1_fu_1531_p2[49:48]}};
        tmp_5_reg_3751 <= {{sub_ln841_fu_815_p2[49:48]}};
        tmp_6_reg_3758 <= {{sub_ln841_fu_815_p2[45:44]}};
        tmp_71_reg_3994 <= {{sub_ln841_1_fu_1531_p2[45:44]}};
        tmp_72_reg_4001 <= {{sub_ln841_1_fu_1531_p2[41:40]}};
        tmp_73_reg_4008 <= {{sub_ln841_1_fu_1531_p2[37:36]}};
        tmp_74_reg_4015 <= {{sub_ln841_1_fu_1531_p2[33:32]}};
        tmp_75_reg_4023 <= {{sub_ln841_1_fu_1531_p2[29:28]}};
        tmp_76_reg_4031 <= {{sub_ln841_1_fu_1531_p2[25:24]}};
        tmp_77_reg_4039 <= {{sub_ln841_1_fu_1531_p2[21:20]}};
        tmp_78_reg_4047 <= {{sub_ln841_1_fu_1531_p2[17:16]}};
        tmp_79_reg_4055 <= {{sub_ln841_1_fu_1531_p2[13:12]}};
        tmp_7_reg_3765 <= {{sub_ln841_fu_815_p2[41:40]}};
        tmp_80_reg_4063 <= {{sub_ln841_1_fu_1531_p2[9:8]}};
        tmp_81_reg_4071 <= {{sub_ln841_1_fu_1531_p2[5:4]}};
        tmp_82_reg_4088 <= {{sub_ln841_1_fu_1531_p2[63:62]}};
        tmp_83_reg_4093 <= {{sub_ln841_1_fu_1531_p2[59:58]}};
        tmp_84_reg_4099 <= {{sub_ln841_1_fu_1531_p2[55:54]}};
        tmp_85_reg_4105 <= {{sub_ln841_1_fu_1531_p2[51:50]}};
        tmp_87_reg_4112 <= {{sub_ln841_1_fu_1531_p2[47:46]}};
        tmp_88_reg_4119 <= {{sub_ln841_1_fu_1531_p2[43:42]}};
        tmp_89_reg_4126 <= {{sub_ln841_1_fu_1531_p2[39:38]}};
        tmp_8_reg_3772 <= {{sub_ln841_fu_815_p2[37:36]}};
        tmp_90_reg_4133 <= {{sub_ln841_1_fu_1531_p2[35:34]}};
        tmp_91_reg_4141 <= {{sub_ln841_1_fu_1531_p2[31:30]}};
        tmp_92_reg_4149 <= {{sub_ln841_1_fu_1531_p2[27:26]}};
        tmp_93_reg_4157 <= {{sub_ln841_1_fu_1531_p2[23:22]}};
        tmp_94_reg_4165 <= {{sub_ln841_1_fu_1531_p2[19:18]}};
        tmp_95_reg_4173 <= {{sub_ln841_1_fu_1531_p2[15:14]}};
        tmp_96_reg_4181 <= {{sub_ln841_1_fu_1531_p2[11:10]}};
        tmp_97_reg_4189 <= {{sub_ln841_1_fu_1531_p2[7:6]}};
        tmp_98_reg_4197 <= {{sub_ln841_1_fu_1531_p2[3:2]}};
        tmp_9_reg_3779 <= {{sub_ln841_fu_815_p2[33:32]}};
        trunc_ln1497_1_reg_4079 <= trunc_ln1497_1_fu_1687_p1;
        trunc_ln1497_reg_3843 <= trunc_ln1497_fu_971_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_330_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_V_8 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_V_8 = rhs_V_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dmem_V_ce0 = 1'b1;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dmem_V_ce1 = 1'b1;
    end else begin
        dmem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_3710 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_out_ap_vld = 1'b1;
    end else begin
        sum_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wt_mem_V_ce0 = 1'b1;
    end else begin
        wt_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wt_mem_V_ce1 = 1'b1;
    end else begin
        wt_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1669_10_fu_3626_p2 = (zext_ln840_13_fu_3596_p1 + zext_ln840_12_fu_3584_p1);

assign add_ln1669_11_fu_3636_p2 = (zext_ln1669_9_fu_3632_p1 + trunc_ln840_3_fu_3606_p4);

assign add_ln1669_1_fu_2734_p2 = (add_ln1669_6_fu_2728_p2 + zext_ln1669_5_fu_2724_p1);

assign add_ln1669_2_fu_2324_p2 = (trunc_ln632_6_cast_fu_2308_p4 + add_ln632_3_fu_2302_p2);

assign add_ln1669_3_fu_3642_p2 = (add_ln1669_11_fu_3636_p2 + trunc_ln1669_1_fu_3616_p4);

assign add_ln1669_4_fu_2652_p2 = (zext_ln840_2_fu_2642_p1 + zext_ln840_1_fu_2614_p1);

assign add_ln1669_5_fu_2718_p2 = (zext_ln840_6_fu_2688_p1 + zext_ln840_5_fu_2676_p1);

assign add_ln1669_6_fu_2728_p2 = (trunc_ln840_1_fu_2698_p4 + trunc_ln2_fu_2708_p4);

assign add_ln1669_7_fu_3082_p2 = (zext_ln631_5_fu_2972_p1 + zext_ln631_4_fu_2968_p1);

assign add_ln1669_8_fu_3232_p2 = (trunc_ln632_10_cast_fu_3216_p4 + add_ln632_6_fu_3210_p2);

assign add_ln1669_9_fu_3560_p2 = (zext_ln840_9_fu_3550_p1 + zext_ln840_8_fu_3522_p1);

assign add_ln1669_fu_2174_p2 = (zext_ln631_3_fu_2064_p1 + zext_ln631_2_fu_2060_p1);

assign add_ln625_fu_397_p2 = (ret_V_s_fu_346_p4 + 13'd2341);

assign add_ln631_1_fu_2982_p2 = (zext_ln631_1_fu_2964_p1 + zext_ln1669_1_fu_2861_p1);

assign add_ln631_2_fu_2068_p2 = (and_ln1497_cast_fu_2007_p31 + and_ln1497_9_cast_fu_1904_p31);

assign add_ln631_3_fu_2976_p2 = (and_ln1497_3_cast_fu_2915_p31 + and_ln1497_2_cast_fu_2812_p31);

assign add_ln631_fu_2074_p2 = (zext_ln631_fu_2056_p1 + zext_ln1669_fu_1953_p1);

assign add_ln632_1_fu_3194_p2 = (zext_ln632_3_fu_3098_p1 + add_ln1669_7_fu_3082_p2);

assign add_ln632_2_fu_2270_p2 = (zext_ln1669_3_fu_2170_p1 + zext_ln1669_2_fu_2123_p1);

assign add_ln632_3_fu_2302_p2 = (zext_ln632_7_fu_2266_p1 + zext_ln632_6_fu_2231_p1);

assign add_ln632_4_fu_2318_p2 = (trunc_ln632_5_cast_fu_2276_p4 + add_ln632_2_fu_2270_p2);

assign add_ln632_5_fu_3178_p2 = (zext_ln1669_7_fu_3078_p1 + zext_ln1669_6_fu_3031_p1);

assign add_ln632_6_fu_3210_p2 = (zext_ln632_9_fu_3174_p1 + zext_ln632_8_fu_3139_p1);

assign add_ln632_7_fu_3226_p2 = (trunc_ln632_cast_fu_3184_p4 + add_ln632_5_fu_3178_p2);

assign add_ln632_fu_2286_p2 = (zext_ln632_fu_2190_p1 + add_ln1669_fu_2174_p2);

assign add_ln840_19_fu_2534_p2 = (zext_ln632_1_fu_2194_p1 + trunc_ln_fu_2292_p4);

assign add_ln840_20_fu_2646_p2 = (zext_ln840_fu_2530_p1 + zext_ln1669_4_fu_2426_p1);

assign add_ln840_21_fu_2692_p2 = (zext_ln840_4_fu_2672_p1 + zext_ln840_3_fu_2658_p1);

assign add_ln840_22_fu_3442_p2 = (zext_ln632_4_fu_3102_p1 + trunc_ln632_1_fu_3200_p4);

assign add_ln840_23_fu_3448_p2 = (add_ln840_22_fu_3442_p2 + zext_ln632_5_fu_3105_p1);

assign add_ln840_24_fu_3554_p2 = (zext_ln840_7_fu_3438_p1 + zext_ln1669_8_fu_3334_p1);

assign add_ln840_25_fu_3600_p2 = (zext_ln840_11_fu_3580_p1 + zext_ln840_10_fu_3566_p1);

assign add_ln840_26_fu_3670_p2 = ($signed(sext_ln840_fu_3666_p1) + $signed(sext_ln624_fu_2758_p1));

assign add_ln840_27_fu_3680_p2 = ($signed(sum_V_fu_234) + $signed(sext_ln840_7_fu_3676_p1));

assign add_ln840_fu_2540_p2 = (add_ln840_19_fu_2534_p2 + zext_ln632_2_fu_2197_p1);

assign and_ln1497_1_fu_1397_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_134_fu_1141_p3}, {1'd0}}, {tmp_135_fu_1149_p3}}, {1'd0}}, {tmp_136_fu_1157_p3}}, {1'd0}}, {tmp_137_fu_1165_p3}}, {1'd0}}, {tmp_138_fu_1173_p3}}, {1'd0}}, {tmp_139_fu_1181_p3}}, {1'd0}}, {tmp_140_fu_1189_p3}}, {1'd0}}, {tmp_141_fu_1197_p3}}, {1'd0}}, {tmp_142_fu_1205_p3}}, {1'd0}}, {tmp_143_fu_1213_p3}}, {1'd0}}, {tmp_144_fu_1221_p3}}, {1'd0}}, {tmp_145_fu_1229_p3}}, {1'd0}}, {tmp_146_fu_1237_p3}}, {1'd0}}, {tmp_147_fu_1245_p3}}, {1'd0}}, {tmp_148_fu_1253_p3}}, {1'd0}}, {tmp_149_fu_1261_p3}}, {1'd0}}, {tmp_150_fu_1269_p3}}, {1'd0}}, {tmp_151_fu_1277_p3}}, {1'd0}}, {tmp_152_fu_1285_p3}}, {1'd0}}, {tmp_153_fu_1293_p3}}, {1'd0}}, {tmp_169_fu_1301_p3}}, {1'd0}}, {tmp_192_fu_1309_p3}}, {1'd0}}, {tmp_204_fu_1317_p3}}, {1'd0}}, {tmp_205_fu_1325_p3}}, {1'd0}}, {tmp_206_fu_1333_p3}}, {1'd0}}, {tmp_207_fu_1341_p3}}, {1'd0}}, {tmp_208_fu_1349_p3}}, {1'd0}}, {tmp_209_fu_1357_p3}}, {1'd0}}, {tmp_210_fu_1365_p3}}, {1'd0}}, {tmp_211_fu_1373_p3}}, {1'd0}}, {tmp_212_fu_1381_p3}}, {1'd0}}, {tmp_213_fu_1389_p3}};

assign and_ln1497_2_cast_fu_2812_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_51_reg_3975}}}, {2'd0}}}, {tmp_52_reg_3981}}}, {2'd0}}}, {tmp_53_reg_3987}}}, {2'd0}}}, {tmp_71_reg_3994}}}, {2'd0}}}, {tmp_72_reg_4001}}}, {2'd0}}}, {tmp_73_reg_4008}}}, {2'd0}}}, {tmp_74_reg_4015}}}, {2'd0}}}, {tmp_75_reg_4023}}}, {2'd0}}}, {tmp_76_reg_4031}}}, {2'd0}}}, {tmp_77_reg_4039}}}, {2'd0}}}, {tmp_78_reg_4047}}}, {2'd0}}}, {tmp_79_reg_4055}}}, {2'd0}}}, {tmp_80_reg_4063}}}, {2'd0}}}, {tmp_81_reg_4071}}}, {2'd0}}}, {trunc_ln1497_1_reg_4079}};

assign and_ln1497_2_fu_2762_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_50_reg_3970}, {2'd0}}, {tmp_51_reg_3975}}, {2'd0}}, {tmp_52_reg_3981}}, {2'd0}}, {tmp_53_reg_3987}}, {2'd0}}, {tmp_71_reg_3994}}, {2'd0}}, {tmp_72_reg_4001}}, {2'd0}}, {tmp_73_reg_4008}}, {2'd0}}, {tmp_74_reg_4015}}, {2'd0}}, {tmp_75_reg_4023}}, {2'd0}}, {tmp_76_reg_4031}}, {2'd0}}, {tmp_77_reg_4039}}, {2'd0}}, {tmp_78_reg_4047}}, {2'd0}}, {tmp_79_reg_4055}}, {2'd0}}, {tmp_80_reg_4063}}, {2'd0}}, {tmp_81_reg_4071}}, {2'd0}}, {trunc_ln1497_1_reg_4079}};

assign and_ln1497_3_cast_fu_2915_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_83_reg_4093}}}, {2'd0}}}, {tmp_84_reg_4099}}}, {2'd0}}}, {tmp_85_reg_4105}}}, {2'd0}}}, {tmp_87_reg_4112}}}, {2'd0}}}, {tmp_88_reg_4119}}}, {2'd0}}}, {tmp_89_reg_4126}}}, {2'd0}}}, {tmp_90_reg_4133}}}, {2'd0}}}, {tmp_91_reg_4141}}}, {2'd0}}}, {tmp_92_reg_4149}}}, {2'd0}}}, {tmp_93_reg_4157}}}, {2'd0}}}, {tmp_94_reg_4165}}}, {2'd0}}}, {tmp_95_reg_4173}}}, {2'd0}}}, {tmp_96_reg_4181}}}, {2'd0}}}, {tmp_97_reg_4189}}}, {2'd0}}}, {tmp_98_reg_4197}};

assign and_ln1497_3_fu_2865_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_82_reg_4088}, {2'd0}}, {tmp_83_reg_4093}}, {2'd0}}, {tmp_84_reg_4099}}, {2'd0}}, {tmp_85_reg_4105}}, {2'd0}}, {tmp_87_reg_4112}}, {2'd0}}, {tmp_88_reg_4119}}, {2'd0}}, {tmp_89_reg_4126}}, {2'd0}}, {tmp_90_reg_4133}}, {2'd0}}, {tmp_91_reg_4141}}, {2'd0}}, {tmp_92_reg_4149}}, {2'd0}}, {tmp_93_reg_4157}}, {2'd0}}, {tmp_94_reg_4165}}, {2'd0}}, {tmp_95_reg_4173}}, {2'd0}}, {tmp_96_reg_4181}}, {2'd0}}, {tmp_97_reg_4189}}, {2'd0}}, {tmp_98_reg_4197}};

assign and_ln1497_9_cast_fu_1904_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_3_reg_3739}}}, {2'd0}}}, {tmp_4_reg_3745}}}, {2'd0}}}, {tmp_5_reg_3751}}}, {2'd0}}}, {tmp_6_reg_3758}}}, {2'd0}}}, {tmp_7_reg_3765}}}, {2'd0}}}, {tmp_8_reg_3772}}}, {2'd0}}}, {tmp_9_reg_3779}}}, {2'd0}}}, {tmp_10_reg_3787}}}, {2'd0}}}, {tmp_11_reg_3795}}}, {2'd0}}}, {tmp_12_reg_3803}}}, {2'd0}}}, {tmp_13_reg_3811}}}, {2'd0}}}, {tmp_14_reg_3819}}}, {2'd0}}}, {tmp_15_reg_3827}}}, {2'd0}}}, {tmp_16_reg_3835}}}, {2'd0}}}, {trunc_ln1497_reg_3843}};

assign and_ln1497_9_fu_1854_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_2_reg_3734}, {2'd0}}, {tmp_3_reg_3739}}, {2'd0}}, {tmp_4_reg_3745}}, {2'd0}}, {tmp_5_reg_3751}}, {2'd0}}, {tmp_6_reg_3758}}, {2'd0}}, {tmp_7_reg_3765}}, {2'd0}}, {tmp_8_reg_3772}}, {2'd0}}, {tmp_9_reg_3779}}, {2'd0}}, {tmp_10_reg_3787}}, {2'd0}}, {tmp_11_reg_3795}}, {2'd0}}, {tmp_12_reg_3803}}, {2'd0}}, {tmp_13_reg_3811}}, {2'd0}}, {tmp_14_reg_3819}}, {2'd0}}, {tmp_15_reg_3827}}, {2'd0}}, {tmp_16_reg_3835}}, {2'd0}}, {trunc_ln1497_reg_3843}};

assign and_ln1497_cast_fu_2007_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_18_reg_3857}}}, {2'd0}}}, {tmp_19_reg_3863}}}, {2'd0}}}, {tmp_20_reg_3869}}}, {2'd0}}}, {tmp_21_reg_3876}}}, {2'd0}}}, {tmp_22_reg_3883}}}, {2'd0}}}, {tmp_23_reg_3890}}}, {2'd0}}}, {tmp_24_reg_3897}}}, {2'd0}}}, {tmp_25_reg_3905}}}, {2'd0}}}, {tmp_26_reg_3913}}}, {2'd0}}}, {tmp_27_reg_3921}}}, {2'd0}}}, {tmp_28_reg_3929}}}, {2'd0}}}, {tmp_29_reg_3937}}}, {2'd0}}}, {tmp_30_reg_3945}}}, {2'd0}}}, {tmp_31_reg_3953}}}, {2'd0}}}, {tmp_32_reg_3961}};

assign and_ln1497_s_fu_1957_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_17_reg_3852}, {2'd0}}, {tmp_18_reg_3857}}, {2'd0}}, {tmp_19_reg_3863}}, {2'd0}}, {tmp_20_reg_3869}}, {2'd0}}, {tmp_21_reg_3876}}, {2'd0}}, {tmp_22_reg_3883}}, {2'd0}}, {tmp_23_reg_3890}}, {2'd0}}, {tmp_24_reg_3897}}, {2'd0}}, {tmp_25_reg_3905}}, {2'd0}}, {tmp_26_reg_3913}}, {2'd0}}, {tmp_27_reg_3921}}, {2'd0}}, {tmp_28_reg_3929}}, {2'd0}}, {tmp_29_reg_3937}}, {2'd0}}, {tmp_30_reg_3945}}, {2'd0}}, {tmp_31_reg_3953}}, {2'd0}}, {tmp_32_reg_3961}};

assign and_ln1669_2_fu_3302_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_99_fu_3238_p4}}}, {4'd0}}}, {tmp_100_fu_3248_p4}}}, {4'd0}}}, {tmp_101_fu_3258_p4}}}, {4'd0}}}, {tmp_102_fu_3268_p4}}}, {4'd0}}}, {tmp_103_fu_3278_p4}}}, {4'd0}}}, {tmp_104_fu_3288_p4}}}, {4'd0}}}, {trunc_ln1669_6_fu_3298_p1}};

assign and_ln1_fu_2394_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_33_fu_2330_p4}}}, {4'd0}}}, {tmp_34_fu_2340_p4}}}, {4'd0}}}, {tmp_35_fu_2350_p4}}}, {4'd0}}}, {tmp_36_fu_2360_p4}}}, {4'd0}}}, {tmp_37_fu_2370_p4}}}, {4'd0}}}, {tmp_38_fu_2380_p4}}}, {4'd0}}}, {trunc_ln1669_fu_2390_p1}};

assign and_ln2_fu_2590_p11 = {{{{{{{{{{{{{{{{{{1'd0}, {tmp_46_fu_2546_p4}}}, {4'd0}}}, {tmp_47_fu_2556_p4}}}, {4'd0}}}, {tmp_48_fu_2566_p4}}}, {4'd0}}}, {tmp_49_fu_2576_p4}}}, {4'd0}}}, {trunc_ln840_fu_2586_p1}};

assign and_ln840_1_fu_3498_p11 = {{{{{{{{{{{{{{{{{{1'd0}, {tmp_113_fu_3454_p4}}}, {4'd0}}}, {tmp_114_fu_3464_p4}}}, {4'd0}}}, {tmp_115_fu_3474_p4}}}, {4'd0}}}, {tmp_116_fu_3484_p4}}}, {4'd0}}}, {trunc_ln840_6_fu_3494_p1}};

assign and_ln_fu_681_p64 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_425_p3}, {1'd0}}, {tmp_54_fu_433_p3}}, {1'd0}}, {tmp_55_fu_441_p3}}, {1'd0}}, {tmp_56_fu_449_p3}}, {1'd0}}, {tmp_57_fu_457_p3}}, {1'd0}}, {tmp_58_fu_465_p3}}, {1'd0}}, {tmp_59_fu_473_p3}}, {1'd0}}, {tmp_60_fu_481_p3}}, {1'd0}}, {tmp_61_fu_489_p3}}, {1'd0}}, {tmp_62_fu_497_p3}}, {1'd0}}, {tmp_63_fu_505_p3}}, {1'd0}}, {tmp_64_fu_513_p3}}, {1'd0}}, {tmp_65_fu_521_p3}}, {1'd0}}, {tmp_66_fu_529_p3}}, {1'd0}}, {tmp_67_fu_537_p3}}, {1'd0}}, {tmp_68_fu_545_p3}}, {1'd0}}, {tmp_69_fu_553_p3}}, {1'd0}}, {tmp_70_fu_561_p3}}, {1'd0}}, {tmp_86_fu_569_p3}}, {1'd0}}, {tmp_109_fu_577_p3}}, {1'd0}}, {tmp_121_fu_585_p3}}, {1'd0}}, {tmp_122_fu_593_p3}}, {1'd0}}, {tmp_123_fu_601_p3}}, {1'd0}}, {tmp_124_fu_609_p3}}, {1'd0}}, {tmp_125_fu_617_p3}}, {1'd0}}, {tmp_126_fu_625_p3}}, {1'd0}}, {tmp_127_fu_633_p3}}, {1'd0}}, {tmp_128_fu_641_p3}}, {1'd0}}, {tmp_129_fu_649_p3}}, {1'd0}}, {tmp_130_fu_657_p3}}, {1'd0}}, {tmp_131_fu_665_p3}}, {1'd0}}, {tmp_132_fu_673_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_i749_fu_392_p1 = ret_V_s_fu_346_p4;

assign dmem_V_address0 = zext_ln624_1_fu_387_p1;

assign dmem_V_address1 = zext_ln624_fu_376_p1;

assign i_V_fu_408_p2 = (ap_sig_allocacmp_i_V_8 + 16'd128);

assign icmp_ln1027_fu_330_p2 = ((ap_sig_allocacmp_i_V_8 < n_inputs) ? 1'b1 : 1'b0);

assign or_ln624_fu_381_p2 = (tmp_1_fu_366_p4 | 12'd1024);

assign ret_V_fu_340_p2 = (phi_mul + zext_ln1495_fu_336_p1);

assign ret_V_s_fu_346_p4 = {{ret_V_fu_340_p2[19:7]}};

assign sext_ln624_fu_2758_p1 = $signed(sub_ln638_fu_2752_p2);

assign sext_ln840_7_fu_3676_p1 = $signed(add_ln840_26_fu_3670_p2);

assign sext_ln840_fu_3666_p1 = $signed(sub_ln638_1_fu_3660_p2);

assign shl_ln1669_1_fu_3648_p3 = {{add_ln1669_3_fu_3642_p2}, {1'd0}};

assign shl_ln_fu_2740_p3 = {{add_ln1669_1_fu_2734_p2}, {1'd0}};

assign sub_ln638_1_fu_3660_p2 = (9'd64 - zext_ln638_1_fu_3656_p1);

assign sub_ln638_fu_2752_p2 = (9'd64 - zext_ln638_fu_2748_p1);

assign sub_ln841_1_fu_1531_p2 = (xor_ln1499_1_fu_1135_p2 - zext_ln841_1_fu_1527_p1);

assign sub_ln841_fu_815_p2 = (xor_ln1499_fu_419_p2 - zext_ln841_fu_811_p1);

assign sum_V_out = sum_V_fu_234;

assign tmp_100_fu_3248_p4 = {{add_ln632_7_fu_3226_p2[43:40]}};

assign tmp_101_fu_3258_p4 = {{add_ln632_7_fu_3226_p2[35:32]}};

assign tmp_102_fu_3268_p4 = {{add_ln632_7_fu_3226_p2[27:24]}};

assign tmp_103_fu_3278_p4 = {{add_ln632_7_fu_3226_p2[19:16]}};

assign tmp_104_fu_3288_p4 = {{add_ln632_7_fu_3226_p2[11:8]}};

assign tmp_105_fu_3338_p4 = {{add_ln632_1_fu_3194_p2[59:56]}};

assign tmp_106_fu_3348_p4 = {{add_ln632_1_fu_3194_p2[51:48]}};

assign tmp_107_fu_3358_p4 = {{add_ln632_1_fu_3194_p2[43:40]}};

assign tmp_108_fu_3368_p4 = {{add_ln632_1_fu_3194_p2[35:32]}};

assign tmp_109_fu_577_p3 = xor_ln1499_fu_419_p2[32'd25];

assign tmp_110_fu_3378_p4 = {{add_ln632_1_fu_3194_p2[27:24]}};

assign tmp_111_fu_3388_p4 = {{add_ln632_1_fu_3194_p2[19:16]}};

assign tmp_112_fu_3398_p4 = {{add_ln632_1_fu_3194_p2[11:8]}};

assign tmp_113_fu_3454_p4 = {{add_ln1669_8_fu_3232_p2[35:32]}};

assign tmp_114_fu_3464_p4 = {{add_ln1669_8_fu_3232_p2[27:24]}};

assign tmp_115_fu_3474_p4 = {{add_ln1669_8_fu_3232_p2[19:16]}};

assign tmp_116_fu_3484_p4 = {{add_ln1669_8_fu_3232_p2[11:8]}};

assign tmp_121_fu_585_p3 = xor_ln1499_fu_419_p2[32'd23];

assign tmp_122_fu_593_p3 = xor_ln1499_fu_419_p2[32'd21];

assign tmp_123_fu_601_p3 = xor_ln1499_fu_419_p2[32'd19];

assign tmp_124_fu_609_p3 = xor_ln1499_fu_419_p2[32'd17];

assign tmp_125_fu_617_p3 = xor_ln1499_fu_419_p2[32'd15];

assign tmp_126_fu_625_p3 = xor_ln1499_fu_419_p2[32'd13];

assign tmp_127_fu_633_p3 = xor_ln1499_fu_419_p2[32'd11];

assign tmp_128_fu_641_p3 = xor_ln1499_fu_419_p2[32'd9];

assign tmp_129_fu_649_p3 = xor_ln1499_fu_419_p2[32'd7];

assign tmp_130_fu_657_p3 = xor_ln1499_fu_419_p2[32'd5];

assign tmp_131_fu_665_p3 = xor_ln1499_fu_419_p2[32'd3];

assign tmp_132_fu_673_p3 = xor_ln1499_fu_419_p2[32'd1];

assign tmp_133_fu_2662_p4 = {{add_ln840_20_fu_2646_p2[53:16]}};

assign tmp_134_fu_1141_p3 = xor_ln1499_1_fu_1135_p2[32'd63];

assign tmp_135_fu_1149_p3 = xor_ln1499_1_fu_1135_p2[32'd61];

assign tmp_136_fu_1157_p3 = xor_ln1499_1_fu_1135_p2[32'd59];

assign tmp_137_fu_1165_p3 = xor_ln1499_1_fu_1135_p2[32'd57];

assign tmp_138_fu_1173_p3 = xor_ln1499_1_fu_1135_p2[32'd55];

assign tmp_139_fu_1181_p3 = xor_ln1499_1_fu_1135_p2[32'd53];

assign tmp_140_fu_1189_p3 = xor_ln1499_1_fu_1135_p2[32'd51];

assign tmp_141_fu_1197_p3 = xor_ln1499_1_fu_1135_p2[32'd49];

assign tmp_142_fu_1205_p3 = xor_ln1499_1_fu_1135_p2[32'd47];

assign tmp_143_fu_1213_p3 = xor_ln1499_1_fu_1135_p2[32'd45];

assign tmp_144_fu_1221_p3 = xor_ln1499_1_fu_1135_p2[32'd43];

assign tmp_145_fu_1229_p3 = xor_ln1499_1_fu_1135_p2[32'd41];

assign tmp_146_fu_1237_p3 = xor_ln1499_1_fu_1135_p2[32'd39];

assign tmp_147_fu_1245_p3 = xor_ln1499_1_fu_1135_p2[32'd37];

assign tmp_148_fu_1253_p3 = xor_ln1499_1_fu_1135_p2[32'd35];

assign tmp_149_fu_1261_p3 = xor_ln1499_1_fu_1135_p2[32'd33];

assign tmp_150_fu_1269_p3 = xor_ln1499_1_fu_1135_p2[32'd31];

assign tmp_151_fu_1277_p3 = xor_ln1499_1_fu_1135_p2[32'd29];

assign tmp_152_fu_1285_p3 = xor_ln1499_1_fu_1135_p2[32'd27];

assign tmp_153_fu_1293_p3 = xor_ln1499_1_fu_1135_p2[32'd25];

assign tmp_169_fu_1301_p3 = xor_ln1499_1_fu_1135_p2[32'd23];

assign tmp_192_fu_1309_p3 = xor_ln1499_1_fu_1135_p2[32'd21];

assign tmp_1_fu_366_p4 = {{{d_i_idx}, {2'd0}}, {tmp_s_fu_356_p4}};

assign tmp_204_fu_1317_p3 = xor_ln1499_1_fu_1135_p2[32'd19];

assign tmp_205_fu_1325_p3 = xor_ln1499_1_fu_1135_p2[32'd17];

assign tmp_206_fu_1333_p3 = xor_ln1499_1_fu_1135_p2[32'd15];

assign tmp_207_fu_1341_p3 = xor_ln1499_1_fu_1135_p2[32'd13];

assign tmp_208_fu_1349_p3 = xor_ln1499_1_fu_1135_p2[32'd11];

assign tmp_209_fu_1357_p3 = xor_ln1499_1_fu_1135_p2[32'd9];

assign tmp_210_fu_1365_p3 = xor_ln1499_1_fu_1135_p2[32'd7];

assign tmp_211_fu_1373_p3 = xor_ln1499_1_fu_1135_p2[32'd5];

assign tmp_212_fu_1381_p3 = xor_ln1499_1_fu_1135_p2[32'd3];

assign tmp_213_fu_1389_p3 = xor_ln1499_1_fu_1135_p2[32'd1];

assign tmp_214_fu_3570_p4 = {{add_ln840_24_fu_3554_p2[53:16]}};

assign tmp_33_fu_2330_p4 = {{add_ln632_4_fu_2318_p2[51:48]}};

assign tmp_34_fu_2340_p4 = {{add_ln632_4_fu_2318_p2[43:40]}};

assign tmp_35_fu_2350_p4 = {{add_ln632_4_fu_2318_p2[35:32]}};

assign tmp_36_fu_2360_p4 = {{add_ln632_4_fu_2318_p2[27:24]}};

assign tmp_37_fu_2370_p4 = {{add_ln632_4_fu_2318_p2[19:16]}};

assign tmp_38_fu_2380_p4 = {{add_ln632_4_fu_2318_p2[11:8]}};

assign tmp_39_fu_2430_p4 = {{add_ln632_fu_2286_p2[59:56]}};

assign tmp_40_fu_2440_p4 = {{add_ln632_fu_2286_p2[51:48]}};

assign tmp_41_fu_2450_p4 = {{add_ln632_fu_2286_p2[43:40]}};

assign tmp_42_fu_2460_p4 = {{add_ln632_fu_2286_p2[35:32]}};

assign tmp_43_fu_2470_p4 = {{add_ln632_fu_2286_p2[27:24]}};

assign tmp_44_fu_2480_p4 = {{add_ln632_fu_2286_p2[19:16]}};

assign tmp_45_fu_2490_p4 = {{add_ln632_fu_2286_p2[11:8]}};

assign tmp_46_fu_2546_p4 = {{add_ln1669_2_fu_2324_p2[35:32]}};

assign tmp_47_fu_2556_p4 = {{add_ln1669_2_fu_2324_p2[27:24]}};

assign tmp_48_fu_2566_p4 = {{add_ln1669_2_fu_2324_p2[19:16]}};

assign tmp_49_fu_2576_p4 = {{add_ln1669_2_fu_2324_p2[11:8]}};

assign tmp_54_fu_433_p3 = xor_ln1499_fu_419_p2[32'd61];

assign tmp_55_fu_441_p3 = xor_ln1499_fu_419_p2[32'd59];

assign tmp_56_fu_449_p3 = xor_ln1499_fu_419_p2[32'd57];

assign tmp_57_fu_457_p3 = xor_ln1499_fu_419_p2[32'd55];

assign tmp_58_fu_465_p3 = xor_ln1499_fu_419_p2[32'd53];

assign tmp_59_fu_473_p3 = xor_ln1499_fu_419_p2[32'd51];

assign tmp_60_fu_481_p3 = xor_ln1499_fu_419_p2[32'd49];

assign tmp_61_fu_489_p3 = xor_ln1499_fu_419_p2[32'd47];

assign tmp_62_fu_497_p3 = xor_ln1499_fu_419_p2[32'd45];

assign tmp_63_fu_505_p3 = xor_ln1499_fu_419_p2[32'd43];

assign tmp_64_fu_513_p3 = xor_ln1499_fu_419_p2[32'd41];

assign tmp_65_fu_521_p3 = xor_ln1499_fu_419_p2[32'd39];

assign tmp_66_fu_529_p3 = xor_ln1499_fu_419_p2[32'd37];

assign tmp_67_fu_537_p3 = xor_ln1499_fu_419_p2[32'd35];

assign tmp_68_fu_545_p3 = xor_ln1499_fu_419_p2[32'd33];

assign tmp_69_fu_553_p3 = xor_ln1499_fu_419_p2[32'd31];

assign tmp_70_fu_561_p3 = xor_ln1499_fu_419_p2[32'd29];

assign tmp_86_fu_569_p3 = xor_ln1499_fu_419_p2[32'd27];

assign tmp_99_fu_3238_p4 = {{add_ln632_7_fu_3226_p2[51:48]}};

assign tmp_fu_425_p3 = xor_ln1499_fu_419_p2[32'd63];

assign tmp_s_fu_356_p4 = {{ap_sig_allocacmp_i_V_8[15:7]}};

assign trunc_ln1497_1_fu_1687_p1 = sub_ln841_1_fu_1531_p2[1:0];

assign trunc_ln1497_fu_971_p1 = sub_ln841_fu_815_p2[1:0];

assign trunc_ln1669_1_fu_3616_p4 = {{add_ln840_25_fu_3600_p2[38:32]}};

assign trunc_ln1669_2_fu_2080_p27 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_5_reg_3751}}}, {2'd0}}}, {tmp_6_reg_3758}}}, {2'd0}}}, {tmp_7_reg_3765}}}, {2'd0}}}, {tmp_8_reg_3772}}}, {2'd0}}}, {tmp_9_reg_3779}}}, {2'd0}}}, {tmp_10_reg_3787}}}, {2'd0}}}, {tmp_11_reg_3795}}}, {2'd0}}}, {tmp_12_reg_3803}}}, {2'd0}}}, {tmp_13_reg_3811}}}, {2'd0}}}, {tmp_14_reg_3819}}}, {2'd0}}}, {tmp_15_reg_3827}}}, {2'd0}}}, {tmp_16_reg_3835}}}, {2'd0}}}, {trunc_ln1497_reg_3843}};

assign trunc_ln1669_3_fu_2127_p27 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_20_reg_3869}}}, {2'd0}}}, {tmp_21_reg_3876}}}, {2'd0}}}, {tmp_22_reg_3883}}}, {2'd0}}}, {tmp_23_reg_3890}}}, {2'd0}}}, {tmp_24_reg_3897}}}, {2'd0}}}, {tmp_25_reg_3905}}}, {2'd0}}}, {tmp_26_reg_3913}}}, {2'd0}}}, {tmp_27_reg_3921}}}, {2'd0}}}, {tmp_28_reg_3929}}}, {2'd0}}}, {tmp_29_reg_3937}}}, {2'd0}}}, {tmp_30_reg_3945}}}, {2'd0}}}, {tmp_31_reg_3953}}}, {2'd0}}}, {tmp_32_reg_3961}};

assign trunc_ln1669_4_fu_2988_p27 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_53_reg_3987}}}, {2'd0}}}, {tmp_71_reg_3994}}}, {2'd0}}}, {tmp_72_reg_4001}}}, {2'd0}}}, {tmp_73_reg_4008}}}, {2'd0}}}, {tmp_74_reg_4015}}}, {2'd0}}}, {tmp_75_reg_4023}}}, {2'd0}}}, {tmp_76_reg_4031}}}, {2'd0}}}, {tmp_77_reg_4039}}}, {2'd0}}}, {tmp_78_reg_4047}}}, {2'd0}}}, {tmp_79_reg_4055}}}, {2'd0}}}, {tmp_80_reg_4063}}}, {2'd0}}}, {tmp_81_reg_4071}}}, {2'd0}}}, {trunc_ln1497_1_reg_4079}};

assign trunc_ln1669_5_fu_3035_p27 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_85_reg_4105}}}, {2'd0}}}, {tmp_87_reg_4112}}}, {2'd0}}}, {tmp_88_reg_4119}}}, {2'd0}}}, {tmp_89_reg_4126}}}, {2'd0}}}, {tmp_90_reg_4133}}}, {2'd0}}}, {tmp_91_reg_4141}}}, {2'd0}}}, {tmp_92_reg_4149}}}, {2'd0}}}, {tmp_93_reg_4157}}}, {2'd0}}}, {tmp_94_reg_4165}}}, {2'd0}}}, {tmp_95_reg_4173}}}, {2'd0}}}, {tmp_96_reg_4181}}}, {2'd0}}}, {tmp_97_reg_4189}}}, {2'd0}}}, {tmp_98_reg_4197}};

assign trunc_ln1669_6_fu_3298_p1 = add_ln632_7_fu_3226_p2[3:0];

assign trunc_ln1669_fu_2390_p1 = add_ln632_4_fu_2318_p2[3:0];

assign trunc_ln1_fu_2680_p3 = {{1'd0}, {tmp_45_fu_2490_p4}};

assign trunc_ln2_fu_2708_p4 = {{add_ln840_21_fu_2692_p2[38:32]}};

assign trunc_ln632_10_cast_fu_3216_p4 = {{add_ln631_3_fu_2976_p2[39:4]}};

assign trunc_ln632_1_fu_3200_p4 = {{add_ln631_3_fu_2976_p2[7:4]}};

assign trunc_ln632_2_fu_2180_p4 = {{add_ln631_fu_2074_p2[62:4]}};

assign trunc_ln632_3_fu_2200_p19 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_9_reg_3779}}}, {2'd0}}}, {tmp_10_reg_3787}}}, {2'd0}}}, {tmp_11_reg_3795}}}, {2'd0}}}, {tmp_12_reg_3803}}}, {2'd0}}}, {tmp_13_reg_3811}}}, {2'd0}}}, {tmp_14_reg_3819}}}, {2'd0}}}, {tmp_15_reg_3827}}}, {2'd0}}}, {tmp_16_reg_3835}}}, {2'd0}}}, {trunc_ln1497_reg_3843}};

assign trunc_ln632_4_fu_2235_p19 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_24_reg_3897}}}, {2'd0}}}, {tmp_25_reg_3905}}}, {2'd0}}}, {tmp_26_reg_3913}}}, {2'd0}}}, {tmp_27_reg_3921}}}, {2'd0}}}, {tmp_28_reg_3929}}}, {2'd0}}}, {tmp_29_reg_3937}}}, {2'd0}}}, {tmp_30_reg_3945}}}, {2'd0}}}, {tmp_31_reg_3953}}}, {2'd0}}}, {tmp_32_reg_3961}};

assign trunc_ln632_5_cast_fu_2276_p4 = {{add_ln631_2_fu_2068_p2[55:4]}};

assign trunc_ln632_6_cast_fu_2308_p4 = {{add_ln631_2_fu_2068_p2[39:4]}};

assign trunc_ln632_7_fu_3088_p4 = {{add_ln631_1_fu_2982_p2[62:4]}};

assign trunc_ln632_8_fu_3108_p19 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_74_reg_4015}}}, {2'd0}}}, {tmp_75_reg_4023}}}, {2'd0}}}, {tmp_76_reg_4031}}}, {2'd0}}}, {tmp_77_reg_4039}}}, {2'd0}}}, {tmp_78_reg_4047}}}, {2'd0}}}, {tmp_79_reg_4055}}}, {2'd0}}}, {tmp_80_reg_4063}}}, {2'd0}}}, {tmp_81_reg_4071}}}, {2'd0}}}, {trunc_ln1497_1_reg_4079}};

assign trunc_ln632_9_fu_3143_p19 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {tmp_90_reg_4133}}}, {2'd0}}}, {tmp_91_reg_4141}}}, {2'd0}}}, {tmp_92_reg_4149}}}, {2'd0}}}, {tmp_93_reg_4157}}}, {2'd0}}}, {tmp_94_reg_4165}}}, {2'd0}}}, {tmp_95_reg_4173}}}, {2'd0}}}, {tmp_96_reg_4181}}}, {2'd0}}}, {tmp_97_reg_4189}}}, {2'd0}}}, {tmp_98_reg_4197}};

assign trunc_ln632_cast_fu_3184_p4 = {{add_ln631_3_fu_2976_p2[55:4]}};

assign trunc_ln840_1_fu_2698_p4 = {{add_ln840_20_fu_2646_p2[22:16]}};

assign trunc_ln840_2_fu_3588_p3 = {{1'd0}, {tmp_112_fu_3398_p4}};

assign trunc_ln840_3_fu_3606_p4 = {{add_ln840_24_fu_3554_p2[22:16]}};

assign trunc_ln840_4_fu_2500_p14 = {{{{{{{{{{{{{tmp_39_fu_2430_p4}, {4'd0}}, {tmp_40_fu_2440_p4}}, {4'd0}}, {tmp_41_fu_2450_p4}}, {4'd0}}, {tmp_42_fu_2460_p4}}, {4'd0}}, {tmp_43_fu_2470_p4}}, {4'd0}}, {tmp_44_fu_2480_p4}}, {4'd0}}, {tmp_45_fu_2490_p4}};

assign trunc_ln840_5_fu_2618_p11 = {{{{{{{{{{{{{{{{{{1'd0}, {tmp_41_fu_2450_p4}}}, {4'd0}}}, {tmp_42_fu_2460_p4}}}, {4'd0}}}, {tmp_43_fu_2470_p4}}}, {4'd0}}}, {tmp_44_fu_2480_p4}}}, {4'd0}}}, {tmp_45_fu_2490_p4}};

assign trunc_ln840_6_fu_3494_p1 = add_ln1669_8_fu_3232_p2[3:0];

assign trunc_ln840_7_fu_3408_p14 = {{{{{{{{{{{{{tmp_105_fu_3338_p4}, {4'd0}}, {tmp_106_fu_3348_p4}}, {4'd0}}, {tmp_107_fu_3358_p4}}, {4'd0}}, {tmp_108_fu_3368_p4}}, {4'd0}}, {tmp_110_fu_3378_p4}}, {4'd0}}, {tmp_111_fu_3388_p4}}, {4'd0}}, {tmp_112_fu_3398_p4}};

assign trunc_ln840_8_fu_3526_p11 = {{{{{{{{{{{{{{{{{{1'd0}, {tmp_107_fu_3358_p4}}}, {4'd0}}}, {tmp_108_fu_3368_p4}}}, {4'd0}}}, {tmp_110_fu_3378_p4}}}, {4'd0}}}, {tmp_111_fu_3388_p4}}}, {4'd0}}}, {tmp_112_fu_3398_p4}};

assign trunc_ln840_fu_2586_p1 = add_ln1669_2_fu_2324_p2[3:0];

assign trunc_ln_fu_2292_p4 = {{add_ln631_2_fu_2068_p2[7:4]}};

assign wt_mem_V_address0 = zext_ln625_fu_403_p1;

assign wt_mem_V_address1 = conv_i749_fu_392_p1;

assign xor_ln1499_1_fu_1135_p2 = (wt_mem_V_q0 ^ dmem_V_q0);

assign xor_ln1499_fu_419_p2 = (wt_mem_V_q1 ^ dmem_V_q1);

assign zext_ln1495_fu_336_p1 = ap_sig_allocacmp_i_V_8;

assign zext_ln1669_1_fu_2861_p1 = and_ln1497_2_fu_2762_p32;

assign zext_ln1669_2_fu_2123_p1 = trunc_ln1669_2_fu_2080_p27;

assign zext_ln1669_3_fu_2170_p1 = trunc_ln1669_3_fu_2127_p27;

assign zext_ln1669_4_fu_2426_p1 = and_ln1_fu_2394_p15;

assign zext_ln1669_5_fu_2724_p1 = add_ln1669_5_fu_2718_p2;

assign zext_ln1669_6_fu_3031_p1 = trunc_ln1669_4_fu_2988_p27;

assign zext_ln1669_7_fu_3078_p1 = trunc_ln1669_5_fu_3035_p27;

assign zext_ln1669_8_fu_3334_p1 = and_ln1669_2_fu_3302_p15;

assign zext_ln1669_9_fu_3632_p1 = add_ln1669_10_fu_3626_p2;

assign zext_ln1669_fu_1953_p1 = and_ln1497_9_fu_1854_p32;

assign zext_ln624_1_fu_387_p1 = or_ln624_fu_381_p2;

assign zext_ln624_fu_376_p1 = tmp_1_fu_366_p4;

assign zext_ln625_fu_403_p1 = add_ln625_fu_397_p2;

assign zext_ln631_1_fu_2964_p1 = and_ln1497_3_fu_2865_p32;

assign zext_ln631_2_fu_2060_p1 = and_ln1497_9_cast_fu_1904_p31;

assign zext_ln631_3_fu_2064_p1 = and_ln1497_cast_fu_2007_p31;

assign zext_ln631_4_fu_2968_p1 = and_ln1497_2_cast_fu_2812_p31;

assign zext_ln631_5_fu_2972_p1 = and_ln1497_3_cast_fu_2915_p31;

assign zext_ln631_fu_2056_p1 = and_ln1497_s_fu_1957_p32;

assign zext_ln632_1_fu_2194_p1 = trunc_ln1497_reg_3843;

assign zext_ln632_2_fu_2197_p1 = tmp_32_reg_3961;

assign zext_ln632_3_fu_3098_p1 = trunc_ln632_7_fu_3088_p4;

assign zext_ln632_4_fu_3102_p1 = trunc_ln1497_1_reg_4079;

assign zext_ln632_5_fu_3105_p1 = tmp_98_reg_4197;

assign zext_ln632_6_fu_2231_p1 = trunc_ln632_3_fu_2200_p19;

assign zext_ln632_7_fu_2266_p1 = trunc_ln632_4_fu_2235_p19;

assign zext_ln632_8_fu_3139_p1 = trunc_ln632_8_fu_3108_p19;

assign zext_ln632_9_fu_3174_p1 = trunc_ln632_9_fu_3143_p19;

assign zext_ln632_fu_2190_p1 = trunc_ln632_2_fu_2180_p4;

assign zext_ln638_1_fu_3656_p1 = shl_ln1669_1_fu_3648_p3;

assign zext_ln638_fu_2748_p1 = shl_ln_fu_2740_p3;

assign zext_ln840_10_fu_3566_p1 = add_ln1669_9_fu_3560_p2;

assign zext_ln840_11_fu_3580_p1 = tmp_214_fu_3570_p4;

assign zext_ln840_12_fu_3584_p1 = add_ln840_23_fu_3448_p2;

assign zext_ln840_13_fu_3596_p1 = trunc_ln840_2_fu_3588_p3;

assign zext_ln840_1_fu_2614_p1 = and_ln2_fu_2590_p11;

assign zext_ln840_2_fu_2642_p1 = trunc_ln840_5_fu_2618_p11;

assign zext_ln840_3_fu_2658_p1 = add_ln1669_4_fu_2652_p2;

assign zext_ln840_4_fu_2672_p1 = tmp_133_fu_2662_p4;

assign zext_ln840_5_fu_2676_p1 = add_ln840_fu_2540_p2;

assign zext_ln840_6_fu_2688_p1 = trunc_ln1_fu_2680_p3;

assign zext_ln840_7_fu_3438_p1 = trunc_ln840_7_fu_3408_p14;

assign zext_ln840_8_fu_3522_p1 = and_ln840_1_fu_3498_p11;

assign zext_ln840_9_fu_3550_p1 = trunc_ln840_8_fu_3526_p11;

assign zext_ln840_fu_2530_p1 = trunc_ln840_4_fu_2500_p14;

assign zext_ln841_1_fu_1527_p1 = and_ln1497_1_fu_1397_p64;

assign zext_ln841_fu_811_p1 = and_ln_fu_681_p64;

endmodule //top_bin_dense_Pipeline_LOOP_DENSE_I
