
**------------------------------------------------
** Common
**------------------------------------------------

define probe_all(__inst__)
  
  `probe_v(__inst__.*)
  `probe_i(__inst__.*)
  
enddefine

**----------

define probe_std(__inst__)
  
  `probe_v(__inst__.*)
  
  `probe_i(__inst__.v*)
  `probe_i(__inst__.*vdd*)
  `probe_i(__inst__.i*)
  `probe_i(__inst__.aout*)
  `probe_i(__inst__.amux*)
  `probe_i(__inst__.ana*)
  `probe_i(__inst__.*ain*)
  `probe_i(__inst__.*atb*)
  `probe_i(__inst__.a0*)
  `probe_i(__inst__.a1*)
  `probe_i(__inst__.b0*)
  `probe_i(__inst__.b1*)
  `probe_i(__inst__.p_*)
  `probe_i(__inst__.*_p)
  `probe_i(__inst__.pad*)
  `probe_i(__inst__.pwh*)
  `probe_i(__inst__.pwl*)
  `probe_i(__inst__.cp*)
  `probe_i(__inst__.gpio*)

enddefine
  
**------------------------------------------------
** Main
**------------------------------------------------

`probe_v(*_pcb)
`probe_i(idsi*.*)

`if $PARAM_debug
  `probe_all(*)
`endif

**---------

`probe_std(xdut)

`if $PARAM_debug
  `probe_all(xdut)
  `probe_std(xdut.xana)
`endif

**---------

`probe_i(xidig*.*)

*probe_i(xdut.xdigi.xi_logic_top.xi_data_storage.xi_ram_wrapper_ecc_with_bist.xutils_sram_with_bist_inst.xutils_sram_scan_shell_inst.xsync_sram_inst.xsram_inst.vdd*)
*probe_i(xdut.xdigi.xi_logic_top.xi_data_storage.xi_ram_wrapper_ecc_with_bist.xutils_sram_with_bist_inst.xutils_sram_scan_shell_inst.xsync_sram_inst.xsram_inst.x*.vdd*)

**------------------------------------------------
** Supply and References     (7:0,   0000_0000_0000_00ff)
**------------------------------------------------

`probe_i(xdut.xana.xdsi*.xd1.*)
`probe_i(xdut.xana.xsup.xvddreg.xvddreg.vdd1v8)

**---------

`if simcase[7:0] || $PARAM_debug
  `probe_std(xdut.xana.xsup)
  `probe_std(xdut.xana.xsup.x*)
  `probe_std(xdut.xana.xsup.xv*.x*)
  `probe_std(xdut.xana.xldo)
  `probe_std(xdut.xana.xldo.x*)
  `probe_std(xdut.xana.xtmon)
`endif

**------------------------------------------------
** DSI3 Interface            (15:8,  0000_0000_0000_ff00)
**------------------------------------------------

`if simcase[15:8] || $PARAM_debug
  `probe_i(xidsi*.*)
  `probe_i(xcdsi*.*)
  `probe_std(xdut.xana.xdsi*)
  `probe_std(xdut.xana.xdsi*.x*)
  `probe_std(xdut.xana.xdsi*.x*.x*)
  `probe_std(xdut.xana.xdsi*.xtx.xtx_amp*.x*)
`endif

**------------------------------------------------
** SPI                       (23:16, 0000_0000_00ff_0000)
**------------------------------------------------

`if simcase[23:16] || $PARAM_debug
  `probe_std(xdut.xpad)
`endif

**------------------------------------------------
** Command and Data Memory   (31:24, 0000_0000_ff00_0000)
**------------------------------------------------

`if simcase[31:24] || $PARAM_debug
`endif

**------------------------------------------------
** Interrupt System          (39:32, 0000_00ff_0000_0000)
**------------------------------------------------

`if simcase[39:32] || $PARAM_debug
`endif

**------------------------------------------------
** Timebase                  (47:40, 0000_ff00_0000_0000)
**------------------------------------------------

`if simcase[47:40] || $PARAM_debug
  `probe_std(xdut.xosc)
  `probe_std(xdut.xosc.*)
  `probe_std(xdut.xosc.x*.x*)
`endif

**------------------------------------------------
** Miscellaneous             (63:48, ffff_0000_0000_0000)
**------------------------------------------------

`if simcase[63:48] || $PARAM_debug
  `probe_std(xdut.xana.xdsi_ch1<2>.xrx)
`endif

**---------

`probe_i(xdut.xdig*.vdd*)
    
`if $PARAM_debug
  `probe_std(xdut.xdig*)
`endif

**------------------------------------------------
**------------------------------------------------
