Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 23:26:48 2025
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (909)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 139 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (909)
--------------------------------------------------
 There are 909 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  928          inf        0.000                      0                  928           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           928 Endpoints
Min Delay           928 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.671ns  (logic 7.245ns (29.368%)  route 17.426ns (70.632%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.478    18.666    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152    18.818 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114    20.932    cathodes_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    24.671 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.671    cathodes[6]
    U7                                                                r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.455ns  (logic 7.222ns (29.530%)  route 17.234ns (70.470%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.479    18.667    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.154    18.821 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920    20.742    cathodes_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    24.455 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.455    cathodes[0]
    W7                                                                r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.221ns  (logic 7.244ns (29.906%)  route 16.977ns (70.094%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.479    18.667    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152    18.819 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    20.483    cathodes_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    24.221 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.221    cathodes[3]
    V8                                                                r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.127ns  (logic 7.007ns (29.043%)  route 17.120ns (70.957%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.479    18.667    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.791 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807    20.598    cathodes_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.127 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.127    cathodes[1]
    W6                                                                r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.010ns  (logic 6.982ns (29.081%)  route 17.028ns (70.919%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.479    18.667    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.791 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714    20.506    cathodes_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.010 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.010    cathodes[5]
    V5                                                                r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.993ns  (logic 7.013ns (29.230%)  route 16.980ns (70.770%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.810    14.559    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.319    14.878 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.264    15.143    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.797    16.064    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[15]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.188 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.478    18.666    InstructionDecode_inst/RegisterFile_inst/cathodes[4][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.790 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    20.458    cathodes_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    23.993 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.993    cathodes[2]
    U8                                                                r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.802ns  (logic 7.266ns (30.527%)  route 16.536ns (69.473%))
  Logic Levels:           16  (CARRY4=2 FDCE=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          2.931    12.499    MemoryUnit_inst/RAM_reg_0_255_14_14/A6
    SLICE_X2Y24          MUXF7 (Prop_muxf7_S_O)       0.314    12.813 r  MemoryUnit_inst/RAM_reg_0_255_14_14/F7.B/O
                         net (fo=1, routed)           0.000    12.813    MemoryUnit_inst/RAM_reg_0_255_14_14/O0
    SLICE_X2Y24          MUXF8 (Prop_muxf8_I0_O)      0.098    12.911 r  MemoryUnit_inst/RAM_reg_0_255_14_14/F8/O
                         net (fo=2, routed)           0.992    13.903    InstructionFetch_inst/MemData[13]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.319    14.222 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000    14.222    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_4_3
    SLICE_X3Y27          MUXF7 (Prop_muxf7_I1_O)      0.217    14.439 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.038    15.477    InstructionDecode_inst/RegisterFile_inst/SevenSegmentDisplay_inst/ssd_data__108[14]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.299    15.776 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.501    18.277    InstructionDecode_inst/RegisterFile_inst/SevenSegmentDisplay_inst/outM1__31[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124    18.401 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.881    20.282    cathodes_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.802 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.802    cathodes[4]
    U5                                                                r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.441ns  (logic 3.106ns (20.116%)  route 12.335ns (79.884%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.812    14.561    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.319    14.880 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.560    15.441    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15/DIB1
    SLICE_X2Y27          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 3.106ns (20.301%)  route 12.194ns (79.699%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          3.769    13.337    MemoryUnit_inst/RAM_reg_0_255_15_15/A6
    SLICE_X2Y25          MUXF7 (Prop_muxf7_S_O)       0.314    13.651 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.651    MemoryUnit_inst/RAM_reg_0_255_15_15/O0
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    13.749 r  MemoryUnit_inst/RAM_reg_0_255_15_15/F8/O
                         net (fo=2, routed)           0.812    14.561    InstructionFetch_inst/MemData[14]
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.319    14.880 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.419    15.300    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/DIB1
    SLICE_X2Y26          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.612ns  (logic 3.106ns (21.257%)  route 11.506ns (78.743%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.886     1.342    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     1.466 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=37, routed)          1.542     3.008    InstructionFetch_inst/PC_reg[7]_1
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124     3.132 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          2.065     5.197    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/ADDRA1
    SLICE_X6Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.343 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=9, routed)           1.192     6.535    InstructionFetch_inst/RD2[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.328     6.863 r  InstructionFetch_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.863    ExecutionUnit_inst/S[0]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.395 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.395    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.841     8.475    InstructionFetch_inst/data2[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.777 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_17/O
                         net (fo=1, routed)           0.667     9.444    InstructionFetch_inst/RAM_reg_0_255_0_0_i_17_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  InstructionFetch_inst/RAM_reg_0_255_0_0_i_3/O
                         net (fo=98, routed)          2.931    12.499    MemoryUnit_inst/RAM_reg_0_255_14_14/A6
    SLICE_X2Y24          MUXF7 (Prop_muxf7_S_O)       0.314    12.813 r  MemoryUnit_inst/RAM_reg_0_255_14_14/F7.B/O
                         net (fo=1, routed)           0.000    12.813    MemoryUnit_inst/RAM_reg_0_255_14_14/O0
    SLICE_X2Y24          MUXF8 (Prop_muxf8_I0_O)      0.098    12.911 r  MemoryUnit_inst/RAM_reg_0_255_14_14/F8/O
                         net (fo=2, routed)           0.822    13.733    InstructionFetch_inst/MemData[13]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.319    14.052 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           0.559    14.612    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/DIB0
    SLICE_X2Y26          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg_inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  mpg_inst/Q1_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/Q1_reg/Q
                         net (fo=1, routed)           0.119     0.260    mpg_inst/Q1
    SLICE_X0Y18          FDRE                                         r  mpg_inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=48, routed)          0.168     0.309    InstructionFetch_inst/PC_reg[3]_0[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  InstructionFetch_inst/PC[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    InstructionFetch_inst/nextPC[4]
    SLICE_X0Y21          FDCE                                         r  InstructionFetch_inst/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.442%)  route 0.169ns (47.558%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=48, routed)          0.169     0.310    InstructionFetch_inst/PC_reg[3]_0[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.355 r  InstructionFetch_inst/PC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    InstructionFetch_inst/nextPC[5]
    SLICE_X0Y21          FDCE                                         r  InstructionFetch_inst/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/en1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[13]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg_inst/cnt_reg[13]/Q
                         net (fo=2, routed)           0.146     0.310    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[13]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.355 r  mpg_inst/en1_reg_i_1/O
                         net (fo=2, routed)           0.000     0.355    mpg_inst/eqOp
    SLICE_X9Y19          LDCE                                         r  mpg_inst/en1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.449%)  route 0.176ns (48.551%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[0]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[0]/Q
                         net (fo=57, routed)          0.176     0.317    InstructionFetch_inst/PC_reg[3]_0[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  InstructionFetch_inst/PC[7]_i_2/O
                         net (fo=1, routed)           0.000     0.362    InstructionFetch_inst/nextPC[7]
    SLICE_X1Y21          FDCE                                         r  InstructionFetch_inst/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.026%)  route 0.179ns (48.974%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[0]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[0]/Q
                         net (fo=57, routed)          0.179     0.320    InstructionFetch_inst/PC_reg[3]_0[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  InstructionFetch_inst/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    InstructionFetch_inst/nextPC[0]
    SLICE_X1Y21          FDCE                                         r  InstructionFetch_inst/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.969%)  route 0.202ns (52.031%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=46, routed)          0.202     0.343    InstructionFetch_inst/PC_reg[3]_0[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.388 r  InstructionFetch_inst/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    InstructionFetch_inst/nextPC[1]
    SLICE_X1Y21          FDCE                                         r  InstructionFetch_inst/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[0]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mpg_inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  mpg_inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.383    mpg_inst/cnt[0]_i_2_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  mpg_inst/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    mpg_inst/cnt_reg[0]_i_1_n_7
    SLICE_X8Y16          FDRE                                         r  mpg_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[13]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg_inst/cnt_reg[13]/Q
                         net (fo=2, routed)           0.186     0.350    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[13]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.461 r  mpg_inst/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.461    mpg_inst/cnt_reg[12]_i_1_n_6
    SLICE_X8Y19          FDRE                                         r  mpg_inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[1]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg_inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.186     0.350    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[1]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.461 r  mpg_inst/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.461    mpg_inst/cnt_reg[0]_i_1_n_6
    SLICE_X8Y16          FDRE                                         r  mpg_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





