# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/2025.2/Vivado/data/rsb/busdef" \
"../../../../RAM_ROM.srcs/sources_1/new/SINGLE_PORT_RAM.v" \
"../../../../RAM_ROM.srcs/sources_1/new/SINGLE_PORT_RAM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
