

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0_Pipeline_1'
================================================================
* Date:           Thu Jun 30 14:26:56 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg9 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index4 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln49"   --->   Operation 8 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i58 %sext_ln49_read"   --->   Operation 9 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m00_axi, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index4"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg9"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop3"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index4_load = load i13 %loop_index4"   --->   Operation 14 'load' 'loop_index4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond64 = icmp_eq  i13 %loop_index4_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond64' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_26 = add i13 %loop_index4_load, i13 1"   --->   Operation 16 'add' 'empty_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond64, void %load-store-loop3.split, void %memcpy-split2.preheader.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_29 = trunc i13 %loop_index4_load"   --->   Operation 18 'trunc' 'empty_29' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%empty_30 = icmp_eq  i4 %empty_29, i4 0"   --->   Operation 19 'icmp' 'empty_30' <Predicate = (!exitcond64)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_26, i13 %loop_index4"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i512 %m00_axi, i64 %sext_ln49_cast" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 21 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%m00_axi_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %m00_axi_addr" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 24 'read' 'm00_axi_addr_read' <Predicate = (!exitcond64 & empty_30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (exitcond64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg9_load = load i480 %shiftreg9"   --->   Operation 25 'load' 'shiftreg9_load' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg9_cast = zext i480 %shiftreg9_load"   --->   Operation 26 'zext' 'shiftreg9_cast' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%loop_index4_cast2 = zext i13 %loop_index4_load"   --->   Operation 27 'zext' 'loop_index4_cast2' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_30, void %load-store-loop3.split._crit_edge, void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond64)> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop3.split._crit_edge"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!exitcond64 & empty_30)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_27 = phi i512 %m00_axi_addr_read, void, i512 %shiftreg9_cast, void %load-store-loop3.split" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 30 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_28 = trunc i512 %empty_27" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 31 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_27, i32 32, i32 511" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 32 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr i32 %m00_axi_input_buffer, i64 0, i64 %loop_index4_cast2"   --->   Operation 33 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.24ns)   --->   "%store_ln49 = store i32 %empty_28, i13 %m00_axi_input_buffer_addr" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 34 'store' 'store_ln49' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln49 = store i480 %p_cast1, i480 %shiftreg9" [../rtl_kernel_wizard_0_cmodel.cpp:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop3"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m00_axi_input_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg9                 (alloca           ) [ 0111]
loop_index4               (alloca           ) [ 0100]
sext_ln49_read            (read             ) [ 0000]
sext_ln49_cast            (sext             ) [ 0110]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
loop_index4_load          (load             ) [ 0111]
exitcond64                (icmp             ) [ 0111]
empty_26                  (add              ) [ 0000]
br_ln0                    (br               ) [ 0000]
empty_29                  (trunc            ) [ 0000]
empty_30                  (icmp             ) [ 0111]
store_ln0                 (store            ) [ 0000]
m00_axi_addr              (getelementptr    ) [ 0000]
specpipeline_ln0          (specpipeline     ) [ 0000]
empty                     (speclooptripcount) [ 0000]
m00_axi_addr_read         (read             ) [ 0101]
shiftreg9_load            (load             ) [ 0000]
shiftreg9_cast            (zext             ) [ 0000]
loop_index4_cast2         (zext             ) [ 0000]
br_ln0                    (br               ) [ 0000]
br_ln0                    (br               ) [ 0000]
empty_27                  (phi              ) [ 0101]
empty_28                  (trunc            ) [ 0000]
p_cast1                   (partselect       ) [ 0000]
m00_axi_input_buffer_addr (getelementptr    ) [ 0000]
store_ln49                (store            ) [ 0000]
store_ln49                (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m00_axi_input_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi_input_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="shiftreg9_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg9/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="loop_index4_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index4/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln49_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="58" slack="0"/>
<pin id="66" dir="0" index="1" bw="58" slack="0"/>
<pin id="67" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln49_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m00_axi_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="512" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m00_axi_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="m00_axi_input_buffer_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln49_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="empty_27_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="90" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="empty_27_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="512" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="480" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_27/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln49_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="58" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="13" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="480" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="loop_index4_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="13" slack="0"/>
<pin id="113" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index4_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond64_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond64/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_26_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_30_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="13" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="m00_axi_addr_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="512" slack="0"/>
<pin id="143" dir="0" index="1" bw="58" slack="1"/>
<pin id="144" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shiftreg9_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="480" slack="2"/>
<pin id="149" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg9_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shiftreg9_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="480" slack="0"/>
<pin id="152" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg9_cast/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="loop_index4_cast2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="2"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index4_cast2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_28_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="512" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_cast1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="480" slack="0"/>
<pin id="166" dir="0" index="1" bw="512" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="10" slack="0"/>
<pin id="169" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln49_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="480" slack="0"/>
<pin id="176" dir="0" index="1" bw="480" slack="2"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="shiftreg9_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="480" slack="0"/>
<pin id="181" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="loop_index4_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="loop_index4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="sext_ln49_cast_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_cast "/>
</bind>
</comp>

<comp id="198" class="1005" name="loop_index4_load_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="2"/>
<pin id="200" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="loop_index4_load "/>
</bind>
</comp>

<comp id="203" class="1005" name="exitcond64_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond64 "/>
</bind>
</comp>

<comp id="207" class="1005" name="empty_30_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="211" class="1005" name="m00_axi_addr_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="512" slack="1"/>
<pin id="213" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="64" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="120" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="141" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="162"><net_src comp="91" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="91" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="56" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="60" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="196"><net_src comp="97" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="201"><net_src comp="111" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="206"><net_src comp="114" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="130" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="70" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi_input_buffer | {3 }
 - Input state : 
	Port: rtl_kernel_wizard_0_Pipeline_1 : m00_axi | {2 }
	Port: rtl_kernel_wizard_0_Pipeline_1 : sext_ln49 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index4_load : 1
		exitcond64 : 2
		empty_26 : 2
		br_ln0 : 3
		empty_29 : 2
		empty_30 : 3
		store_ln0 : 3
	State 2
		m00_axi_addr_read : 1
	State 3
		shiftreg9_cast : 1
		empty_27 : 2
		empty_28 : 3
		p_cast1 : 3
		m00_axi_input_buffer_addr : 1
		store_ln49 : 4
		store_ln49 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond64_fu_114      |    0    |    12   |
|          |        empty_30_fu_130       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |        empty_26_fu_120       |    0    |    20   |
|----------|------------------------------|---------|---------|
|   read   |   sext_ln49_read_read_fu_64  |    0    |    0    |
|          | m00_axi_addr_read_read_fu_70 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln49_cast_fu_97     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |        empty_29_fu_126       |    0    |    0    |
|          |        empty_28_fu_159       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |     shiftreg9_cast_fu_150    |    0    |    0    |
|          |   loop_index4_cast2_fu_155   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        p_cast1_fu_164        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    41   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_27_reg_88     |   512  |
|     empty_30_reg_207    |    1   |
|    exitcond64_reg_203   |    1   |
| loop_index4_load_reg_198|   13   |
|   loop_index4_reg_186   |   13   |
|m00_axi_addr_read_reg_211|   512  |
|  sext_ln49_cast_reg_193 |   64   |
|    shiftreg9_reg_179    |   480  |
+-------------------------+--------+
|          Total          |  1596  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1596  |    -   |
+-----------+--------+--------+
|   Total   |  1596  |   41   |
+-----------+--------+--------+
