
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v Cov: 87.2% </h3>
<pre style="margin:0; padding:0 ">   1: module bsg_mem_1rw_sync_mask_write_byte #( parameter els_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   2:                                           ,parameter addr_width_lp = `BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   3: </pre>
<pre style="margin:0; padding:0 ">   4:                                           ,parameter data_width_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   5:                                           ,parameter latch_last_read_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   6:                                           ,parameter write_mask_width_lp = data_width_p>>3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7:                                           ,parameter enable_clock_gating_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:                                          )</pre>
<pre style="margin:0; padding:0 ">   9:   ( input clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:    ,input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11: </pre>
<pre style="margin:0; padding:0 ">  12:    ,input v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:    ,input w_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15:    ,input [addr_width_lp-1:0]       addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:    ,input [data_width_p-1:0]        data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:     // for each bit set in the mask, a byte is written</pre>
<pre style="margin:0; padding:0 ">  18:    ,input [write_mask_width_lp-1:0] write_mask_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:    ,output logic [data_width_p-1:0] data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   );</pre>
<pre style="margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:    wire clk_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24: </pre>
<pre style="margin:0; padding:0 ">  25:    if (enable_clock_gating_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:      begin</pre>
<pre style="margin:0; padding:0 ">  27:        bsg_clkgate_optional icg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:          (.clk_i( clk_i )</pre>
<pre id="id29" style="background-color: #FFB6C1; margin:0; padding:0 ">  29:          ,.en_i( v_i )</pre>
<pre id="id30" style="background-color: #FFB6C1; margin:0; padding:0 ">  30:          ,.bypass_i( 1'b0 )</pre>
<pre id="id31" style="background-color: #FFB6C1; margin:0; padding:0 ">  31:          ,.gated_clock_o( clk_lo )</pre>
<pre id="id32" style="background-color: #FFB6C1; margin:0; padding:0 ">  32:          );</pre>
<pre style="margin:0; padding:0 ">  33:      end</pre>
<pre style="margin:0; padding:0 ">  34:    else</pre>
<pre style="margin:0; padding:0 ">  35:      begin</pre>
<pre style="margin:0; padding:0 ">  36:        assign clk_lo = clk_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:      end</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="margin:0; padding:0 ">  39:    bsg_mem_1rw_sync_mask_write_byte_synth</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:      #(.els_p(els_p), .data_width_p(data_width_p), .latch_last_read_p(latch_last_read_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    synth</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    (.clk_i(clk_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:    ,.reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    ,.v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:    ,.w_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:    ,.addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:    ,.data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:    ,.write_mask_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:    ,.data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:    );</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="margin:0; padding:0 ">  52:   // synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   always_comb</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     assert (data_width_p % 8 == 0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:       else $error("data width should be a multiple of 8 for byte masking");</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:    initial</pre>
<pre id="id59" style="background-color: #FFB6C1; margin:0; padding:0 ">  59:      begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:         $display("## %L: instantiating data_width_p=%d, els_p=%d (%m)",data_width_p,els_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:      end</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:   // synopsys translate_on</pre>
<pre style="margin:0; padding:0 ">  64: </pre>
<pre style="margin:0; padding:0 ">  65:    </pre>
<pre style="margin:0; padding:0 ">  66: endmodule</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
</body>
</html>
