dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Inst_mem_0.v,verilog,xil_defaultlib,../../../../pipeline_CPU.srcs/sources_1/ip/Inst_mem_0/sim/Inst_mem_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
