#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr  3 09:41:36 2025
# Process ID         : 1609072
# Current directory  : /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1
# Command line       : vivado -log qdma_hbm_bd_qdma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qdma_hbm_bd_qdma_0_0.tcl
# Log file           : /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/qdma_hbm_bd_qdma_0_0.vds
# Journal file       : /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/vivado.jou
# Running On         : ogreOptiPlex
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency      : 4600.031 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67123 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69271 MB
# Available Virtual  : 55237 MB
#-----------------------------------------------------------
source qdma_hbm_bd_qdma_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.352 ; gain = 86.836 ; free physical = 14538 ; free virtual = 49670
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qdma_hbm_bd_qdma_0_0
Command: synth_design -top qdma_hbm_bd_qdma_0_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1609412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3196.207 ; gain = 266.727 ; free physical = 969 ; free virtual = 36106
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'config_space_enable_rtl', assumed default net type 'wire' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0hdl/verilog/qdma_hbm_bd_qdma_0_0_core_top.sv:5829]
INFO: [Synth 8-11241] undeclared symbol 'cfg_config_space_enable', assumed default net type 'wire' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0hdl/verilog/qdma_hbm_bd_qdma_0_0_core_top.sv:6479]
INFO: [Synth 8-11241] undeclared symbol 'cfg_hot_reset_in', assumed default net type 'wire' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0hdl/verilog/qdma_hbm_bd_qdma_0_0_core_top.sv:6481]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC' is redefined [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:78]
INFO: [Synth 8-11241] undeclared symbol 'ccix_optimized_tlp_tx_and_rx_enable_i', assumed default net type 'wire' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:2319]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_core_top' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0hdl/verilog/qdma_hbm_bd_qdma_0_0_core_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:83]
INFO: [Synth 8-6157] synthesizing module 'PCIE4CE4' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:108099]
INFO: [Synth 8-6155] done synthesizing module 'PCIE4CE4' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:108099]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_32k' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_32k.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k_int' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k_int.v:58]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k_int' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k_int.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_32k' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_32k.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep_int' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep_int.v:58]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep_int' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep_int.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_rep.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_16k.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_msix' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_msix.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_msix' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_msix.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_tph' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_tph.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_tph' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram_tph.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_bram.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl.v:312]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl.v:59]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode_attr' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode_attr.v:59]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode_attr' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode_attr.v:59]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pl_eq' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pl_eq.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pl_eq' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pl_eq.v:58]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc_int' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc_int.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_output_mux' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_output_mux.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_output_mux.v:404]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_output_mux' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_intfc' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_output_mux' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_output_mux' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_intfc' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cc_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_intfc' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_async_fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_output_mux' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_output_mux' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_intfc' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rq_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_sync_fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_output_mux' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_output_mux' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_output_mux.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc_int' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc_int.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_intfc.v:57]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:83]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2875]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2875]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_top' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_top.v:110]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper.v:141]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq.v:69]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync_cell' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync_cell.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync_cell' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync_cell.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized1' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized1' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-226] default block is never used [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq.v:288]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq.v:69]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized2' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized2' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-226] default block is never used [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq.v:226]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm.v:68]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized3' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized3' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm.v:68]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_top' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_tx' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_freq_counter' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_freq_counter' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_tx' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_rx' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_rx' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gte4_drp_arb' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gte4_drp_arb' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_top' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_clk' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_clk.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_clk' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_clk.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst.v:65]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized4' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync__parameterized4' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_sync.v:65]
INFO: [Synth 8-226] default block is never used [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst.v:417]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst.v:65]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper.v:141]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_pipeline' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_pipeline.v:77]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized8' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain__parameterized8' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:79]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_pipeline' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_pipeline.v:77]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_top' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_top.v:110]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_cxs_remap' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_cxs_remap.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_cxs_remap' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_cxs_remap.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:58]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized1' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized1' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143879]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOHead' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOHead' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOHead__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOHead__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized1' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized1' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized2' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized2' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized3' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized3' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized4' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized4' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOAsync' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOAsync' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized5' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized5' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized6' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFO__parameterized6' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOHead__parameterized1' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOHead__parameterized1' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:687]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOAsync__parameterized0' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOAsync__parameterized0' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Synth 8-6157] synthesizing module 'qdma_v5_0_12_GenericFIFOAsync__parameterized1' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'qdma_v5_0_12_GenericFIFOAsync__parameterized1' (0#1) [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/verilog/dma5_fifo.vh:507]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
WARNING: [Synth 8-7071] port 'st_rx_msg_error' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ready_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_src_addr_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_dst_addr_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_len_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_ctl_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_dsc_byp_load_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ready_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_src_addr_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_dst_addr_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_len_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_ctl_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_dsc_byp_load_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_sts_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_sts_0' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_sts_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_sts_1' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_sts_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_sts_2' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'c2h_sts_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'h2c_sts_3' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'mdma_c2h_st_mhost_feedback_pld_order' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'mdma_c2h_st_mhost_feedback_smpl_byp_rd_out' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'usr_flr_clr' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'cfg_interrupt_msix_enable' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'qdma_hbm_bd_qdma_0_0_core_top' is unconnected for instance 'inst' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-7023] instance 'inst' of module 'qdma_hbm_bd_qdma_0_0_core_top' has 1508 connections declared, but only 1442 given [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0.sv:869]
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_init_ctrl.v:248]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1493]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1494]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1495]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1496]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1497]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1498]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1499]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1500]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1501]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1502]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1503]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1504]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1505]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1506]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1507]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1508]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1509]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1510]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1511]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1512]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1513]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1514]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1515]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1516]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1517]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1518]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1519]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1520]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1521]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1522]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1523]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1524]
WARNING: [Synth 8-3848] Net ccix_tx_credit_gnt in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1354]
WARNING: [Synth 8-3848] Net ccix_tx_active_ack in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1357]
WARNING: [Synth 8-3848] Net ccix_tx_deact_hint in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1358]
WARNING: [Synth 8-3848] Net ccix_rx_credit_return in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1373]
WARNING: [Synth 8-3848] Net ccix_rx_active_req in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1375]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tdata_int in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1724]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tuser_int in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1726]
WARNING: [Synth 8-3848] Net s_axis_ccix_tx_tvalid_int in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pipe.v:1725]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq.v:206]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq.v:207]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm.v:84]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:188]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1077]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gtwizard_top.v:580]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper.v:289]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_wrapper.v:336]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:5972]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:5969]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:5976]
WARNING: [Synth 8-3848] Net ccix_optimized_tlp_tx_and_rx_enable in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net rd_interrupt in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1167]
WARNING: [Synth 8-3848] Net wr_interrupt in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1181]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1193]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net s_axi_rlast in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1203]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1367]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1368]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1370]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1371]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1373]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1374]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1375]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1376]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1383]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1384]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1388]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1389]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1395]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1397]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1398]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1399]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1400]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1402]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1404]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1405]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1406]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1408]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1409]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1410]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1411]
WARNING: [Synth 8-3848] Net loopback_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1413]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1414]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1417]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1418]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1422]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1425]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1426]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1427]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1431]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1432]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1434]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1437]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1443]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1444]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1445]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1446]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1447]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1448]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1449]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1450]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1451]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1452]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1453]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1454]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1455]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1456]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1457]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1458]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1459]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1460]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1461]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1462]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1463]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1466]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1467]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1468]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1469]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1470]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1471]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1472]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1476]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1477]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1478]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1480]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1482]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1483]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1486]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1487]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top does not have driver. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v:1488]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqRunBufAddrq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqRunBufAddrq_ff_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'brespLastq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "brespLastq_ff_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element reg_cfg_interrupt_msix_vf_flr_msk_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_vf_decode_attr.v:239]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_dw0_wr_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:154850]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_dw0_rd_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:154851]
WARNING: [Synth 8-6014] Unused sequential element completer_id_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:154856]
WARNING: [Synth 8-6014] Unused sequential element cc_pkt_dw2_int_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155933]
WARNING: [Synth 8-6014] Unused sequential element cc_pkt_dw2_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155934]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_be_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155938]
WARNING: [Synth 8-6014] Unused sequential element msix_cq_vec_mask_bit_ren_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155940]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_qword0_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155941]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_qword1_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155942]
WARNING: [Synth 8-6014] Unused sequential element cq_pkt_data_dw2_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155946]
WARNING: [Synth 8-6014] Unused sequential element mba_cq_vec_mask_bit_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155948]
WARNING: [Synth 8-6014] Unused sequential element absorb_axis_pkt_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155953]
WARNING: [Synth 8-6014] Unused sequential element cq_parity_error_abort_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155954]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tdata_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155967]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tkeep_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155968]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tlast_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155969]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tvalid_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155970]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cc_tuser_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:155971]
WARNING: [Synth 8-6014] Unused sequential element dw4_parity_error_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:156026]
WARNING: [Synth 8-6014] Unused sequential element lu_mba_rd_addr_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:156191]
WARNING: [Synth 8-6014] Unused sequential element flr_in_progress_reg_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:156338]
INFO: [Synth 8-3936] Found unconnected internal register 'vector_physical_rd_addr_i_reg' and it is trimmed from '32' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:154484]
INFO: [Synth 8-3936] Found unconnected internal register 'vector_physical_wr_addr_i_reg' and it is trimmed from '32' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:154454]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][rsvd] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][desc_chain] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][virtio] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][pfch_tag] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][var_desc] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[misc][c2h_pfch] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[bsel] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[idx] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element cr_ctxt_info_nn1_reg[fence] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46238]
WARNING: [Synth 8-6014] Unused sequential element init_stall_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46500]
WARNING: [Synth 8-6014] Unused sequential element init_wr_nn2_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46503]
WARNING: [Synth 8-6014] Unused sequential element wbk_chk_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46644]
WARNING: [Synth 8-6014] Unused sequential element irq_chk_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46645]
WARNING: [Synth 8-6014] Unused sequential element wb_st_mm_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46646]
WARNING: [Synth 8-6014] Unused sequential element wbadr_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46649]
WARNING: [Synth 8-6014] Unused sequential element wbvec_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46650]
WARNING: [Synth 8-6014] Unused sequential element wbind_irq_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46651]
WARNING: [Synth 8-6014] Unused sequential element wbdis_intr_on_vf_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46652]
WARNING: [Synth 8-6014] Unused sequential element wbhost_id_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46653]
WARNING: [Synth 8-6014] Unused sequential element wbvch_id_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46654]
WARNING: [Synth 8-6014] Unused sequential element pidx_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46655]
WARNING: [Synth 8-6014] Unused sequential element wberr_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46656]
WARNING: [Synth 8-6014] Unused sequential element wbk_at_nn1_reg was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46657]
WARNING: [Synth 8-6014] Unused sequential element trq_nn1_reg[sel] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46799]
WARNING: [Synth 8-6014] Unused sequential element trq_nn1_reg[src] was removed.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:46799]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ctxt_info_nn2_reg[qid]' and it is trimmed from '12' to '11' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:47899]
INFO: [Synth 8-4471] merging register 'csr_rcp_fifo_spc_stall_ff_reg[1:0]' into 'csr_rrq_fifo_spc_stall_ff_reg[1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43467]
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_dat_ff_reg[pld][vch]' and it is trimmed from '4' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_dat_ff_reg[mdat]' and it is trimmed from '128' to '117' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
WARNING: [Synth 8-3936] Found unconnected internal register 'beat_dsc_reg[1]' and it is trimmed from '6' to '2' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:44485]
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Synth 8-7128] 8 input Mux optimized to 5 input Mux.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_mdata_301_reg' and it is trimmed from '128' to '127' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124753]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124152]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124152]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rcp_mdata_301_reg' and it is trimmed from '128' to '127' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124753]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124851]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124152]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:124152]
INFO: [Synth 8-5857] Detected RAM mdma_crdt_coal_en.info_fifo_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:88781]
INFO: [Synth 8-5857] Detected RAM rd_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:91759]
INFO: [Synth 8-5857] Detected RAM wr_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:91760]
INFO: [Synth 8-5857] Detected RAM misc_host_profile_mem_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:91761]
WARNING: [Synth 8-3936] Found unconnected internal register 'nxt_reg_timer_cnt_ram_raddr_reg' and it is trimmed from '16' to '4' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:78696]
WARNING: [Synth 8-3936] Found unconnected internal register 'nxt_reg_water_mark_ram_raddr_reg' and it is trimmed from '16' to '4' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:78704]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82489]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82494]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82495]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82496]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82497]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82498]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82500]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82501]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82502]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82503]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82504]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82505]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82506]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82507]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82514]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82515]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82516]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:82517]
WARNING: [Synth 8-3936] Found unconnected internal register 'AddrVar_reg' and it is trimmed from '64' to '7' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:12618]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_awaddrq_read_axi_reg' and it is trimmed from '64' to '32' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:12134]
WARNING: [Synth 8-3936] Found unconnected internal register 'ArAddrVar_reg' and it is trimmed from '64' to '7' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:9794]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_araddrissueq_read_axi_reg' and it is trimmed from '64' to '32' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:9256]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrstrQptr_ff_q_reg' and it is trimmed from '4' to '3' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:9106]
WARNING: [Synth 8-3936] Found unconnected internal register 'pers_addrstrQptr_ff_q_reg' and it is trimmed from '4' to '3' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:9107]
INFO: [Synth 8-4471] merging register 'dataen_ff_reg' into 'm_axi_rready_ff_reg' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:9657]
INFO: [Synth 8-5857] Detected RAM tag_st_ram_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:106016]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[3].eng_pld_fifo_inc_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111875]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[2].eng_pld_fifo_inc_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111875]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[1].eng_pld_fifo_inc_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111875]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[0].eng_pld_fifo_inc_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111875]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[3].eng_pld_fifo_dec_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111876]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[2].eng_pld_fifo_dec_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111876]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[1].eng_pld_fifo_dec_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111876]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fifo_lut_gen[0].eng_pld_fifo_dec_p1_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:111876]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:41005]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:41005]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:131676]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:131675]
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[7] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[6] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[5] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[4] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[3] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[2] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[1] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wadr[0] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wen in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[159] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[158] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[157] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[156] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[155] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[154] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[153] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[152] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[151] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[150] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[149] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[148] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[147] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[146] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[145] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[144] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[143] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[142] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[141] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[140] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[139] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[138] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[137] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[136] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[135] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[134] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[133] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[132] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[131] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[130] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[129] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[128] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[127] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[126] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[125] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[124] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[123] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[122] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[121] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[120] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[119] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[118] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[117] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[116] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[115] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[114] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[113] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[112] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[111] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[110] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[109] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[108] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[107] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[106] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[105] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[104] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[103] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[102] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[101] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[100] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[99] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[98] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[97] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[96] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[95] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[94] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[93] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[92] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[91] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[90] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[89] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[88] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[87] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[86] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[85] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[84] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[83] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[82] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[81] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[80] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[79] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[78] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[77] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[76] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[75] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[74] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[73] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[72] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[71] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[70] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_pasid\.wdat[69] in module qdma_v5_0_12_udma_shared_ram_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 4468.883 ; gain = 1539.402 ; free physical = 11159 ; free virtual = 37773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 4468.883 ; gain = 1539.402 ; free physical = 11254 ; free virtual = 37868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 4468.883 ; gain = 1539.402 ; free physical = 11254 ; free virtual = 37868
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4740.008 ; gain = 0.000 ; free physical = 11107 ; free virtual = 37716
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/synth/qdma_hbm_bd_qdma_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.xdc] for cell 'inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.xdc] for cell 'inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/ip_pcie4c_uscale_plus_x1y0.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/ip_pcie4c_uscale_plus_x1y0.xdc] for cell 'inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/ip_pcie4c_uscale_plus_x1y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/qdma_hbm_bd_qdma_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/qdma_hbm_bd_qdma_0_0_pcie4c_ip_board.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/qdma_hbm_bd_qdma_0_0_pcie4c_ip_board.xdc] for cell 'inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_late.xdc] for cell 'inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_late.xdc] for cell 'inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/work_extra/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qdma_hbm_bd_qdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5977.898 ; gain = 0.000 ; free physical = 9727 ; free virtual = 36360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 5992.742 ; gain = 14.844 ; free physical = 9650 ; free virtual = 36268
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 5992.742 ; gain = 3063.262 ; free physical = 12894 ; free virtual = 39518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 6000.746 ; gain = 3071.266 ; free physical = 12894 ; free virtual = 39518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst/pcie4c_ip_i/inst. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/ip_0/synth/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt.xdc, line 299).
Applied set_property keep_hierarchy = soft for inst. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/ip_pcie4c_uscale_plus_x1y0.xdc, line 197).
Applied set_property BLOCK_SYNTH.STRATEGY = DEFAULT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /rc_new. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 106).
Applied set_property BLOCK_SYNTH.EXTRACT_PARTITION = 0 for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /rc_new. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 107).
Applied set_property BLOCK_SYNTH.FLATTEN_INSIDE_PARTITION = 1 for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /rc_new. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 108).
Applied set_property BLOCK_SYNTH.STRATEGY = DEFAULT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /dma_pcie_rq. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 113).
Applied set_property BLOCK_SYNTH.EXTRACT_PARTITION = 0 for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /dma_pcie_rq. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 114).
Applied set_property BLOCK_SYNTH.FLATTEN_INSIDE_PARTITION = 1 for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\REQ_EN.dma_pcie_req /dma_pcie_rq. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/source/qdma_hbm_bd_qdma_0_0_pcie4_uscaleplus_ip.xdc, line 115).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/dont_touch.xdc, line 34).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/sys_or_hot_rst_uclk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4c_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i/pba_ram_i/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst /u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/\BRG_TOP_EN.axi4mm_bridge_top_inst /axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_data_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_meta_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_meta_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pend_fifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_pend_fifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/rob_pld_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_ram_top_inst/pri_pld_vfifo_ram_inst/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/FUNC_MAP_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_MM0_DAT_FIFO/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/C2H_MM0_DAT_FIFO/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_PCIE_DSC_CPLD_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/H2C_PCIE_DSC_CPLI_RAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/INT_CTXT_RAM_INST/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/RRQ_RAM_EVN/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/RRQ_RAM_ODD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/TAG_RAM_EVEN/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rtl_wrapper_inst/ram_top/TAG_RAM_ODD/\RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 6000.746 ; gain = 3071.266 ; free physical = 12892 ; free virtual = 39517
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:705]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/53bc/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:778]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_19_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'sm_mst_reg' in module 'qdma_v5_0_12_mst_axilite_csr'
INFO: [Synth 8-802] inferred FSM for state register 'sm_regsel_reg' in module 'qdma_v5_0_12_mst_axilite_csr'
INFO: [Synth 8-802] inferred FSM for state register 'init_sm_nn1_reg' in module 'qdma_v5_0_12_dma5_dsc_reg'
INFO: [Synth 8-802] inferred FSM for state register 'ctxt_sm_nn1_reg' in module 'qdma_v5_0_12_dma5_dsc_reg'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_omulti_wr'
INFO: [Synth 8-802] inferred FSM for state register 'sb_irq_sm_curr_state_reg' in module 'qdma_v5_0_12_dma5_dsc_wb_core'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'qdma_v5_0_12_dma5_mdma_ind_reg'
INFO: [Synth 8-802] inferred FSM for state register 'int_inv_sm_cs_reg' in module 'qdma_v5_0_12_dma5_mdma_c2h_reg'
INFO: [Synth 8-802] inferred FSM for state register 'sm_cs_reg' in module 'qdma_v5_0_12_dma5_mdma_c2h_int'
INFO: [Synth 8-802] inferred FSM for state register 'aximm_intr_curr_state_reg' in module 'qdma_v5_0_12_dma5_aximm_intr'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'qdma_v5_0_12_dma5_axi_pcie_v2_3_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'msg_axi_st_reg' in module 'qdma_v5_0_12_dma5_axi4mm_pcie_msg_tx_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'oaln_st_reg' in module 'qdma_v5_0_12_dma5_pcie_rc_aln'
INFO: [Synth 8-802] inferred FSM for state register 'rc_rec_st_reg' in module 'qdma_v5_0_12_dma5_pcie_rc_new'
INFO: [Synth 8-802] inferred FSM for state register 'sm_trq_reg' in module 'qdma_v5_0_12_dma5_qspc_tar_map'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'qdma_v5_0_12_dma5_tar'
INFO: [Synth 8-802] inferred FSM for state register 'lgcy_int_sm_cs_reg' in module 'qdma_v5_0_12_dma5_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_cq_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_512b_rc_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_19_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
                  SM_RUN |                              001 |                              001
                 SM_AVLD |                              010 |                              010
                 SM_DVLD |                              011 |                              011
                 SM_BVLD |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_mst_reg' using encoding 'sequential' in module 'qdma_v5_0_12_mst_axilite_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                REG_IDLE |                    0000000000001 |                            00000
                REG_PERS |                    0000000000010 |                            00001
               REG_F14_1 |                    0000000000100 |                            00010
               REG_F18_2 |                    0000000001000 |                            00011
               REG_F1C_7 |                    0000000010000 |                            01010
               REG_F20_8 |                    0000000100000 |                            01011
              REG_F24_13 |                    0000001000000 |                            10010
              REG_F28_16 |                    0000010000000 |                            10110
              REG_F2C_17 |                    0000100000000 |                            10111
              REG_F2C_21 |                    0001000000000 |                            11101
            REG_NEXT_WIN |                    0010000000000 |                            11000
              REG_PFDONE |                    0100000000000 |                            11111
                 REG_BAR |                    1000000000000 |                            11110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_regsel_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_mst_axilite_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           DSC_INIT_IDLE |                               00 |                             0001
         DSC_INIT_ACTIVE |                               01 |                             0010
           DSC_INIT_DONE |                               10 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_sm_nn1_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_dsc_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           DSC_CTXT_IDLE |                              000 |                              000
       DSC_CTXT_RD_STG_1 |                              011 |                              001
       DSC_CTXT_RD_STG_2 |                              101 |                              010
         DSC_CTXT_RD_RDY |                              010 |                              011
        DSC_CTXT_PROCESS |                              100 |                              100
             DSC_CTXT_WR |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctxt_sm_nn1_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_dsc_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_axi4mm_axi_mm_master_omulti_wr:/m_axi_wlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_omulti_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SB_IRQ_IDLE |                               00 |                               00
 SB_IRQ_WRQ_CNT_SNAPSHOT |                               01 |                               01
         SB_IRQ_WCP_WAIT |                               10 |                               10
             SB_IRQ_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sb_irq_sm_curr_state_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_dsc_wb_core'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[15][rsv]" of size (depth=16 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_glbl_reg:/misc_host_profile_mem_reg[15][smid]" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_ind_reg:/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CTXT_IDLE |                             0001 |                               00
                CTXT_REQ |                             0010 |                               01
               CTXT_WAIT |                             0100 |                               10
             CTXT_FINISH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_dma5_mdma_ind_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_c2h_reg:/int_cnt_csr_reg_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            INT_INV_IDLE |                              001 |                               00
       INT_INV_READ_CTXT |                              010 |                               01
      INT_INV_WRITE_CTXT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'int_inv_sm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_dma5_mdma_c2h_reg'
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_c2h_int_coal:/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_c2h_int_coal:/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INT_IDLE |                          0000001 |                              000
           H2C_SEND_MSIX |                          0000010 |                              010
             DYN_PROCESS |                          0000100 |                              011
         REG_CTXT_RAM_RD |                          0001000 |                              100
    REG_CTXT_RAM_RD_BACK |                          0010000 |                              101
         REG_CTXT_RAM_WR |                          0100000 |                              110
           WRB_SEND_MSIX |                          1000000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_dma5_mdma_c2h_int'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                               00 |                              000
             WRRD_MEMREQ |                               01 |                              001
          WRRD_MEMWRDATA |                               10 |                              100
           WRRD_MEMRDREQ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                              001 |                               00
          MCPL_CRTDATBT1 |                              010 |                               01
           MCPL_DATAXFER |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_dma5_axi4mm_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                 SM_READ |                               01 |                               01
                SM_WRITE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi_pcie_v2_3_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    HDR0 |                               01 |                              001
                 RQ_DATA |                               10 |                              011
                 RQ_DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'msg_axi_st_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_axi4mm_pcie_msg_tx_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OALN_IDLE |                                0 |                               00
               OALN_MORE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'oaln_st_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_pcie_rc_aln'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RC_REC_ST_IDLE |                           000001 |                              000
        RC_REC_ST_WT_QSC |                           000010 |                              001
       RC_REC_ST_CHK_TAG |                           000100 |                              010
       RC_REC_ST_SND_TLP |                           001000 |                              011
   RC_REC_ST_WT_TAG_DONE |                           010000 |                              100
          RC_REC_ST_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rc_rec_st_reg' using encoding 'one-hot' in module 'qdma_v5_0_12_dma5_pcie_rc_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDLE_TRQ |                               00 |                               00
                 ERR_TRQ |                               01 |                               11
           FMAP_WAIT_TRQ |                               10 |                               01
                 FWD_TRQ |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_trq_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_qspc_tar_map'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'qdma_v5_0_12_dma5_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           LGCY_INT_IDLE |                              000 |                              000
   LGCY_INT_AFTER_ASSERT |                              001 |                              001
 LGCY_INT_AFTER_1ST_SENT |                              010 |                              010
       LGCY_INT_DISABLED |                              011 |                              100
 LGCY_INT_AFTER_DEASSERT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lgcy_int_sm_cs_reg' using encoding 'sequential' in module 'qdma_v5_0_12_dma5_top'
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized11:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:38 . Memory (MB): peak = 6000.746 ; gain = 3071.266 ; free physical = 16179 ; free virtual = 42884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 7     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 51    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 4     
	   3 Input   25 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 28    
	   3 Input   16 Bit       Adders := 24    
	   4 Input   16 Bit       Adders := 3     
	   4 Input   15 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 4     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 10    
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 3     
	   4 Input   12 Bit       Adders := 5     
	   4 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 22    
	   3 Input   11 Bit       Adders := 3     
	   5 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 30    
	   4 Input   10 Bit       Adders := 24    
	   5 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 46    
	   3 Input    9 Bit       Adders := 3     
	   4 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 34    
	   3 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 4     
	   5 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 92    
	   3 Input    7 Bit       Adders := 9     
	   4 Input    7 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 99    
	   3 Input    6 Bit       Adders := 6     
	   4 Input    6 Bit       Adders := 14    
	   5 Input    6 Bit       Adders := 2     
	   6 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 90    
	   4 Input    5 Bit       Adders := 22    
	   2 Input    4 Bit       Adders := 115   
	   4 Input    4 Bit       Adders := 14    
	   5 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 75    
	   4 Input    3 Bit       Adders := 20    
	   3 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 115   
	   4 Input    2 Bit       Adders := 8     
	   3 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 32    
+---XORs : 
	   2 Input    256 Bit         XORs := 2     
	   2 Input    253 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 7     
	   2 Input      2 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 258   
	   8 Input      1 Bit         XORs := 8     
+---XORs : 
	                8 Bit    Wide XORs := 644   
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             1024 Bit    Registers := 5     
	              756 Bit    Registers := 1     
	              708 Bit    Registers := 2     
	              684 Bit    Registers := 1     
	              666 Bit    Registers := 2     
	              622 Bit    Registers := 2     
	              577 Bit    Registers := 3     
	              576 Bit    Registers := 7     
	              537 Bit    Registers := 7     
	              519 Bit    Registers := 1     
	              517 Bit    Registers := 2     
	              512 Bit    Registers := 40    
	              504 Bit    Registers := 1     
	              354 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              327 Bit    Registers := 1     
	              303 Bit    Registers := 1     
	              298 Bit    Registers := 1     
	              289 Bit    Registers := 8     
	              256 Bit    Registers := 30    
	              253 Bit    Registers := 4     
	              252 Bit    Registers := 4     
	              240 Bit    Registers := 2     
	              183 Bit    Registers := 5     
	              169 Bit    Registers := 2     
	              161 Bit    Registers := 3     
	              144 Bit    Registers := 8     
	              137 Bit    Registers := 2     
	              129 Bit    Registers := 6     
	              128 Bit    Registers := 7     
	              127 Bit    Registers := 2     
	              125 Bit    Registers := 2     
	              123 Bit    Registers := 1     
	              121 Bit    Registers := 2     
	              117 Bit    Registers := 6     
	              114 Bit    Registers := 4     
	              108 Bit    Registers := 1     
	               88 Bit    Registers := 2     
	               85 Bit    Registers := 1     
	               84 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               79 Bit    Registers := 3     
	               75 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 107   
	               62 Bit    Registers := 3     
	               60 Bit    Registers := 3     
	               56 Bit    Registers := 2     
	               53 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               51 Bit    Registers := 8     
	               48 Bit    Registers := 49    
	               45 Bit    Registers := 3     
	               44 Bit    Registers := 5     
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 11    
	               38 Bit    Registers := 3     
	               36 Bit    Registers := 6     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 311   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 12    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 17    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 37    
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 61    
	               17 Bit    Registers := 44    
	               16 Bit    Registers := 309   
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 41    
	               12 Bit    Registers := 128   
	               11 Bit    Registers := 58    
	               10 Bit    Registers := 142   
	                9 Bit    Registers := 134   
	                8 Bit    Registers := 149   
	                7 Bit    Registers := 148   
	                6 Bit    Registers := 269   
	                5 Bit    Registers := 195   
	                4 Bit    Registers := 1312  
	                3 Bit    Registers := 338   
	                2 Bit    Registers := 522   
	                1 Bit    Registers := 3095  
+---Multipliers : 
	               8x16  Multipliers := 4     
+---RAMs : 
	            1212K Bit	(4096 X 303 bit)          RAMs := 1     
	             288K Bit	(512 X 576 bit)          RAMs := 2     
	             268K Bit	(512 X 537 bit)          RAMs := 2     
	             258K Bit	(512 X 517 bit)          RAMs := 1     
	             256K Bit	(512 X 512 bit)          RAMs := 1     
	             144K Bit	(256 X 576 bit)          RAMs := 2     
	              64K Bit	(512 X 129 bit)          RAMs := 2     
	              60K Bit	(512 X 121 bit)          RAMs := 1     
	              36K Bit	(64 X 577 bit)          RAMs := 1     
	              28K Bit	(256 X 114 bit)          RAMs := 1     
	              18K Bit	(64 X 289 bit)          RAMs := 2     
	              12K Bit	(512 X 24 bit)          RAMs := 2     
	               6K Bit	(256 X 25 bit)          RAMs := 1     
	               4K Bit	(128 X 36 bit)          RAMs := 2     
	               3K Bit	(256 X 12 bit)          RAMs := 1     
	               3K Bit	(64 X 52 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	               2K Bit	(128 X 16 bit)          RAMs := 2     
	               1K Bit	(256 X 7 bit)          RAMs := 1     
	              352 Bit	(16 X 22 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 1     
	              192 Bit	(6 X 32 bit)          RAMs := 9     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 6     
	   2 Input  756 Bit        Muxes := 6     
	   4 Input  708 Bit        Muxes := 1     
	   4 Input  684 Bit        Muxes := 1     
	   2 Input  666 Bit        Muxes := 1     
	   2 Input  662 Bit        Muxes := 1     
	   2 Input  623 Bit        Muxes := 2     
	   2 Input  617 Bit        Muxes := 1     
	   2 Input  577 Bit        Muxes := 1     
	   2 Input  520 Bit        Muxes := 1     
	   2 Input  513 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 35    
	   4 Input  512 Bit        Muxes := 9     
	   3 Input  512 Bit        Muxes := 1     
	   6 Input  512 Bit        Muxes := 2     
	   5 Input  512 Bit        Muxes := 1     
	   2 Input  504 Bit        Muxes := 3     
	   3 Input  504 Bit        Muxes := 1     
	   3 Input  384 Bit        Muxes := 1     
	   2 Input  354 Bit        Muxes := 3     
	   4 Input  354 Bit        Muxes := 1     
	   2 Input  342 Bit        Muxes := 3     
	   4 Input  342 Bit        Muxes := 1     
	   2 Input  327 Bit        Muxes := 1     
	   2 Input  298 Bit        Muxes := 1     
	   2 Input  290 Bit        Muxes := 2     
	   2 Input  289 Bit        Muxes := 4     
	   2 Input  256 Bit        Muxes := 33    
	   2 Input  253 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 15    
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  183 Bit        Muxes := 27    
	   2 Input  170 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 31    
	   3 Input  128 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 4     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   5 Input   81 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 2     
	   4 Input   81 Bit        Muxes := 2     
	   3 Input   81 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 3     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 69    
	   4 Input   64 Bit        Muxes := 28    
	   5 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 4     
	   6 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 3     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input   54 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   45 Bit        Muxes := 5     
	   4 Input   44 Bit        Muxes := 13    
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 2     
	   3 Input   41 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 6     
	   6 Input   41 Bit        Muxes := 1     
	   5 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   3 Input   35 Bit        Muxes := 3     
	   4 Input   35 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 413   
	  33 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 16    
	   5 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 26    
	   6 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 2     
	  32 Input   32 Bit        Muxes := 1     
	  25 Input   32 Bit        Muxes := 1     
	  15 Input   32 Bit        Muxes := 2     
	  13 Input   32 Bit        Muxes := 1     
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 8     
	   2 Input   28 Bit        Muxes := 1     
	   4 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 9     
	   8 Input   26 Bit        Muxes := 3     
	   6 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	  33 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 5     
	   4 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 10    
	   4 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 5     
	   3 Input   23 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 23    
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 13    
	   3 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 34    
	   6 Input   19 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 11    
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 321   
	  33 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 8     
	   6 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 3     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 52    
	   3 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 5     
	  32 Input   13 Bit        Muxes := 1     
	  25 Input   13 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 128   
	   6 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 35    
	   3 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 3     
	   7 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 117   
	   4 Input   10 Bit        Muxes := 8     
	   7 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 8     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 74    
	   8 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 6     
	   5 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 209   
	   3 Input    8 Bit        Muxes := 9     
	   8 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	  32 Input    8 Bit        Muxes := 1     
	  25 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 178   
	   3 Input    7 Bit        Muxes := 3     
	   6 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 12    
	  13 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 156   
	   3 Input    6 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 12    
	   5 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	  13 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 16    
	   4 Input    5 Bit        Muxes := 42    
	   2 Input    5 Bit        Muxes := 161   
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	   7 Input    5 Bit        Muxes := 1     
	  35 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 920   
	   3 Input    4 Bit        Muxes := 17    
	  33 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 23    
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 497   
	   6 Input    3 Bit        Muxes := 37    
	   4 Input    3 Bit        Muxes := 76    
	   5 Input    3 Bit        Muxes := 43    
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 8     
	  35 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 571   
	   3 Input    2 Bit        Muxes := 39    
	   4 Input    2 Bit        Muxes := 26    
	  29 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 16    
	   5 Input    2 Bit        Muxes := 24    
	  11 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4384  
	   5 Input    1 Bit        Muxes := 204   
	   4 Input    1 Bit        Muxes := 202   
	   3 Input    1 Bit        Muxes := 113   
	   6 Input    1 Bit        Muxes := 112   
	  33 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 140   
	  20 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 9     
	  15 Input    1 Bit        Muxes := 23    
	   7 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 57    
	  17 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 3     
	  22 Input    1 Bit        Muxes := 21    
	  23 Input    1 Bit        Muxes := 2     
	  35 Input    1 Bit        Muxes := 36    
	  13 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[251]' (FDRE) to 'reg_cfg_vf_active_reg[250]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[250]' (FDRE) to 'reg_cfg_vf_active_reg[249]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[249]' (FDRE) to 'reg_cfg_vf_active_reg[248]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[248]' (FDRE) to 'reg_cfg_vf_active_reg[247]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[247]' (FDRE) to 'reg_cfg_vf_active_reg[246]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[246]' (FDRE) to 'reg_cfg_vf_active_reg[245]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[245]' (FDRE) to 'reg_cfg_vf_active_reg[244]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[244]' (FDRE) to 'reg_cfg_vf_active_reg[243]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[243]' (FDRE) to 'reg_cfg_vf_active_reg[242]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[242]' (FDRE) to 'reg_cfg_vf_active_reg[241]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[241]' (FDRE) to 'reg_cfg_vf_active_reg[240]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[240]' (FDRE) to 'reg_cfg_vf_active_reg[239]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[239]' (FDRE) to 'reg_cfg_vf_active_reg[238]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[238]' (FDRE) to 'reg_cfg_vf_active_reg[237]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[237]' (FDRE) to 'reg_cfg_vf_active_reg[236]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[236]' (FDRE) to 'reg_cfg_vf_active_reg[235]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[235]' (FDRE) to 'reg_cfg_vf_active_reg[234]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[234]' (FDRE) to 'reg_cfg_vf_active_reg[233]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[233]' (FDRE) to 'reg_cfg_vf_active_reg[232]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[232]' (FDRE) to 'reg_cfg_vf_active_reg[231]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[231]' (FDRE) to 'reg_cfg_vf_active_reg[230]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[230]' (FDRE) to 'reg_cfg_vf_active_reg[229]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[229]' (FDRE) to 'reg_cfg_vf_active_reg[228]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[228]' (FDRE) to 'reg_cfg_vf_active_reg[227]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[227]' (FDRE) to 'reg_cfg_vf_active_reg[226]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[226]' (FDRE) to 'reg_cfg_vf_active_reg[225]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[225]' (FDRE) to 'reg_cfg_vf_active_reg[224]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[224]' (FDRE) to 'reg_cfg_vf_active_reg[223]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[223]' (FDRE) to 'reg_cfg_vf_active_reg[222]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[222]' (FDRE) to 'reg_cfg_vf_active_reg[221]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[221]' (FDRE) to 'reg_cfg_vf_active_reg[220]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[220]' (FDRE) to 'reg_cfg_vf_active_reg[219]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[219]' (FDRE) to 'reg_cfg_vf_active_reg[218]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[218]' (FDRE) to 'reg_cfg_vf_active_reg[217]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[217]' (FDRE) to 'reg_cfg_vf_active_reg[216]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[216]' (FDRE) to 'reg_cfg_vf_active_reg[215]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[215]' (FDRE) to 'reg_cfg_vf_active_reg[214]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[214]' (FDRE) to 'reg_cfg_vf_active_reg[213]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[213]' (FDRE) to 'reg_cfg_vf_active_reg[212]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[212]' (FDRE) to 'reg_cfg_vf_active_reg[211]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[211]' (FDRE) to 'reg_cfg_vf_active_reg[210]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[210]' (FDRE) to 'reg_cfg_vf_active_reg[209]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[209]' (FDRE) to 'reg_cfg_vf_active_reg[208]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[208]' (FDRE) to 'reg_cfg_vf_active_reg[207]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[207]' (FDRE) to 'reg_cfg_vf_active_reg[206]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[206]' (FDRE) to 'reg_cfg_vf_active_reg[205]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[205]' (FDRE) to 'reg_cfg_vf_active_reg[204]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[204]' (FDRE) to 'reg_cfg_vf_active_reg[203]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[203]' (FDRE) to 'reg_cfg_vf_active_reg[202]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[202]' (FDRE) to 'reg_cfg_vf_active_reg[201]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[201]' (FDRE) to 'reg_cfg_vf_active_reg[200]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[200]' (FDRE) to 'reg_cfg_vf_active_reg[199]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[199]' (FDRE) to 'reg_cfg_vf_active_reg[198]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[198]' (FDRE) to 'reg_cfg_vf_active_reg[197]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[197]' (FDRE) to 'reg_cfg_vf_active_reg[196]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[196]' (FDRE) to 'reg_cfg_vf_active_reg[195]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[195]' (FDRE) to 'reg_cfg_vf_active_reg[194]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[194]' (FDRE) to 'reg_cfg_vf_active_reg[193]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[193]' (FDRE) to 'reg_cfg_vf_active_reg[192]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[192]' (FDRE) to 'reg_cfg_vf_active_reg[191]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[191]' (FDRE) to 'reg_cfg_vf_active_reg[190]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[190]' (FDRE) to 'reg_cfg_vf_active_reg[189]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[189]' (FDRE) to 'reg_cfg_vf_active_reg[188]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[188]' (FDRE) to 'reg_cfg_vf_active_reg[187]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[187]' (FDRE) to 'reg_cfg_vf_active_reg[186]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[186]' (FDRE) to 'reg_cfg_vf_active_reg[185]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[185]' (FDRE) to 'reg_cfg_vf_active_reg[184]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[184]' (FDRE) to 'reg_cfg_vf_active_reg[183]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[183]' (FDRE) to 'reg_cfg_vf_active_reg[182]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[182]' (FDRE) to 'reg_cfg_vf_active_reg[181]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[181]' (FDRE) to 'reg_cfg_vf_active_reg[180]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[180]' (FDRE) to 'reg_cfg_vf_active_reg[179]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[179]' (FDRE) to 'reg_cfg_vf_active_reg[178]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[178]' (FDRE) to 'reg_cfg_vf_active_reg[177]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[177]' (FDRE) to 'reg_cfg_vf_active_reg[176]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[176]' (FDRE) to 'reg_cfg_vf_active_reg[175]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[175]' (FDRE) to 'reg_cfg_vf_active_reg[174]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[174]' (FDRE) to 'reg_cfg_vf_active_reg[173]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[173]' (FDRE) to 'reg_cfg_vf_active_reg[172]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[172]' (FDRE) to 'reg_cfg_vf_active_reg[171]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[171]' (FDRE) to 'reg_cfg_vf_active_reg[170]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[170]' (FDRE) to 'reg_cfg_vf_active_reg[169]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[169]' (FDRE) to 'reg_cfg_vf_active_reg[168]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[168]' (FDRE) to 'reg_cfg_vf_active_reg[167]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[167]' (FDRE) to 'reg_cfg_vf_active_reg[166]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[166]' (FDRE) to 'reg_cfg_vf_active_reg[165]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[165]' (FDRE) to 'reg_cfg_vf_active_reg[164]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[164]' (FDRE) to 'reg_cfg_vf_active_reg[163]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[163]' (FDRE) to 'reg_cfg_vf_active_reg[162]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[162]' (FDRE) to 'reg_cfg_vf_active_reg[161]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[161]' (FDRE) to 'reg_cfg_vf_active_reg[160]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[160]' (FDRE) to 'reg_cfg_vf_active_reg[159]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[159]' (FDRE) to 'reg_cfg_vf_active_reg[158]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[158]' (FDRE) to 'reg_cfg_vf_active_reg[157]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[157]' (FDRE) to 'reg_cfg_vf_active_reg[156]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[156]' (FDRE) to 'reg_cfg_vf_active_reg[155]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[155]' (FDRE) to 'reg_cfg_vf_active_reg[154]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[154]' (FDRE) to 'reg_cfg_vf_active_reg[153]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[153]' (FDRE) to 'reg_cfg_vf_active_reg[152]'
INFO: [Synth 8-3886] merging instance 'reg_cfg_vf_active_reg[152]' (FDRE) to 'reg_cfg_vf_active_reg[151]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_cfg_vf_active_reg[0] )
INFO: [Synth 8-5544] ROM "pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/s_axis_cc_tkeep_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tlast_second_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod /pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tlast_first_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\m_axis_cq_tuser_second_reg_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\m_axis_cq_tuser_first_reg_reg[118] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\out_tuser_o_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_sop1_last_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tuser_second_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tuser_first_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod /pcie_4_0_512b_cq_output_mux_blk/\posted_req_delivered_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tuser_o_reg[15] )
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[13].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[14].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[15].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[12].phy_txstart_block_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' into 'qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_qdma_0_0/ip_0/source/qdma_hbm_bd_qdma_0_0_pcie4c_ip_phy_ff_chain.v:106]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[0].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i/data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[1].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[2].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[3].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[4].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[5].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[6].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[7].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[8].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[9].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[10].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[11].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[12].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[13].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[14].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[15].phy_txeq_i /\preset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/\gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i/en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\read_rcvd_watchDog_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper /\phy_lane[0].phy_txeq_i /\TXEQ_NEW_COEFF_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
INFO: [Synth 8-4471] merging register 'rcp_dat_ff_reg[mdat][116:0]' into 'rcp_dat_ff_reg[mdat][116:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43297]
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][621]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][620]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][619]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][618]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][617]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][616]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][615]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][614]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][613]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][612]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][611]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][610]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][609]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][608]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][607]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][606]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][605]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][604]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][603]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][602]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][601]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][600]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][599]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][598]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][597]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][596]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][595]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][594]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][593]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][592]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][591]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][590]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][589]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][588]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][587]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][586]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][585]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][584]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][583]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][582]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][581]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][580]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][579]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][578]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][577]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][576]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][575]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][574]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][573]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][572]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][571]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][570]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][569]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][568]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][567]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][566]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][565]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][564]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][563]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][562]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][561]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][560]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][559]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][558]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][557]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][556]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][555]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][554]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][553]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][552]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][551]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][550]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][549]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][548]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][547]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][546]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][545]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][544]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][543]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][542]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][541]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][540]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][539]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][538]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][537]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][536]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][535]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][534]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][533]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][532]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][531]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][530]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][529]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][528]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][527]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][526]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][525]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][524]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][523]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
WARNING: [Synth 8-3332] Sequential element (REG_OUTPUT.out_data_reg[0][522]) is unused and will be removed from module qdma_v5_0_12_dma5_fifo_lut__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RRQ_HEADER/i_4/\RAM_INST[0].u_ram/rdt0_reg[105] )
INFO: [Synth 8-4471] merging register 'dscf_imm_len_110_reg[12:0]' into 'dscf_imm_len_110_reg[12:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43821]
INFO: [Synth 8-4471] merging register 'chn_qid_evt_arb[0].qid_evt_arb/ram_set_offset_nn1_reg[5:0]' into 'chn_qid_evt_arb[1].qid_evt_arb/ram_set_offset_nn1_reg[5:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:141302]
INFO: [Synth 8-4471] merging register 'dscf_imm_len_111_reg[12:0]' into 'dscf_imm_len_111_reg[12:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:43822]
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_msk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dsc_trq_ctl/dsc_trq_o_reg[adr]' and it is trimmed from '32' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:45706]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsc_trq_ctl/trq_int_reg[adr]' and it is trimmed from '32' to '15' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:45591]
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_pack_dsc_out_cnt_per_beat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "acc_msk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\chn_qid_evt_arb[1].qid_evt_arb/arb_sm_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\chn_qid_evt_arb[0].qid_evt_arb/arb_sm_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcp_sts_eob_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\ctxt_info_nn1_reg[qid][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\reg_dsc_lat_max_nn1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_imm_misc_110_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctxt_imm_rvld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\cr_ctxt_fen_info_nn1_reg[bsel][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dscf_imm_vld_111_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\tm_dsc_sts_nn1_reg[tm_sts][qid][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/DSC_IRQ_FIFO/\Head_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/\ind_cp_nn1_reg[data][4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_dsc_reg/DSC_IRQ_FIFO/\Head_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_111_reg[vio_idx] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dscf_imm_vld_111_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_111_reg[vio_idx] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_adr_offset_110_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_byte_len_112_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_111_reg[adr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dscf_112_reg[adr][0] )
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[wr]' into 'mdma_err_handling_inst/trq_d1_reg[wr]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:89142]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[rd]' into 'mdma_err_handling_inst/trq_d1_reg[rd]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:89142]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/trq_d1_reg[dat][31:0]' into 'mdma_err_handling_inst/trq_d1_reg[dat][31:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:89142]
INFO: [Synth 8-4471] merging register 'mdma_fatal_err_handling_inst/csr_hit_d1_reg' into 'mdma_err_handling_inst/csr_hit_d1_reg' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:89143]
INFO: [Synth 8-5546] ROM "reg_glbl_intr_cfg_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_bdg_host_id_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_host_id_wen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_intr_cfg_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_bdg_host_id_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_glbl_host_id_wen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[15][smid]" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[15][rsv]" of size (depth=16 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "nxt_reg_water_mark_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_byp_tag_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_err_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_fatal_err_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_int_timer_tick_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_cnt_csr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wrb_coal_max_buf_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_first_err_qid_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timer_cnt_ram_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_timer_cnt_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_water_mark_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_byp_tag_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pfch_cfg_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_err_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_fatal_err_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_int_timer_tick_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_cnt_csr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wrb_coal_max_buf_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_first_err_qid_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_timer_cnt_ram_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_timer_cnt_ram_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_reg_dbg_pfch_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "mdma_c2h_inst/mdma_c2h_reg_inst/int_cnt_csr_reg_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[15][smid]" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_glbl_reg/misc_host_profile_mem_reg[15][rsv]" of size (depth=16 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mdma_c2h_inst/mdma_c2h_reg_inst/int_cnt_csr_reg_reg " of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_top__GB0/mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg" of size (depth=16 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qdma_v5_0_12_dma5_mdma_top__GB0/mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/func_ctxt_ram_reg" of size (depth=256 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/err_stat_in_qid_reg_reg[err_type][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_141/\mdma_c2h_inst/mdma_c2h_int_inst/stat_c2h_st_int_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/err_stat_in_qid_reg_reg[rsvd][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/stat_msix_vec_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_reg_inst /\reg_notify_empty_reg_reg[rsvd][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mdma_c2h_inst/mdma_c2h_qspc_inst/csr_dyn_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/sram_wadr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/sram_wadr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/wr_hdr_data_reg[wcp] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/wr_hdr_data_reg[err] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/wr_hdr_data_reg[attr][40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_70_83 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_56_69 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_42_55 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_28_41 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_14_27 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_0_13 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_inst/mdma_c2h_int_inst/__26/i_/mdma_c2h_inst/mdma_c2h_int_inst/wrb_int_fifo/RAM_INST[0].u_ram/sram_reg_0_3_56_69 from module qdma_v5_0_12_dma5_mdma_top__GB0 due to constant propagation
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/ctxt_cmd_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[7].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[6].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[5].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[4].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[3].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[2].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[1].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mdma_c2h_reg/CTXT_DATA_RAM[0].ctxt_data_reg_reg" of size (depth=6 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'tlplen_ff_reg' and it is trimmed from '11' to '10' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:19277]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_axi_litex_wstrb_ff_reg' and it is trimmed from '32' to '4' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:12405]
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pers_id_reg[4:0]' into 'pers_map_rd_data_reg[4:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:14258]
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_wr_inst/i_8/i_0/m_axi_vfg_reg_0_31_0_0 from module partition__16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_rd/i_4/m_axi_vfg_reg_0_7_0_0 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_wr_inst/i_8/i_0/m_axi_vfg_reg_0_31_0_0 from module partition__16 due to constant propagation
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_int_vector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_func_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RP_bridge_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_31_0_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_63_32_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_hdr_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_int_vector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_func_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RP_bridge_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_31_0_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msi_63_32_decode_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_routing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_msg_data_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_msg_dw_pop" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][30] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][29] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][28] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][27] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][26] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][25] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][24] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][23] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][22] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][21] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][20] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][19] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][18] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][17] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][16] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][15] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][14] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][13] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][12] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][11] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][10] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][9] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][8] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][7] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][6] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][5] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rsv][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rreq0_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rreq0_chn][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rreq1_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[rreq1_chn][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][6] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][5] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[slv_rd_credits][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat0_cnt_nn1][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat0_cnt_nn1][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat0_cnt_nn1][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat0_cnt_nn1][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat1_cnt_nn1][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat1_cnt_nn1][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat1_cnt_nn1][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg_out[wtlp_rd_dat1_cnt_nn1][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][9] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][8] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][7] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][6] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][5] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rsv][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rreq0_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rreq0_chn][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rreq1_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[rreq1_chn][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][6] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][5] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[slv_rd_credits][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_sm][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_sm][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_sm][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wrq_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_chn][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat0_cnt_nn1][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat0_cnt_nn1][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat0_cnt_nn1][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat0_cnt_nn1][0] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat1_cnt_nn1][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat1_cnt_nn1][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat1_cnt_nn1][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rq has port dbg2_out[wtlp_rd_dat1_cnt_nn1][0] driven by constant 0
WARNING: [Synth 8-3936] Found unconnected internal register 'aln_idx_reg' and it is trimmed from '7' to '6' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:107077]
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[err][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[err][3] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[err][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[err][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[errc][4] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[errc][2] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp[errc][1] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp_err_cmp_btrem[9] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp_err_cmp_btrem[8] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcp_err_cmp_btrem[7] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port rcb64claim[7] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port dbg_out[rsv][90] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port dbg_out[rsv][89] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port dbg_out[rsv][88] driven by constant 0
WARNING: [Synth 8-3917] design qdma_v5_0_12_dma5_pcie_rc_new has port dbg_out[rsv][87] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_eop_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110952]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_sop_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110951]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_suff1st_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110953]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_strdl_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110954]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_early_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110955]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_fab_wr_mgmt_inst/wpl_pop_xtra_reg' and it is trimmed from '2' to '1' bits. [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:110956]
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_aoff_reg[0][16:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_aoff_reg[0][16:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112499]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_aoff_reg[1][16:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_aoff_reg[1][16:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112499]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_aoff_reg[2][16:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_aoff_reg[2][16:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112499]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_aoff_reg[1][16:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_aoff_reg[0][16:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112514]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_chnl_reg[0][1:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_chnl_reg[0][1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112500]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_chnl_reg[1][1:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_chnl_reg[1][1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112500]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_chnl_reg[2][1:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_chnl_reg[2][1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112500]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_len_reg[0][15:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_len_reg[0][15:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112498]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_len_reg[1][15:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_len_reg[1][15:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112498]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].pipe_rd_hdr_pop_len_reg[2][15:0]' into 'gen_init_rrq[0].pipe_rd_hdr_pop_len_reg[2][15:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112498]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_len_reg[1][15:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_len_reg[0][15:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112512]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_len_ff_reg[1][15:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_len_ff_reg[0][15:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112522]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_chn_reg[1][1:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_chn_reg[0][1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112511]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_chn_ff_reg[1][1:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_chn_ff_reg[0][1:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112521]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_dat_pre_reg[1][adr][63:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_dat_pre_reg[0][adr][63:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112513]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_dat_pre_reg[1][attr][40:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_dat_pre_reg[0][attr][40:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112513]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_dat_ff_reg[1][attr][40:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_dat_ff_reg[0][attr][40:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112523]
INFO: [Synth 8-4471] merging register 'gen_init_rrq[1].rrq_hdr_fifo_in_dat_ff_reg[1][adr][63:0]' into 'gen_init_rrq[0].rrq_hdr_fifo_in_dat_ff_reg[0][adr][63:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:112523]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 129 bits, new ram width 128 bits.
INFO: [Synth 8-6904] The RAM "\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/m_axi_wlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/m_axi_wlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/axi4mm_axi_mm_master_wr/i_0/wrrsp_ChnlIdq_reg_0_15_0_8 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_omulti_wr due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_3/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg_0_31_0_0 from module qdma_v5_0_12_dma5_aximm due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_7/i_0/axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_574_575 from module partition due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_7/i_0/axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_560_573 from module partition due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_7/i_0/axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_546_559 from module partition due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_7/i_0/axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_532_545 from module partition due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/i_7/i_0/axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_518_531 from module partition due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma5_aximm/axi4mm_axi_mm_master_wr/i_0/wrrsp_ChnlIdq_reg_0_15_0_8 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_omulti_wr due to constant propagation
INFO: [Synth 8-5546] ROM "reg_ctl_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctl_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctl_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctl_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RD_DATA_FIFO/__1/i_/RD_DATA_FIFO/MemArray_reg_0_31_126_127 from module qdma_v5_0_12_dma5_rdwr_eng__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RD_DATA_FIFO/__1/i_/RD_DATA_FIFO/MemArray_reg_0_31_98_111 from module qdma_v5_0_12_dma5_rdwr_eng__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WR_REQ_FIFO/__1/i_/WR_REQ_FIFO/MemArray_reg_0_31_42_43 from module qdma_v5_0_12_dma5_rdwr_eng__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RD_HDR_FIFO/__1/i_/RD_HDR_FIFO/MemArray_reg_0_31_70_83 from module qdma_v5_0_12_dma5_rdwr_eng due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RD_DATA_FIFO/__1/i_/RD_DATA_FIFO/MemArray_reg_0_31_126_127 from module qdma_v5_0_12_dma5_rdwr_eng due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WR_REQ_FIFO/__1/i_/WR_REQ_FIFO/MemArray_reg_0_31_42_43 from module qdma_v5_0_12_dma5_rdwr_eng due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RD_DATA_FIFO/__1/i_/RD_DATA_FIFO/MemArray_reg_0_31_98_111 from module qdma_v5_0_12_dma5_rdwr_eng__parameterized0 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "qdma_msix_soft_i/\soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "msix_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msix_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fn_3_bin2onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fn_3_bin2onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tar_num_reg[2:0]' into 'tar_num_reg[2:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:1982]
INFO: [Synth 8-4471] merging register 'tar_num_reg[2:0]' into 'tar_num_reg[2:0]' [/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ipshared/0e1b/hdl/qdma_v5_0_vlsyn_rfs.sv:1982]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:50 . Memory (MB): peak = 6012.672 ; gain = 3083.191 ; free physical = 14614 ; free virtual = 41331
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 303              |   | R | 4 K x 303              | W |   | Port A and B     | 5       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                              | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi_mst_pers_lookup/\u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg    | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|qdma_v5_0_12_dma5_req_fab_wr__GB0                                                                                                                                        | init1_gen.u_init0_pld_data/sram_reg | 64 x 577(READ_FIRST)   | W |   | 64 x 577(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
|init0_wr_buf_inst                                                                                                                                                        | u_pld_0_data_ram/sram_reg           | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|init0_wr_buf_inst                                                                                                                                                        | u_pld_1_data_ram/sram_reg           | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_data_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 517(READ_FIRST)  | W |   | 512 x 517(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/H2C_PCIE_DSC_CPLI_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                   | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 121(READ_FIRST)  | W |   | 512 x 121(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/H2C_PCIE_DSC_CPLD_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                   | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 512(READ_FIRST)  | W |   | 512 x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|\ram_top/H2C_MM0_DAT_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/C2H_MM0_DAT_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                    | RTL Object                                                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\chn_dsc_out_fifo[0].DSC_OUT_FIFO                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 623             | RAM32M16 x 45  | 
|\chn_dsc_out_fifo[1].DSC_OUT_FIFO                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 623             | RAM32M16 x 45  | 
|RRQ_HEADER                                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 109             | RAM32M16 x 8   | 
|RRQ_META                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 124             | RAM32M16 x 9   | 
|RCP_EVT                                                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 32 x 39              | RAM32M16 x 3   | 
|dma_dsc_reg/DSC_IRQ_FIFO                                                                                                                                                                                       | MemArray_reg                                                                                                  | User Attribute | 32 x 84              | RAM32M16 x 6   | 
|\fab_wb_fifo[1].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|\fab_wb_fifo[0].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|qdma_v5_0_12_dma5_dsc_eng__GB2                                                                                                                                                                                 | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg                                                                | User Attribute | 32 x 64              | RAM32X1S x 64  | 
|qdma_v5_0_12_dma5_dsc_eng__GB2                                                                                                                                                                                 | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg                                                                | User Attribute | 32 x 64              | RAM32X1S x 64  | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awsteering]                                                               | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awcache]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awprot]                                                                   | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][rsv]                                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awsteering]                                                           | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awcache]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awprot]                                                               | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awsteering]                                                                  | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awcache]                                                                     | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awprot]                                                                      | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awsteering]                                                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awcache]                                                                 | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awprot]                                                                  | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[15][smid]                                                                           | Implied        | 16 x 10              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[15][rsv]                                                                            | Implied        | 16 x 22              | RAM32M16 x 4   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][rsv]                                                                              | User Attribute | 16 x 24              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arsteering]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arcache]                                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arprot]                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arsteering]                                                                | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arcache]                                                                   | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arprot]                                                                    | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\mdma_c2h_inst/mdma_c2h_reg_inst                                                                                                                                                                               | int_cnt_csr_reg_reg                                                                                           | Implied        | 16 x 16              | RAM32M16 x 2   | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/reg_glbl_host_id_shadow_reg            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg                                       | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/func_ctxt_ram_reg                      | Implied        | 256 x 12             | RAM64M8 x 8    | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg                                       | User Attribute | 4 x 29               | RAM32M16 x 3   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_pending_fifo/fifo_data_reg                                                                              | User Attribute | 32 x 43              | RAM32M16 x 4   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_address_fifo/fifo_data_reg                                                                              | User Attribute | 8 x 108              | RAM32M16 x 8   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_wbc_pending_fifo/fifo_data_reg                                                                          | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_completion_fifo/fifo_data_reg                                                                           | User Attribute | 8 x 86               | RAM32M16 x 7   | 
|mdma_dsc_irq_arb                                                                                                                                                                                               | Fifowhead.fifoInfo/MemArray_reg                                                                               | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|mdma_wbrq_arb                                                                                                                                                                                                  | Fifowhead.fifoInfo/MemArray_reg                                                                               | User Attribute | 2 x 79               | RAM32M16 x 6   | 
|u_mdma_c2h_reg/u_ctxt_req_fifo_lut                                                                                                                                                                             | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | ctxt_cmd_reg_reg                                                                                              | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[7].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[6].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[5].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[4].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[3].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[2].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[1].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[0].ctxt_data_reg_reg                                                                            | Implied        | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenstq_reg                                                                                          | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsteerq_reg                                                                                        | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awaddrq_reg                                                                                         | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenq_reg                                                                                            | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awlastdwbestq_reg                                                                                       | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awfirstdwbestq_reg                                                                                      | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_bardecq_resp_reg                                                                                        | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_offset_reg                                                                                          | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_funcq_reg                                                                                               | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_barq_reg                                                                                                | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsmidq_reg                                                                                         | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awprotq_reg                                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsteerissueq_reg                                                                                   | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_ardwlenissueq_reg                                                                                       | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_araddrissueq_reg                                                                                    | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_offset_reg                                                                                          | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_funcq_reg                                                                                               | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_barq_reg                                                                                                | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsmidissueq_reg                                                                                    | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arprotissueq_reg                                                                                    | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 256 x 28             | RAM64M8 x 16   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                                              | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplbeq_reg                                                                                                 | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfbeq_reg                                                                                                 | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthq_reg                                                                                              | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthmsbq_reg                                                                                           | Implied        | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptagq_reg                                                                                                 | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpstatuscodeq_reg                                                                                          | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpreqidq_reg                                                                                               | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfuncq_reg                                                                                                | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptcq_reg                                                                                                  | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpattrq_reg                                                                                                | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpaddrretlq_reg                                                                                            | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[0].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[1].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[2].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[3].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[4].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[5].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[6].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[7].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[8].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[9].u_ram/sram_reg                                                                                     | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[10].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[11].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[12].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[13].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[14].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[15].u_ram/sram_reg                                                                                    | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst                                                                                                                                                                                            | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg                           | User Attribute | 32 x 519             | RAM32M16 x 38  | 
|qdma_v5_0_12_dma5_axi4mm_bridge_top__GC0                                                                                                                                                                       | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_w_fifo/fifo_data_reg                                     | User Attribute | 16 x 36              | RAM32M16 x 3   | 
|qdma_v5_0_12_dma5_axi4mm_bridge_top__GC0                                                                                                                                                                       | axi_enhanced_cfg_slave_inst/axil_fifo_gen.s_axi_ctrl_aw_fifo/fifo_data_reg                                    | User Attribute | 16 x 47              | RAM32M16 x 4   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | TAG_FIFO_EVEN/MemArray_reg                                                                                    | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | TAG_FIFO_ODD/MemArray_reg                                                                                     | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | dma5_pcie_err_rcp/RCP_ERR_FIFO0/RAM_INST[0].u_ram/sram_reg                                                    | User Attribute | 2 x 42               | RAM32M16 x 3   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg                                                                  | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | axis_data_fifo/RAM_INST[0].u_ram/sram_reg                                                                     | User Attribute | 8 x 616              | RAM32M16 x 44  | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | ERR_WCP/MemArray_reg                                                                                          | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\init1_gen.init1_hdr_fifo_inst                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 32 x 170             | RAM32M16 x 13  | 
|init0_wr_buf_inst/hdr_fifo_inst                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 32 x 170             | RAM32M16 x 13  | 
|init0_wr_buf_inst/pld_fifo_0_inst                                                                                                                                                                              | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                                          | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|init0_wr_buf_inst/pld_fifo_1_inst                                                                                                                                                                              | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                                          | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[3].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[4].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[1].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                   | User Attribute | 32 x 126             | RAM32M16 x 9   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[0].rrq_info_fifo_inst/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[1].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                                   | User Attribute | 32 x 126             | RAM32M16 x 9   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[1].rrq_info_fifo_inst/RAM_INST[0].u_ram/sram_reg                                  | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|\u_fab_rd_sched/u_eng /\tlp_init_gen[1].tlp_fifo_inst                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|u_fab_rcp/\DEQ_FIFO[0].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\DEQ_FIFO[1].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\DEQ_FIFO[2].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\gen_pri_mod.u_req_fab_rcp_pri_inst                                                                                                                                                                  | pri_pend_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg           | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                                       | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/nptr_reg                                                                             | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                                              | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | pending_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                   | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/nptr_reg                                                               | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                                | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | did_rcp_ram_reg                                                                                               | User Attribute | 256 x 9              | RAM256X1S x 9  | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | did_alloc_ram_reg                                                                                             | User Attribute | 256 x 9              | RAM64M8 x 8    | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/\rid_fifo[0].RID_FIFO                                                                                                                                    | MemArray_reg                                                                                                  | User Attribute | 16 x 12              | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                                                                                                                                                 | MemArray_reg                                                                                                  | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 8 x 513              | RAM32M16 x 37  | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_PAR_FIFO                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 8 x 65               | RAM32M16 x 5   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_SB_FIFO                                                                                                                                             | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 4 x 66               | RAM32M16 x 5   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_waddrlastq_reg                                                                                          | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_waddrfirstq_reg                                                                                         | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_wlenq_reg                                                                                               | Implied        | 16 x 8               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/rid_fifo[0].RID_FIFO/MemArray_reg                                                     | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg                                                  | User Attribute | 2 x 512              | RAM32M16 x 42  | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/RDAT_INFO_FIFO/RAM_INST[0].u_ram/sram_reg                                             | User Attribute | 2 x 7                | RAM32M16 x 1   | 
|\dma_enable.u_aximm_intr                                                                                                                                                                                       | reg_glbl_host_id_shadow_reg                                                                                   | Implied        | 16 x 4               | RAM32M16 x 1   | 
|base                                                                                                                                                                                                           | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                                            | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|base                                                                                                                                                                                                           | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                                            | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | DSC_FIFO/MemArray_reg                                                                                         | User Attribute | 8 x 240              | RAM32M16 x 18  | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_HDR_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 107             | RAM32M16 x 8   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_DATA_FIFO/MemArray_reg                                                                                     | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_REQ_FIFO/MemArray_reg                                                                                      | User Attribute | 8 x 45               | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_HDR_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_REQ_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 44              | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WBRQ_FIFO/MemArray_reg                                                                                        | User Attribute | 32 x 85              | RAM32M16 x 7   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | DSC_FIFO/MemArray_reg                                                                                         | User Attribute | 8 x 240              | RAM32M16 x 18  | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_HDR_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 107             | RAM32M16 x 8   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_DATA_FIFO/MemArray_reg                                                                                     | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_REQ_FIFO/MemArray_reg                                                                                      | User Attribute | 8 x 45               | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_HDR_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_REQ_FIFO/MemArray_reg                                                                                      | User Attribute | 32 x 44              | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WBRQ_FIFO/MemArray_reg                                                                                        | User Attribute | 32 x 85              | RAM32M16 x 7   | 
|qdma_v5_0_12_dma5_top__GCB1                                                                                                                                                                                    | dma_enable.vul_dma_for_mm.vul_dma/gen_h2cmm_mhost_shim[0].u_dma5_h2cmm_mhost_shim/reg_glbl_host_id_shadow_reg | Implied        | 16 x 1               | RAM16X1D x 1   | 
|qdma_v5_0_12_dma5_top__GCB1                                                                                                                                                                                    | dma_enable.vul_dma_for_mm.vul_dma/WR/mm_wbrq_arb/Fifowhead.fifoInfo/MemArray_reg                              | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|qdma_v5_0_12_dma5_top__GCB1                                                                                                                                                                                    | dma_enable.vul_dma_for_mm.vul_dma/RD/mm_wbrq_arb/Fifowhead.fifoInfo/MemArray_reg                              | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][op]                                                                       | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.crdt_fifo_reg                                                                               | User Attribute | 16 x 11              | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][rsvd]                                                               | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][desc_chain]                                                         | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][virtio]                                                             | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][pfch_tag]                                                           | User Attribute | 16 x 7               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][var_desc]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][c2h_pfch]                                                           | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][bsel]                                                                     | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][idx]                                                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][fence]                                                                    | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.u_imm_crdt_fifo_lut                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                                    | User Attribute | 2 x 60               | RAM32M16 x 5   | 
|\dma_enable.u_sts_mux                                                                                                                                                                                          | u_c2hst_sts/RAM_INST[0].u_ram/sram_reg                                                                        | User Attribute | 4 x 72               | RAM32M16 x 6   | 
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                                                              | Implied        | 64 x 32              | RAM64M8 x 5    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:00 ; elapsed = 00:04:04 . Memory (MB): peak = 6036.488 ; gain = 3107.008 ; free physical = 12878 ; free virtual = 39646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:36 ; elapsed = 00:05:43 . Memory (MB): peak = 6168.113 ; gain = 3238.633 ; free physical = 12763 ; free virtual = 39492
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 4 K x 303              |   | R | 4 K x 303              | W |   | Port A and B     | 5       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                              | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi_mst_pers_lookup/\u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg    | 64 x 52(READ_FIRST)    | W |   | 64 x 52(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|qdma_v5_0_12_dma5_req_fab_wr__GB0                                                                                                                                        | init1_gen.u_init0_pld_data/sram_reg | 64 x 577(READ_FIRST)   | W |   | 64 x 577(WRITE_FIRST)  |   | R | Port A and B     | 1      | 8      |                 | 
|init0_wr_buf_inst                                                                                                                                                        | u_pld_0_data_ram/sram_reg           | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|init0_wr_buf_inst                                                                                                                                                        | u_pld_1_data_ram/sram_reg           | 64 x 289(READ_FIRST)   | W |   | 64 x 289(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_data_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 517(READ_FIRST)  | W |   | 512 x 517(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\rob_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_pend_fifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_pld_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                  | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 537(READ_FIRST)  | W |   | 512 x 537(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|u_fab_rcp/dma5_req_fab_rob_ram_top_inst/\pri_meta_vfifo_ram_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 129(READ_FIRST)  | W |   | 512 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/TAG_RAM_EVEN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/TAG_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 16(WRITE_FIRST)  |   | R | 128 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|\ram_top/FUNC_MAP_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/H2C_MM0_DAT_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/C2H_MM0_DAT_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 512 x 576(READ_FIRST)  | W |   | 512 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                        | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\ram_top/INT_CTXT_RAM_INST/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                       | gen_wr_a.gen_word_narrow.mem_reg    | 256 x 114(READ_FIRST)  | W |   | 256 x 114(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg    | 128 x 36(READ_FIRST)   | W |   | 128 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                    | RTL Object                                                                                          | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awsteering]                                                     | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awcache]                                                        | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_msg_awprot]                                                         | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awsteering]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awcache]                                                            | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][dsc_awprot]                                                             | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awsteering]                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awcache]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][h2c_mm_awprot]                                                          | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][rsv]                                                                    | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awsteering]                                                 | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awcache]                                                    | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][c2h_payload_awprot]                                                     | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awsteering]                                                        | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awcache]                                                           | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][cmpt_awprot]                                                            | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awsteering]                                                    | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awcache]                                                       | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | wr_host_profile_mem_reg[15][int_aggr_awprot]                                                        | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[15][smid]                                                                 | Implied        | 16 x 10              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | misc_host_profile_mem_reg[15][rsv]                                                                  | Implied        | 16 x 22              | RAM32M16 x 4   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arsteering]                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arcache]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][c2h_mm_arprot]                                                          | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][rsv]                                                                    | User Attribute | 16 x 24              | RAM32M16 x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arsteering]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arcache]                                                            | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][dsc_arprot]                                                             | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arsteering]                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arcache]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_st_arprot]                                                          | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arsteering]                                                      | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arcache]                                                         | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|u_mdma_glbl_reg                                                                                                                                                                                                | rd_host_profile_mem_reg[15][h2c_mm_arprot]                                                          | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|\mdma_c2h_inst/mdma_c2h_reg_inst                                                                                                                                                                               | int_cnt_csr_reg_reg                                                                                 | Implied        | 16 x 16              | RAM32M16 x 2   | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/h2c_int_fifo/RAM_INST[0].u_ram/sram_reg                             | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/DMA_INT_COAL_EN.mdma_c2h_int_coal_inst/func_ctxt_ram_reg            | Implied        | 256 x 12             | RAM64M8 x 8    | 
|qdma_v5_0_12_dma5_mdma_top__GB0                                                                                                                                                                                | mdma_c2h_inst/mdma_c2h_int_inst/dyn_int_fifo/RAM_INST[0].u_ram/sram_reg                             | User Attribute | 4 x 29               | RAM32M16 x 3   | 
|mdma_dsc_irq_arb                                                                                                                                                                                               | Fifowhead.fifoInfo/MemArray_reg                                                                     | User Attribute | 4 x 84               | RAM32M16 x 6   | 
|mdma_wbrq_arb                                                                                                                                                                                                  | Fifowhead.fifoInfo/MemArray_reg                                                                     | User Attribute | 2 x 79               | RAM32M16 x 6   | 
|u_mdma_c2h_reg/u_ctxt_req_fifo_lut                                                                                                                                                                             | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | ctxt_cmd_reg_reg                                                                                    | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[7].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[6].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[5].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[4].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[3].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[2].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[1].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|u_mdma_c2h_reg                                                                                                                                                                                                 | CTXT_DATA_RAM[0].ctxt_data_reg_reg                                                                  | Implied        | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenstq_reg                                                                                | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsteerq_reg                                                                              | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awaddrq_reg                                                                               | User Attribute | 32 x 32              | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awdwlenq_reg                                                                                  | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awlastdwbestq_reg                                                                             | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_awfirstdwbestq_reg                                                                            | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_bardecq_resp_reg                                                                              | User Attribute | 32 x 2               | RAM32X1D x 2   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_vfg_offset_reg                                                                                | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_funcq_reg                                                                                     | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | m_axi_barq_reg                                                                                      | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awsmidq_reg                                                                               | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_wr_inst                                                                                                                                                                                   | new_m_axi_awprotq_reg                                                                               | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsteerissueq_reg                                                                         | User Attribute | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_ardwlenissueq_reg                                                                             | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_araddrissueq_reg                                                                          | User Attribute | 8 x 32               | RAM32M16 x 3   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_vfg_offset_reg                                                                                | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_funcq_reg                                                                                     | User Attribute | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | m_axi_barq_reg                                                                                      | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arsmidissueq_reg                                                                          | User Attribute | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_rd                                                                                                                                                                                        | new_m_axi_arprotissueq_reg                                                                          | User Attribute | 8 x 2                | RAM16X1D x 2   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[0].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[1].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[2].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[3].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[4].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[5].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[6].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_map_tar_inst_loop[7].u_dma5_axi4mm_win_map_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 51              | RAM32M16 x 4   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_pers_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                           | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_attr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                       | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 256 x 28             | RAM64M8 x 16   | 
|axi_mst_pers_lookup/\u_dma5_axi4mm_win_off_map_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                                    | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplbeq_reg                                                                                       | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfbeq_reg                                                                                       | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthq_reg                                                                                    | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlplengthmsbq_reg                                                                                 | Implied        | 32 x 1               | RAM32X1D x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptagq_reg                                                                                       | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpstatuscodeq_reg                                                                                | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpreqidq_reg                                                                                     | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpfuncq_reg                                                                                      | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlptcq_reg                                                                                        | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpattrq_reg                                                                                      | User Attribute | 32 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_str_masterbr_rdtlp_inst                                                                                                                                                                             | rdtlpaddrretlq_reg                                                                                  | User Attribute | 32 x 12              | RAM32M16 x 1   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[0].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[1].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[2].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[3].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[4].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[5].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[6].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[7].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[8].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[9].u_ram/sram_reg                                                                           | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[10].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[11].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[12].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[13].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[14].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst/\pcie_msg_en.axi4mm_pcie_msg_block_inst/u_dma5_axi4mm_pcie_msg_tx_fifo                                                                                                                     | gen_blk[15].u_ram/sram_reg                                                                          | User Attribute | 4 x 32               | RAM32M16 x 3   | 
|axi_bridge_csr_inst                                                                                                                                                                                            | pcie_msg_en.axi4mm_pcie_msg_block_inst/u_rx_msg/MSG_FIFO/RAM_INST[0].u_ram/sram_reg                 | User Attribute | 32 x 519             | RAM32M16 x 38  | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | TAG_FIFO_EVEN/MemArray_reg                                                                          | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | TAG_FIFO_ODD/MemArray_reg                                                                           | User Attribute | 2 x 9                | RAM32M16 x 1   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | dma5_pcie_err_rcp/RCP_ERR_FIFO0/RAM_INST[0].u_ram/sram_reg                                          | User Attribute | 2 x 42               | RAM32M16 x 3   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | dma5_pcie_err_rcp/RCP_ERR_FIFO1/MemArray_reg                                                        | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | axis_data_fifo/RAM_INST[0].u_ram/sram_reg                                                           | User Attribute | 8 x 616              | RAM32M16 x 44  | 
|inst/rtl_wrapper_inst                                                                                                                                                                                          | ERR_WCP/MemArray_reg                                                                                | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\init1_gen.init1_hdr_fifo_inst                                                                                                                                                                                 | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 32 x 170             | RAM32M16 x 13  | 
|init0_wr_buf_inst/hdr_fifo_inst                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 32 x 170             | RAM32M16 x 13  | 
|init0_wr_buf_inst/pld_fifo_0_inst                                                                                                                                                                              | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                                | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|init0_wr_buf_inst/pld_fifo_1_inst                                                                                                                                                                              | RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                                                | User Attribute | 4 x 289              | RAM32M16 x 21  | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[3].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\req_fifo_lut_gen[4].req_fifo_inst                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 45              | RAM32M16 x 4   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\req_fab_wr_mgmt_inst/wr_mgmt_init_inst /\tlp_init_gen[1].tlp_fifo_inst                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 32 x 126             | RAM32M16 x 9   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[0].rrq_info_fifo_inst/RAM_INST[0].u_ram/sram_reg                        | User Attribute | 32 x 10              | RAM32M16 x 1   | 
|qdma_v5_0_12_dma5_req_fab_rd                                                                                                                                                                                   | u_fab_rd_sched/gen_init_rrq[1].rrq_hdr_fifo_inst/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 32 x 126             | RAM32M16 x 9   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[0].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[1].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\req_fifo_lut_gen[2].req_fifo_inst                                                                                                                                                      | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 46              | RAM32M16 x 4   | 
|\u_fab_rd_sched/u_eng /\tlp_init_gen[0].tlp_fifo_inst                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|\u_fab_rd_sched/u_eng /\tlp_init_gen[1].tlp_fifo_inst                                                                                                                                                          | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 57              | RAM32M16 x 5   | 
|u_fab_rcp/\DEQ_FIFO[0].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\DEQ_FIFO[1].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\DEQ_FIFO[2].deq_fifo                                                                                                                                                                                | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|u_fab_rcp/\gen_pri_mod.u_req_fab_rcp_pri_inst                                                                                                                                                                  | pri_pend_vfifo/bram_enable_gen.vfifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg                             | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/nptr_reg                                                                   | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|u_fab_rcp/rob_meta_vfifo                                                                                                                                                                                       | ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                                    | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | pending_fifo_bram_inst/RD_OUT_AXI_REG.u_axi_fifo/RAM_INST[0].u_ram/sram_reg                         | User Attribute | 4 x 24               | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_free_vec/RAM_INST[0].u_ram/sram_reg               | User Attribute | 16 x 8               | RAM32M16 x 1   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/nptr_reg                                                     | User Attribute | 256 x 8              | RAM64M8 x 8    | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/u_fl_vec/u_ram/sram_reg                                      | User Attribute | 16 x 16              | RAM32M16 x 2   | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | did_rcp_ram_reg                                                                                     | User Attribute | 256 x 9              | RAM256X1S x 9  | 
|u_fab_rcp/dma5_req_fab_rob_inst                                                                                                                                                                                | did_alloc_ram_reg                                                                                   | User Attribute | 256 x 9              | RAM64M8 x 8    | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/\rid_fifo[0].RID_FIFO                                                                                                                                    | MemArray_reg                                                                                        | User Attribute | 16 x 12              | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                                                                                                                                                 | MemArray_reg                                                                                        | User Attribute | 16 x 42              | RAM32M16 x 3   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 8 x 513              | RAM32M16 x 37  | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_PAR_FIFO                                                                                                                                            | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 8 x 65               | RAM32M16 x 5   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr/WTLP_SB_FIFO                                                                                                                                             | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 4 x 66               | RAM32M16 x 5   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_waddrlastq_reg                                                                                | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_waddrfirstq_reg                                                                               | User Attribute | 16 x 6               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm /axi4mm_axi_mm_master_wr                                                                                                                                                          | m_axi_wlenq_reg                                                                                     | Implied        | 16 x 8               | RAM32M16 x 1   | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/rid_fifo[0].RID_FIFO/MemArray_reg                                           | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/RDAT_FIFO/RAM_INST[0].u_ram/sram_reg                                        | User Attribute | 2 x 512              | RAM32M16 x 42  | 
|\dma_enable.aximm.dma5_aximm                                                                                                                                                                                   | axi4mm_axi_mm_master_rd/RDAT_INFO_FIFO/RAM_INST[0].u_ram/sram_reg                                   | User Attribute | 2 x 7                | RAM32M16 x 1   | 
|base                                                                                                                                                                                                           | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                                  | User Attribute | 4 x 33               | RAM32M16 x 3   | 
|base                                                                                                                                                                                                           | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                                  | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | DSC_FIFO/MemArray_reg                                                                               | User Attribute | 8 x 240              | RAM32M16 x 18  | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_HDR_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 107             | RAM32M16 x 8   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_DATA_FIFO/MemArray_reg                                                                           | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_REQ_FIFO/MemArray_reg                                                                            | User Attribute | 8 x 45               | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_HDR_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_REQ_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 44              | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WBRQ_FIFO/MemArray_reg                                                                              | User Attribute | 32 x 85              | RAM32M16 x 7   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | DSC_FIFO/MemArray_reg                                                                               | User Attribute | 8 x 240              | RAM32M16 x 18  | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_HDR_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 107             | RAM32M16 x 8   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_DATA_FIFO/MemArray_reg                                                                           | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | RD_REQ_FIFO/MemArray_reg                                                                            | User Attribute | 8 x 45               | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_HDR_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 114             | RAM32M16 x 9   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WR_REQ_FIFO/MemArray_reg                                                                            | User Attribute | 32 x 44              | RAM32M16 x 4   | 
|\dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                  | WBRQ_FIFO/MemArray_reg                                                                              | User Attribute | 32 x 85              | RAM32M16 x 7   | 
|qdma_v5_0_12_dma5_top__GCB1                                                                                                                                                                                    | dma_enable.vul_dma_for_mm.vul_dma/WR/mm_wbrq_arb/Fifowhead.fifoInfo/MemArray_reg                    | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|qdma_v5_0_12_dma5_top__GCB1                                                                                                                                                                                    | dma_enable.vul_dma_for_mm.vul_dma/RD/mm_wbrq_arb/Fifowhead.fifoInfo/MemArray_reg                    | User Attribute | 4 x 79               | RAM32M16 x 6   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][op]                                                             | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.crdt_fifo_reg                                                                     | User Attribute | 16 x 11              | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][rsvd]                                                     | User Attribute | 16 x 3               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][desc_chain]                                               | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][virtio]                                                   | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][pfch_tag]                                                 | User Attribute | 16 x 7               | RAM32M16 x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][var_desc]                                                 | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][misc][c2h_pfch]                                                 | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.mdma_crdt_coal_new_inst                                                                                                                                                                            | mdma_crdt_coal_en.info_fifo_reg[15][fence]                                                          | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.u_sts_mux                                                                                                                                                                                          | u_c2hst_sts/RAM_INST[0].u_ram/sram_reg                                                              | User Attribute | 4 x 72               | RAM32M16 x 6   | 
|\chn_dsc_out_fifo[0].DSC_OUT_FIFO                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 623             | RAM32M16 x 45  | 
|\chn_dsc_out_fifo[1].DSC_OUT_FIFO                                                                                                                                                                              | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 623             | RAM32M16 x 45  | 
|RRQ_HEADER                                                                                                                                                                                                     | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 109             | RAM32M16 x 8   | 
|RRQ_META                                                                                                                                                                                                       | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 16 x 124             | RAM32M16 x 9   | 
|RCP_EVT                                                                                                                                                                                                        | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 32 x 39              | RAM32M16 x 3   | 
|dma_dsc_reg/DSC_IRQ_FIFO                                                                                                                                                                                       | MemArray_reg                                                                                        | User Attribute | 32 x 84              | RAM32M16 x 6   | 
|\fab_wb_fifo[1].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|\fab_wb_fifo[0].FAB_WB_FIFO                                                                                                                                                                                    | RAM_INST[0].u_ram/sram_reg                                                                          | User Attribute | 4 x 39               | RAM32M16 x 3   | 
|qdma_v5_0_12_dma5_dsc_eng__GB2                                                                                                                                                                                 | chn_qid_evt_arb[1].qid_evt_arb/arb_req_ram_reg                                                      | User Attribute | 32 x 64              | RAM32X1S x 64  | 
|qdma_v5_0_12_dma5_dsc_eng__GB2                                                                                                                                                                                 | chn_qid_evt_arb[0].qid_evt_arb/arb_req_ram_reg                                                      | User Attribute | 32 x 64              | RAM32X1S x 64  | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_pending_fifo/fifo_data_reg                                                                    | User Attribute | 32 x 43              | RAM32M16 x 4   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_address_fifo/fifo_data_reg                                                                    | User Attribute | 8 x 108              | RAM32M16 x 8   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_wbc_pending_fifo/fifo_data_reg                                                                | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|inst/rtl_wrapper_inst/\dma_enable.multq_dmai_4 /\dsc_wb_core_enable.mdma_dsc_wb_core_inst                                                                                                                      | mqdma_completion_fifo/fifo_data_reg                                                                 | User Attribute | 8 x 86               | RAM32M16 x 7   | 
|\qdma_msix_soft_i/soft_msix_intfc_i/msix_table_intfc_i /\pba_ram_i/xpm_memory_sdpram_inst /xpm_memory_base_inst                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                                                    | Implied        | 64 x 32              | RAM64M8 x 5    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/i_16/ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_vfg_offset_reg_0_31_0_7 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_top_br_v__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_funcq_reg_0_31_0_7 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_top_br_v__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_vfg_offset_reg_0_7_0_7 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_top_br_v__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_funcq_reg_0_7_0_7 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_top_br_v__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_vfg_offset_reg_0_31_0_7 from module qdma_v5_0_12_dma5_axi4mm_axi_mm_master_top_br_v__GB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/axi4mm_axi_mm_master_top_insti_6/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq/RRQ_TAG_USED_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_14_27 from module qdma_v5_0_12_dma5_pcie_rq_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq/RRQ_TAG_USED_FIFO/RAM_INST[0].u_ram/sram_reg_0_1_14_27 from module qdma_v5_0_12_dma5_pcie_rq_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:57 ; elapsed = 00:06:08 . Memory (MB): peak = 6218.203 ; gain = 3288.723 ; free physical = 8067 ; free virtual = 34843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/u_dma5_axi4mm_noc_badr_tbl_inst/u_dma5_xpm_sdpram_wrap_inst/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new/stg2_aln/stg2_tag_ram/sram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/DSC_CTXT_RAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_WRITE_FIFO/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/MASTER_READ_BRAM/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/RRQ_RAM_EVN/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rtl_wrapper_inst/ram_top/RRQ_RAM_ODD/RAM_ENABLED.xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][31][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][30][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][29][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][28][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][27][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][26][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][25][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][24][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][23][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][22][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][21][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][20][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][19][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][18][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][17][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][2] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][1] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][16][0] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][15][5] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][15][4] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][15][3] to constant 0
INFO: [Synth 8-3295] tying undriven pin dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq:attr[pf_barlite_int][15][2] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:15 ; elapsed = 00:06:26 . Memory (MB): peak = 6260.289 ; gain = 3330.809 ; free physical = 8024 ; free virtual = 34800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:15 ; elapsed = 00:06:26 . Memory (MB): peak = 6260.289 ; gain = 3330.809 ; free physical = 8024 ; free virtual = 34800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:29 ; elapsed = 00:06:40 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 7974 ; free virtual = 34750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:30 ; elapsed = 00:06:41 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 7974 ; free virtual = 34750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:37 ; elapsed = 00:06:48 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 7979 ; free virtual = 34755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:37 ; elapsed = 00:06:49 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 7979 ; free virtual = 34755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                           | RTL Name                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie4c_uscale_core_top | qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]                                         | 32     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.dsc_eng_enable.dma_dsc_eng/rrq_hdr_pop_ren_inc_3ff_reg                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/BRG_TOP_EN.axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi_mst_pers_lookup/tlp_addr_d4_reg[11]                          | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][fnc][15]                                               | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][fnc][11]                                               | 7      | 42    | NO           | NO                 | YES               | 42     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][aln][5]                                                | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][byte_len][15]                                          | 10     | 26    | NO           | NO                 | YES               | 26     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_dat_pipe_reg[5][adr][63]                                               | 6      | 52    | NO           | YES                | YES               | 52     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init0_wr_buf_inst/hdr_fifo_in_chn_pipe_reg[5][2]                                                     | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init1_gen.hdr_fifo_in_dat_ff_reg[1][aln][5]                                                          | 5      | 34    | NO           | NO                 | YES               | 34     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/init1_gen.hdr_fifo_in_chn_ff_reg[1][2]                                                               | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_wr/gen_fifo_in[1].pipe_wr_hdr_rd_last_reg[3]                                                            | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_in_aoff_reg[0][16]                                       | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].rrq_hdr_fifo_in_dat_ff_reg[0][adr][10]                                | 6      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rd_sched/gen_init_rrq[0].pipe_rd_hdr_pop_vld_reg[2]                                            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/dma5_req_fab_rob_inst/rob_pld_vfifo/ll_int_gen.vfifo_ll_inst/pipe_chnl_reg[2][1]           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/genblk3[2].rcp_rob_data_vld_p_reg[3]                                                       | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/gen_pri.genblk2[2].rcp_pri_data_vld_p_reg[3]                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/u_dma5_req_fab/u_req_fab_rd/u_fab_rcp/gen_pri.genblk2[2].rcp_pri_data_eid_p_reg[3][1]                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pld_fifo_bram_inst/REG_WR_PORTS.sram_wdata_reg[511] | 5      | 512   | NO           | YES                | YES               | 512    | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_data_301_reg[err]                               | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.vul_dma_for_mm.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rd_mdata_ren_103_reg                                | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rd_mdata_ren_103_reg                                | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.dsc_eng_enable.dma_dsc_eng/rcp_dat_ff_reg[pld][eob]                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.dsc_eng_enable.dma_dsc_eng/rcp_dat_ff_reg[pld][errc][3]                                                               | 4      | 4     | NO           | YES                | YES               | 4      | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | dma_wrapper/dma_top/dma_enable.vul_dma_for_mm.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_data_301_reg[dat][95]                           | 4      | 514   | NO           | YES                | YES               | 514    | 0       | 
|qdma_v5_0_12_dma5_rtl_top                             | csr_module.i_mst_axilite_csr/rst_d4_reg                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_style_fifo.ram_array_reg[7] | 708    | 708        | 708    | 0       | 0      | 0      | 0      | 
|dsrl__1     | ram_array_reg[15]               | 298    | 298        | 298    | 0       | 0      | 0      | 0      | 
|dsrl__2     | ram_array_reg[15]               | 327    | 327        | 327    | 0       | 0      | 0      | 0      | 
|dsrl__3     | srl_style_fifo.ram_array_reg[7] | 684    | 684        | 684    | 0       | 0      | 0      | 0      | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     7|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   572|
|4     |GTYE4_CHANNEL |    16|
|5     |GTYE4_COMMON  |     4|
|6     |LUT1          |  2950|
|7     |LUT2          |  7338|
|8     |LUT3          | 14386|
|9     |LUT4          | 10064|
|10    |LUT5          | 13070|
|11    |LUT6          | 22019|
|12    |MUXF7         |   420|
|13    |MUXF8         |    53|
|14    |PCIE4CE4      |     1|
|15    |RAM16X1D      |    22|
|16    |RAM256X1D     |     3|
|17    |RAM256X1S     |     9|
|18    |RAM32M        |    32|
|19    |RAM32M16      |   722|
|20    |RAM32X1D      |    22|
|21    |RAM32X1S      |   128|
|22    |RAM64M        |     5|
|23    |RAM64M8       |    45|
|24    |RAM64X1D      |     8|
|25    |RAMB18E2      |    12|
|30    |RAMB36E2      |   106|
|36    |SRL16E        |  3046|
|37    |SRLC32E       |    16|
|38    |URAM288       |     5|
|39    |FDCE          |   942|
|40    |FDPE          |   114|
|41    |FDRE          | 66895|
|42    |FDSE          |   662|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:37 ; elapsed = 00:06:49 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 7979 ; free virtual = 34755
---------------------------------------------------------------------------------

Report Applied BLOCK_SYNTH Properties: 
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+
|Inst ID |Instance Name                                                             |Applied BLOCK_SYNTH Properties                                         |
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+
|1       |inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/rc_new      |"STRATEGY DEFAULT" "EXTRACT_PARTITION 0" "FLATTEN_INSIDE_PARTITION 1"  |
|2       |inst/rtl_wrapper_inst/dma_wrapper/dma_top/REQ_EN.dma_pcie_req/dma_pcie_rq |"STRATEGY DEFAULT" "EXTRACT_PARTITION 0" "FLATTEN_INSIDE_PARTITION 1"  |
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+

Report BLOCK_SYNTH Property Instance Level Cell Usage: 
+------+----------+-----------+-----------+
|      |Cell      |Inst ID: 1 |Inst ID: 2 |
+------+----------+-----------+-----------+
|1     |FDRE      |       4671|       2493|
|2     |FDSE      |         18|          9|
|3     |LUT6      |       3646|       1292|
|4     |LUT1      |         24|         25|
|5     |LUT5      |       2290|        719|
|6     |LUT3      |       2465|        444|
|7     |MUXF8     |          0|          2|
|8     |MUXF7     |          1|         48|
|9     |LUT4      |       1169|        542|
|10    |LUT2      |        984|        432|
|11    |CARRY8    |          4|         10|
|12    |RAM32M16  |         96|         24|
|13    |FDPE      |          4|          3|
|14    |RAM256X1D |          3|          0|
|15    |RAM32M    |          1|          0|
|16    |RAMB18E2  |          1|          0|
+------+----------+-----------+-----------+
NOTE: Inst IDs in this report represent instances and are taken from the Report Applied BLOCK_SYNTH Properties.

Synthesis finished with 0 errors, 0 critical warnings and 61546 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:32 ; elapsed = 00:05:57 . Memory (MB): peak = 6296.141 ; gain = 1842.801 ; free physical = 21638 ; free virtual = 48414
Synthesis Optimization Complete : Time (s): cpu = 00:09:38 ; elapsed = 00:06:55 . Memory (MB): peak = 6296.141 ; gain = 3366.660 ; free physical = 21709 ; free virtual = 48416
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6296.141 ; gain = 0.000 ; free physical = 21716 ; free virtual = 48424
INFO: [Netlist 29-17] Analyzing 2041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.qdma_hbm_bd_qdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_19_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[0].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[1].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[2].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[3].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[4].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[5].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[6].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/rtl_wrapper_inst/qdma_msix_soft_i/soft_msix_intfc_i/bram_msix_inst/BRAM4K[7].bram_4k_int/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4c_ip_i/inst/qdma_hbm_bd_qdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6361.207 ; gain = 0.000 ; free physical = 21688 ; free virtual = 48395
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 996 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 3 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 722 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAM32X1S => RAM32X1S (RAMS32): 128 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 45 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: 18696f4c
INFO: [Common 17-83] Releasing license: Synthesis
1064 Infos, 610 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:07 ; elapsed = 00:07:23 . Memory (MB): peak = 6361.207 ; gain = 4817.535 ; free physical = 21688 ; free virtual = 48395
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12642.556; main = 5489.423; forked = 7737.833
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21071.059; main = 6361.211; forked = 15062.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6385.219 ; gain = 0.000 ; free physical = 21672 ; free virtual = 48391
INFO: [Common 17-1381] The checkpoint '/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/qdma_hbm_bd_qdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6385.219 ; gain = 24.012 ; free physical = 21641 ; free virtual = 48368
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6484.938 ; gain = 0.000 ; free physical = 23045 ; free virtual = 49920
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qdma_hbm_bd_qdma_0_0, cache-ID = ca76e77c0f2c8dcc
INFO: [Coretcl 2-1174] Renamed 421 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6484.938 ; gain = 0.000 ; free physical = 22920 ; free virtual = 49824
INFO: [Common 17-1381] The checkpoint '/home/khanna/CMAC-HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/qdma_hbm_bd_qdma_0_0_synth_1/qdma_hbm_bd_qdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6484.938 ; gain = 0.000 ; free physical = 22887 ; free virtual = 49781
INFO: [Vivado 12-24828] Executing command : report_utilization -file qdma_hbm_bd_qdma_0_0_utilization_synth.rpt -pb qdma_hbm_bd_qdma_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6484.938 ; gain = 0.000 ; free physical = 22796 ; free virtual = 49856
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 09:49:47 2025...
