digraph "CFG for '_Z13UpdateSurfaceP13__hip_surfacejjf' function" {
	label="CFG for '_Z13UpdateSurfaceP13__hip_surfacejjf' function";

	Node0x50e0650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp uge i32 %21, %2\l  %23 = icmp uge i32 %13, %1\l  %24 = or i1 %23, %22\l  br i1 %24, label %135, label %25\l|{<s0>T|<s1>F}}"];
	Node0x50e0650:s0 -> Node0x50e4530;
	Node0x50e0650:s1 -> Node0x50e45c0;
	Node0x50e45c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%25:\l25:                                               \l  %26 = uitofp i32 %13 to float\l  %27 = uitofp i32 %1 to float\l  %28 = fdiv contract float %26, %27\l  %29 = uitofp i32 %21 to float\l  %30 = uitofp i32 %2 to float\l  %31 = fdiv contract float %29, %30\l  %32 = tail call float @llvm.cos.f32(float %3)\l  %33 = fmul contract float %32, 5.000000e-01\l  %34 = fadd contract float %33, %28\l  %35 = fmul contract float %29, %3\l  %36 = tail call float @llvm.cos.f32(float %35)\l  %37 = fmul contract float %36, 5.000000e-01\l  %38 = fadd contract float %31, %37\l  %39 = fdiv contract float %26, 1.000000e+02\l  %40 = fmul contract float %39, %3\l  %41 = tail call float @llvm.cos.f32(float %40)\l  %42 = fmul contract float %41, 5.000000e-01\l  %43 = fadd contract float %28, %42\l  %44 = icmp eq i32 %21, 0\l  br i1 %44, label %45, label %54\l|{<s0>T|<s1>F}}"];
	Node0x50e45c0:s0 -> Node0x50e5ee0;
	Node0x50e45c0:s1 -> Node0x50e5f70;
	Node0x50e5ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%45:\l45:                                               \l  %46 = fpext float %43 to double\l  %47 = fmul contract double %46, 3.000000e-01\l  %48 = fptrunc double %47 to float\l  %49 = fmul contract double %46, 4.000000e-01\l  %50 = fptrunc double %49 to float\l  %51 = insertelement \<4 x float\> \<float poison, float poison, float poison,\l... float 1.000000e+00\>, float %48, i64 0\l  %52 = insertelement \<4 x float\> %51, float %43, i64 1\l  %53 = insertelement \<4 x float\> %52, float %50, i64 2\l  br label %101\l}"];
	Node0x50e5ee0 -> Node0x50e72e0;
	Node0x50e5f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%54:\l54:                                               \l  %55 = add i32 %2, -1\l  %56 = icmp eq i32 %21, %55\l  br i1 %56, label %57, label %66\l|{<s0>T|<s1>F}}"];
	Node0x50e5f70:s0 -> Node0x50e7530;
	Node0x50e5f70:s1 -> Node0x50e7580;
	Node0x50e7530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%57:\l57:                                               \l  %58 = fpext float %43 to double\l  %59 = fmul contract double %58, 6.000000e-01\l  %60 = fptrunc double %59 to float\l  %61 = fmul contract double %58, 0x3FE6666666666666\l  %62 = fptrunc double %61 to float\l  %63 = insertelement \<4 x float\> \<float poison, float poison, float poison,\l... float 1.000000e+00\>, float %60, i64 0\l  %64 = insertelement \<4 x float\> %63, float %62, i64 1\l  %65 = insertelement \<4 x float\> %64, float %43, i64 2\l  br label %101\l}"];
	Node0x50e7530 -> Node0x50e72e0;
	Node0x50e7580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%66:\l66:                                               \l  %67 = and i32 %13, 1\l  %68 = icmp eq i32 %67, 0\l  br i1 %68, label %69, label %76\l|{<s0>T|<s1>F}}"];
	Node0x50e7580:s0 -> Node0x50e4d10;
	Node0x50e7580:s1 -> Node0x50e7f70;
	Node0x50e4d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%69:\l69:                                               \l  %70 = lshr i32 %1, 1\l  %71 = icmp ugt i32 %13, %70\l  br i1 %71, label %72, label %74\l|{<s0>T|<s1>F}}"];
	Node0x50e4d10:s0 -> Node0x50e81d0;
	Node0x50e4d10:s1 -> Node0x50e8220;
	Node0x50e81d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%72:\l72:                                               \l  %73 = insertelement \<4 x float\> \<float 0x3FB99999A0000000, float\l... 5.000000e-01, float poison, float 1.000000e+00\>, float %34, i64 2\l  br label %101\l}"];
	Node0x50e81d0 -> Node0x50e72e0;
	Node0x50e8220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%74:\l74:                                               \l  %75 = insertelement \<4 x float\> \<float poison, float 0x3FB99999A0000000,\l... float 0x3FC99999A0000000, float 1.000000e+00\>, float %34, i64 0\l  br label %101\l}"];
	Node0x50e8220 -> Node0x50e72e0;
	Node0x50e7f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%76:\l76:                                               \l  %77 = add i32 %1, -2\l  %78 = icmp ugt i32 %13, %77\l  %79 = icmp ult i32 %13, 2\l  %80 = or i1 %78, %79\l  br i1 %80, label %81, label %90\l|{<s0>T|<s1>F}}"];
	Node0x50e7f70:s0 -> Node0x50e8950;
	Node0x50e7f70:s1 -> Node0x50e89a0;
	Node0x50e8950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%81:\l81:                                               \l  %82 = fpext float %38 to double\l  %83 = fmul contract double %82, 9.000000e-01\l  %84 = fptrunc double %83 to float\l  %85 = fmul contract double %82, 6.000000e-01\l  %86 = fptrunc double %85 to float\l  %87 = insertelement \<4 x float\> \<float poison, float poison, float poison,\l... float 1.000000e+00\>, float %38, i64 0\l  %88 = insertelement \<4 x float\> %87, float %84, i64 1\l  %89 = insertelement \<4 x float\> %88, float %86, i64 2\l  br label %101\l}"];
	Node0x50e8950 -> Node0x50e72e0;
	Node0x50e89a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%90:\l90:                                               \l  %91 = fpext float %34 to double\l  %92 = fmul contract double %91, 3.000000e-01\l  %93 = fptrunc double %92 to float\l  %94 = fmul contract double %91, 4.000000e-01\l  %95 = fptrunc double %94 to float\l  %96 = fmul contract double %91, 6.000000e-01\l  %97 = fptrunc double %96 to float\l  %98 = insertelement \<4 x float\> \<float poison, float poison, float poison,\l... float 1.000000e+00\>, float %93, i64 0\l  %99 = insertelement \<4 x float\> %98, float %95, i64 1\l  %100 = insertelement \<4 x float\> %99, float %97, i64 2\l  br label %101\l}"];
	Node0x50e89a0 -> Node0x50e72e0;
	Node0x50e72e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%101:\l101:                                              \l  %102 = phi \<4 x float\> [ %53, %45 ], [ %65, %57 ], [ %73, %72 ], [ %75, %74\l... ], [ %89, %81 ], [ %100, %90 ]\l  %103 = shl i32 %13, 4\l  %104 = bitcast %struct.__hip_surface addrspace(1)* %0 to i32 addrspace(1)*\l  %105 = addrspacecast i32 addrspace(1)* %104 to i32 addrspace(4)*\l  %106 = getelementptr inbounds i32, i32 addrspace(4)* %105, i64 8\l  %107 = load i32, i32 addrspace(4)* %106, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %108 = getelementptr inbounds i32, i32 addrspace(4)* %105, i64 9\l  %109 = load i32, i32 addrspace(4)* %108, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %110 = icmp eq i32 %107, 4\l  br i1 %110, label %111, label %113\l|{<s0>T|<s1>F}}"];
	Node0x50e72e0:s0 -> Node0x50ea340;
	Node0x50e72e0:s1 -> Node0x50ea3d0;
	Node0x50ea340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%111:\l111:                                              \l  %112 = sdiv i32 %103, 3\l  br label %118\l}"];
	Node0x50ea340 -> Node0x50ea5a0;
	Node0x50ea3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%113:\l113:                                              \l  %114 = sext i32 %107 to i64\l  %115 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE9FormatLUT, i64 0, i64 %114\l  %116 = load i32, i32 addrspace(4)* %115, align 4, !tbaa !11\l  %117 = ashr i32 %103, %116\l  br label %118\l}"];
	Node0x50ea3d0 -> Node0x50ea5a0;
	Node0x50ea5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%118:\l118:                                              \l  %119 = phi i32 [ %112, %111 ], [ %117, %113 ]\l  %120 = sext i32 %109 to i64\l  %121 = lshr i64 4176, %120\l  %122 = and i64 %121, 1\l  %123 = icmp eq i64 %122, 0\l  br i1 %123, label %126, label %124\l|{<s0>T|<s1>F}}"];
	Node0x50ea5a0:s0 -> Node0x50ead20;
	Node0x50ea5a0:s1 -> Node0x50ead70;
	Node0x50ead70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%124:\l124:                                              \l  %125 = sdiv i32 %119, 3\l  br label %130\l}"];
	Node0x50ead70 -> Node0x50eaf40;
	Node0x50ead20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%126:\l126:                                              \l  %127 = getelementptr inbounds [20 x i32], [20 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE8OrderLUT, i64 0, i64 %120\l  %128 = load i32, i32 addrspace(4)* %127, align 4, !tbaa !11\l  %129 = ashr i32 %119, %128\l  br label %130\l}"];
	Node0x50ead20 -> Node0x50eaf40;
	Node0x50eaf40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%130:\l130:                                              \l  %131 = phi i32 [ %125, %124 ], [ %129, %126 ]\l  %132 = bitcast %struct.__hip_surface addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %133 = addrspacecast \<8 x i32\> addrspace(1)* %132 to \<8 x i32\> addrspace(4)*\l  %134 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %133, align 32, !tbaa !15,\l... !amdgpu.noclobber !5\l  tail call void @llvm.amdgcn.image.store.2d.v4f32.i32(\<4 x float\> %102, i32\l... 15, i32 %131, i32 %21, \<8 x i32\> %134, i32 0, i32 0)\l  br label %135\l}"];
	Node0x50eaf40 -> Node0x50e4530;
	Node0x50e4530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%135:\l135:                                              \l  ret void\l}"];
}
