<stg><name>loadSlidingWindow</name>


<trans_list>

<trans id="2289" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="26" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %n_samples_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="6">
<![CDATA[
:1 %n_samples_cast2 = zext i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="n_samples_cast2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="64">
<![CDATA[
:14 %sample_period = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %sample_period

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="64">
<![CDATA[
:16 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64">
<![CDATA[
:17 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="64">
<![CDATA[
:18 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="64">
<![CDATA[
:19 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="64">
<![CDATA[
:20 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="64">
<![CDATA[
:21 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="64">
<![CDATA[
:22 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="64">
<![CDATA[
:23 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="64">
<![CDATA[
:24 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="64">
<![CDATA[
:25 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="64">
<![CDATA[
:26 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="64">
<![CDATA[
:27 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="20" op_0_bw="64">
<![CDATA[
:28 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="20" op_0_bw="64">
<![CDATA[
:29 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="20" op_0_bw="64">
<![CDATA[
:30 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="20" op_0_bw="64">
<![CDATA[
:31 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="20" op_0_bw="64">
<![CDATA[
:32 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="20" op_0_bw="64">
<![CDATA[
:33 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="64">
<![CDATA[
:34 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="64">
<![CDATA[
:35 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="20" op_0_bw="64">
<![CDATA[
:36 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="20" op_0_bw="64">
<![CDATA[
:37 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="20" op_0_bw="64">
<![CDATA[
:38 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="20" op_0_bw="64">
<![CDATA[
:39 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:40 %icmp_ln103 = icmp_eq  i6 %n_samples_read, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln103 = br i1 %icmp_ln103, void %.lr.ph.preheader, void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i4 %add_ln103, void %.split16, i4 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:1 %add_ln103 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="4">
<![CDATA[
.lr.ph:2 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:4 %icmp_ln103_1 = icmp_eq  i6 %i_cast, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln103_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln103 = br i1 %icmp_ln103_1, void %.split16, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %i_cast3 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast3"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:3 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
.split16:4 %buffer_in_0_load = load i4 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:5 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
.split16:6 %buffer_in_1_load = load i4 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:7 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
.split16:8 %buffer_in_2_load = load i4 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:9 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
.split16:10 %buffer_in_3_load = load i4 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:11 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
.split16:12 %buffer_in_4_load = load i4 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:13 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
.split16:14 %buffer_in_5_load = load i4 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:15 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
.split16:16 %buffer_in_6_load = load i4 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:17 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
.split16:18 %buffer_in_7_load = load i4 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:19 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
.split16:20 %buffer_in_8_load = load i4 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:21 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
.split16:22 %buffer_in_9_load = load i4 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:23 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
.split16:24 %buffer_in_10_load = load i4 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:25 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="4">
<![CDATA[
.split16:26 %buffer_in_11_load = load i4 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:1 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:2 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
.split16:4 %buffer_in_0_load = load i4 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
.split16:6 %buffer_in_1_load = load i4 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
.split16:8 %buffer_in_2_load = load i4 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
.split16:10 %buffer_in_3_load = load i4 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
.split16:12 %buffer_in_4_load = load i4 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
.split16:14 %buffer_in_5_load = load i4 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
.split16:16 %buffer_in_6_load = load i4 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
.split16:18 %buffer_in_7_load = load i4 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
.split16:20 %buffer_in_8_load = load i4 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
.split16:22 %buffer_in_9_load = load i4 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
.split16:24 %buffer_in_10_load = load i4 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="4">
<![CDATA[
.split16:26 %buffer_in_11_load = load i4 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32">
<![CDATA[
.split16:27 %trunc_ln302 = trunc i32 %buffer_in_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:28 %trunc_ln302_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_0_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="32">
<![CDATA[
.split16:29 %trunc_ln302_2 = trunc i32 %buffer_in_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:30 %trunc_ln302_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_1_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_s"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32">
<![CDATA[
.split16:31 %trunc_ln302_3 = trunc i32 %buffer_in_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_3"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:32 %trunc_ln302_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_2_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_4"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="32">
<![CDATA[
.split16:33 %trunc_ln302_5 = trunc i32 %buffer_in_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_5"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:34 %trunc_ln302_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_3_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_6"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="32">
<![CDATA[
.split16:35 %trunc_ln302_7 = trunc i32 %buffer_in_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_7"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:36 %trunc_ln302_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_4_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_8"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32">
<![CDATA[
.split16:37 %trunc_ln302_9 = trunc i32 %buffer_in_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_9"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:38 %trunc_ln302_10 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_5_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_10"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="32">
<![CDATA[
.split16:39 %trunc_ln302_11 = trunc i32 %buffer_in_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_11"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:40 %trunc_ln302_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_6_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_12"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="32">
<![CDATA[
.split16:41 %trunc_ln302_13 = trunc i32 %buffer_in_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_13"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:42 %trunc_ln302_14 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_7_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_14"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32">
<![CDATA[
.split16:43 %trunc_ln302_15 = trunc i32 %buffer_in_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_15"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:44 %trunc_ln302_16 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_8_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_16"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="32">
<![CDATA[
.split16:45 %trunc_ln302_17 = trunc i32 %buffer_in_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_17"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:46 %trunc_ln302_18 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_9_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_18"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32">
<![CDATA[
.split16:47 %trunc_ln302_19 = trunc i32 %buffer_in_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_19"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:48 %trunc_ln302_20 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_10_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_20"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32">
<![CDATA[
.split16:49 %trunc_ln302_21 = trunc i32 %buffer_in_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_21"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:50 %trunc_ln302_22 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_11_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_22"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:51 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:52 %store_ln133 = store i12 %trunc_ln302, i4 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:53 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:54 %store_ln133 = store i12 %trunc_ln302_2, i4 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:55 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:56 %store_ln133 = store i12 %trunc_ln302_3, i4 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:57 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:58 %store_ln133 = store i12 %trunc_ln302_5, i4 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:59 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:60 %store_ln133 = store i12 %trunc_ln302_7, i4 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:61 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:62 %store_ln133 = store i12 %trunc_ln302_9, i4 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:63 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:64 %store_ln133 = store i12 %trunc_ln302_11, i4 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:65 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:66 %store_ln133 = store i12 %trunc_ln302_13, i4 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:67 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:68 %store_ln133 = store i12 %trunc_ln302_15, i4 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:69 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:70 %store_ln133 = store i12 %trunc_ln302_17, i4 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:71 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:72 %store_ln133 = store i12 %trunc_ln302_19, i4 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:73 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:74 %store_ln133 = store i12 %trunc_ln302_21, i4 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:75 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:76 %store_ln133 = store i20 %trunc_ln302_1, i4 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:77 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:78 %store_ln133 = store i20 %trunc_ln302_s, i4 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:79 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:80 %store_ln133 = store i20 %trunc_ln302_4, i4 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:81 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:82 %store_ln133 = store i20 %trunc_ln302_6, i4 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:83 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:84 %store_ln133 = store i20 %trunc_ln302_8, i4 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:85 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:86 %store_ln133 = store i20 %trunc_ln302_10, i4 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:87 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:88 %store_ln133 = store i20 %trunc_ln302_12, i4 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:89 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:90 %store_ln133 = store i20 %trunc_ln302_14, i4 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:91 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:92 %store_ln133 = store i20 %trunc_ln302_16, i4 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:93 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:94 %store_ln133 = store i20 %trunc_ln302_18, i4 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:95 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:96 %store_ln133 = store i20 %trunc_ln302_20, i4 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:97 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:98 %store_ln133 = store i20 %trunc_ln302_22, i4 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
.split16:99 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:0 %br_ln19 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:0 %i_1 = phi i4 %add_ln19, void %.split, i4 0, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:1 %add_ln19 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge:2 %zext_ln19 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:3 %zext_ln19_1 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:4 %icmp_ln19 = icmp_eq  i6 %zext_ln19, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="4">
<![CDATA[
.split:3 %samples_0_sample_V_load = load i4 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="4">
<![CDATA[
.split:5 %samples_1_sample_V_load = load i4 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="4">
<![CDATA[
.split:7 %samples_2_sample_V_load = load i4 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="4">
<![CDATA[
.split:9 %samples_3_sample_V_load = load i4 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit.loopexit:0 %br_ln0 = br void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:2 %sample_period_addr_23 = getelementptr i32 %sample_period, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_addr_23"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:3 %sample_period_load = load i8 %sample_period_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:6 %sample_period_addr_24 = getelementptr i32 %sample_period, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_addr_24"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:7 %sample_period_load_1 = load i8 %sample_period_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="4">
<![CDATA[
.split:3 %samples_0_sample_V_load = load i4 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="4">
<![CDATA[
.split:5 %samples_1_sample_V_load = load i4 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="4">
<![CDATA[
.split:7 %samples_2_sample_V_load = load i4 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="4">
<![CDATA[
.split:9 %samples_3_sample_V_load = load i4 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="4">
<![CDATA[
.split:11 %samples_4_sample_V_load = load i4 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split:50 %shl_ln24_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln24_6"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split:51 %shl_ln24_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln24_7"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="7">
<![CDATA[
.split:52 %zext_ln24 = zext i7 %shl_ln24_7

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:53 %add_ln24_20 = add i10 %shl_ln24_6, i10 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24_20"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:54 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_20, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="8">
<![CDATA[
.split:55 %zext_ln24_2 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:56 %sample_period_addr_1 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="sample_period_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="4" op_3_bw="12">
<![CDATA[
.split:57 %tmp_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i4.i12, i12 %samples_1_sample_V_load, i4 0, i12 %samples_0_sample_V_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="28">
<![CDATA[
.split:58 %zext_ln24_1 = zext i28 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4">
<![CDATA[
.split:59 %store_ln24 = store void @_ssdm_op_Write.bram.i32, i8 %sample_period_addr_1, i32 %zext_ln24_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:60 %or_ln24 = or i8 %lshr_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="8">
<![CDATA[
.split:61 %zext_ln24_5 = zext i8 %or_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:62 %sample_period_addr_2 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="sample_period_addr_2"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="4" op_3_bw="12">
<![CDATA[
.split:63 %tmp_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i4.i12, i12 %samples_3_sample_V_load, i4 0, i12 %samples_2_sample_V_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="28">
<![CDATA[
.split:64 %zext_ln24_3 = zext i28 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4">
<![CDATA[
.split:65 %store_ln24 = store void @_ssdm_op_Write.bram.i32, i8 %sample_period_addr_2, i32 %zext_ln24_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="4">
<![CDATA[
.split:11 %samples_4_sample_V_load = load i4 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="4">
<![CDATA[
.split:13 %samples_5_sample_V_load = load i4 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:66 %add_ln24 = add i10 %add_ln24_20, i10 8

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split:67 %zext_ln24_4 = zext i12 %samples_4_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:68 %lshr_ln24_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="8">
<![CDATA[
.split:69 %zext_ln24_7 = zext i8 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:70 %sample_period_addr_3 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="sample_period_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:71 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_3, i32 %zext_ln24_4, i4 3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="329" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="4">
<![CDATA[
.split:13 %samples_5_sample_V_load = load i4 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="4">
<![CDATA[
.split:15 %samples_6_sample_V_load = load i4 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:72 %add_ln24_1 = add i10 %add_ln24_20, i10 10

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:73 %shl_ln24_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_5_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln24_2"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="28">
<![CDATA[
.split:74 %zext_ln24_9 = zext i28 %shl_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24_9"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:75 %lshr_ln24_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
.split:76 %zext_ln24_11 = zext i8 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24_11"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_addr_4 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_11

]]></Node>
<StgValue><ssdm name="sample_period_addr_4"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:78 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_4, i32 %zext_ln24_9, i4 12

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="339" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="4">
<![CDATA[
.split:15 %samples_6_sample_V_load = load i4 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="4">
<![CDATA[
.split:17 %samples_7_sample_V_load = load i4 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:79 %add_ln24_2 = add i10 %add_ln24_20, i10 12

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="12">
<![CDATA[
.split:80 %zext_ln24_6 = zext i12 %samples_6_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:81 %lshr_ln24_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_3"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
.split:82 %zext_ln24_24 = zext i8 %lshr_ln24_3

]]></Node>
<StgValue><ssdm name="zext_ln24_24"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_addr_5 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_24

]]></Node>
<StgValue><ssdm name="sample_period_addr_5"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:84 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_5, i32 %zext_ln24_6, i4 3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="348" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="4">
<![CDATA[
.split:17 %samples_7_sample_V_load = load i4 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="4">
<![CDATA[
.split:19 %samples_8_sample_V_load = load i4 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:85 %add_ln24_3 = add i10 %add_ln24_20, i10 14

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:86 %shl_ln24_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_7_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln24_3"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="28">
<![CDATA[
.split:87 %zext_ln24_25 = zext i28 %shl_ln24_3

]]></Node>
<StgValue><ssdm name="zext_ln24_25"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:88 %lshr_ln24_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_4"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="8">
<![CDATA[
.split:89 %zext_ln24_26 = zext i8 %lshr_ln24_4

]]></Node>
<StgValue><ssdm name="zext_ln24_26"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:90 %sample_period_addr_6 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_26

]]></Node>
<StgValue><ssdm name="sample_period_addr_6"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:91 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_6, i32 %zext_ln24_25, i4 12

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="358" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="4">
<![CDATA[
.split:19 %samples_8_sample_V_load = load i4 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="4">
<![CDATA[
.split:21 %samples_9_sample_V_load = load i4 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:92 %add_ln24_4 = add i10 %add_ln24_20, i10 16

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="12">
<![CDATA[
.split:93 %zext_ln24_8 = zext i12 %samples_8_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_8"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:94 %lshr_ln24_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_5"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="8">
<![CDATA[
.split:95 %zext_ln24_27 = zext i8 %lshr_ln24_5

]]></Node>
<StgValue><ssdm name="zext_ln24_27"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:96 %sample_period_addr_7 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_27

]]></Node>
<StgValue><ssdm name="sample_period_addr_7"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:97 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_7, i32 %zext_ln24_8, i4 3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="367" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="4">
<![CDATA[
.split:21 %samples_9_sample_V_load = load i4 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="4">
<![CDATA[
.split:23 %samples_10_sample_V_load = load i4 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:98 %add_ln24_5 = add i10 %add_ln24_20, i10 18

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:99 %shl_ln24_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_9_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln24_4"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="28">
<![CDATA[
.split:100 %zext_ln24_28 = zext i28 %shl_ln24_4

]]></Node>
<StgValue><ssdm name="zext_ln24_28"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:101 %lshr_ln24_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_6"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="8">
<![CDATA[
.split:102 %zext_ln24_29 = zext i8 %lshr_ln24_6

]]></Node>
<StgValue><ssdm name="zext_ln24_29"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:103 %sample_period_addr_8 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_29

]]></Node>
<StgValue><ssdm name="sample_period_addr_8"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:104 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_8, i32 %zext_ln24_28, i4 12

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="377" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="4">
<![CDATA[
.split:23 %samples_10_sample_V_load = load i4 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:24 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="4">
<![CDATA[
.split:25 %samples_11_sample_V_load = load i4 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:105 %add_ln24_6 = add i10 %add_ln24_20, i10 20

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
.split:106 %zext_ln24_10 = zext i12 %samples_10_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_10"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:107 %lshr_ln24_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_7"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="8">
<![CDATA[
.split:108 %zext_ln24_30 = zext i8 %lshr_ln24_7

]]></Node>
<StgValue><ssdm name="zext_ln24_30"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:109 %sample_period_addr_9 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_30

]]></Node>
<StgValue><ssdm name="sample_period_addr_9"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:110 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_9, i32 %zext_ln24_10, i4 3

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="386" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="4">
<![CDATA[
.split:25 %samples_11_sample_V_load = load i4 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="4">
<![CDATA[
.split:27 %samples_0_timestamp_V_load = load i4 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:111 %add_ln24_7 = add i10 %add_ln24_20, i10 22

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:112 %shl_ln24_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_11_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln24_5"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="28">
<![CDATA[
.split:113 %zext_ln24_31 = zext i28 %shl_ln24_5

]]></Node>
<StgValue><ssdm name="zext_ln24_31"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:114 %lshr_ln24_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_7, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_8"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
.split:115 %zext_ln24_32 = zext i8 %lshr_ln24_8

]]></Node>
<StgValue><ssdm name="zext_ln24_32"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:116 %sample_period_addr_10 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_32

]]></Node>
<StgValue><ssdm name="sample_period_addr_10"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:117 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_10, i32 %zext_ln24_31, i4 12

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="396" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="4">
<![CDATA[
.split:27 %samples_0_timestamp_V_load = load i4 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:28 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="20" op_0_bw="4">
<![CDATA[
.split:29 %samples_1_timestamp_V_load = load i4 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:118 %add_ln24_8 = add i10 %add_ln24_20, i10 24

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="20">
<![CDATA[
.split:119 %zext_ln24_12 = zext i20 %samples_0_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_12"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:120 %lshr_ln24_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_8, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_9"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="8">
<![CDATA[
.split:121 %zext_ln24_33 = zext i8 %lshr_ln24_9

]]></Node>
<StgValue><ssdm name="zext_ln24_33"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:122 %sample_period_addr_11 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_33

]]></Node>
<StgValue><ssdm name="sample_period_addr_11"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:123 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_11, i32 %zext_ln24_12, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="405" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="20" op_0_bw="4">
<![CDATA[
.split:29 %samples_1_timestamp_V_load = load i4 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="4">
<![CDATA[
.split:31 %samples_2_timestamp_V_load = load i4 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:124 %add_ln24_9 = add i10 %add_ln24_20, i10 28

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="20">
<![CDATA[
.split:125 %zext_ln24_13 = zext i20 %samples_1_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_13"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:126 %lshr_ln24_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_9, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_s"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="8">
<![CDATA[
.split:127 %zext_ln24_34 = zext i8 %lshr_ln24_s

]]></Node>
<StgValue><ssdm name="zext_ln24_34"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:128 %sample_period_addr_12 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_34

]]></Node>
<StgValue><ssdm name="sample_period_addr_12"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:129 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_12, i32 %zext_ln24_13, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="414" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="4">
<![CDATA[
.split:31 %samples_2_timestamp_V_load = load i4 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="4">
<![CDATA[
.split:33 %samples_3_timestamp_V_load = load i4 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:130 %add_ln24_10 = add i10 %add_ln24_20, i10 32

]]></Node>
<StgValue><ssdm name="add_ln24_10"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="20">
<![CDATA[
.split:131 %zext_ln24_14 = zext i20 %samples_2_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_14"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:132 %lshr_ln24_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_10, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_10"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="8">
<![CDATA[
.split:133 %zext_ln24_35 = zext i8 %lshr_ln24_10

]]></Node>
<StgValue><ssdm name="zext_ln24_35"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:134 %sample_period_addr_13 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_35

]]></Node>
<StgValue><ssdm name="sample_period_addr_13"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:135 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_13, i32 %zext_ln24_14, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="4">
<![CDATA[
.split:33 %samples_3_timestamp_V_load = load i4 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="20" op_0_bw="4">
<![CDATA[
.split:35 %samples_4_timestamp_V_load = load i4 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:136 %add_ln24_11 = add i10 %add_ln24_20, i10 36

]]></Node>
<StgValue><ssdm name="add_ln24_11"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="20">
<![CDATA[
.split:137 %zext_ln24_15 = zext i20 %samples_3_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_15"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:138 %lshr_ln24_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_11, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_11"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="8">
<![CDATA[
.split:139 %zext_ln24_36 = zext i8 %lshr_ln24_11

]]></Node>
<StgValue><ssdm name="zext_ln24_36"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:140 %sample_period_addr_14 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_36

]]></Node>
<StgValue><ssdm name="sample_period_addr_14"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:141 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_14, i32 %zext_ln24_15, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="432" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="20" op_0_bw="4">
<![CDATA[
.split:35 %samples_4_timestamp_V_load = load i4 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:36 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="4">
<![CDATA[
.split:37 %samples_5_timestamp_V_load = load i4 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:142 %add_ln24_12 = add i10 %add_ln24_20, i10 40

]]></Node>
<StgValue><ssdm name="add_ln24_12"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="20">
<![CDATA[
.split:143 %zext_ln24_16 = zext i20 %samples_4_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_16"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:144 %lshr_ln24_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_12, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_12"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="8">
<![CDATA[
.split:145 %zext_ln24_37 = zext i8 %lshr_ln24_12

]]></Node>
<StgValue><ssdm name="zext_ln24_37"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:146 %sample_period_addr_15 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_37

]]></Node>
<StgValue><ssdm name="sample_period_addr_15"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:147 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_15, i32 %zext_ln24_16, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="441" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="4">
<![CDATA[
.split:37 %samples_5_timestamp_V_load = load i4 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="20" op_0_bw="4">
<![CDATA[
.split:39 %samples_6_timestamp_V_load = load i4 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:148 %add_ln24_13 = add i10 %add_ln24_20, i10 44

]]></Node>
<StgValue><ssdm name="add_ln24_13"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="20">
<![CDATA[
.split:149 %zext_ln24_17 = zext i20 %samples_5_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_17"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:150 %lshr_ln24_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_13, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_13"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="8">
<![CDATA[
.split:151 %zext_ln24_38 = zext i8 %lshr_ln24_13

]]></Node>
<StgValue><ssdm name="zext_ln24_38"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:152 %sample_period_addr_16 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_38

]]></Node>
<StgValue><ssdm name="sample_period_addr_16"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:153 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_16, i32 %zext_ln24_17, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="450" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="20" op_0_bw="4">
<![CDATA[
.split:39 %samples_6_timestamp_V_load = load i4 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:40 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="20" op_0_bw="4">
<![CDATA[
.split:41 %samples_7_timestamp_V_load = load i4 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:154 %add_ln24_14 = add i10 %add_ln24_20, i10 48

]]></Node>
<StgValue><ssdm name="add_ln24_14"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="20">
<![CDATA[
.split:155 %zext_ln24_18 = zext i20 %samples_6_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_18"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:156 %lshr_ln24_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_14, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_14"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="8">
<![CDATA[
.split:157 %zext_ln24_39 = zext i8 %lshr_ln24_14

]]></Node>
<StgValue><ssdm name="zext_ln24_39"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:158 %sample_period_addr_17 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_39

]]></Node>
<StgValue><ssdm name="sample_period_addr_17"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:159 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_17, i32 %zext_ln24_18, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="459" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="20" op_0_bw="4">
<![CDATA[
.split:41 %samples_7_timestamp_V_load = load i4 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:42 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="20" op_0_bw="4">
<![CDATA[
.split:43 %samples_8_timestamp_V_load = load i4 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:44 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="20" op_0_bw="4">
<![CDATA[
.split:45 %samples_9_timestamp_V_load = load i4 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:46 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="4">
<![CDATA[
.split:47 %samples_10_timestamp_V_load = load i4 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:48 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="4">
<![CDATA[
.split:49 %samples_11_timestamp_V_load = load i4 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:160 %add_ln24_15 = add i10 %add_ln24_20, i10 52

]]></Node>
<StgValue><ssdm name="add_ln24_15"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="20">
<![CDATA[
.split:161 %zext_ln24_19 = zext i20 %samples_7_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_19"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:162 %lshr_ln24_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_15, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_15"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="8">
<![CDATA[
.split:163 %zext_ln24_40 = zext i8 %lshr_ln24_15

]]></Node>
<StgValue><ssdm name="zext_ln24_40"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:164 %sample_period_addr_18 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_40

]]></Node>
<StgValue><ssdm name="sample_period_addr_18"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:165 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_18, i32 %zext_ln24_19, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="474" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="20" op_0_bw="4">
<![CDATA[
.split:43 %samples_8_timestamp_V_load = load i4 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="20" op_0_bw="4">
<![CDATA[
.split:45 %samples_9_timestamp_V_load = load i4 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="4">
<![CDATA[
.split:47 %samples_10_timestamp_V_load = load i4 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="4">
<![CDATA[
.split:49 %samples_11_timestamp_V_load = load i4 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:166 %add_ln24_16 = add i10 %add_ln24_20, i10 56

]]></Node>
<StgValue><ssdm name="add_ln24_16"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="20">
<![CDATA[
.split:167 %zext_ln24_20 = zext i20 %samples_8_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_20"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:168 %lshr_ln24_16 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_16, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_16"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="8">
<![CDATA[
.split:169 %zext_ln24_41 = zext i8 %lshr_ln24_16

]]></Node>
<StgValue><ssdm name="zext_ln24_41"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:170 %sample_period_addr_19 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_41

]]></Node>
<StgValue><ssdm name="sample_period_addr_19"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:171 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_19, i32 %zext_ln24_20, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="484" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:172 %add_ln24_17 = add i10 %add_ln24_20, i10 60

]]></Node>
<StgValue><ssdm name="add_ln24_17"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="20">
<![CDATA[
.split:173 %zext_ln24_21 = zext i20 %samples_9_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_21"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:174 %lshr_ln24_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_17, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_17"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="8">
<![CDATA[
.split:175 %zext_ln24_42 = zext i8 %lshr_ln24_17

]]></Node>
<StgValue><ssdm name="zext_ln24_42"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:176 %sample_period_addr_20 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_42

]]></Node>
<StgValue><ssdm name="sample_period_addr_20"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:177 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_20, i32 %zext_ln24_21, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="490" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:178 %add_ln24_18 = add i10 %add_ln24_20, i10 64

]]></Node>
<StgValue><ssdm name="add_ln24_18"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="20">
<![CDATA[
.split:179 %zext_ln24_22 = zext i20 %samples_10_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_22"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:180 %lshr_ln24_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_18, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_18"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="8">
<![CDATA[
.split:181 %zext_ln24_43 = zext i8 %lshr_ln24_18

]]></Node>
<StgValue><ssdm name="zext_ln24_43"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:182 %sample_period_addr_21 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_43

]]></Node>
<StgValue><ssdm name="sample_period_addr_21"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:183 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_21, i32 %zext_ln24_22, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:184 %add_ln24_19 = add i10 %add_ln24_20, i10 68

]]></Node>
<StgValue><ssdm name="add_ln24_19"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:186 %lshr_ln24_19 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln24_19, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln24_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln19"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="20">
<![CDATA[
.split:185 %zext_ln24_23 = zext i20 %samples_11_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln24_23"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="8">
<![CDATA[
.split:187 %zext_ln24_44 = zext i8 %lshr_ln24_19

]]></Node>
<StgValue><ssdm name="zext_ln24_44"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:188 %sample_period_addr_22 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln24_44

]]></Node>
<StgValue><ssdm name="sample_period_addr_22"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:189 %store_ln24 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_22, i32 %zext_ln24_23, i4 7

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.split:190 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="505" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:3 %sample_period_load = load i8 %sample_period_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_load"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:4 %trunc_ln139 = trunc i32 %sample_period_load

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:5 %trunc_ln139_1 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_1"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:7 %sample_period_load_1 = load i8 %sample_period_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_load_1"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:8 %trunc_ln139_2 = trunc i32 %sample_period_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln139_2"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:9 %trunc_ln139_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_1, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_3"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:10 %sample_period_addr_25 = getelementptr i32 %sample_period, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_addr_25"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:11 %sample_period_load_2 = load i8 %sample_period_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_load_2"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:14 %sample_period_addr_26 = getelementptr i32 %sample_period, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_addr_26"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:15 %sample_period_load_3 = load i8 %sample_period_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_load_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="515" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:11 %sample_period_load_2 = load i8 %sample_period_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_load_2"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:12 %trunc_ln139_4 = trunc i32 %sample_period_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln139_4"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:13 %trunc_ln139_5 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_2, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_5"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:15 %sample_period_load_3 = load i8 %sample_period_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_load_3"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:16 %trunc_ln139_6 = trunc i32 %sample_period_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln139_6"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:17 %trunc_ln139_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_3, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_7"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:18 %sample_period_addr_27 = getelementptr i32 %sample_period, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_addr_27"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:19 %sample_period_load_4 = load i8 %sample_period_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_load_4"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:22 %sample_period_addr_28 = getelementptr i32 %sample_period, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_addr_28"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:23 %sample_period_load_5 = load i8 %sample_period_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_load_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="525" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:19 %sample_period_load_4 = load i8 %sample_period_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_load_4"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:20 %trunc_ln139_8 = trunc i32 %sample_period_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln139_8"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:21 %trunc_ln139_9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_4, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_9"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:23 %sample_period_load_5 = load i8 %sample_period_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_load_5"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:24 %trunc_ln139_11 = trunc i32 %sample_period_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln139_11"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:25 %trunc_ln139_s = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_5, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_s"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:26 %sample_period_addr_29 = getelementptr i32 %sample_period, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_addr_29"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:27 %sample_period_load_6 = load i8 %sample_period_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_load_6"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:28 %sample_period_addr_30 = getelementptr i32 %sample_period, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_addr_30"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:29 %sample_period_load_7 = load i8 %sample_period_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_load_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="535" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:27 %sample_period_load_6 = load i8 %sample_period_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_load_6"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:29 %sample_period_load_7 = load i8 %sample_period_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_load_7"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:30 %sample_period_addr_31 = getelementptr i32 %sample_period, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_addr_31"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:31 %sample_period_load_8 = load i8 %sample_period_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_load_8"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:32 %sample_period_addr_32 = getelementptr i32 %sample_period, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_addr_32"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:33 %sample_period_load_9 = load i8 %sample_period_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_load_9"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:482 %trunc_ln62 = trunc i32 %sample_period_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:483 %trunc_ln62_1 = trunc i32 %sample_period_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="543" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:31 %sample_period_load_8 = load i8 %sample_period_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_load_8"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:33 %sample_period_load_9 = load i8 %sample_period_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_load_9"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:34 %sample_period_addr_33 = getelementptr i32 %sample_period, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_addr_33"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:35 %sample_period_load_10 = load i8 %sample_period_addr_33

]]></Node>
<StgValue><ssdm name="sample_period_load_10"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:36 %sample_period_addr_34 = getelementptr i32 %sample_period, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_addr_34"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:37 %sample_period_load_11 = load i8 %sample_period_addr_34

]]></Node>
<StgValue><ssdm name="sample_period_load_11"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:484 %trunc_ln62_2 = trunc i32 %sample_period_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln62_2"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:485 %trunc_ln62_3 = trunc i32 %sample_period_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln62_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="551" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:35 %sample_period_load_10 = load i8 %sample_period_addr_33

]]></Node>
<StgValue><ssdm name="sample_period_load_10"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:37 %sample_period_load_11 = load i8 %sample_period_addr_34

]]></Node>
<StgValue><ssdm name="sample_period_load_11"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:38 %sample_period_addr_35 = getelementptr i32 %sample_period, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_addr_35"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:39 %sample_period_load_12 = load i8 %sample_period_addr_35

]]></Node>
<StgValue><ssdm name="sample_period_load_12"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:40 %sample_period_addr_36 = getelementptr i32 %sample_period, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_addr_36"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:41 %sample_period_load_13 = load i8 %sample_period_addr_36

]]></Node>
<StgValue><ssdm name="sample_period_load_13"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:486 %trunc_ln62_4 = trunc i32 %sample_period_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln62_4"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:487 %trunc_ln62_5 = trunc i32 %sample_period_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln62_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="559" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:39 %sample_period_load_12 = load i8 %sample_period_addr_35

]]></Node>
<StgValue><ssdm name="sample_period_load_12"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:41 %sample_period_load_13 = load i8 %sample_period_addr_36

]]></Node>
<StgValue><ssdm name="sample_period_load_13"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:42 %sample_period_addr_37 = getelementptr i32 %sample_period, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_addr_37"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:43 %sample_period_load_14 = load i8 %sample_period_addr_37

]]></Node>
<StgValue><ssdm name="sample_period_load_14"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:44 %sample_period_addr_38 = getelementptr i32 %sample_period, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_addr_38"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:45 %sample_period_load_15 = load i8 %sample_period_addr_38

]]></Node>
<StgValue><ssdm name="sample_period_load_15"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:488 %trunc_ln62_6 = trunc i32 %sample_period_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln62_6"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:489 %trunc_ln62_7 = trunc i32 %sample_period_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln62_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="567" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:43 %sample_period_load_14 = load i8 %sample_period_addr_37

]]></Node>
<StgValue><ssdm name="sample_period_load_14"/></StgValue>
</operation>

<operation id="568" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:45 %sample_period_load_15 = load i8 %sample_period_addr_38

]]></Node>
<StgValue><ssdm name="sample_period_load_15"/></StgValue>
</operation>

<operation id="569" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:46 %sample_period_addr_39 = getelementptr i32 %sample_period, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_addr_39"/></StgValue>
</operation>

<operation id="570" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:47 %sample_period_load_16 = load i8 %sample_period_addr_39

]]></Node>
<StgValue><ssdm name="sample_period_load_16"/></StgValue>
</operation>

<operation id="571" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:48 %sample_period_addr_40 = getelementptr i32 %sample_period, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_addr_40"/></StgValue>
</operation>

<operation id="572" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:49 %sample_period_load_17 = load i8 %sample_period_addr_40

]]></Node>
<StgValue><ssdm name="sample_period_load_17"/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:490 %trunc_ln62_8 = trunc i32 %sample_period_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln62_8"/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:491 %trunc_ln62_9 = trunc i32 %sample_period_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln62_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="575" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:47 %sample_period_load_16 = load i8 %sample_period_addr_39

]]></Node>
<StgValue><ssdm name="sample_period_load_16"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:49 %sample_period_load_17 = load i8 %sample_period_addr_40

]]></Node>
<StgValue><ssdm name="sample_period_load_17"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:50 %sample_period_addr_41 = getelementptr i32 %sample_period, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_addr_41"/></StgValue>
</operation>

<operation id="578" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:51 %sample_period_load_18 = load i8 %sample_period_addr_41

]]></Node>
<StgValue><ssdm name="sample_period_load_18"/></StgValue>
</operation>

<operation id="579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:54 %sample_period_addr_42 = getelementptr i32 %sample_period, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_addr_42"/></StgValue>
</operation>

<operation id="580" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:55 %sample_period_load_19 = load i8 %sample_period_addr_42

]]></Node>
<StgValue><ssdm name="sample_period_load_19"/></StgValue>
</operation>

<operation id="581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:492 %trunc_ln62_10 = trunc i32 %sample_period_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln62_10"/></StgValue>
</operation>

<operation id="582" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:493 %trunc_ln62_11 = trunc i32 %sample_period_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln62_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="583" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:51 %sample_period_load_18 = load i8 %sample_period_addr_41

]]></Node>
<StgValue><ssdm name="sample_period_load_18"/></StgValue>
</operation>

<operation id="584" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:52 %trunc_ln139_13 = trunc i32 %sample_period_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln139_13"/></StgValue>
</operation>

<operation id="585" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:53 %trunc_ln139_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_18, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_10"/></StgValue>
</operation>

<operation id="586" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:55 %sample_period_load_19 = load i8 %sample_period_addr_42

]]></Node>
<StgValue><ssdm name="sample_period_load_19"/></StgValue>
</operation>

<operation id="587" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:56 %trunc_ln139_15 = trunc i32 %sample_period_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln139_15"/></StgValue>
</operation>

<operation id="588" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:57 %trunc_ln139_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_19, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_12"/></StgValue>
</operation>

<operation id="589" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:58 %sample_period_addr_43 = getelementptr i32 %sample_period, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_addr_43"/></StgValue>
</operation>

<operation id="590" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:59 %sample_period_load_20 = load i8 %sample_period_addr_43

]]></Node>
<StgValue><ssdm name="sample_period_load_20"/></StgValue>
</operation>

<operation id="591" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:62 %sample_period_addr_44 = getelementptr i32 %sample_period, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_addr_44"/></StgValue>
</operation>

<operation id="592" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:63 %sample_period_load_21 = load i8 %sample_period_addr_44

]]></Node>
<StgValue><ssdm name="sample_period_load_21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="593" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:59 %sample_period_load_20 = load i8 %sample_period_addr_43

]]></Node>
<StgValue><ssdm name="sample_period_load_20"/></StgValue>
</operation>

<operation id="594" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:60 %trunc_ln139_17 = trunc i32 %sample_period_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln139_17"/></StgValue>
</operation>

<operation id="595" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:61 %trunc_ln139_14 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_20, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_14"/></StgValue>
</operation>

<operation id="596" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:63 %sample_period_load_21 = load i8 %sample_period_addr_44

]]></Node>
<StgValue><ssdm name="sample_period_load_21"/></StgValue>
</operation>

<operation id="597" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:64 %trunc_ln139_19 = trunc i32 %sample_period_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln139_19"/></StgValue>
</operation>

<operation id="598" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:65 %trunc_ln139_16 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_21, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_16"/></StgValue>
</operation>

<operation id="599" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:66 %sample_period_addr_45 = getelementptr i32 %sample_period, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_addr_45"/></StgValue>
</operation>

<operation id="600" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:67 %sample_period_load_22 = load i8 %sample_period_addr_45

]]></Node>
<StgValue><ssdm name="sample_period_load_22"/></StgValue>
</operation>

<operation id="601" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:70 %sample_period_addr_46 = getelementptr i32 %sample_period, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_addr_46"/></StgValue>
</operation>

<operation id="602" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:71 %sample_period_load_23 = load i8 %sample_period_addr_46

]]></Node>
<StgValue><ssdm name="sample_period_load_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="603" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:67 %sample_period_load_22 = load i8 %sample_period_addr_45

]]></Node>
<StgValue><ssdm name="sample_period_load_22"/></StgValue>
</operation>

<operation id="604" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:68 %trunc_ln139_21 = trunc i32 %sample_period_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln139_21"/></StgValue>
</operation>

<operation id="605" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:69 %trunc_ln139_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_22, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_18"/></StgValue>
</operation>

<operation id="606" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:71 %sample_period_load_23 = load i8 %sample_period_addr_46

]]></Node>
<StgValue><ssdm name="sample_period_load_23"/></StgValue>
</operation>

<operation id="607" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:72 %trunc_ln139_23 = trunc i32 %sample_period_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln139_23"/></StgValue>
</operation>

<operation id="608" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:73 %trunc_ln139_20 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_23, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_20"/></StgValue>
</operation>

<operation id="609" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:74 %sample_period_addr_47 = getelementptr i32 %sample_period, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_addr_47"/></StgValue>
</operation>

<operation id="610" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:75 %sample_period_load_24 = load i8 %sample_period_addr_47

]]></Node>
<StgValue><ssdm name="sample_period_load_24"/></StgValue>
</operation>

<operation id="611" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:76 %sample_period_addr_48 = getelementptr i32 %sample_period, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_addr_48"/></StgValue>
</operation>

<operation id="612" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:77 %sample_period_load_25 = load i8 %sample_period_addr_48

]]></Node>
<StgValue><ssdm name="sample_period_load_25"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="613" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:75 %sample_period_load_24 = load i8 %sample_period_addr_47

]]></Node>
<StgValue><ssdm name="sample_period_load_24"/></StgValue>
</operation>

<operation id="614" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:77 %sample_period_load_25 = load i8 %sample_period_addr_48

]]></Node>
<StgValue><ssdm name="sample_period_load_25"/></StgValue>
</operation>

<operation id="615" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:78 %sample_period_addr_49 = getelementptr i32 %sample_period, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_addr_49"/></StgValue>
</operation>

<operation id="616" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:79 %sample_period_load_26 = load i8 %sample_period_addr_49

]]></Node>
<StgValue><ssdm name="sample_period_load_26"/></StgValue>
</operation>

<operation id="617" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:80 %sample_period_addr_50 = getelementptr i32 %sample_period, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_addr_50"/></StgValue>
</operation>

<operation id="618" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:81 %sample_period_load_27 = load i8 %sample_period_addr_50

]]></Node>
<StgValue><ssdm name="sample_period_load_27"/></StgValue>
</operation>

<operation id="619" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:494 %trunc_ln62_12 = trunc i32 %sample_period_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln62_12"/></StgValue>
</operation>

<operation id="620" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:495 %trunc_ln62_13 = trunc i32 %sample_period_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln62_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="621" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:79 %sample_period_load_26 = load i8 %sample_period_addr_49

]]></Node>
<StgValue><ssdm name="sample_period_load_26"/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:81 %sample_period_load_27 = load i8 %sample_period_addr_50

]]></Node>
<StgValue><ssdm name="sample_period_load_27"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:82 %sample_period_addr_51 = getelementptr i32 %sample_period, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_addr_51"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:83 %sample_period_load_28 = load i8 %sample_period_addr_51

]]></Node>
<StgValue><ssdm name="sample_period_load_28"/></StgValue>
</operation>

<operation id="625" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:84 %sample_period_addr_52 = getelementptr i32 %sample_period, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_addr_52"/></StgValue>
</operation>

<operation id="626" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:85 %sample_period_load_29 = load i8 %sample_period_addr_52

]]></Node>
<StgValue><ssdm name="sample_period_load_29"/></StgValue>
</operation>

<operation id="627" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:496 %trunc_ln62_14 = trunc i32 %sample_period_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln62_14"/></StgValue>
</operation>

<operation id="628" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:497 %trunc_ln62_15 = trunc i32 %sample_period_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln62_15"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="629" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:83 %sample_period_load_28 = load i8 %sample_period_addr_51

]]></Node>
<StgValue><ssdm name="sample_period_load_28"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:85 %sample_period_load_29 = load i8 %sample_period_addr_52

]]></Node>
<StgValue><ssdm name="sample_period_load_29"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:86 %sample_period_addr_53 = getelementptr i32 %sample_period, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_addr_53"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:87 %sample_period_load_30 = load i8 %sample_period_addr_53

]]></Node>
<StgValue><ssdm name="sample_period_load_30"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:88 %sample_period_addr_54 = getelementptr i32 %sample_period, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_addr_54"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:89 %sample_period_load_31 = load i8 %sample_period_addr_54

]]></Node>
<StgValue><ssdm name="sample_period_load_31"/></StgValue>
</operation>

<operation id="635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:498 %trunc_ln62_16 = trunc i32 %sample_period_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln62_16"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:499 %trunc_ln62_17 = trunc i32 %sample_period_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln62_17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="637" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:87 %sample_period_load_30 = load i8 %sample_period_addr_53

]]></Node>
<StgValue><ssdm name="sample_period_load_30"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:89 %sample_period_load_31 = load i8 %sample_period_addr_54

]]></Node>
<StgValue><ssdm name="sample_period_load_31"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:90 %sample_period_addr_55 = getelementptr i32 %sample_period, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="sample_period_addr_55"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:91 %sample_period_load_32 = load i8 %sample_period_addr_55

]]></Node>
<StgValue><ssdm name="sample_period_load_32"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:92 %sample_period_addr_56 = getelementptr i32 %sample_period, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="sample_period_addr_56"/></StgValue>
</operation>

<operation id="642" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:93 %sample_period_load_33 = load i8 %sample_period_addr_56

]]></Node>
<StgValue><ssdm name="sample_period_load_33"/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:500 %trunc_ln62_18 = trunc i32 %sample_period_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln62_18"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:501 %trunc_ln62_19 = trunc i32 %sample_period_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln62_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="645" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:91 %sample_period_load_32 = load i8 %sample_period_addr_55

]]></Node>
<StgValue><ssdm name="sample_period_load_32"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:93 %sample_period_load_33 = load i8 %sample_period_addr_56

]]></Node>
<StgValue><ssdm name="sample_period_load_33"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:94 %sample_period_addr_57 = getelementptr i32 %sample_period, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="sample_period_addr_57"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:95 %sample_period_load_34 = load i8 %sample_period_addr_57

]]></Node>
<StgValue><ssdm name="sample_period_load_34"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:96 %sample_period_addr_58 = getelementptr i32 %sample_period, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="sample_period_addr_58"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:97 %sample_period_load_35 = load i8 %sample_period_addr_58

]]></Node>
<StgValue><ssdm name="sample_period_load_35"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:502 %trunc_ln62_20 = trunc i32 %sample_period_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln62_20"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:503 %trunc_ln62_21 = trunc i32 %sample_period_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln62_21"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="653" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:95 %sample_period_load_34 = load i8 %sample_period_addr_57

]]></Node>
<StgValue><ssdm name="sample_period_load_34"/></StgValue>
</operation>

<operation id="654" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:97 %sample_period_load_35 = load i8 %sample_period_addr_58

]]></Node>
<StgValue><ssdm name="sample_period_load_35"/></StgValue>
</operation>

<operation id="655" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:98 %sample_period_addr_59 = getelementptr i32 %sample_period, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="sample_period_addr_59"/></StgValue>
</operation>

<operation id="656" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:99 %sample_period_load_36 = load i8 %sample_period_addr_59

]]></Node>
<StgValue><ssdm name="sample_period_load_36"/></StgValue>
</operation>

<operation id="657" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:102 %sample_period_addr_60 = getelementptr i32 %sample_period, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="sample_period_addr_60"/></StgValue>
</operation>

<operation id="658" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:103 %sample_period_load_37 = load i8 %sample_period_addr_60

]]></Node>
<StgValue><ssdm name="sample_period_load_37"/></StgValue>
</operation>

<operation id="659" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:504 %trunc_ln62_22 = trunc i32 %sample_period_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln62_22"/></StgValue>
</operation>

<operation id="660" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:505 %trunc_ln62_23 = trunc i32 %sample_period_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln62_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="661" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:99 %sample_period_load_36 = load i8 %sample_period_addr_59

]]></Node>
<StgValue><ssdm name="sample_period_load_36"/></StgValue>
</operation>

<operation id="662" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:100 %trunc_ln139_25 = trunc i32 %sample_period_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln139_25"/></StgValue>
</operation>

<operation id="663" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:101 %trunc_ln139_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_36, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_22"/></StgValue>
</operation>

<operation id="664" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:103 %sample_period_load_37 = load i8 %sample_period_addr_60

]]></Node>
<StgValue><ssdm name="sample_period_load_37"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:104 %trunc_ln139_27 = trunc i32 %sample_period_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln139_27"/></StgValue>
</operation>

<operation id="666" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:105 %trunc_ln139_24 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_37, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_24"/></StgValue>
</operation>

<operation id="667" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:106 %sample_period_addr_61 = getelementptr i32 %sample_period, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="sample_period_addr_61"/></StgValue>
</operation>

<operation id="668" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:107 %sample_period_load_38 = load i8 %sample_period_addr_61

]]></Node>
<StgValue><ssdm name="sample_period_load_38"/></StgValue>
</operation>

<operation id="669" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:110 %sample_period_addr_62 = getelementptr i32 %sample_period, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="sample_period_addr_62"/></StgValue>
</operation>

<operation id="670" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:111 %sample_period_load_39 = load i8 %sample_period_addr_62

]]></Node>
<StgValue><ssdm name="sample_period_load_39"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="671" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:107 %sample_period_load_38 = load i8 %sample_period_addr_61

]]></Node>
<StgValue><ssdm name="sample_period_load_38"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:108 %trunc_ln139_29 = trunc i32 %sample_period_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln139_29"/></StgValue>
</operation>

<operation id="673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:109 %trunc_ln139_26 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_38, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_26"/></StgValue>
</operation>

<operation id="674" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:111 %sample_period_load_39 = load i8 %sample_period_addr_62

]]></Node>
<StgValue><ssdm name="sample_period_load_39"/></StgValue>
</operation>

<operation id="675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:112 %trunc_ln139_31 = trunc i32 %sample_period_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln139_31"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:113 %trunc_ln139_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_39, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_28"/></StgValue>
</operation>

<operation id="677" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:114 %sample_period_addr_63 = getelementptr i32 %sample_period, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="sample_period_addr_63"/></StgValue>
</operation>

<operation id="678" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:115 %sample_period_load_40 = load i8 %sample_period_addr_63

]]></Node>
<StgValue><ssdm name="sample_period_load_40"/></StgValue>
</operation>

<operation id="679" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:118 %sample_period_addr_64 = getelementptr i32 %sample_period, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="sample_period_addr_64"/></StgValue>
</operation>

<operation id="680" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:119 %sample_period_load_41 = load i8 %sample_period_addr_64

]]></Node>
<StgValue><ssdm name="sample_period_load_41"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="681" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:115 %sample_period_load_40 = load i8 %sample_period_addr_63

]]></Node>
<StgValue><ssdm name="sample_period_load_40"/></StgValue>
</operation>

<operation id="682" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:116 %trunc_ln139_33 = trunc i32 %sample_period_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln139_33"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:117 %trunc_ln139_30 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_40, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_30"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:119 %sample_period_load_41 = load i8 %sample_period_addr_64

]]></Node>
<StgValue><ssdm name="sample_period_load_41"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:120 %trunc_ln139_35 = trunc i32 %sample_period_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln139_35"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:121 %trunc_ln139_32 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_41, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_32"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:122 %sample_period_addr_65 = getelementptr i32 %sample_period, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="sample_period_addr_65"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:123 %sample_period_load_42 = load i8 %sample_period_addr_65

]]></Node>
<StgValue><ssdm name="sample_period_load_42"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:124 %sample_period_addr_66 = getelementptr i32 %sample_period, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="sample_period_addr_66"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:125 %sample_period_load_43 = load i8 %sample_period_addr_66

]]></Node>
<StgValue><ssdm name="sample_period_load_43"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="691" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:123 %sample_period_load_42 = load i8 %sample_period_addr_65

]]></Node>
<StgValue><ssdm name="sample_period_load_42"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:125 %sample_period_load_43 = load i8 %sample_period_addr_66

]]></Node>
<StgValue><ssdm name="sample_period_load_43"/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:126 %sample_period_addr_67 = getelementptr i32 %sample_period, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="sample_period_addr_67"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:127 %sample_period_load_44 = load i8 %sample_period_addr_67

]]></Node>
<StgValue><ssdm name="sample_period_load_44"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:128 %sample_period_addr_68 = getelementptr i32 %sample_period, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="sample_period_addr_68"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:129 %sample_period_load_45 = load i8 %sample_period_addr_68

]]></Node>
<StgValue><ssdm name="sample_period_load_45"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:506 %trunc_ln62_24 = trunc i32 %sample_period_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln62_24"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:507 %trunc_ln62_25 = trunc i32 %sample_period_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln62_25"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="699" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:127 %sample_period_load_44 = load i8 %sample_period_addr_67

]]></Node>
<StgValue><ssdm name="sample_period_load_44"/></StgValue>
</operation>

<operation id="700" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:129 %sample_period_load_45 = load i8 %sample_period_addr_68

]]></Node>
<StgValue><ssdm name="sample_period_load_45"/></StgValue>
</operation>

<operation id="701" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:130 %sample_period_addr_69 = getelementptr i32 %sample_period, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="sample_period_addr_69"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:131 %sample_period_load_46 = load i8 %sample_period_addr_69

]]></Node>
<StgValue><ssdm name="sample_period_load_46"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:132 %sample_period_addr_70 = getelementptr i32 %sample_period, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="sample_period_addr_70"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:133 %sample_period_load_47 = load i8 %sample_period_addr_70

]]></Node>
<StgValue><ssdm name="sample_period_load_47"/></StgValue>
</operation>

<operation id="705" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:508 %trunc_ln62_26 = trunc i32 %sample_period_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln62_26"/></StgValue>
</operation>

<operation id="706" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:509 %trunc_ln62_27 = trunc i32 %sample_period_load_45

]]></Node>
<StgValue><ssdm name="trunc_ln62_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="707" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:131 %sample_period_load_46 = load i8 %sample_period_addr_69

]]></Node>
<StgValue><ssdm name="sample_period_load_46"/></StgValue>
</operation>

<operation id="708" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:133 %sample_period_load_47 = load i8 %sample_period_addr_70

]]></Node>
<StgValue><ssdm name="sample_period_load_47"/></StgValue>
</operation>

<operation id="709" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:134 %sample_period_addr_71 = getelementptr i32 %sample_period, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="sample_period_addr_71"/></StgValue>
</operation>

<operation id="710" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:135 %sample_period_load_48 = load i8 %sample_period_addr_71

]]></Node>
<StgValue><ssdm name="sample_period_load_48"/></StgValue>
</operation>

<operation id="711" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:136 %sample_period_addr_72 = getelementptr i32 %sample_period, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="sample_period_addr_72"/></StgValue>
</operation>

<operation id="712" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:137 %sample_period_load_49 = load i8 %sample_period_addr_72

]]></Node>
<StgValue><ssdm name="sample_period_load_49"/></StgValue>
</operation>

<operation id="713" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:510 %trunc_ln62_28 = trunc i32 %sample_period_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln62_28"/></StgValue>
</operation>

<operation id="714" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:511 %trunc_ln62_29 = trunc i32 %sample_period_load_47

]]></Node>
<StgValue><ssdm name="trunc_ln62_29"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="715" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:135 %sample_period_load_48 = load i8 %sample_period_addr_71

]]></Node>
<StgValue><ssdm name="sample_period_load_48"/></StgValue>
</operation>

<operation id="716" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:137 %sample_period_load_49 = load i8 %sample_period_addr_72

]]></Node>
<StgValue><ssdm name="sample_period_load_49"/></StgValue>
</operation>

<operation id="717" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:138 %sample_period_addr_73 = getelementptr i32 %sample_period, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="sample_period_addr_73"/></StgValue>
</operation>

<operation id="718" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:139 %sample_period_load_50 = load i8 %sample_period_addr_73

]]></Node>
<StgValue><ssdm name="sample_period_load_50"/></StgValue>
</operation>

<operation id="719" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:140 %sample_period_addr_74 = getelementptr i32 %sample_period, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="sample_period_addr_74"/></StgValue>
</operation>

<operation id="720" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:141 %sample_period_load_51 = load i8 %sample_period_addr_74

]]></Node>
<StgValue><ssdm name="sample_period_load_51"/></StgValue>
</operation>

<operation id="721" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:512 %trunc_ln62_30 = trunc i32 %sample_period_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln62_30"/></StgValue>
</operation>

<operation id="722" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:513 %trunc_ln62_31 = trunc i32 %sample_period_load_49

]]></Node>
<StgValue><ssdm name="trunc_ln62_31"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="723" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:139 %sample_period_load_50 = load i8 %sample_period_addr_73

]]></Node>
<StgValue><ssdm name="sample_period_load_50"/></StgValue>
</operation>

<operation id="724" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:141 %sample_period_load_51 = load i8 %sample_period_addr_74

]]></Node>
<StgValue><ssdm name="sample_period_load_51"/></StgValue>
</operation>

<operation id="725" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:142 %sample_period_addr_75 = getelementptr i32 %sample_period, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="sample_period_addr_75"/></StgValue>
</operation>

<operation id="726" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:143 %sample_period_load_52 = load i8 %sample_period_addr_75

]]></Node>
<StgValue><ssdm name="sample_period_load_52"/></StgValue>
</operation>

<operation id="727" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:144 %sample_period_addr_76 = getelementptr i32 %sample_period, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="sample_period_addr_76"/></StgValue>
</operation>

<operation id="728" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:145 %sample_period_load_53 = load i8 %sample_period_addr_76

]]></Node>
<StgValue><ssdm name="sample_period_load_53"/></StgValue>
</operation>

<operation id="729" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:514 %trunc_ln62_32 = trunc i32 %sample_period_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln62_32"/></StgValue>
</operation>

<operation id="730" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:515 %trunc_ln62_33 = trunc i32 %sample_period_load_51

]]></Node>
<StgValue><ssdm name="trunc_ln62_33"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="731" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:143 %sample_period_load_52 = load i8 %sample_period_addr_75

]]></Node>
<StgValue><ssdm name="sample_period_load_52"/></StgValue>
</operation>

<operation id="732" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:145 %sample_period_load_53 = load i8 %sample_period_addr_76

]]></Node>
<StgValue><ssdm name="sample_period_load_53"/></StgValue>
</operation>

<operation id="733" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:146 %sample_period_addr_77 = getelementptr i32 %sample_period, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="sample_period_addr_77"/></StgValue>
</operation>

<operation id="734" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:147 %sample_period_load_54 = load i8 %sample_period_addr_77

]]></Node>
<StgValue><ssdm name="sample_period_load_54"/></StgValue>
</operation>

<operation id="735" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:150 %sample_period_addr_78 = getelementptr i32 %sample_period, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="sample_period_addr_78"/></StgValue>
</operation>

<operation id="736" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:151 %sample_period_load_55 = load i8 %sample_period_addr_78

]]></Node>
<StgValue><ssdm name="sample_period_load_55"/></StgValue>
</operation>

<operation id="737" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:516 %trunc_ln62_34 = trunc i32 %sample_period_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln62_34"/></StgValue>
</operation>

<operation id="738" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:517 %trunc_ln62_35 = trunc i32 %sample_period_load_53

]]></Node>
<StgValue><ssdm name="trunc_ln62_35"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="739" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:147 %sample_period_load_54 = load i8 %sample_period_addr_77

]]></Node>
<StgValue><ssdm name="sample_period_load_54"/></StgValue>
</operation>

<operation id="740" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:148 %trunc_ln139_37 = trunc i32 %sample_period_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln139_37"/></StgValue>
</operation>

<operation id="741" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:149 %trunc_ln139_34 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_54, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_34"/></StgValue>
</operation>

<operation id="742" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:151 %sample_period_load_55 = load i8 %sample_period_addr_78

]]></Node>
<StgValue><ssdm name="sample_period_load_55"/></StgValue>
</operation>

<operation id="743" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:152 %trunc_ln139_39 = trunc i32 %sample_period_load_55

]]></Node>
<StgValue><ssdm name="trunc_ln139_39"/></StgValue>
</operation>

<operation id="744" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:153 %trunc_ln139_36 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_55, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_36"/></StgValue>
</operation>

<operation id="745" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:154 %sample_period_addr_79 = getelementptr i32 %sample_period, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="sample_period_addr_79"/></StgValue>
</operation>

<operation id="746" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:155 %sample_period_load_56 = load i8 %sample_period_addr_79

]]></Node>
<StgValue><ssdm name="sample_period_load_56"/></StgValue>
</operation>

<operation id="747" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:158 %sample_period_addr_80 = getelementptr i32 %sample_period, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="sample_period_addr_80"/></StgValue>
</operation>

<operation id="748" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:159 %sample_period_load_57 = load i8 %sample_period_addr_80

]]></Node>
<StgValue><ssdm name="sample_period_load_57"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="749" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:155 %sample_period_load_56 = load i8 %sample_period_addr_79

]]></Node>
<StgValue><ssdm name="sample_period_load_56"/></StgValue>
</operation>

<operation id="750" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:156 %trunc_ln139_41 = trunc i32 %sample_period_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln139_41"/></StgValue>
</operation>

<operation id="751" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:157 %trunc_ln139_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_56, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_38"/></StgValue>
</operation>

<operation id="752" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:159 %sample_period_load_57 = load i8 %sample_period_addr_80

]]></Node>
<StgValue><ssdm name="sample_period_load_57"/></StgValue>
</operation>

<operation id="753" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:160 %trunc_ln139_43 = trunc i32 %sample_period_load_57

]]></Node>
<StgValue><ssdm name="trunc_ln139_43"/></StgValue>
</operation>

<operation id="754" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:161 %trunc_ln139_40 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_57, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_40"/></StgValue>
</operation>

<operation id="755" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:162 %sample_period_addr_81 = getelementptr i32 %sample_period, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="sample_period_addr_81"/></StgValue>
</operation>

<operation id="756" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:163 %sample_period_load_58 = load i8 %sample_period_addr_81

]]></Node>
<StgValue><ssdm name="sample_period_load_58"/></StgValue>
</operation>

<operation id="757" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:166 %sample_period_addr_82 = getelementptr i32 %sample_period, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="sample_period_addr_82"/></StgValue>
</operation>

<operation id="758" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:167 %sample_period_load_59 = load i8 %sample_period_addr_82

]]></Node>
<StgValue><ssdm name="sample_period_load_59"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="759" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:163 %sample_period_load_58 = load i8 %sample_period_addr_81

]]></Node>
<StgValue><ssdm name="sample_period_load_58"/></StgValue>
</operation>

<operation id="760" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:164 %trunc_ln139_45 = trunc i32 %sample_period_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln139_45"/></StgValue>
</operation>

<operation id="761" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:165 %trunc_ln139_42 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_58, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_42"/></StgValue>
</operation>

<operation id="762" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:167 %sample_period_load_59 = load i8 %sample_period_addr_82

]]></Node>
<StgValue><ssdm name="sample_period_load_59"/></StgValue>
</operation>

<operation id="763" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:168 %trunc_ln139_47 = trunc i32 %sample_period_load_59

]]></Node>
<StgValue><ssdm name="trunc_ln139_47"/></StgValue>
</operation>

<operation id="764" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:169 %trunc_ln139_44 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_59, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_44"/></StgValue>
</operation>

<operation id="765" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:170 %sample_period_addr_83 = getelementptr i32 %sample_period, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="sample_period_addr_83"/></StgValue>
</operation>

<operation id="766" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:171 %sample_period_load_60 = load i8 %sample_period_addr_83

]]></Node>
<StgValue><ssdm name="sample_period_load_60"/></StgValue>
</operation>

<operation id="767" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:172 %sample_period_addr_84 = getelementptr i32 %sample_period, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="sample_period_addr_84"/></StgValue>
</operation>

<operation id="768" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:173 %sample_period_load_61 = load i8 %sample_period_addr_84

]]></Node>
<StgValue><ssdm name="sample_period_load_61"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="769" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:171 %sample_period_load_60 = load i8 %sample_period_addr_83

]]></Node>
<StgValue><ssdm name="sample_period_load_60"/></StgValue>
</operation>

<operation id="770" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:173 %sample_period_load_61 = load i8 %sample_period_addr_84

]]></Node>
<StgValue><ssdm name="sample_period_load_61"/></StgValue>
</operation>

<operation id="771" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:174 %sample_period_addr_85 = getelementptr i32 %sample_period, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="sample_period_addr_85"/></StgValue>
</operation>

<operation id="772" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:175 %sample_period_load_62 = load i8 %sample_period_addr_85

]]></Node>
<StgValue><ssdm name="sample_period_load_62"/></StgValue>
</operation>

<operation id="773" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:176 %sample_period_addr_86 = getelementptr i32 %sample_period, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="sample_period_addr_86"/></StgValue>
</operation>

<operation id="774" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:177 %sample_period_load_63 = load i8 %sample_period_addr_86

]]></Node>
<StgValue><ssdm name="sample_period_load_63"/></StgValue>
</operation>

<operation id="775" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:518 %trunc_ln62_36 = trunc i32 %sample_period_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln62_36"/></StgValue>
</operation>

<operation id="776" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:519 %trunc_ln62_37 = trunc i32 %sample_period_load_61

]]></Node>
<StgValue><ssdm name="trunc_ln62_37"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="777" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:175 %sample_period_load_62 = load i8 %sample_period_addr_85

]]></Node>
<StgValue><ssdm name="sample_period_load_62"/></StgValue>
</operation>

<operation id="778" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:177 %sample_period_load_63 = load i8 %sample_period_addr_86

]]></Node>
<StgValue><ssdm name="sample_period_load_63"/></StgValue>
</operation>

<operation id="779" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:178 %sample_period_addr_87 = getelementptr i32 %sample_period, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="sample_period_addr_87"/></StgValue>
</operation>

<operation id="780" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:179 %sample_period_load_64 = load i8 %sample_period_addr_87

]]></Node>
<StgValue><ssdm name="sample_period_load_64"/></StgValue>
</operation>

<operation id="781" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:180 %sample_period_addr_88 = getelementptr i32 %sample_period, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="sample_period_addr_88"/></StgValue>
</operation>

<operation id="782" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:181 %sample_period_load_65 = load i8 %sample_period_addr_88

]]></Node>
<StgValue><ssdm name="sample_period_load_65"/></StgValue>
</operation>

<operation id="783" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:520 %trunc_ln62_38 = trunc i32 %sample_period_load_62

]]></Node>
<StgValue><ssdm name="trunc_ln62_38"/></StgValue>
</operation>

<operation id="784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:521 %trunc_ln62_39 = trunc i32 %sample_period_load_63

]]></Node>
<StgValue><ssdm name="trunc_ln62_39"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="785" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:179 %sample_period_load_64 = load i8 %sample_period_addr_87

]]></Node>
<StgValue><ssdm name="sample_period_load_64"/></StgValue>
</operation>

<operation id="786" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:181 %sample_period_load_65 = load i8 %sample_period_addr_88

]]></Node>
<StgValue><ssdm name="sample_period_load_65"/></StgValue>
</operation>

<operation id="787" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:182 %sample_period_addr_89 = getelementptr i32 %sample_period, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="sample_period_addr_89"/></StgValue>
</operation>

<operation id="788" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:183 %sample_period_load_66 = load i8 %sample_period_addr_89

]]></Node>
<StgValue><ssdm name="sample_period_load_66"/></StgValue>
</operation>

<operation id="789" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:184 %sample_period_addr_90 = getelementptr i32 %sample_period, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="sample_period_addr_90"/></StgValue>
</operation>

<operation id="790" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:185 %sample_period_load_67 = load i8 %sample_period_addr_90

]]></Node>
<StgValue><ssdm name="sample_period_load_67"/></StgValue>
</operation>

<operation id="791" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:522 %trunc_ln62_40 = trunc i32 %sample_period_load_64

]]></Node>
<StgValue><ssdm name="trunc_ln62_40"/></StgValue>
</operation>

<operation id="792" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:523 %trunc_ln62_41 = trunc i32 %sample_period_load_65

]]></Node>
<StgValue><ssdm name="trunc_ln62_41"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="793" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:183 %sample_period_load_66 = load i8 %sample_period_addr_89

]]></Node>
<StgValue><ssdm name="sample_period_load_66"/></StgValue>
</operation>

<operation id="794" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:185 %sample_period_load_67 = load i8 %sample_period_addr_90

]]></Node>
<StgValue><ssdm name="sample_period_load_67"/></StgValue>
</operation>

<operation id="795" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:186 %sample_period_addr_91 = getelementptr i32 %sample_period, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="sample_period_addr_91"/></StgValue>
</operation>

<operation id="796" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:187 %sample_period_load_68 = load i8 %sample_period_addr_91

]]></Node>
<StgValue><ssdm name="sample_period_load_68"/></StgValue>
</operation>

<operation id="797" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:188 %sample_period_addr_92 = getelementptr i32 %sample_period, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="sample_period_addr_92"/></StgValue>
</operation>

<operation id="798" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:189 %sample_period_load_69 = load i8 %sample_period_addr_92

]]></Node>
<StgValue><ssdm name="sample_period_load_69"/></StgValue>
</operation>

<operation id="799" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:524 %trunc_ln62_42 = trunc i32 %sample_period_load_66

]]></Node>
<StgValue><ssdm name="trunc_ln62_42"/></StgValue>
</operation>

<operation id="800" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:525 %trunc_ln62_43 = trunc i32 %sample_period_load_67

]]></Node>
<StgValue><ssdm name="trunc_ln62_43"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="801" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:187 %sample_period_load_68 = load i8 %sample_period_addr_91

]]></Node>
<StgValue><ssdm name="sample_period_load_68"/></StgValue>
</operation>

<operation id="802" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:189 %sample_period_load_69 = load i8 %sample_period_addr_92

]]></Node>
<StgValue><ssdm name="sample_period_load_69"/></StgValue>
</operation>

<operation id="803" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:190 %sample_period_addr_93 = getelementptr i32 %sample_period, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="sample_period_addr_93"/></StgValue>
</operation>

<operation id="804" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:191 %sample_period_load_70 = load i8 %sample_period_addr_93

]]></Node>
<StgValue><ssdm name="sample_period_load_70"/></StgValue>
</operation>

<operation id="805" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:192 %sample_period_addr_94 = getelementptr i32 %sample_period, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="sample_period_addr_94"/></StgValue>
</operation>

<operation id="806" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:193 %sample_period_load_71 = load i8 %sample_period_addr_94

]]></Node>
<StgValue><ssdm name="sample_period_load_71"/></StgValue>
</operation>

<operation id="807" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:526 %trunc_ln62_44 = trunc i32 %sample_period_load_68

]]></Node>
<StgValue><ssdm name="trunc_ln62_44"/></StgValue>
</operation>

<operation id="808" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:527 %trunc_ln62_45 = trunc i32 %sample_period_load_69

]]></Node>
<StgValue><ssdm name="trunc_ln62_45"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="809" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:191 %sample_period_load_70 = load i8 %sample_period_addr_93

]]></Node>
<StgValue><ssdm name="sample_period_load_70"/></StgValue>
</operation>

<operation id="810" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:193 %sample_period_load_71 = load i8 %sample_period_addr_94

]]></Node>
<StgValue><ssdm name="sample_period_load_71"/></StgValue>
</operation>

<operation id="811" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:194 %sample_period_addr_95 = getelementptr i32 %sample_period, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="sample_period_addr_95"/></StgValue>
</operation>

<operation id="812" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:195 %sample_period_load_72 = load i8 %sample_period_addr_95

]]></Node>
<StgValue><ssdm name="sample_period_load_72"/></StgValue>
</operation>

<operation id="813" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:198 %sample_period_addr_96 = getelementptr i32 %sample_period, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="sample_period_addr_96"/></StgValue>
</operation>

<operation id="814" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:199 %sample_period_load_73 = load i8 %sample_period_addr_96

]]></Node>
<StgValue><ssdm name="sample_period_load_73"/></StgValue>
</operation>

<operation id="815" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:528 %trunc_ln62_46 = trunc i32 %sample_period_load_70

]]></Node>
<StgValue><ssdm name="trunc_ln62_46"/></StgValue>
</operation>

<operation id="816" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:529 %trunc_ln62_47 = trunc i32 %sample_period_load_71

]]></Node>
<StgValue><ssdm name="trunc_ln62_47"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="817" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:195 %sample_period_load_72 = load i8 %sample_period_addr_95

]]></Node>
<StgValue><ssdm name="sample_period_load_72"/></StgValue>
</operation>

<operation id="818" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:196 %trunc_ln139_49 = trunc i32 %sample_period_load_72

]]></Node>
<StgValue><ssdm name="trunc_ln139_49"/></StgValue>
</operation>

<operation id="819" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:197 %trunc_ln139_46 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_72, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_46"/></StgValue>
</operation>

<operation id="820" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:199 %sample_period_load_73 = load i8 %sample_period_addr_96

]]></Node>
<StgValue><ssdm name="sample_period_load_73"/></StgValue>
</operation>

<operation id="821" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:200 %trunc_ln139_51 = trunc i32 %sample_period_load_73

]]></Node>
<StgValue><ssdm name="trunc_ln139_51"/></StgValue>
</operation>

<operation id="822" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:201 %trunc_ln139_48 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_73, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_48"/></StgValue>
</operation>

<operation id="823" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:202 %sample_period_addr_97 = getelementptr i32 %sample_period, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="sample_period_addr_97"/></StgValue>
</operation>

<operation id="824" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:203 %sample_period_load_74 = load i8 %sample_period_addr_97

]]></Node>
<StgValue><ssdm name="sample_period_load_74"/></StgValue>
</operation>

<operation id="825" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:206 %sample_period_addr_98 = getelementptr i32 %sample_period, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="sample_period_addr_98"/></StgValue>
</operation>

<operation id="826" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:207 %sample_period_load_75 = load i8 %sample_period_addr_98

]]></Node>
<StgValue><ssdm name="sample_period_load_75"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="827" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:203 %sample_period_load_74 = load i8 %sample_period_addr_97

]]></Node>
<StgValue><ssdm name="sample_period_load_74"/></StgValue>
</operation>

<operation id="828" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:204 %trunc_ln139_53 = trunc i32 %sample_period_load_74

]]></Node>
<StgValue><ssdm name="trunc_ln139_53"/></StgValue>
</operation>

<operation id="829" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:205 %trunc_ln139_50 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_74, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_50"/></StgValue>
</operation>

<operation id="830" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:207 %sample_period_load_75 = load i8 %sample_period_addr_98

]]></Node>
<StgValue><ssdm name="sample_period_load_75"/></StgValue>
</operation>

<operation id="831" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:208 %trunc_ln139_55 = trunc i32 %sample_period_load_75

]]></Node>
<StgValue><ssdm name="trunc_ln139_55"/></StgValue>
</operation>

<operation id="832" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:209 %trunc_ln139_52 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_75, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_52"/></StgValue>
</operation>

<operation id="833" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:210 %sample_period_addr_99 = getelementptr i32 %sample_period, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="sample_period_addr_99"/></StgValue>
</operation>

<operation id="834" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:211 %sample_period_load_76 = load i8 %sample_period_addr_99

]]></Node>
<StgValue><ssdm name="sample_period_load_76"/></StgValue>
</operation>

<operation id="835" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:214 %sample_period_addr_100 = getelementptr i32 %sample_period, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="sample_period_addr_100"/></StgValue>
</operation>

<operation id="836" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:215 %sample_period_load_77 = load i8 %sample_period_addr_100

]]></Node>
<StgValue><ssdm name="sample_period_load_77"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="837" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:211 %sample_period_load_76 = load i8 %sample_period_addr_99

]]></Node>
<StgValue><ssdm name="sample_period_load_76"/></StgValue>
</operation>

<operation id="838" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:212 %trunc_ln139_57 = trunc i32 %sample_period_load_76

]]></Node>
<StgValue><ssdm name="trunc_ln139_57"/></StgValue>
</operation>

<operation id="839" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:213 %trunc_ln139_54 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_76, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_54"/></StgValue>
</operation>

<operation id="840" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:215 %sample_period_load_77 = load i8 %sample_period_addr_100

]]></Node>
<StgValue><ssdm name="sample_period_load_77"/></StgValue>
</operation>

<operation id="841" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:216 %trunc_ln139_59 = trunc i32 %sample_period_load_77

]]></Node>
<StgValue><ssdm name="trunc_ln139_59"/></StgValue>
</operation>

<operation id="842" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:217 %trunc_ln139_56 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_77, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_56"/></StgValue>
</operation>

<operation id="843" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:218 %sample_period_addr_101 = getelementptr i32 %sample_period, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="sample_period_addr_101"/></StgValue>
</operation>

<operation id="844" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:219 %sample_period_load_78 = load i8 %sample_period_addr_101

]]></Node>
<StgValue><ssdm name="sample_period_load_78"/></StgValue>
</operation>

<operation id="845" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:220 %sample_period_addr_102 = getelementptr i32 %sample_period, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="sample_period_addr_102"/></StgValue>
</operation>

<operation id="846" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:221 %sample_period_load_79 = load i8 %sample_period_addr_102

]]></Node>
<StgValue><ssdm name="sample_period_load_79"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="847" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:219 %sample_period_load_78 = load i8 %sample_period_addr_101

]]></Node>
<StgValue><ssdm name="sample_period_load_78"/></StgValue>
</operation>

<operation id="848" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:221 %sample_period_load_79 = load i8 %sample_period_addr_102

]]></Node>
<StgValue><ssdm name="sample_period_load_79"/></StgValue>
</operation>

<operation id="849" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:222 %sample_period_addr_103 = getelementptr i32 %sample_period, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="sample_period_addr_103"/></StgValue>
</operation>

<operation id="850" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:223 %sample_period_load_80 = load i8 %sample_period_addr_103

]]></Node>
<StgValue><ssdm name="sample_period_load_80"/></StgValue>
</operation>

<operation id="851" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:224 %sample_period_addr_104 = getelementptr i32 %sample_period, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="sample_period_addr_104"/></StgValue>
</operation>

<operation id="852" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:225 %sample_period_load_81 = load i8 %sample_period_addr_104

]]></Node>
<StgValue><ssdm name="sample_period_load_81"/></StgValue>
</operation>

<operation id="853" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:530 %trunc_ln62_48 = trunc i32 %sample_period_load_78

]]></Node>
<StgValue><ssdm name="trunc_ln62_48"/></StgValue>
</operation>

<operation id="854" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:531 %trunc_ln62_49 = trunc i32 %sample_period_load_79

]]></Node>
<StgValue><ssdm name="trunc_ln62_49"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="855" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:223 %sample_period_load_80 = load i8 %sample_period_addr_103

]]></Node>
<StgValue><ssdm name="sample_period_load_80"/></StgValue>
</operation>

<operation id="856" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:225 %sample_period_load_81 = load i8 %sample_period_addr_104

]]></Node>
<StgValue><ssdm name="sample_period_load_81"/></StgValue>
</operation>

<operation id="857" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:226 %sample_period_addr_105 = getelementptr i32 %sample_period, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="sample_period_addr_105"/></StgValue>
</operation>

<operation id="858" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:227 %sample_period_load_82 = load i8 %sample_period_addr_105

]]></Node>
<StgValue><ssdm name="sample_period_load_82"/></StgValue>
</operation>

<operation id="859" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:228 %sample_period_addr_106 = getelementptr i32 %sample_period, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="sample_period_addr_106"/></StgValue>
</operation>

<operation id="860" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:229 %sample_period_load_83 = load i8 %sample_period_addr_106

]]></Node>
<StgValue><ssdm name="sample_period_load_83"/></StgValue>
</operation>

<operation id="861" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:532 %trunc_ln62_50 = trunc i32 %sample_period_load_80

]]></Node>
<StgValue><ssdm name="trunc_ln62_50"/></StgValue>
</operation>

<operation id="862" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:533 %trunc_ln62_51 = trunc i32 %sample_period_load_81

]]></Node>
<StgValue><ssdm name="trunc_ln62_51"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="863" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:227 %sample_period_load_82 = load i8 %sample_period_addr_105

]]></Node>
<StgValue><ssdm name="sample_period_load_82"/></StgValue>
</operation>

<operation id="864" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:229 %sample_period_load_83 = load i8 %sample_period_addr_106

]]></Node>
<StgValue><ssdm name="sample_period_load_83"/></StgValue>
</operation>

<operation id="865" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:230 %sample_period_addr_107 = getelementptr i32 %sample_period, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="sample_period_addr_107"/></StgValue>
</operation>

<operation id="866" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:231 %sample_period_load_84 = load i8 %sample_period_addr_107

]]></Node>
<StgValue><ssdm name="sample_period_load_84"/></StgValue>
</operation>

<operation id="867" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:232 %sample_period_addr_108 = getelementptr i32 %sample_period, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="sample_period_addr_108"/></StgValue>
</operation>

<operation id="868" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:233 %sample_period_load_85 = load i8 %sample_period_addr_108

]]></Node>
<StgValue><ssdm name="sample_period_load_85"/></StgValue>
</operation>

<operation id="869" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:534 %trunc_ln62_52 = trunc i32 %sample_period_load_82

]]></Node>
<StgValue><ssdm name="trunc_ln62_52"/></StgValue>
</operation>

<operation id="870" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:535 %trunc_ln62_53 = trunc i32 %sample_period_load_83

]]></Node>
<StgValue><ssdm name="trunc_ln62_53"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="871" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:231 %sample_period_load_84 = load i8 %sample_period_addr_107

]]></Node>
<StgValue><ssdm name="sample_period_load_84"/></StgValue>
</operation>

<operation id="872" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:233 %sample_period_load_85 = load i8 %sample_period_addr_108

]]></Node>
<StgValue><ssdm name="sample_period_load_85"/></StgValue>
</operation>

<operation id="873" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:234 %sample_period_addr_109 = getelementptr i32 %sample_period, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="sample_period_addr_109"/></StgValue>
</operation>

<operation id="874" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:235 %sample_period_load_86 = load i8 %sample_period_addr_109

]]></Node>
<StgValue><ssdm name="sample_period_load_86"/></StgValue>
</operation>

<operation id="875" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:236 %sample_period_addr_110 = getelementptr i32 %sample_period, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="sample_period_addr_110"/></StgValue>
</operation>

<operation id="876" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:237 %sample_period_load_87 = load i8 %sample_period_addr_110

]]></Node>
<StgValue><ssdm name="sample_period_load_87"/></StgValue>
</operation>

<operation id="877" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:536 %trunc_ln62_54 = trunc i32 %sample_period_load_84

]]></Node>
<StgValue><ssdm name="trunc_ln62_54"/></StgValue>
</operation>

<operation id="878" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:537 %trunc_ln62_55 = trunc i32 %sample_period_load_85

]]></Node>
<StgValue><ssdm name="trunc_ln62_55"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="879" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:235 %sample_period_load_86 = load i8 %sample_period_addr_109

]]></Node>
<StgValue><ssdm name="sample_period_load_86"/></StgValue>
</operation>

<operation id="880" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:237 %sample_period_load_87 = load i8 %sample_period_addr_110

]]></Node>
<StgValue><ssdm name="sample_period_load_87"/></StgValue>
</operation>

<operation id="881" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:238 %sample_period_addr_111 = getelementptr i32 %sample_period, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="sample_period_addr_111"/></StgValue>
</operation>

<operation id="882" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:239 %sample_period_load_88 = load i8 %sample_period_addr_111

]]></Node>
<StgValue><ssdm name="sample_period_load_88"/></StgValue>
</operation>

<operation id="883" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:240 %sample_period_addr_112 = getelementptr i32 %sample_period, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="sample_period_addr_112"/></StgValue>
</operation>

<operation id="884" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:241 %sample_period_load_89 = load i8 %sample_period_addr_112

]]></Node>
<StgValue><ssdm name="sample_period_load_89"/></StgValue>
</operation>

<operation id="885" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:538 %trunc_ln62_56 = trunc i32 %sample_period_load_86

]]></Node>
<StgValue><ssdm name="trunc_ln62_56"/></StgValue>
</operation>

<operation id="886" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:539 %trunc_ln62_57 = trunc i32 %sample_period_load_87

]]></Node>
<StgValue><ssdm name="trunc_ln62_57"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="887" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:239 %sample_period_load_88 = load i8 %sample_period_addr_111

]]></Node>
<StgValue><ssdm name="sample_period_load_88"/></StgValue>
</operation>

<operation id="888" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:241 %sample_period_load_89 = load i8 %sample_period_addr_112

]]></Node>
<StgValue><ssdm name="sample_period_load_89"/></StgValue>
</operation>

<operation id="889" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:242 %sample_period_addr_113 = getelementptr i32 %sample_period, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="sample_period_addr_113"/></StgValue>
</operation>

<operation id="890" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:243 %sample_period_load_90 = load i8 %sample_period_addr_113

]]></Node>
<StgValue><ssdm name="sample_period_load_90"/></StgValue>
</operation>

<operation id="891" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:246 %sample_period_addr_114 = getelementptr i32 %sample_period, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="sample_period_addr_114"/></StgValue>
</operation>

<operation id="892" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:247 %sample_period_load_91 = load i8 %sample_period_addr_114

]]></Node>
<StgValue><ssdm name="sample_period_load_91"/></StgValue>
</operation>

<operation id="893" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:540 %trunc_ln62_58 = trunc i32 %sample_period_load_88

]]></Node>
<StgValue><ssdm name="trunc_ln62_58"/></StgValue>
</operation>

<operation id="894" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:541 %trunc_ln62_59 = trunc i32 %sample_period_load_89

]]></Node>
<StgValue><ssdm name="trunc_ln62_59"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="895" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:243 %sample_period_load_90 = load i8 %sample_period_addr_113

]]></Node>
<StgValue><ssdm name="sample_period_load_90"/></StgValue>
</operation>

<operation id="896" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:244 %trunc_ln139_61 = trunc i32 %sample_period_load_90

]]></Node>
<StgValue><ssdm name="trunc_ln139_61"/></StgValue>
</operation>

<operation id="897" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:245 %trunc_ln139_58 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_90, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_58"/></StgValue>
</operation>

<operation id="898" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:247 %sample_period_load_91 = load i8 %sample_period_addr_114

]]></Node>
<StgValue><ssdm name="sample_period_load_91"/></StgValue>
</operation>

<operation id="899" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:248 %trunc_ln139_63 = trunc i32 %sample_period_load_91

]]></Node>
<StgValue><ssdm name="trunc_ln139_63"/></StgValue>
</operation>

<operation id="900" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:249 %trunc_ln139_60 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_91, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_60"/></StgValue>
</operation>

<operation id="901" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:250 %sample_period_addr_115 = getelementptr i32 %sample_period, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="sample_period_addr_115"/></StgValue>
</operation>

<operation id="902" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:251 %sample_period_load_92 = load i8 %sample_period_addr_115

]]></Node>
<StgValue><ssdm name="sample_period_load_92"/></StgValue>
</operation>

<operation id="903" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:254 %sample_period_addr_116 = getelementptr i32 %sample_period, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="sample_period_addr_116"/></StgValue>
</operation>

<operation id="904" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:255 %sample_period_load_93 = load i8 %sample_period_addr_116

]]></Node>
<StgValue><ssdm name="sample_period_load_93"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="905" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:251 %sample_period_load_92 = load i8 %sample_period_addr_115

]]></Node>
<StgValue><ssdm name="sample_period_load_92"/></StgValue>
</operation>

<operation id="906" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:252 %trunc_ln139_65 = trunc i32 %sample_period_load_92

]]></Node>
<StgValue><ssdm name="trunc_ln139_65"/></StgValue>
</operation>

<operation id="907" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:253 %trunc_ln139_62 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_92, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_62"/></StgValue>
</operation>

<operation id="908" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:255 %sample_period_load_93 = load i8 %sample_period_addr_116

]]></Node>
<StgValue><ssdm name="sample_period_load_93"/></StgValue>
</operation>

<operation id="909" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:256 %trunc_ln139_67 = trunc i32 %sample_period_load_93

]]></Node>
<StgValue><ssdm name="trunc_ln139_67"/></StgValue>
</operation>

<operation id="910" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:257 %trunc_ln139_64 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_93, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_64"/></StgValue>
</operation>

<operation id="911" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:258 %sample_period_addr_117 = getelementptr i32 %sample_period, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="sample_period_addr_117"/></StgValue>
</operation>

<operation id="912" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:259 %sample_period_load_94 = load i8 %sample_period_addr_117

]]></Node>
<StgValue><ssdm name="sample_period_load_94"/></StgValue>
</operation>

<operation id="913" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:262 %sample_period_addr_118 = getelementptr i32 %sample_period, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="sample_period_addr_118"/></StgValue>
</operation>

<operation id="914" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:263 %sample_period_load_95 = load i8 %sample_period_addr_118

]]></Node>
<StgValue><ssdm name="sample_period_load_95"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="915" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:259 %sample_period_load_94 = load i8 %sample_period_addr_117

]]></Node>
<StgValue><ssdm name="sample_period_load_94"/></StgValue>
</operation>

<operation id="916" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:260 %trunc_ln139_69 = trunc i32 %sample_period_load_94

]]></Node>
<StgValue><ssdm name="trunc_ln139_69"/></StgValue>
</operation>

<operation id="917" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:261 %trunc_ln139_66 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_94, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_66"/></StgValue>
</operation>

<operation id="918" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:263 %sample_period_load_95 = load i8 %sample_period_addr_118

]]></Node>
<StgValue><ssdm name="sample_period_load_95"/></StgValue>
</operation>

<operation id="919" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:264 %trunc_ln139_71 = trunc i32 %sample_period_load_95

]]></Node>
<StgValue><ssdm name="trunc_ln139_71"/></StgValue>
</operation>

<operation id="920" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:265 %trunc_ln139_68 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_95, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_68"/></StgValue>
</operation>

<operation id="921" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:266 %sample_period_addr_119 = getelementptr i32 %sample_period, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="sample_period_addr_119"/></StgValue>
</operation>

<operation id="922" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:267 %sample_period_load_96 = load i8 %sample_period_addr_119

]]></Node>
<StgValue><ssdm name="sample_period_load_96"/></StgValue>
</operation>

<operation id="923" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:268 %sample_period_addr_120 = getelementptr i32 %sample_period, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="sample_period_addr_120"/></StgValue>
</operation>

<operation id="924" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:269 %sample_period_load_97 = load i8 %sample_period_addr_120

]]></Node>
<StgValue><ssdm name="sample_period_load_97"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="925" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:267 %sample_period_load_96 = load i8 %sample_period_addr_119

]]></Node>
<StgValue><ssdm name="sample_period_load_96"/></StgValue>
</operation>

<operation id="926" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:269 %sample_period_load_97 = load i8 %sample_period_addr_120

]]></Node>
<StgValue><ssdm name="sample_period_load_97"/></StgValue>
</operation>

<operation id="927" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:270 %sample_period_addr_121 = getelementptr i32 %sample_period, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="sample_period_addr_121"/></StgValue>
</operation>

<operation id="928" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:271 %sample_period_load_98 = load i8 %sample_period_addr_121

]]></Node>
<StgValue><ssdm name="sample_period_load_98"/></StgValue>
</operation>

<operation id="929" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:272 %sample_period_addr_122 = getelementptr i32 %sample_period, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="sample_period_addr_122"/></StgValue>
</operation>

<operation id="930" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:273 %sample_period_load_99 = load i8 %sample_period_addr_122

]]></Node>
<StgValue><ssdm name="sample_period_load_99"/></StgValue>
</operation>

<operation id="931" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:542 %trunc_ln62_60 = trunc i32 %sample_period_load_96

]]></Node>
<StgValue><ssdm name="trunc_ln62_60"/></StgValue>
</operation>

<operation id="932" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:543 %trunc_ln62_61 = trunc i32 %sample_period_load_97

]]></Node>
<StgValue><ssdm name="trunc_ln62_61"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="933" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:271 %sample_period_load_98 = load i8 %sample_period_addr_121

]]></Node>
<StgValue><ssdm name="sample_period_load_98"/></StgValue>
</operation>

<operation id="934" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:273 %sample_period_load_99 = load i8 %sample_period_addr_122

]]></Node>
<StgValue><ssdm name="sample_period_load_99"/></StgValue>
</operation>

<operation id="935" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:274 %sample_period_addr_123 = getelementptr i32 %sample_period, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="sample_period_addr_123"/></StgValue>
</operation>

<operation id="936" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:275 %sample_period_load_100 = load i8 %sample_period_addr_123

]]></Node>
<StgValue><ssdm name="sample_period_load_100"/></StgValue>
</operation>

<operation id="937" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:276 %sample_period_addr_124 = getelementptr i32 %sample_period, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="sample_period_addr_124"/></StgValue>
</operation>

<operation id="938" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:277 %sample_period_load_101 = load i8 %sample_period_addr_124

]]></Node>
<StgValue><ssdm name="sample_period_load_101"/></StgValue>
</operation>

<operation id="939" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:544 %trunc_ln62_62 = trunc i32 %sample_period_load_98

]]></Node>
<StgValue><ssdm name="trunc_ln62_62"/></StgValue>
</operation>

<operation id="940" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:545 %trunc_ln62_63 = trunc i32 %sample_period_load_99

]]></Node>
<StgValue><ssdm name="trunc_ln62_63"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="941" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:275 %sample_period_load_100 = load i8 %sample_period_addr_123

]]></Node>
<StgValue><ssdm name="sample_period_load_100"/></StgValue>
</operation>

<operation id="942" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:277 %sample_period_load_101 = load i8 %sample_period_addr_124

]]></Node>
<StgValue><ssdm name="sample_period_load_101"/></StgValue>
</operation>

<operation id="943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:278 %sample_period_addr_125 = getelementptr i32 %sample_period, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="sample_period_addr_125"/></StgValue>
</operation>

<operation id="944" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:279 %sample_period_load_102 = load i8 %sample_period_addr_125

]]></Node>
<StgValue><ssdm name="sample_period_load_102"/></StgValue>
</operation>

<operation id="945" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:280 %sample_period_addr_126 = getelementptr i32 %sample_period, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="sample_period_addr_126"/></StgValue>
</operation>

<operation id="946" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:281 %sample_period_load_103 = load i8 %sample_period_addr_126

]]></Node>
<StgValue><ssdm name="sample_period_load_103"/></StgValue>
</operation>

<operation id="947" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:546 %trunc_ln62_64 = trunc i32 %sample_period_load_100

]]></Node>
<StgValue><ssdm name="trunc_ln62_64"/></StgValue>
</operation>

<operation id="948" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:547 %trunc_ln62_65 = trunc i32 %sample_period_load_101

]]></Node>
<StgValue><ssdm name="trunc_ln62_65"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="949" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:279 %sample_period_load_102 = load i8 %sample_period_addr_125

]]></Node>
<StgValue><ssdm name="sample_period_load_102"/></StgValue>
</operation>

<operation id="950" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:281 %sample_period_load_103 = load i8 %sample_period_addr_126

]]></Node>
<StgValue><ssdm name="sample_period_load_103"/></StgValue>
</operation>

<operation id="951" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:282 %sample_period_addr_127 = getelementptr i32 %sample_period, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="sample_period_addr_127"/></StgValue>
</operation>

<operation id="952" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:283 %sample_period_load_104 = load i8 %sample_period_addr_127

]]></Node>
<StgValue><ssdm name="sample_period_load_104"/></StgValue>
</operation>

<operation id="953" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:284 %sample_period_addr_128 = getelementptr i32 %sample_period, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="sample_period_addr_128"/></StgValue>
</operation>

<operation id="954" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:285 %sample_period_load_105 = load i8 %sample_period_addr_128

]]></Node>
<StgValue><ssdm name="sample_period_load_105"/></StgValue>
</operation>

<operation id="955" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:548 %trunc_ln62_66 = trunc i32 %sample_period_load_102

]]></Node>
<StgValue><ssdm name="trunc_ln62_66"/></StgValue>
</operation>

<operation id="956" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:549 %trunc_ln62_67 = trunc i32 %sample_period_load_103

]]></Node>
<StgValue><ssdm name="trunc_ln62_67"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="957" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:283 %sample_period_load_104 = load i8 %sample_period_addr_127

]]></Node>
<StgValue><ssdm name="sample_period_load_104"/></StgValue>
</operation>

<operation id="958" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:285 %sample_period_load_105 = load i8 %sample_period_addr_128

]]></Node>
<StgValue><ssdm name="sample_period_load_105"/></StgValue>
</operation>

<operation id="959" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:286 %sample_period_addr_129 = getelementptr i32 %sample_period, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="sample_period_addr_129"/></StgValue>
</operation>

<operation id="960" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:287 %sample_period_load_106 = load i8 %sample_period_addr_129

]]></Node>
<StgValue><ssdm name="sample_period_load_106"/></StgValue>
</operation>

<operation id="961" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:288 %sample_period_addr_130 = getelementptr i32 %sample_period, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="sample_period_addr_130"/></StgValue>
</operation>

<operation id="962" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:289 %sample_period_load_107 = load i8 %sample_period_addr_130

]]></Node>
<StgValue><ssdm name="sample_period_load_107"/></StgValue>
</operation>

<operation id="963" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:550 %trunc_ln62_68 = trunc i32 %sample_period_load_104

]]></Node>
<StgValue><ssdm name="trunc_ln62_68"/></StgValue>
</operation>

<operation id="964" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:551 %trunc_ln62_69 = trunc i32 %sample_period_load_105

]]></Node>
<StgValue><ssdm name="trunc_ln62_69"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="965" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:287 %sample_period_load_106 = load i8 %sample_period_addr_129

]]></Node>
<StgValue><ssdm name="sample_period_load_106"/></StgValue>
</operation>

<operation id="966" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:289 %sample_period_load_107 = load i8 %sample_period_addr_130

]]></Node>
<StgValue><ssdm name="sample_period_load_107"/></StgValue>
</operation>

<operation id="967" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:290 %sample_period_addr_131 = getelementptr i32 %sample_period, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="sample_period_addr_131"/></StgValue>
</operation>

<operation id="968" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:291 %sample_period_load_108 = load i8 %sample_period_addr_131

]]></Node>
<StgValue><ssdm name="sample_period_load_108"/></StgValue>
</operation>

<operation id="969" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:294 %sample_period_addr_132 = getelementptr i32 %sample_period, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="sample_period_addr_132"/></StgValue>
</operation>

<operation id="970" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:295 %sample_period_load_109 = load i8 %sample_period_addr_132

]]></Node>
<StgValue><ssdm name="sample_period_load_109"/></StgValue>
</operation>

<operation id="971" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:552 %trunc_ln62_70 = trunc i32 %sample_period_load_106

]]></Node>
<StgValue><ssdm name="trunc_ln62_70"/></StgValue>
</operation>

<operation id="972" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:553 %trunc_ln62_71 = trunc i32 %sample_period_load_107

]]></Node>
<StgValue><ssdm name="trunc_ln62_71"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="973" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:291 %sample_period_load_108 = load i8 %sample_period_addr_131

]]></Node>
<StgValue><ssdm name="sample_period_load_108"/></StgValue>
</operation>

<operation id="974" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:292 %trunc_ln139_73 = trunc i32 %sample_period_load_108

]]></Node>
<StgValue><ssdm name="trunc_ln139_73"/></StgValue>
</operation>

<operation id="975" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:293 %trunc_ln139_70 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_108, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_70"/></StgValue>
</operation>

<operation id="976" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:295 %sample_period_load_109 = load i8 %sample_period_addr_132

]]></Node>
<StgValue><ssdm name="sample_period_load_109"/></StgValue>
</operation>

<operation id="977" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:296 %trunc_ln139_75 = trunc i32 %sample_period_load_109

]]></Node>
<StgValue><ssdm name="trunc_ln139_75"/></StgValue>
</operation>

<operation id="978" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:297 %trunc_ln139_72 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_109, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_72"/></StgValue>
</operation>

<operation id="979" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:298 %sample_period_addr_133 = getelementptr i32 %sample_period, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="sample_period_addr_133"/></StgValue>
</operation>

<operation id="980" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:299 %sample_period_load_110 = load i8 %sample_period_addr_133

]]></Node>
<StgValue><ssdm name="sample_period_load_110"/></StgValue>
</operation>

<operation id="981" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:302 %sample_period_addr_134 = getelementptr i32 %sample_period, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="sample_period_addr_134"/></StgValue>
</operation>

<operation id="982" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:303 %sample_period_load_111 = load i8 %sample_period_addr_134

]]></Node>
<StgValue><ssdm name="sample_period_load_111"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="983" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:299 %sample_period_load_110 = load i8 %sample_period_addr_133

]]></Node>
<StgValue><ssdm name="sample_period_load_110"/></StgValue>
</operation>

<operation id="984" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:300 %trunc_ln139_77 = trunc i32 %sample_period_load_110

]]></Node>
<StgValue><ssdm name="trunc_ln139_77"/></StgValue>
</operation>

<operation id="985" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:301 %trunc_ln139_74 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_110, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_74"/></StgValue>
</operation>

<operation id="986" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:303 %sample_period_load_111 = load i8 %sample_period_addr_134

]]></Node>
<StgValue><ssdm name="sample_period_load_111"/></StgValue>
</operation>

<operation id="987" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:304 %trunc_ln139_79 = trunc i32 %sample_period_load_111

]]></Node>
<StgValue><ssdm name="trunc_ln139_79"/></StgValue>
</operation>

<operation id="988" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:305 %trunc_ln139_76 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_111, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_76"/></StgValue>
</operation>

<operation id="989" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:306 %sample_period_addr_135 = getelementptr i32 %sample_period, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="sample_period_addr_135"/></StgValue>
</operation>

<operation id="990" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:307 %sample_period_load_112 = load i8 %sample_period_addr_135

]]></Node>
<StgValue><ssdm name="sample_period_load_112"/></StgValue>
</operation>

<operation id="991" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:310 %sample_period_addr_136 = getelementptr i32 %sample_period, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="sample_period_addr_136"/></StgValue>
</operation>

<operation id="992" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:311 %sample_period_load_113 = load i8 %sample_period_addr_136

]]></Node>
<StgValue><ssdm name="sample_period_load_113"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="993" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:307 %sample_period_load_112 = load i8 %sample_period_addr_135

]]></Node>
<StgValue><ssdm name="sample_period_load_112"/></StgValue>
</operation>

<operation id="994" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:308 %trunc_ln139_81 = trunc i32 %sample_period_load_112

]]></Node>
<StgValue><ssdm name="trunc_ln139_81"/></StgValue>
</operation>

<operation id="995" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:309 %trunc_ln139_78 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_112, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_78"/></StgValue>
</operation>

<operation id="996" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:311 %sample_period_load_113 = load i8 %sample_period_addr_136

]]></Node>
<StgValue><ssdm name="sample_period_load_113"/></StgValue>
</operation>

<operation id="997" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:312 %trunc_ln139_83 = trunc i32 %sample_period_load_113

]]></Node>
<StgValue><ssdm name="trunc_ln139_83"/></StgValue>
</operation>

<operation id="998" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:313 %trunc_ln139_80 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_113, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_80"/></StgValue>
</operation>

<operation id="999" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:314 %sample_period_addr_137 = getelementptr i32 %sample_period, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="sample_period_addr_137"/></StgValue>
</operation>

<operation id="1000" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:315 %sample_period_load_114 = load i8 %sample_period_addr_137

]]></Node>
<StgValue><ssdm name="sample_period_load_114"/></StgValue>
</operation>

<operation id="1001" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:316 %sample_period_addr_138 = getelementptr i32 %sample_period, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="sample_period_addr_138"/></StgValue>
</operation>

<operation id="1002" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:317 %sample_period_load_115 = load i8 %sample_period_addr_138

]]></Node>
<StgValue><ssdm name="sample_period_load_115"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1003" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:315 %sample_period_load_114 = load i8 %sample_period_addr_137

]]></Node>
<StgValue><ssdm name="sample_period_load_114"/></StgValue>
</operation>

<operation id="1004" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:317 %sample_period_load_115 = load i8 %sample_period_addr_138

]]></Node>
<StgValue><ssdm name="sample_period_load_115"/></StgValue>
</operation>

<operation id="1005" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:318 %sample_period_addr_139 = getelementptr i32 %sample_period, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="sample_period_addr_139"/></StgValue>
</operation>

<operation id="1006" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:319 %sample_period_load_116 = load i8 %sample_period_addr_139

]]></Node>
<StgValue><ssdm name="sample_period_load_116"/></StgValue>
</operation>

<operation id="1007" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:320 %sample_period_addr_140 = getelementptr i32 %sample_period, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="sample_period_addr_140"/></StgValue>
</operation>

<operation id="1008" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:321 %sample_period_load_117 = load i8 %sample_period_addr_140

]]></Node>
<StgValue><ssdm name="sample_period_load_117"/></StgValue>
</operation>

<operation id="1009" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:554 %trunc_ln62_72 = trunc i32 %sample_period_load_114

]]></Node>
<StgValue><ssdm name="trunc_ln62_72"/></StgValue>
</operation>

<operation id="1010" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:555 %trunc_ln62_73 = trunc i32 %sample_period_load_115

]]></Node>
<StgValue><ssdm name="trunc_ln62_73"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1011" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:319 %sample_period_load_116 = load i8 %sample_period_addr_139

]]></Node>
<StgValue><ssdm name="sample_period_load_116"/></StgValue>
</operation>

<operation id="1012" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:321 %sample_period_load_117 = load i8 %sample_period_addr_140

]]></Node>
<StgValue><ssdm name="sample_period_load_117"/></StgValue>
</operation>

<operation id="1013" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:322 %sample_period_addr_141 = getelementptr i32 %sample_period, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="sample_period_addr_141"/></StgValue>
</operation>

<operation id="1014" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:323 %sample_period_load_118 = load i8 %sample_period_addr_141

]]></Node>
<StgValue><ssdm name="sample_period_load_118"/></StgValue>
</operation>

<operation id="1015" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:324 %sample_period_addr_142 = getelementptr i32 %sample_period, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="sample_period_addr_142"/></StgValue>
</operation>

<operation id="1016" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:325 %sample_period_load_119 = load i8 %sample_period_addr_142

]]></Node>
<StgValue><ssdm name="sample_period_load_119"/></StgValue>
</operation>

<operation id="1017" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:556 %trunc_ln62_74 = trunc i32 %sample_period_load_116

]]></Node>
<StgValue><ssdm name="trunc_ln62_74"/></StgValue>
</operation>

<operation id="1018" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:557 %trunc_ln62_75 = trunc i32 %sample_period_load_117

]]></Node>
<StgValue><ssdm name="trunc_ln62_75"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1019" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:323 %sample_period_load_118 = load i8 %sample_period_addr_141

]]></Node>
<StgValue><ssdm name="sample_period_load_118"/></StgValue>
</operation>

<operation id="1020" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:325 %sample_period_load_119 = load i8 %sample_period_addr_142

]]></Node>
<StgValue><ssdm name="sample_period_load_119"/></StgValue>
</operation>

<operation id="1021" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:326 %sample_period_addr_143 = getelementptr i32 %sample_period, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="sample_period_addr_143"/></StgValue>
</operation>

<operation id="1022" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:327 %sample_period_load_120 = load i8 %sample_period_addr_143

]]></Node>
<StgValue><ssdm name="sample_period_load_120"/></StgValue>
</operation>

<operation id="1023" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:328 %sample_period_addr_144 = getelementptr i32 %sample_period, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="sample_period_addr_144"/></StgValue>
</operation>

<operation id="1024" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:329 %sample_period_load_121 = load i8 %sample_period_addr_144

]]></Node>
<StgValue><ssdm name="sample_period_load_121"/></StgValue>
</operation>

<operation id="1025" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:558 %trunc_ln62_76 = trunc i32 %sample_period_load_118

]]></Node>
<StgValue><ssdm name="trunc_ln62_76"/></StgValue>
</operation>

<operation id="1026" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:559 %trunc_ln62_77 = trunc i32 %sample_period_load_119

]]></Node>
<StgValue><ssdm name="trunc_ln62_77"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1027" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:327 %sample_period_load_120 = load i8 %sample_period_addr_143

]]></Node>
<StgValue><ssdm name="sample_period_load_120"/></StgValue>
</operation>

<operation id="1028" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:329 %sample_period_load_121 = load i8 %sample_period_addr_144

]]></Node>
<StgValue><ssdm name="sample_period_load_121"/></StgValue>
</operation>

<operation id="1029" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:330 %sample_period_addr_145 = getelementptr i32 %sample_period, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="sample_period_addr_145"/></StgValue>
</operation>

<operation id="1030" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:331 %sample_period_load_122 = load i8 %sample_period_addr_145

]]></Node>
<StgValue><ssdm name="sample_period_load_122"/></StgValue>
</operation>

<operation id="1031" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:332 %sample_period_addr_146 = getelementptr i32 %sample_period, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="sample_period_addr_146"/></StgValue>
</operation>

<operation id="1032" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:333 %sample_period_load_123 = load i8 %sample_period_addr_146

]]></Node>
<StgValue><ssdm name="sample_period_load_123"/></StgValue>
</operation>

<operation id="1033" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:560 %trunc_ln62_78 = trunc i32 %sample_period_load_120

]]></Node>
<StgValue><ssdm name="trunc_ln62_78"/></StgValue>
</operation>

<operation id="1034" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:561 %trunc_ln62_79 = trunc i32 %sample_period_load_121

]]></Node>
<StgValue><ssdm name="trunc_ln62_79"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1035" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:331 %sample_period_load_122 = load i8 %sample_period_addr_145

]]></Node>
<StgValue><ssdm name="sample_period_load_122"/></StgValue>
</operation>

<operation id="1036" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:333 %sample_period_load_123 = load i8 %sample_period_addr_146

]]></Node>
<StgValue><ssdm name="sample_period_load_123"/></StgValue>
</operation>

<operation id="1037" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:334 %sample_period_addr_147 = getelementptr i32 %sample_period, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="sample_period_addr_147"/></StgValue>
</operation>

<operation id="1038" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:335 %sample_period_load_124 = load i8 %sample_period_addr_147

]]></Node>
<StgValue><ssdm name="sample_period_load_124"/></StgValue>
</operation>

<operation id="1039" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:336 %sample_period_addr_148 = getelementptr i32 %sample_period, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="sample_period_addr_148"/></StgValue>
</operation>

<operation id="1040" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:337 %sample_period_load_125 = load i8 %sample_period_addr_148

]]></Node>
<StgValue><ssdm name="sample_period_load_125"/></StgValue>
</operation>

<operation id="1041" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:562 %trunc_ln62_80 = trunc i32 %sample_period_load_122

]]></Node>
<StgValue><ssdm name="trunc_ln62_80"/></StgValue>
</operation>

<operation id="1042" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:563 %trunc_ln62_81 = trunc i32 %sample_period_load_123

]]></Node>
<StgValue><ssdm name="trunc_ln62_81"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1043" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:335 %sample_period_load_124 = load i8 %sample_period_addr_147

]]></Node>
<StgValue><ssdm name="sample_period_load_124"/></StgValue>
</operation>

<operation id="1044" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:337 %sample_period_load_125 = load i8 %sample_period_addr_148

]]></Node>
<StgValue><ssdm name="sample_period_load_125"/></StgValue>
</operation>

<operation id="1045" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:338 %sample_period_addr_149 = getelementptr i32 %sample_period, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="sample_period_addr_149"/></StgValue>
</operation>

<operation id="1046" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:339 %sample_period_load_126 = load i8 %sample_period_addr_149

]]></Node>
<StgValue><ssdm name="sample_period_load_126"/></StgValue>
</operation>

<operation id="1047" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:342 %sample_period_addr_150 = getelementptr i32 %sample_period, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="sample_period_addr_150"/></StgValue>
</operation>

<operation id="1048" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:343 %sample_period_load_127 = load i8 %sample_period_addr_150

]]></Node>
<StgValue><ssdm name="sample_period_load_127"/></StgValue>
</operation>

<operation id="1049" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:564 %trunc_ln62_82 = trunc i32 %sample_period_load_124

]]></Node>
<StgValue><ssdm name="trunc_ln62_82"/></StgValue>
</operation>

<operation id="1050" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:565 %trunc_ln62_83 = trunc i32 %sample_period_load_125

]]></Node>
<StgValue><ssdm name="trunc_ln62_83"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1051" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:339 %sample_period_load_126 = load i8 %sample_period_addr_149

]]></Node>
<StgValue><ssdm name="sample_period_load_126"/></StgValue>
</operation>

<operation id="1052" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:340 %trunc_ln139_85 = trunc i32 %sample_period_load_126

]]></Node>
<StgValue><ssdm name="trunc_ln139_85"/></StgValue>
</operation>

<operation id="1053" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:341 %trunc_ln139_82 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_126, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_82"/></StgValue>
</operation>

<operation id="1054" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:343 %sample_period_load_127 = load i8 %sample_period_addr_150

]]></Node>
<StgValue><ssdm name="sample_period_load_127"/></StgValue>
</operation>

<operation id="1055" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:344 %trunc_ln139_87 = trunc i32 %sample_period_load_127

]]></Node>
<StgValue><ssdm name="trunc_ln139_87"/></StgValue>
</operation>

<operation id="1056" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:345 %trunc_ln139_84 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_127, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_84"/></StgValue>
</operation>

<operation id="1057" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:346 %sample_period_addr_151 = getelementptr i32 %sample_period, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="sample_period_addr_151"/></StgValue>
</operation>

<operation id="1058" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:347 %sample_period_load_128 = load i8 %sample_period_addr_151

]]></Node>
<StgValue><ssdm name="sample_period_load_128"/></StgValue>
</operation>

<operation id="1059" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:350 %sample_period_addr_152 = getelementptr i32 %sample_period, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="sample_period_addr_152"/></StgValue>
</operation>

<operation id="1060" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:351 %sample_period_load_129 = load i8 %sample_period_addr_152

]]></Node>
<StgValue><ssdm name="sample_period_load_129"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1061" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:347 %sample_period_load_128 = load i8 %sample_period_addr_151

]]></Node>
<StgValue><ssdm name="sample_period_load_128"/></StgValue>
</operation>

<operation id="1062" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:348 %trunc_ln139_89 = trunc i32 %sample_period_load_128

]]></Node>
<StgValue><ssdm name="trunc_ln139_89"/></StgValue>
</operation>

<operation id="1063" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:349 %trunc_ln139_86 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_128, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_86"/></StgValue>
</operation>

<operation id="1064" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:351 %sample_period_load_129 = load i8 %sample_period_addr_152

]]></Node>
<StgValue><ssdm name="sample_period_load_129"/></StgValue>
</operation>

<operation id="1065" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:352 %trunc_ln139_91 = trunc i32 %sample_period_load_129

]]></Node>
<StgValue><ssdm name="trunc_ln139_91"/></StgValue>
</operation>

<operation id="1066" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:353 %trunc_ln139_88 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_129, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_88"/></StgValue>
</operation>

<operation id="1067" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:354 %sample_period_addr_153 = getelementptr i32 %sample_period, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="sample_period_addr_153"/></StgValue>
</operation>

<operation id="1068" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:355 %sample_period_load_130 = load i8 %sample_period_addr_153

]]></Node>
<StgValue><ssdm name="sample_period_load_130"/></StgValue>
</operation>

<operation id="1069" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:358 %sample_period_addr_154 = getelementptr i32 %sample_period, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="sample_period_addr_154"/></StgValue>
</operation>

<operation id="1070" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:359 %sample_period_load_131 = load i8 %sample_period_addr_154

]]></Node>
<StgValue><ssdm name="sample_period_load_131"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1071" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:355 %sample_period_load_130 = load i8 %sample_period_addr_153

]]></Node>
<StgValue><ssdm name="sample_period_load_130"/></StgValue>
</operation>

<operation id="1072" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:356 %trunc_ln139_93 = trunc i32 %sample_period_load_130

]]></Node>
<StgValue><ssdm name="trunc_ln139_93"/></StgValue>
</operation>

<operation id="1073" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:357 %trunc_ln139_90 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_130, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_90"/></StgValue>
</operation>

<operation id="1074" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:359 %sample_period_load_131 = load i8 %sample_period_addr_154

]]></Node>
<StgValue><ssdm name="sample_period_load_131"/></StgValue>
</operation>

<operation id="1075" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:360 %trunc_ln139_95 = trunc i32 %sample_period_load_131

]]></Node>
<StgValue><ssdm name="trunc_ln139_95"/></StgValue>
</operation>

<operation id="1076" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:361 %trunc_ln139_92 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_131, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_92"/></StgValue>
</operation>

<operation id="1077" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:362 %sample_period_addr_155 = getelementptr i32 %sample_period, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="sample_period_addr_155"/></StgValue>
</operation>

<operation id="1078" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:363 %sample_period_load_132 = load i8 %sample_period_addr_155

]]></Node>
<StgValue><ssdm name="sample_period_load_132"/></StgValue>
</operation>

<operation id="1079" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:364 %sample_period_addr_156 = getelementptr i32 %sample_period, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="sample_period_addr_156"/></StgValue>
</operation>

<operation id="1080" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:365 %sample_period_load_133 = load i8 %sample_period_addr_156

]]></Node>
<StgValue><ssdm name="sample_period_load_133"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1081" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:363 %sample_period_load_132 = load i8 %sample_period_addr_155

]]></Node>
<StgValue><ssdm name="sample_period_load_132"/></StgValue>
</operation>

<operation id="1082" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:365 %sample_period_load_133 = load i8 %sample_period_addr_156

]]></Node>
<StgValue><ssdm name="sample_period_load_133"/></StgValue>
</operation>

<operation id="1083" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:366 %sample_period_addr_157 = getelementptr i32 %sample_period, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="sample_period_addr_157"/></StgValue>
</operation>

<operation id="1084" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:367 %sample_period_load_134 = load i8 %sample_period_addr_157

]]></Node>
<StgValue><ssdm name="sample_period_load_134"/></StgValue>
</operation>

<operation id="1085" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:368 %sample_period_addr_158 = getelementptr i32 %sample_period, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="sample_period_addr_158"/></StgValue>
</operation>

<operation id="1086" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:369 %sample_period_load_135 = load i8 %sample_period_addr_158

]]></Node>
<StgValue><ssdm name="sample_period_load_135"/></StgValue>
</operation>

<operation id="1087" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:566 %trunc_ln62_84 = trunc i32 %sample_period_load_132

]]></Node>
<StgValue><ssdm name="trunc_ln62_84"/></StgValue>
</operation>

<operation id="1088" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:567 %trunc_ln62_85 = trunc i32 %sample_period_load_133

]]></Node>
<StgValue><ssdm name="trunc_ln62_85"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1089" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:367 %sample_period_load_134 = load i8 %sample_period_addr_157

]]></Node>
<StgValue><ssdm name="sample_period_load_134"/></StgValue>
</operation>

<operation id="1090" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:369 %sample_period_load_135 = load i8 %sample_period_addr_158

]]></Node>
<StgValue><ssdm name="sample_period_load_135"/></StgValue>
</operation>

<operation id="1091" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:370 %sample_period_addr_159 = getelementptr i32 %sample_period, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="sample_period_addr_159"/></StgValue>
</operation>

<operation id="1092" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:371 %sample_period_load_136 = load i8 %sample_period_addr_159

]]></Node>
<StgValue><ssdm name="sample_period_load_136"/></StgValue>
</operation>

<operation id="1093" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:372 %sample_period_addr_160 = getelementptr i32 %sample_period, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="sample_period_addr_160"/></StgValue>
</operation>

<operation id="1094" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:373 %sample_period_load_137 = load i8 %sample_period_addr_160

]]></Node>
<StgValue><ssdm name="sample_period_load_137"/></StgValue>
</operation>

<operation id="1095" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:568 %trunc_ln62_86 = trunc i32 %sample_period_load_134

]]></Node>
<StgValue><ssdm name="trunc_ln62_86"/></StgValue>
</operation>

<operation id="1096" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:569 %trunc_ln62_87 = trunc i32 %sample_period_load_135

]]></Node>
<StgValue><ssdm name="trunc_ln62_87"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1097" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:371 %sample_period_load_136 = load i8 %sample_period_addr_159

]]></Node>
<StgValue><ssdm name="sample_period_load_136"/></StgValue>
</operation>

<operation id="1098" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:373 %sample_period_load_137 = load i8 %sample_period_addr_160

]]></Node>
<StgValue><ssdm name="sample_period_load_137"/></StgValue>
</operation>

<operation id="1099" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:374 %sample_period_addr_161 = getelementptr i32 %sample_period, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="sample_period_addr_161"/></StgValue>
</operation>

<operation id="1100" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:375 %sample_period_load_138 = load i8 %sample_period_addr_161

]]></Node>
<StgValue><ssdm name="sample_period_load_138"/></StgValue>
</operation>

<operation id="1101" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:376 %sample_period_addr_162 = getelementptr i32 %sample_period, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="sample_period_addr_162"/></StgValue>
</operation>

<operation id="1102" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:377 %sample_period_load_139 = load i8 %sample_period_addr_162

]]></Node>
<StgValue><ssdm name="sample_period_load_139"/></StgValue>
</operation>

<operation id="1103" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:570 %trunc_ln62_88 = trunc i32 %sample_period_load_136

]]></Node>
<StgValue><ssdm name="trunc_ln62_88"/></StgValue>
</operation>

<operation id="1104" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:571 %trunc_ln62_89 = trunc i32 %sample_period_load_137

]]></Node>
<StgValue><ssdm name="trunc_ln62_89"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1105" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:375 %sample_period_load_138 = load i8 %sample_period_addr_161

]]></Node>
<StgValue><ssdm name="sample_period_load_138"/></StgValue>
</operation>

<operation id="1106" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:377 %sample_period_load_139 = load i8 %sample_period_addr_162

]]></Node>
<StgValue><ssdm name="sample_period_load_139"/></StgValue>
</operation>

<operation id="1107" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:378 %sample_period_addr_163 = getelementptr i32 %sample_period, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="sample_period_addr_163"/></StgValue>
</operation>

<operation id="1108" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:379 %sample_period_load_140 = load i8 %sample_period_addr_163

]]></Node>
<StgValue><ssdm name="sample_period_load_140"/></StgValue>
</operation>

<operation id="1109" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:380 %sample_period_addr_164 = getelementptr i32 %sample_period, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="sample_period_addr_164"/></StgValue>
</operation>

<operation id="1110" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:381 %sample_period_load_141 = load i8 %sample_period_addr_164

]]></Node>
<StgValue><ssdm name="sample_period_load_141"/></StgValue>
</operation>

<operation id="1111" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:572 %trunc_ln62_90 = trunc i32 %sample_period_load_138

]]></Node>
<StgValue><ssdm name="trunc_ln62_90"/></StgValue>
</operation>

<operation id="1112" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:573 %trunc_ln62_91 = trunc i32 %sample_period_load_139

]]></Node>
<StgValue><ssdm name="trunc_ln62_91"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1113" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:379 %sample_period_load_140 = load i8 %sample_period_addr_163

]]></Node>
<StgValue><ssdm name="sample_period_load_140"/></StgValue>
</operation>

<operation id="1114" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:381 %sample_period_load_141 = load i8 %sample_period_addr_164

]]></Node>
<StgValue><ssdm name="sample_period_load_141"/></StgValue>
</operation>

<operation id="1115" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:382 %sample_period_addr_165 = getelementptr i32 %sample_period, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="sample_period_addr_165"/></StgValue>
</operation>

<operation id="1116" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:383 %sample_period_load_142 = load i8 %sample_period_addr_165

]]></Node>
<StgValue><ssdm name="sample_period_load_142"/></StgValue>
</operation>

<operation id="1117" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:384 %sample_period_addr_166 = getelementptr i32 %sample_period, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="sample_period_addr_166"/></StgValue>
</operation>

<operation id="1118" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:385 %sample_period_load_143 = load i8 %sample_period_addr_166

]]></Node>
<StgValue><ssdm name="sample_period_load_143"/></StgValue>
</operation>

<operation id="1119" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:574 %trunc_ln62_92 = trunc i32 %sample_period_load_140

]]></Node>
<StgValue><ssdm name="trunc_ln62_92"/></StgValue>
</operation>

<operation id="1120" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:575 %trunc_ln62_93 = trunc i32 %sample_period_load_141

]]></Node>
<StgValue><ssdm name="trunc_ln62_93"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1121" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:383 %sample_period_load_142 = load i8 %sample_period_addr_165

]]></Node>
<StgValue><ssdm name="sample_period_load_142"/></StgValue>
</operation>

<operation id="1122" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:385 %sample_period_load_143 = load i8 %sample_period_addr_166

]]></Node>
<StgValue><ssdm name="sample_period_load_143"/></StgValue>
</operation>

<operation id="1123" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:386 %sample_period_addr_167 = getelementptr i32 %sample_period, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="sample_period_addr_167"/></StgValue>
</operation>

<operation id="1124" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:387 %sample_period_load_144 = load i8 %sample_period_addr_167

]]></Node>
<StgValue><ssdm name="sample_period_load_144"/></StgValue>
</operation>

<operation id="1125" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:390 %sample_period_addr_168 = getelementptr i32 %sample_period, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="sample_period_addr_168"/></StgValue>
</operation>

<operation id="1126" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:391 %sample_period_load_145 = load i8 %sample_period_addr_168

]]></Node>
<StgValue><ssdm name="sample_period_load_145"/></StgValue>
</operation>

<operation id="1127" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:576 %trunc_ln62_94 = trunc i32 %sample_period_load_142

]]></Node>
<StgValue><ssdm name="trunc_ln62_94"/></StgValue>
</operation>

<operation id="1128" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:577 %trunc_ln62_95 = trunc i32 %sample_period_load_143

]]></Node>
<StgValue><ssdm name="trunc_ln62_95"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1129" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:387 %sample_period_load_144 = load i8 %sample_period_addr_167

]]></Node>
<StgValue><ssdm name="sample_period_load_144"/></StgValue>
</operation>

<operation id="1130" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:388 %trunc_ln139_97 = trunc i32 %sample_period_load_144

]]></Node>
<StgValue><ssdm name="trunc_ln139_97"/></StgValue>
</operation>

<operation id="1131" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:389 %trunc_ln139_94 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_144, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_94"/></StgValue>
</operation>

<operation id="1132" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:391 %sample_period_load_145 = load i8 %sample_period_addr_168

]]></Node>
<StgValue><ssdm name="sample_period_load_145"/></StgValue>
</operation>

<operation id="1133" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:392 %trunc_ln139_99 = trunc i32 %sample_period_load_145

]]></Node>
<StgValue><ssdm name="trunc_ln139_99"/></StgValue>
</operation>

<operation id="1134" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:393 %trunc_ln139_96 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_145, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_96"/></StgValue>
</operation>

<operation id="1135" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:394 %sample_period_addr_169 = getelementptr i32 %sample_period, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="sample_period_addr_169"/></StgValue>
</operation>

<operation id="1136" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:395 %sample_period_load_146 = load i8 %sample_period_addr_169

]]></Node>
<StgValue><ssdm name="sample_period_load_146"/></StgValue>
</operation>

<operation id="1137" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:398 %sample_period_addr_170 = getelementptr i32 %sample_period, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="sample_period_addr_170"/></StgValue>
</operation>

<operation id="1138" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:399 %sample_period_load_147 = load i8 %sample_period_addr_170

]]></Node>
<StgValue><ssdm name="sample_period_load_147"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1139" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:395 %sample_period_load_146 = load i8 %sample_period_addr_169

]]></Node>
<StgValue><ssdm name="sample_period_load_146"/></StgValue>
</operation>

<operation id="1140" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:396 %trunc_ln139_101 = trunc i32 %sample_period_load_146

]]></Node>
<StgValue><ssdm name="trunc_ln139_101"/></StgValue>
</operation>

<operation id="1141" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:397 %trunc_ln139_98 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_146, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_98"/></StgValue>
</operation>

<operation id="1142" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:399 %sample_period_load_147 = load i8 %sample_period_addr_170

]]></Node>
<StgValue><ssdm name="sample_period_load_147"/></StgValue>
</operation>

<operation id="1143" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:400 %trunc_ln139_103 = trunc i32 %sample_period_load_147

]]></Node>
<StgValue><ssdm name="trunc_ln139_103"/></StgValue>
</operation>

<operation id="1144" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:401 %trunc_ln139_100 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_147, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_100"/></StgValue>
</operation>

<operation id="1145" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:402 %sample_period_addr_171 = getelementptr i32 %sample_period, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="sample_period_addr_171"/></StgValue>
</operation>

<operation id="1146" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:403 %sample_period_load_148 = load i8 %sample_period_addr_171

]]></Node>
<StgValue><ssdm name="sample_period_load_148"/></StgValue>
</operation>

<operation id="1147" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:406 %sample_period_addr_172 = getelementptr i32 %sample_period, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="sample_period_addr_172"/></StgValue>
</operation>

<operation id="1148" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:407 %sample_period_load_149 = load i8 %sample_period_addr_172

]]></Node>
<StgValue><ssdm name="sample_period_load_149"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1149" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:403 %sample_period_load_148 = load i8 %sample_period_addr_171

]]></Node>
<StgValue><ssdm name="sample_period_load_148"/></StgValue>
</operation>

<operation id="1150" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:404 %trunc_ln139_105 = trunc i32 %sample_period_load_148

]]></Node>
<StgValue><ssdm name="trunc_ln139_105"/></StgValue>
</operation>

<operation id="1151" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:405 %trunc_ln139_102 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_148, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_102"/></StgValue>
</operation>

<operation id="1152" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:407 %sample_period_load_149 = load i8 %sample_period_addr_172

]]></Node>
<StgValue><ssdm name="sample_period_load_149"/></StgValue>
</operation>

<operation id="1153" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:408 %trunc_ln139_107 = trunc i32 %sample_period_load_149

]]></Node>
<StgValue><ssdm name="trunc_ln139_107"/></StgValue>
</operation>

<operation id="1154" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:409 %trunc_ln139_104 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_149, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_104"/></StgValue>
</operation>

<operation id="1155" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:410 %sample_period_addr_173 = getelementptr i32 %sample_period, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="sample_period_addr_173"/></StgValue>
</operation>

<operation id="1156" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:411 %sample_period_load_150 = load i8 %sample_period_addr_173

]]></Node>
<StgValue><ssdm name="sample_period_load_150"/></StgValue>
</operation>

<operation id="1157" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:412 %sample_period_addr_174 = getelementptr i32 %sample_period, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="sample_period_addr_174"/></StgValue>
</operation>

<operation id="1158" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:413 %sample_period_load_151 = load i8 %sample_period_addr_174

]]></Node>
<StgValue><ssdm name="sample_period_load_151"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1159" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:411 %sample_period_load_150 = load i8 %sample_period_addr_173

]]></Node>
<StgValue><ssdm name="sample_period_load_150"/></StgValue>
</operation>

<operation id="1160" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:413 %sample_period_load_151 = load i8 %sample_period_addr_174

]]></Node>
<StgValue><ssdm name="sample_period_load_151"/></StgValue>
</operation>

<operation id="1161" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:414 %sample_period_addr_175 = getelementptr i32 %sample_period, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="sample_period_addr_175"/></StgValue>
</operation>

<operation id="1162" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:415 %sample_period_load_152 = load i8 %sample_period_addr_175

]]></Node>
<StgValue><ssdm name="sample_period_load_152"/></StgValue>
</operation>

<operation id="1163" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:416 %sample_period_addr_176 = getelementptr i32 %sample_period, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="sample_period_addr_176"/></StgValue>
</operation>

<operation id="1164" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:417 %sample_period_load_153 = load i8 %sample_period_addr_176

]]></Node>
<StgValue><ssdm name="sample_period_load_153"/></StgValue>
</operation>

<operation id="1165" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:578 %trunc_ln62_96 = trunc i32 %sample_period_load_150

]]></Node>
<StgValue><ssdm name="trunc_ln62_96"/></StgValue>
</operation>

<operation id="1166" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:579 %trunc_ln62_97 = trunc i32 %sample_period_load_151

]]></Node>
<StgValue><ssdm name="trunc_ln62_97"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1167" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:415 %sample_period_load_152 = load i8 %sample_period_addr_175

]]></Node>
<StgValue><ssdm name="sample_period_load_152"/></StgValue>
</operation>

<operation id="1168" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:417 %sample_period_load_153 = load i8 %sample_period_addr_176

]]></Node>
<StgValue><ssdm name="sample_period_load_153"/></StgValue>
</operation>

<operation id="1169" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:418 %sample_period_addr_177 = getelementptr i32 %sample_period, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="sample_period_addr_177"/></StgValue>
</operation>

<operation id="1170" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:419 %sample_period_load_154 = load i8 %sample_period_addr_177

]]></Node>
<StgValue><ssdm name="sample_period_load_154"/></StgValue>
</operation>

<operation id="1171" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:420 %sample_period_addr_178 = getelementptr i32 %sample_period, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="sample_period_addr_178"/></StgValue>
</operation>

<operation id="1172" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:421 %sample_period_load_155 = load i8 %sample_period_addr_178

]]></Node>
<StgValue><ssdm name="sample_period_load_155"/></StgValue>
</operation>

<operation id="1173" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:580 %trunc_ln62_98 = trunc i32 %sample_period_load_152

]]></Node>
<StgValue><ssdm name="trunc_ln62_98"/></StgValue>
</operation>

<operation id="1174" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:581 %trunc_ln62_99 = trunc i32 %sample_period_load_153

]]></Node>
<StgValue><ssdm name="trunc_ln62_99"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1175" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:419 %sample_period_load_154 = load i8 %sample_period_addr_177

]]></Node>
<StgValue><ssdm name="sample_period_load_154"/></StgValue>
</operation>

<operation id="1176" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:421 %sample_period_load_155 = load i8 %sample_period_addr_178

]]></Node>
<StgValue><ssdm name="sample_period_load_155"/></StgValue>
</operation>

<operation id="1177" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:422 %sample_period_addr_179 = getelementptr i32 %sample_period, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="sample_period_addr_179"/></StgValue>
</operation>

<operation id="1178" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:423 %sample_period_load_156 = load i8 %sample_period_addr_179

]]></Node>
<StgValue><ssdm name="sample_period_load_156"/></StgValue>
</operation>

<operation id="1179" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:424 %sample_period_addr_180 = getelementptr i32 %sample_period, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="sample_period_addr_180"/></StgValue>
</operation>

<operation id="1180" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:425 %sample_period_load_157 = load i8 %sample_period_addr_180

]]></Node>
<StgValue><ssdm name="sample_period_load_157"/></StgValue>
</operation>

<operation id="1181" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:582 %trunc_ln62_100 = trunc i32 %sample_period_load_154

]]></Node>
<StgValue><ssdm name="trunc_ln62_100"/></StgValue>
</operation>

<operation id="1182" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:583 %trunc_ln62_101 = trunc i32 %sample_period_load_155

]]></Node>
<StgValue><ssdm name="trunc_ln62_101"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1183" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:423 %sample_period_load_156 = load i8 %sample_period_addr_179

]]></Node>
<StgValue><ssdm name="sample_period_load_156"/></StgValue>
</operation>

<operation id="1184" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:425 %sample_period_load_157 = load i8 %sample_period_addr_180

]]></Node>
<StgValue><ssdm name="sample_period_load_157"/></StgValue>
</operation>

<operation id="1185" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:426 %sample_period_addr_181 = getelementptr i32 %sample_period, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="sample_period_addr_181"/></StgValue>
</operation>

<operation id="1186" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:427 %sample_period_load_158 = load i8 %sample_period_addr_181

]]></Node>
<StgValue><ssdm name="sample_period_load_158"/></StgValue>
</operation>

<operation id="1187" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:428 %sample_period_addr_182 = getelementptr i32 %sample_period, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="sample_period_addr_182"/></StgValue>
</operation>

<operation id="1188" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:429 %sample_period_load_159 = load i8 %sample_period_addr_182

]]></Node>
<StgValue><ssdm name="sample_period_load_159"/></StgValue>
</operation>

<operation id="1189" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:584 %trunc_ln62_102 = trunc i32 %sample_period_load_156

]]></Node>
<StgValue><ssdm name="trunc_ln62_102"/></StgValue>
</operation>

<operation id="1190" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:585 %trunc_ln62_103 = trunc i32 %sample_period_load_157

]]></Node>
<StgValue><ssdm name="trunc_ln62_103"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1191" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:427 %sample_period_load_158 = load i8 %sample_period_addr_181

]]></Node>
<StgValue><ssdm name="sample_period_load_158"/></StgValue>
</operation>

<operation id="1192" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:429 %sample_period_load_159 = load i8 %sample_period_addr_182

]]></Node>
<StgValue><ssdm name="sample_period_load_159"/></StgValue>
</operation>

<operation id="1193" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:430 %sample_period_addr_183 = getelementptr i32 %sample_period, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="sample_period_addr_183"/></StgValue>
</operation>

<operation id="1194" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:431 %sample_period_load_160 = load i8 %sample_period_addr_183

]]></Node>
<StgValue><ssdm name="sample_period_load_160"/></StgValue>
</operation>

<operation id="1195" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:432 %sample_period_addr_184 = getelementptr i32 %sample_period, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="sample_period_addr_184"/></StgValue>
</operation>

<operation id="1196" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:433 %sample_period_load_161 = load i8 %sample_period_addr_184

]]></Node>
<StgValue><ssdm name="sample_period_load_161"/></StgValue>
</operation>

<operation id="1197" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:586 %trunc_ln62_104 = trunc i32 %sample_period_load_158

]]></Node>
<StgValue><ssdm name="trunc_ln62_104"/></StgValue>
</operation>

<operation id="1198" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:587 %trunc_ln62_105 = trunc i32 %sample_period_load_159

]]></Node>
<StgValue><ssdm name="trunc_ln62_105"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1199" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:431 %sample_period_load_160 = load i8 %sample_period_addr_183

]]></Node>
<StgValue><ssdm name="sample_period_load_160"/></StgValue>
</operation>

<operation id="1200" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:433 %sample_period_load_161 = load i8 %sample_period_addr_184

]]></Node>
<StgValue><ssdm name="sample_period_load_161"/></StgValue>
</operation>

<operation id="1201" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:434 %sample_period_addr_185 = getelementptr i32 %sample_period, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="sample_period_addr_185"/></StgValue>
</operation>

<operation id="1202" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:435 %sample_period_load_162 = load i8 %sample_period_addr_185

]]></Node>
<StgValue><ssdm name="sample_period_load_162"/></StgValue>
</operation>

<operation id="1203" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:438 %sample_period_addr_186 = getelementptr i32 %sample_period, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="sample_period_addr_186"/></StgValue>
</operation>

<operation id="1204" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:439 %sample_period_load_163 = load i8 %sample_period_addr_186

]]></Node>
<StgValue><ssdm name="sample_period_load_163"/></StgValue>
</operation>

<operation id="1205" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:588 %trunc_ln62_106 = trunc i32 %sample_period_load_160

]]></Node>
<StgValue><ssdm name="trunc_ln62_106"/></StgValue>
</operation>

<operation id="1206" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:589 %trunc_ln62_107 = trunc i32 %sample_period_load_161

]]></Node>
<StgValue><ssdm name="trunc_ln62_107"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1207" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:435 %sample_period_load_162 = load i8 %sample_period_addr_185

]]></Node>
<StgValue><ssdm name="sample_period_load_162"/></StgValue>
</operation>

<operation id="1208" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:436 %trunc_ln139_109 = trunc i32 %sample_period_load_162

]]></Node>
<StgValue><ssdm name="trunc_ln139_109"/></StgValue>
</operation>

<operation id="1209" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:437 %trunc_ln139_106 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_162, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_106"/></StgValue>
</operation>

<operation id="1210" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:439 %sample_period_load_163 = load i8 %sample_period_addr_186

]]></Node>
<StgValue><ssdm name="sample_period_load_163"/></StgValue>
</operation>

<operation id="1211" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:440 %trunc_ln139_111 = trunc i32 %sample_period_load_163

]]></Node>
<StgValue><ssdm name="trunc_ln139_111"/></StgValue>
</operation>

<operation id="1212" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:441 %trunc_ln139_108 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_163, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_108"/></StgValue>
</operation>

<operation id="1213" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:442 %sample_period_addr_187 = getelementptr i32 %sample_period, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="sample_period_addr_187"/></StgValue>
</operation>

<operation id="1214" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:443 %sample_period_load_164 = load i8 %sample_period_addr_187

]]></Node>
<StgValue><ssdm name="sample_period_load_164"/></StgValue>
</operation>

<operation id="1215" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:446 %sample_period_addr_188 = getelementptr i32 %sample_period, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="sample_period_addr_188"/></StgValue>
</operation>

<operation id="1216" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:447 %sample_period_load_165 = load i8 %sample_period_addr_188

]]></Node>
<StgValue><ssdm name="sample_period_load_165"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1217" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:443 %sample_period_load_164 = load i8 %sample_period_addr_187

]]></Node>
<StgValue><ssdm name="sample_period_load_164"/></StgValue>
</operation>

<operation id="1218" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:444 %trunc_ln139_113 = trunc i32 %sample_period_load_164

]]></Node>
<StgValue><ssdm name="trunc_ln139_113"/></StgValue>
</operation>

<operation id="1219" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:445 %trunc_ln139_110 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_164, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_110"/></StgValue>
</operation>

<operation id="1220" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:447 %sample_period_load_165 = load i8 %sample_period_addr_188

]]></Node>
<StgValue><ssdm name="sample_period_load_165"/></StgValue>
</operation>

<operation id="1221" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:448 %trunc_ln139_115 = trunc i32 %sample_period_load_165

]]></Node>
<StgValue><ssdm name="trunc_ln139_115"/></StgValue>
</operation>

<operation id="1222" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:449 %trunc_ln139_112 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_165, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_112"/></StgValue>
</operation>

<operation id="1223" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:450 %sample_period_addr_189 = getelementptr i32 %sample_period, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="sample_period_addr_189"/></StgValue>
</operation>

<operation id="1224" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:451 %sample_period_load_166 = load i8 %sample_period_addr_189

]]></Node>
<StgValue><ssdm name="sample_period_load_166"/></StgValue>
</operation>

<operation id="1225" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:454 %sample_period_addr_190 = getelementptr i32 %sample_period, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="sample_period_addr_190"/></StgValue>
</operation>

<operation id="1226" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:455 %sample_period_load_167 = load i8 %sample_period_addr_190

]]></Node>
<StgValue><ssdm name="sample_period_load_167"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1227" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:451 %sample_period_load_166 = load i8 %sample_period_addr_189

]]></Node>
<StgValue><ssdm name="sample_period_load_166"/></StgValue>
</operation>

<operation id="1228" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:452 %trunc_ln139_117 = trunc i32 %sample_period_load_166

]]></Node>
<StgValue><ssdm name="trunc_ln139_117"/></StgValue>
</operation>

<operation id="1229" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:453 %trunc_ln139_114 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_166, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_114"/></StgValue>
</operation>

<operation id="1230" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:455 %sample_period_load_167 = load i8 %sample_period_addr_190

]]></Node>
<StgValue><ssdm name="sample_period_load_167"/></StgValue>
</operation>

<operation id="1231" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:456 %trunc_ln139_119 = trunc i32 %sample_period_load_167

]]></Node>
<StgValue><ssdm name="trunc_ln139_119"/></StgValue>
</operation>

<operation id="1232" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:457 %trunc_ln139_116 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %sample_period_load_167, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln139_116"/></StgValue>
</operation>

<operation id="1233" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:458 %sample_period_addr_191 = getelementptr i32 %sample_period, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="sample_period_addr_191"/></StgValue>
</operation>

<operation id="1234" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:459 %sample_period_load_168 = load i8 %sample_period_addr_191

]]></Node>
<StgValue><ssdm name="sample_period_load_168"/></StgValue>
</operation>

<operation id="1235" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:460 %sample_period_addr_192 = getelementptr i32 %sample_period, i64 0, i64 169

]]></Node>
<StgValue><ssdm name="sample_period_addr_192"/></StgValue>
</operation>

<operation id="1236" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:461 %sample_period_load_169 = load i8 %sample_period_addr_192

]]></Node>
<StgValue><ssdm name="sample_period_load_169"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1237" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:459 %sample_period_load_168 = load i8 %sample_period_addr_191

]]></Node>
<StgValue><ssdm name="sample_period_load_168"/></StgValue>
</operation>

<operation id="1238" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:461 %sample_period_load_169 = load i8 %sample_period_addr_192

]]></Node>
<StgValue><ssdm name="sample_period_load_169"/></StgValue>
</operation>

<operation id="1239" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:462 %sample_period_addr_193 = getelementptr i32 %sample_period, i64 0, i64 170

]]></Node>
<StgValue><ssdm name="sample_period_addr_193"/></StgValue>
</operation>

<operation id="1240" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:463 %sample_period_load_170 = load i8 %sample_period_addr_193

]]></Node>
<StgValue><ssdm name="sample_period_load_170"/></StgValue>
</operation>

<operation id="1241" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:464 %sample_period_addr_194 = getelementptr i32 %sample_period, i64 0, i64 171

]]></Node>
<StgValue><ssdm name="sample_period_addr_194"/></StgValue>
</operation>

<operation id="1242" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:465 %sample_period_load_171 = load i8 %sample_period_addr_194

]]></Node>
<StgValue><ssdm name="sample_period_load_171"/></StgValue>
</operation>

<operation id="1243" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:590 %trunc_ln62_108 = trunc i32 %sample_period_load_168

]]></Node>
<StgValue><ssdm name="trunc_ln62_108"/></StgValue>
</operation>

<operation id="1244" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:591 %trunc_ln62_109 = trunc i32 %sample_period_load_169

]]></Node>
<StgValue><ssdm name="trunc_ln62_109"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1245" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:463 %sample_period_load_170 = load i8 %sample_period_addr_193

]]></Node>
<StgValue><ssdm name="sample_period_load_170"/></StgValue>
</operation>

<operation id="1246" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:465 %sample_period_load_171 = load i8 %sample_period_addr_194

]]></Node>
<StgValue><ssdm name="sample_period_load_171"/></StgValue>
</operation>

<operation id="1247" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:466 %sample_period_addr_195 = getelementptr i32 %sample_period, i64 0, i64 172

]]></Node>
<StgValue><ssdm name="sample_period_addr_195"/></StgValue>
</operation>

<operation id="1248" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:467 %sample_period_load_172 = load i8 %sample_period_addr_195

]]></Node>
<StgValue><ssdm name="sample_period_load_172"/></StgValue>
</operation>

<operation id="1249" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:468 %sample_period_addr_196 = getelementptr i32 %sample_period, i64 0, i64 173

]]></Node>
<StgValue><ssdm name="sample_period_addr_196"/></StgValue>
</operation>

<operation id="1250" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:469 %sample_period_load_173 = load i8 %sample_period_addr_196

]]></Node>
<StgValue><ssdm name="sample_period_load_173"/></StgValue>
</operation>

<operation id="1251" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:592 %trunc_ln62_110 = trunc i32 %sample_period_load_170

]]></Node>
<StgValue><ssdm name="trunc_ln62_110"/></StgValue>
</operation>

<operation id="1252" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:593 %trunc_ln62_111 = trunc i32 %sample_period_load_171

]]></Node>
<StgValue><ssdm name="trunc_ln62_111"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1253" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:467 %sample_period_load_172 = load i8 %sample_period_addr_195

]]></Node>
<StgValue><ssdm name="sample_period_load_172"/></StgValue>
</operation>

<operation id="1254" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:469 %sample_period_load_173 = load i8 %sample_period_addr_196

]]></Node>
<StgValue><ssdm name="sample_period_load_173"/></StgValue>
</operation>

<operation id="1255" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:470 %sample_period_addr_197 = getelementptr i32 %sample_period, i64 0, i64 174

]]></Node>
<StgValue><ssdm name="sample_period_addr_197"/></StgValue>
</operation>

<operation id="1256" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:471 %sample_period_load_174 = load i8 %sample_period_addr_197

]]></Node>
<StgValue><ssdm name="sample_period_load_174"/></StgValue>
</operation>

<operation id="1257" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:472 %sample_period_addr_198 = getelementptr i32 %sample_period, i64 0, i64 175

]]></Node>
<StgValue><ssdm name="sample_period_addr_198"/></StgValue>
</operation>

<operation id="1258" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:473 %sample_period_load_175 = load i8 %sample_period_addr_198

]]></Node>
<StgValue><ssdm name="sample_period_load_175"/></StgValue>
</operation>

<operation id="1259" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:594 %trunc_ln62_112 = trunc i32 %sample_period_load_172

]]></Node>
<StgValue><ssdm name="trunc_ln62_112"/></StgValue>
</operation>

<operation id="1260" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:595 %trunc_ln62_113 = trunc i32 %sample_period_load_173

]]></Node>
<StgValue><ssdm name="trunc_ln62_113"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1261" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:471 %sample_period_load_174 = load i8 %sample_period_addr_197

]]></Node>
<StgValue><ssdm name="sample_period_load_174"/></StgValue>
</operation>

<operation id="1262" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:473 %sample_period_load_175 = load i8 %sample_period_addr_198

]]></Node>
<StgValue><ssdm name="sample_period_load_175"/></StgValue>
</operation>

<operation id="1263" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:474 %sample_period_addr_199 = getelementptr i32 %sample_period, i64 0, i64 176

]]></Node>
<StgValue><ssdm name="sample_period_addr_199"/></StgValue>
</operation>

<operation id="1264" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:475 %sample_period_load_176 = load i8 %sample_period_addr_199

]]></Node>
<StgValue><ssdm name="sample_period_load_176"/></StgValue>
</operation>

<operation id="1265" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:476 %sample_period_addr_200 = getelementptr i32 %sample_period, i64 0, i64 177

]]></Node>
<StgValue><ssdm name="sample_period_addr_200"/></StgValue>
</operation>

<operation id="1266" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:477 %sample_period_load_177 = load i8 %sample_period_addr_200

]]></Node>
<StgValue><ssdm name="sample_period_load_177"/></StgValue>
</operation>

<operation id="1267" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:596 %trunc_ln62_114 = trunc i32 %sample_period_load_174

]]></Node>
<StgValue><ssdm name="trunc_ln62_114"/></StgValue>
</operation>

<operation id="1268" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:597 %trunc_ln62_115 = trunc i32 %sample_period_load_175

]]></Node>
<StgValue><ssdm name="trunc_ln62_115"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1269" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:475 %sample_period_load_176 = load i8 %sample_period_addr_199

]]></Node>
<StgValue><ssdm name="sample_period_load_176"/></StgValue>
</operation>

<operation id="1270" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:477 %sample_period_load_177 = load i8 %sample_period_addr_200

]]></Node>
<StgValue><ssdm name="sample_period_load_177"/></StgValue>
</operation>

<operation id="1271" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:478 %sample_period_addr_201 = getelementptr i32 %sample_period, i64 0, i64 178

]]></Node>
<StgValue><ssdm name="sample_period_addr_201"/></StgValue>
</operation>

<operation id="1272" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:479 %sample_period_load_178 = load i8 %sample_period_addr_201

]]></Node>
<StgValue><ssdm name="sample_period_load_178"/></StgValue>
</operation>

<operation id="1273" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:480 %sample_period_addr_202 = getelementptr i32 %sample_period, i64 0, i64 179

]]></Node>
<StgValue><ssdm name="sample_period_addr_202"/></StgValue>
</operation>

<operation id="1274" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:481 %sample_period_load_179 = load i8 %sample_period_addr_202

]]></Node>
<StgValue><ssdm name="sample_period_load_179"/></StgValue>
</operation>

<operation id="1275" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:598 %trunc_ln62_116 = trunc i32 %sample_period_load_176

]]></Node>
<StgValue><ssdm name="trunc_ln62_116"/></StgValue>
</operation>

<operation id="1276" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:599 %trunc_ln62_117 = trunc i32 %sample_period_load_177

]]></Node>
<StgValue><ssdm name="trunc_ln62_117"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1277" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:0 %sample_period_addr = getelementptr i32 %sample_period, i64 0, i64 180

]]></Node>
<StgValue><ssdm name="sample_period_addr"/></StgValue>
</operation>

<operation id="1278" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:1 %store_ln28 = store void @_ssdm_op_Write.bram.i32, i8 %sample_period_addr, i32 %n_samples_cast2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="1279" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:479 %sample_period_load_178 = load i8 %sample_period_addr_201

]]></Node>
<StgValue><ssdm name="sample_period_load_178"/></StgValue>
</operation>

<operation id="1280" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="8">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:481 %sample_period_load_179 = load i8 %sample_period_addr_202

]]></Node>
<StgValue><ssdm name="sample_period_load_179"/></StgValue>
</operation>

<operation id="1281" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:600 %trunc_ln62_118 = trunc i32 %sample_period_load_178

]]></Node>
<StgValue><ssdm name="trunc_ln62_118"/></StgValue>
</operation>

<operation id="1282" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="20" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:601 %trunc_ln62_119 = trunc i32 %sample_period_load_179

]]></Node>
<StgValue><ssdm name="trunc_ln62_119"/></StgValue>
</operation>

<operation id="1283" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:602 %sliding_window_size_load = load i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sliding_window_size_load"/></StgValue>
</operation>

<operation id="1284" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:603 %icmp_ln70 = icmp_eq  i32 %sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="1285" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:604 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="1286" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:605 %sext_ln70 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="1287" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="6">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:606 %trunc_ln70 = trunc i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="1288" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:607 %br_ln70 = br i1 %icmp_ln70, void, void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="1289" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln81 = add i7 %sext_ln70, i7 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="1290" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln81, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1291" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="5" op_0_bw="7">
<![CDATA[
:2 %trunc_ln81 = trunc i7 %add_ln81

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="1292" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:3 %p_and_f = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 0, i5 %trunc_ln81

]]></Node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="1293" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %xor_ln81 = xor i5 %trunc_ln70, i5 31

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="1294" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:5 %p_and_t = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 0, i5 %xor_ln81

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="1295" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %sub_ln81 = sub i7 0, i7 %p_and_t

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="1296" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:7 %new_front_ptr = select i1 %tmp, i7 %sub_ln81, i7 %p_and_f

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="1297" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="7">
<![CDATA[
:8 %trunc_ln81_1 = trunc i7 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="1298" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="7">
<![CDATA[
:9 %trunc_ln81_2 = trunc i7 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln81_2"/></StgValue>
</operation>

<operation id="1299" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6">
<![CDATA[
:10 %sliding_window_back_ptr_load = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="1300" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11 %icmp_ln85 = icmp_eq  i6 %trunc_ln81_2, i6 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="1301" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln85 = br i1 %icmp_ln85, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1302" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln89 = add i7 %new_front_ptr, i7 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="1303" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:1 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln89, i32 6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1304" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="7">
<![CDATA[
:2 %trunc_ln89 = trunc i7 %add_ln89

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="1305" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %xor_ln89 = xor i5 %trunc_ln81_1, i5 31

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="1306" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:4 %p_and_t4_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %xor_ln89

]]></Node>
<StgValue><ssdm name="p_and_t4_cast"/></StgValue>
</operation>

<operation id="1307" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %sub_ln89 = sub i6 0, i6 %p_and_t4_cast

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="1308" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:6 %tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %trunc_ln89

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1309" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:7 %select_ln89 = select i1 %tmp_2, i6 %sub_ln89, i6 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="1310" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:8 %store_ln89 = store i6 %select_ln89, i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1311" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln93 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="1312" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:0 %tmp_3 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sliding_window_size_load, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1313" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge1:1 %icmp_ln95 = icmp_slt  i27 %tmp_3, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="1314" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:2 %br_ln95 = br i1 %icmp_ln95, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="1315" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln99 = add i32 %sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="1316" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln99 = store i32 %add_ln99, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="1317" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln103 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="1318" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge2:0 %zext_ln105 = zext i5 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="1319" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:1 %sliding_window_buffer_samples_sample_V_0_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1320" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:2 %store_ln105 = store i12 %trunc_ln139, i5 %sliding_window_buffer_samples_sample_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1321" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:3 %sliding_window_buffer_samples_sample_V_0_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1322" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:4 %store_ln105 = store i12 %trunc_ln139_1, i5 %sliding_window_buffer_samples_sample_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1323" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:5 %sliding_window_buffer_samples_sample_V_0_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1324" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:6 %store_ln105 = store i12 %trunc_ln139_2, i5 %sliding_window_buffer_samples_sample_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1325" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:7 %sliding_window_buffer_samples_sample_V_0_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1326" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:8 %store_ln105 = store i12 %trunc_ln139_3, i5 %sliding_window_buffer_samples_sample_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1327" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:9 %sliding_window_buffer_samples_sample_V_0_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1328" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:10 %store_ln105 = store i12 %trunc_ln139_4, i5 %sliding_window_buffer_samples_sample_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1329" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:11 %sliding_window_buffer_samples_sample_V_0_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1330" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:12 %store_ln105 = store i12 %trunc_ln139_5, i5 %sliding_window_buffer_samples_sample_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1331" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:13 %sliding_window_buffer_samples_sample_V_0_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1332" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:14 %store_ln105 = store i12 %trunc_ln139_6, i5 %sliding_window_buffer_samples_sample_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1333" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:15 %sliding_window_buffer_samples_sample_V_0_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1334" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:16 %store_ln105 = store i12 %trunc_ln139_7, i5 %sliding_window_buffer_samples_sample_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1335" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:17 %sliding_window_buffer_samples_sample_V_0_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1336" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:18 %store_ln105 = store i12 %trunc_ln139_8, i5 %sliding_window_buffer_samples_sample_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1337" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:19 %sliding_window_buffer_samples_sample_V_0_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1338" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:20 %store_ln105 = store i12 %trunc_ln139_9, i5 %sliding_window_buffer_samples_sample_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1339" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:21 %sliding_window_buffer_samples_sample_V_0_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1340" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:22 %store_ln105 = store i12 %trunc_ln139_11, i5 %sliding_window_buffer_samples_sample_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1341" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:23 %sliding_window_buffer_samples_sample_V_0_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1342" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:24 %store_ln105 = store i12 %trunc_ln139_s, i5 %sliding_window_buffer_samples_sample_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1343" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:25 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="1344" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:26 %store_ln105 = store i20 %trunc_ln62, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1345" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:27 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="1346" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:28 %store_ln105 = store i20 %trunc_ln62_1, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1347" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:29 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="1348" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:30 %store_ln105 = store i20 %trunc_ln62_2, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1349" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:31 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="1350" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:32 %store_ln105 = store i20 %trunc_ln62_3, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1351" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:33 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="1352" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:34 %store_ln105 = store i20 %trunc_ln62_4, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1353" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:35 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="1354" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:36 %store_ln105 = store i20 %trunc_ln62_5, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1355" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:37 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="1356" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:38 %store_ln105 = store i20 %trunc_ln62_6, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1357" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:39 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="1358" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:40 %store_ln105 = store i20 %trunc_ln62_7, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1359" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:41 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="1360" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:42 %store_ln105 = store i20 %trunc_ln62_8, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1361" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:43 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="1362" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:44 %store_ln105 = store i20 %trunc_ln62_9, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1363" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:45 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="1364" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:46 %store_ln105 = store i20 %trunc_ln62_10, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1365" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:47 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="1366" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:48 %store_ln105 = store i20 %trunc_ln62_11, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1367" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:49 %sliding_window_buffer_samples_sample_V_1_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1368" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:50 %store_ln105 = store i12 %trunc_ln139_13, i5 %sliding_window_buffer_samples_sample_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1369" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:51 %sliding_window_buffer_samples_sample_V_1_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1370" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:52 %store_ln105 = store i12 %trunc_ln139_10, i5 %sliding_window_buffer_samples_sample_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1371" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:53 %sliding_window_buffer_samples_sample_V_1_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1372" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:54 %store_ln105 = store i12 %trunc_ln139_15, i5 %sliding_window_buffer_samples_sample_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1373" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:55 %sliding_window_buffer_samples_sample_V_1_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1374" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:56 %store_ln105 = store i12 %trunc_ln139_12, i5 %sliding_window_buffer_samples_sample_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1375" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:57 %sliding_window_buffer_samples_sample_V_1_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1376" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:58 %store_ln105 = store i12 %trunc_ln139_17, i5 %sliding_window_buffer_samples_sample_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1377" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:59 %sliding_window_buffer_samples_sample_V_1_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1378" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:60 %store_ln105 = store i12 %trunc_ln139_14, i5 %sliding_window_buffer_samples_sample_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1379" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:61 %sliding_window_buffer_samples_sample_V_1_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1380" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:62 %store_ln105 = store i12 %trunc_ln139_19, i5 %sliding_window_buffer_samples_sample_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1381" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:63 %sliding_window_buffer_samples_sample_V_1_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1382" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:64 %store_ln105 = store i12 %trunc_ln139_16, i5 %sliding_window_buffer_samples_sample_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1383" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:65 %sliding_window_buffer_samples_sample_V_1_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1384" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:66 %store_ln105 = store i12 %trunc_ln139_21, i5 %sliding_window_buffer_samples_sample_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1385" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:67 %sliding_window_buffer_samples_sample_V_1_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1386" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:68 %store_ln105 = store i12 %trunc_ln139_18, i5 %sliding_window_buffer_samples_sample_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1387" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:69 %sliding_window_buffer_samples_sample_V_1_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1388" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:70 %store_ln105 = store i12 %trunc_ln139_23, i5 %sliding_window_buffer_samples_sample_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1389" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:71 %sliding_window_buffer_samples_sample_V_1_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1390" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:72 %store_ln105 = store i12 %trunc_ln139_20, i5 %sliding_window_buffer_samples_sample_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1391" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:73 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="1392" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:74 %store_ln105 = store i20 %trunc_ln62_12, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1393" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:75 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="1394" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:76 %store_ln105 = store i20 %trunc_ln62_13, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1395" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:77 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="1396" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:78 %store_ln105 = store i20 %trunc_ln62_14, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1397" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:79 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="1398" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:80 %store_ln105 = store i20 %trunc_ln62_15, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1399" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:81 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="1400" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:82 %store_ln105 = store i20 %trunc_ln62_16, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1401" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:83 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="1402" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:84 %store_ln105 = store i20 %trunc_ln62_17, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1403" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:85 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="1404" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:86 %store_ln105 = store i20 %trunc_ln62_18, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1405" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:87 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="1406" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:88 %store_ln105 = store i20 %trunc_ln62_19, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1407" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:89 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="1408" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:90 %store_ln105 = store i20 %trunc_ln62_20, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1409" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:91 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="1410" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:92 %store_ln105 = store i20 %trunc_ln62_21, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1411" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:93 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="1412" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:94 %store_ln105 = store i20 %trunc_ln62_22, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1413" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:95 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="1414" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:96 %store_ln105 = store i20 %trunc_ln62_23, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1415" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:97 %sliding_window_buffer_samples_sample_V_2_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1416" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:98 %store_ln105 = store i12 %trunc_ln139_25, i5 %sliding_window_buffer_samples_sample_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1417" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:99 %sliding_window_buffer_samples_sample_V_2_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1418" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:100 %store_ln105 = store i12 %trunc_ln139_22, i5 %sliding_window_buffer_samples_sample_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1419" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:101 %sliding_window_buffer_samples_sample_V_2_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1420" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:102 %store_ln105 = store i12 %trunc_ln139_27, i5 %sliding_window_buffer_samples_sample_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1421" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:103 %sliding_window_buffer_samples_sample_V_2_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1422" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:104 %store_ln105 = store i12 %trunc_ln139_24, i5 %sliding_window_buffer_samples_sample_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1423" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:105 %sliding_window_buffer_samples_sample_V_2_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1424" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:106 %store_ln105 = store i12 %trunc_ln139_29, i5 %sliding_window_buffer_samples_sample_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1425" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:107 %sliding_window_buffer_samples_sample_V_2_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1426" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:108 %store_ln105 = store i12 %trunc_ln139_26, i5 %sliding_window_buffer_samples_sample_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1427" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:109 %sliding_window_buffer_samples_sample_V_2_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1428" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:110 %store_ln105 = store i12 %trunc_ln139_31, i5 %sliding_window_buffer_samples_sample_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1429" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:111 %sliding_window_buffer_samples_sample_V_2_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1430" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:112 %store_ln105 = store i12 %trunc_ln139_28, i5 %sliding_window_buffer_samples_sample_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1431" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:113 %sliding_window_buffer_samples_sample_V_2_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1432" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:114 %store_ln105 = store i12 %trunc_ln139_33, i5 %sliding_window_buffer_samples_sample_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1433" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:115 %sliding_window_buffer_samples_sample_V_2_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1434" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:116 %store_ln105 = store i12 %trunc_ln139_30, i5 %sliding_window_buffer_samples_sample_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1435" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:117 %sliding_window_buffer_samples_sample_V_2_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1436" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:118 %store_ln105 = store i12 %trunc_ln139_35, i5 %sliding_window_buffer_samples_sample_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1437" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:119 %sliding_window_buffer_samples_sample_V_2_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1438" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:120 %store_ln105 = store i12 %trunc_ln139_32, i5 %sliding_window_buffer_samples_sample_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1439" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:121 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="1440" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:122 %store_ln105 = store i20 %trunc_ln62_24, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1441" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:123 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="1442" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:124 %store_ln105 = store i20 %trunc_ln62_25, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1443" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:125 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="1444" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:126 %store_ln105 = store i20 %trunc_ln62_26, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1445" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:127 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="1446" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:128 %store_ln105 = store i20 %trunc_ln62_27, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1447" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:129 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="1448" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:130 %store_ln105 = store i20 %trunc_ln62_28, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1449" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:131 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="1450" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:132 %store_ln105 = store i20 %trunc_ln62_29, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1451" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:133 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="1452" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:134 %store_ln105 = store i20 %trunc_ln62_30, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1453" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:135 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="1454" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:136 %store_ln105 = store i20 %trunc_ln62_31, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1455" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:137 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="1456" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:138 %store_ln105 = store i20 %trunc_ln62_32, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1457" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:139 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="1458" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:140 %store_ln105 = store i20 %trunc_ln62_33, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1459" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:141 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="1460" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:142 %store_ln105 = store i20 %trunc_ln62_34, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1461" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:143 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="1462" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:144 %store_ln105 = store i20 %trunc_ln62_35, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1463" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:145 %sliding_window_buffer_samples_sample_V_3_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1464" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:146 %store_ln105 = store i12 %trunc_ln139_37, i5 %sliding_window_buffer_samples_sample_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1465" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:147 %sliding_window_buffer_samples_sample_V_3_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1466" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:148 %store_ln105 = store i12 %trunc_ln139_34, i5 %sliding_window_buffer_samples_sample_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1467" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:149 %sliding_window_buffer_samples_sample_V_3_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1468" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:150 %store_ln105 = store i12 %trunc_ln139_39, i5 %sliding_window_buffer_samples_sample_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1469" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:151 %sliding_window_buffer_samples_sample_V_3_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1470" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:152 %store_ln105 = store i12 %trunc_ln139_36, i5 %sliding_window_buffer_samples_sample_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1471" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:153 %sliding_window_buffer_samples_sample_V_3_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1472" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:154 %store_ln105 = store i12 %trunc_ln139_41, i5 %sliding_window_buffer_samples_sample_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1473" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:155 %sliding_window_buffer_samples_sample_V_3_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1474" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:156 %store_ln105 = store i12 %trunc_ln139_38, i5 %sliding_window_buffer_samples_sample_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1475" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:157 %sliding_window_buffer_samples_sample_V_3_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1476" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:158 %store_ln105 = store i12 %trunc_ln139_43, i5 %sliding_window_buffer_samples_sample_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1477" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:159 %sliding_window_buffer_samples_sample_V_3_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1478" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:160 %store_ln105 = store i12 %trunc_ln139_40, i5 %sliding_window_buffer_samples_sample_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1479" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:161 %sliding_window_buffer_samples_sample_V_3_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1480" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:162 %store_ln105 = store i12 %trunc_ln139_45, i5 %sliding_window_buffer_samples_sample_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1481" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:163 %sliding_window_buffer_samples_sample_V_3_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1482" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:164 %store_ln105 = store i12 %trunc_ln139_42, i5 %sliding_window_buffer_samples_sample_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1483" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:165 %sliding_window_buffer_samples_sample_V_3_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1484" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:166 %store_ln105 = store i12 %trunc_ln139_47, i5 %sliding_window_buffer_samples_sample_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1485" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:167 %sliding_window_buffer_samples_sample_V_3_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1486" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:168 %store_ln105 = store i12 %trunc_ln139_44, i5 %sliding_window_buffer_samples_sample_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1487" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:169 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="1488" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:170 %store_ln105 = store i20 %trunc_ln62_36, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1489" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:171 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="1490" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:172 %store_ln105 = store i20 %trunc_ln62_37, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1491" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:173 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="1492" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:174 %store_ln105 = store i20 %trunc_ln62_38, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1493" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:175 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="1494" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:176 %store_ln105 = store i20 %trunc_ln62_39, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1495" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:177 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="1496" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:178 %store_ln105 = store i20 %trunc_ln62_40, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1497" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:179 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="1498" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:180 %store_ln105 = store i20 %trunc_ln62_41, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1499" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:181 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="1500" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:182 %store_ln105 = store i20 %trunc_ln62_42, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1501" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:183 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="1502" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:184 %store_ln105 = store i20 %trunc_ln62_43, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1503" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:185 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="1504" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:186 %store_ln105 = store i20 %trunc_ln62_44, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1505" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:187 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="1506" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:188 %store_ln105 = store i20 %trunc_ln62_45, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1507" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:189 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="1508" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:190 %store_ln105 = store i20 %trunc_ln62_46, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1509" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:191 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="1510" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:192 %store_ln105 = store i20 %trunc_ln62_47, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1511" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:193 %sliding_window_buffer_samples_sample_V_4_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1512" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:194 %store_ln105 = store i12 %trunc_ln139_49, i5 %sliding_window_buffer_samples_sample_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1513" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:195 %sliding_window_buffer_samples_sample_V_4_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1514" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:196 %store_ln105 = store i12 %trunc_ln139_46, i5 %sliding_window_buffer_samples_sample_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1515" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:197 %sliding_window_buffer_samples_sample_V_4_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1516" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:198 %store_ln105 = store i12 %trunc_ln139_51, i5 %sliding_window_buffer_samples_sample_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1517" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:199 %sliding_window_buffer_samples_sample_V_4_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1518" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:200 %store_ln105 = store i12 %trunc_ln139_48, i5 %sliding_window_buffer_samples_sample_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1519" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:201 %sliding_window_buffer_samples_sample_V_4_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1520" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:202 %store_ln105 = store i12 %trunc_ln139_53, i5 %sliding_window_buffer_samples_sample_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1521" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:203 %sliding_window_buffer_samples_sample_V_4_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1522" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:204 %store_ln105 = store i12 %trunc_ln139_50, i5 %sliding_window_buffer_samples_sample_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1523" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:205 %sliding_window_buffer_samples_sample_V_4_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1524" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:206 %store_ln105 = store i12 %trunc_ln139_55, i5 %sliding_window_buffer_samples_sample_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1525" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:207 %sliding_window_buffer_samples_sample_V_4_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1526" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:208 %store_ln105 = store i12 %trunc_ln139_52, i5 %sliding_window_buffer_samples_sample_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1527" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:209 %sliding_window_buffer_samples_sample_V_4_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1528" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:210 %store_ln105 = store i12 %trunc_ln139_57, i5 %sliding_window_buffer_samples_sample_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1529" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:211 %sliding_window_buffer_samples_sample_V_4_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1530" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:212 %store_ln105 = store i12 %trunc_ln139_54, i5 %sliding_window_buffer_samples_sample_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1531" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:213 %sliding_window_buffer_samples_sample_V_4_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1532" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:214 %store_ln105 = store i12 %trunc_ln139_59, i5 %sliding_window_buffer_samples_sample_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1533" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:215 %sliding_window_buffer_samples_sample_V_4_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1534" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:216 %store_ln105 = store i12 %trunc_ln139_56, i5 %sliding_window_buffer_samples_sample_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1535" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:217 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="1536" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:218 %store_ln105 = store i20 %trunc_ln62_48, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1537" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:219 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="1538" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:220 %store_ln105 = store i20 %trunc_ln62_49, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1539" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:221 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="1540" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:222 %store_ln105 = store i20 %trunc_ln62_50, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1541" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:223 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="1542" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:224 %store_ln105 = store i20 %trunc_ln62_51, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1543" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:225 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="1544" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:226 %store_ln105 = store i20 %trunc_ln62_52, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1545" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:227 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="1546" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:228 %store_ln105 = store i20 %trunc_ln62_53, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1547" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:229 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="1548" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:230 %store_ln105 = store i20 %trunc_ln62_54, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1549" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:231 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="1550" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:232 %store_ln105 = store i20 %trunc_ln62_55, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1551" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:233 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="1552" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:234 %store_ln105 = store i20 %trunc_ln62_56, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1553" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:235 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="1554" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:236 %store_ln105 = store i20 %trunc_ln62_57, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1555" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:237 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="1556" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:238 %store_ln105 = store i20 %trunc_ln62_58, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1557" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:239 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="1558" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:240 %store_ln105 = store i20 %trunc_ln62_59, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1559" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:241 %sliding_window_buffer_samples_sample_V_5_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1560" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:242 %store_ln105 = store i12 %trunc_ln139_61, i5 %sliding_window_buffer_samples_sample_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1561" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:243 %sliding_window_buffer_samples_sample_V_5_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1562" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:244 %store_ln105 = store i12 %trunc_ln139_58, i5 %sliding_window_buffer_samples_sample_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1563" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:245 %sliding_window_buffer_samples_sample_V_5_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1564" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:246 %store_ln105 = store i12 %trunc_ln139_63, i5 %sliding_window_buffer_samples_sample_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1565" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:247 %sliding_window_buffer_samples_sample_V_5_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1566" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:248 %store_ln105 = store i12 %trunc_ln139_60, i5 %sliding_window_buffer_samples_sample_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1567" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:249 %sliding_window_buffer_samples_sample_V_5_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1568" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:250 %store_ln105 = store i12 %trunc_ln139_65, i5 %sliding_window_buffer_samples_sample_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1569" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:251 %sliding_window_buffer_samples_sample_V_5_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1570" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:252 %store_ln105 = store i12 %trunc_ln139_62, i5 %sliding_window_buffer_samples_sample_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1571" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:253 %sliding_window_buffer_samples_sample_V_5_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1572" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:254 %store_ln105 = store i12 %trunc_ln139_67, i5 %sliding_window_buffer_samples_sample_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1573" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:255 %sliding_window_buffer_samples_sample_V_5_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1574" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:256 %store_ln105 = store i12 %trunc_ln139_64, i5 %sliding_window_buffer_samples_sample_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1575" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:257 %sliding_window_buffer_samples_sample_V_5_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1576" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:258 %store_ln105 = store i12 %trunc_ln139_69, i5 %sliding_window_buffer_samples_sample_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1577" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:259 %sliding_window_buffer_samples_sample_V_5_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1578" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:260 %store_ln105 = store i12 %trunc_ln139_66, i5 %sliding_window_buffer_samples_sample_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1579" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:261 %sliding_window_buffer_samples_sample_V_5_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1580" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:262 %store_ln105 = store i12 %trunc_ln139_71, i5 %sliding_window_buffer_samples_sample_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1581" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:263 %sliding_window_buffer_samples_sample_V_5_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1582" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:264 %store_ln105 = store i12 %trunc_ln139_68, i5 %sliding_window_buffer_samples_sample_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1583" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:265 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="1584" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:266 %store_ln105 = store i20 %trunc_ln62_60, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1585" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:267 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="1586" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:268 %store_ln105 = store i20 %trunc_ln62_61, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1587" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:269 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="1588" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:270 %store_ln105 = store i20 %trunc_ln62_62, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1589" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:271 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="1590" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:272 %store_ln105 = store i20 %trunc_ln62_63, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1591" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:273 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="1592" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:274 %store_ln105 = store i20 %trunc_ln62_64, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1593" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:275 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="1594" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:276 %store_ln105 = store i20 %trunc_ln62_65, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1595" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:277 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="1596" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:278 %store_ln105 = store i20 %trunc_ln62_66, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1597" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:279 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="1598" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:280 %store_ln105 = store i20 %trunc_ln62_67, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1599" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:281 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="1600" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:282 %store_ln105 = store i20 %trunc_ln62_68, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1601" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:283 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="1602" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:284 %store_ln105 = store i20 %trunc_ln62_69, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1603" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:285 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="1604" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:286 %store_ln105 = store i20 %trunc_ln62_70, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1605" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:287 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="1606" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:288 %store_ln105 = store i20 %trunc_ln62_71, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1607" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:289 %sliding_window_buffer_samples_sample_V_6_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1608" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:290 %store_ln105 = store i12 %trunc_ln139_73, i5 %sliding_window_buffer_samples_sample_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1609" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:291 %sliding_window_buffer_samples_sample_V_6_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1610" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:292 %store_ln105 = store i12 %trunc_ln139_70, i5 %sliding_window_buffer_samples_sample_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1611" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:293 %sliding_window_buffer_samples_sample_V_6_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1612" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:294 %store_ln105 = store i12 %trunc_ln139_75, i5 %sliding_window_buffer_samples_sample_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1613" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:295 %sliding_window_buffer_samples_sample_V_6_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1614" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:296 %store_ln105 = store i12 %trunc_ln139_72, i5 %sliding_window_buffer_samples_sample_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1615" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:297 %sliding_window_buffer_samples_sample_V_6_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1616" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:298 %store_ln105 = store i12 %trunc_ln139_77, i5 %sliding_window_buffer_samples_sample_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1617" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:299 %sliding_window_buffer_samples_sample_V_6_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1618" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:300 %store_ln105 = store i12 %trunc_ln139_74, i5 %sliding_window_buffer_samples_sample_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1619" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:301 %sliding_window_buffer_samples_sample_V_6_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1620" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:302 %store_ln105 = store i12 %trunc_ln139_79, i5 %sliding_window_buffer_samples_sample_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1621" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:303 %sliding_window_buffer_samples_sample_V_6_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1622" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:304 %store_ln105 = store i12 %trunc_ln139_76, i5 %sliding_window_buffer_samples_sample_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1623" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:305 %sliding_window_buffer_samples_sample_V_6_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1624" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:306 %store_ln105 = store i12 %trunc_ln139_81, i5 %sliding_window_buffer_samples_sample_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1625" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:307 %sliding_window_buffer_samples_sample_V_6_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1626" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:308 %store_ln105 = store i12 %trunc_ln139_78, i5 %sliding_window_buffer_samples_sample_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1627" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:309 %sliding_window_buffer_samples_sample_V_6_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1628" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:310 %store_ln105 = store i12 %trunc_ln139_83, i5 %sliding_window_buffer_samples_sample_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1629" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:311 %sliding_window_buffer_samples_sample_V_6_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1630" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:312 %store_ln105 = store i12 %trunc_ln139_80, i5 %sliding_window_buffer_samples_sample_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1631" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:313 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="1632" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:314 %store_ln105 = store i20 %trunc_ln62_72, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1633" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:315 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="1634" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:316 %store_ln105 = store i20 %trunc_ln62_73, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1635" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:317 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="1636" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:318 %store_ln105 = store i20 %trunc_ln62_74, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1637" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:319 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="1638" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:320 %store_ln105 = store i20 %trunc_ln62_75, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1639" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:321 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="1640" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:322 %store_ln105 = store i20 %trunc_ln62_76, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1641" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:323 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="1642" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:324 %store_ln105 = store i20 %trunc_ln62_77, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1643" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:325 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="1644" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:326 %store_ln105 = store i20 %trunc_ln62_78, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1645" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:327 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="1646" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:328 %store_ln105 = store i20 %trunc_ln62_79, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1647" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:329 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="1648" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:330 %store_ln105 = store i20 %trunc_ln62_80, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1649" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:331 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="1650" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:332 %store_ln105 = store i20 %trunc_ln62_81, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1651" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:333 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="1652" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:334 %store_ln105 = store i20 %trunc_ln62_82, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1653" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:335 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="1654" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:336 %store_ln105 = store i20 %trunc_ln62_83, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1655" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:337 %sliding_window_buffer_samples_sample_V_7_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1656" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:338 %store_ln105 = store i12 %trunc_ln139_85, i5 %sliding_window_buffer_samples_sample_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1657" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:339 %sliding_window_buffer_samples_sample_V_7_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1658" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:340 %store_ln105 = store i12 %trunc_ln139_82, i5 %sliding_window_buffer_samples_sample_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1659" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:341 %sliding_window_buffer_samples_sample_V_7_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1660" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:342 %store_ln105 = store i12 %trunc_ln139_87, i5 %sliding_window_buffer_samples_sample_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1661" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:343 %sliding_window_buffer_samples_sample_V_7_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1662" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:344 %store_ln105 = store i12 %trunc_ln139_84, i5 %sliding_window_buffer_samples_sample_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1663" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:345 %sliding_window_buffer_samples_sample_V_7_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1664" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:346 %store_ln105 = store i12 %trunc_ln139_89, i5 %sliding_window_buffer_samples_sample_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1665" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:347 %sliding_window_buffer_samples_sample_V_7_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1666" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:348 %store_ln105 = store i12 %trunc_ln139_86, i5 %sliding_window_buffer_samples_sample_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1667" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:349 %sliding_window_buffer_samples_sample_V_7_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1668" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:350 %store_ln105 = store i12 %trunc_ln139_91, i5 %sliding_window_buffer_samples_sample_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1669" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:351 %sliding_window_buffer_samples_sample_V_7_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1670" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:352 %store_ln105 = store i12 %trunc_ln139_88, i5 %sliding_window_buffer_samples_sample_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1671" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:353 %sliding_window_buffer_samples_sample_V_7_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1672" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:354 %store_ln105 = store i12 %trunc_ln139_93, i5 %sliding_window_buffer_samples_sample_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1673" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:355 %sliding_window_buffer_samples_sample_V_7_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1674" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:356 %store_ln105 = store i12 %trunc_ln139_90, i5 %sliding_window_buffer_samples_sample_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1675" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:357 %sliding_window_buffer_samples_sample_V_7_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1676" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:358 %store_ln105 = store i12 %trunc_ln139_95, i5 %sliding_window_buffer_samples_sample_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1677" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:359 %sliding_window_buffer_samples_sample_V_7_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1678" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:360 %store_ln105 = store i12 %trunc_ln139_92, i5 %sliding_window_buffer_samples_sample_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1679" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:361 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="1680" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:362 %store_ln105 = store i20 %trunc_ln62_84, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1681" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:363 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="1682" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:364 %store_ln105 = store i20 %trunc_ln62_85, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1683" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:365 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="1684" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:366 %store_ln105 = store i20 %trunc_ln62_86, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1685" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:367 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="1686" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:368 %store_ln105 = store i20 %trunc_ln62_87, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1687" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:369 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="1688" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:370 %store_ln105 = store i20 %trunc_ln62_88, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1689" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:371 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="1690" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:372 %store_ln105 = store i20 %trunc_ln62_89, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1691" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:373 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="1692" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:374 %store_ln105 = store i20 %trunc_ln62_90, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1693" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:375 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="1694" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:376 %store_ln105 = store i20 %trunc_ln62_91, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1695" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:377 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="1696" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:378 %store_ln105 = store i20 %trunc_ln62_92, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1697" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:379 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="1698" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:380 %store_ln105 = store i20 %trunc_ln62_93, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1699" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:381 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="1700" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:382 %store_ln105 = store i20 %trunc_ln62_94, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1701" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:383 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="1702" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:384 %store_ln105 = store i20 %trunc_ln62_95, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1703" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:385 %sliding_window_buffer_samples_sample_V_8_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0_addr_1"/></StgValue>
</operation>

<operation id="1704" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:386 %store_ln105 = store i12 %trunc_ln139_97, i5 %sliding_window_buffer_samples_sample_V_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1705" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:387 %sliding_window_buffer_samples_sample_V_8_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1_addr_1"/></StgValue>
</operation>

<operation id="1706" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:388 %store_ln105 = store i12 %trunc_ln139_94, i5 %sliding_window_buffer_samples_sample_V_8_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1707" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:389 %sliding_window_buffer_samples_sample_V_8_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2_addr_1"/></StgValue>
</operation>

<operation id="1708" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:390 %store_ln105 = store i12 %trunc_ln139_99, i5 %sliding_window_buffer_samples_sample_V_8_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1709" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:391 %sliding_window_buffer_samples_sample_V_8_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3_addr_1"/></StgValue>
</operation>

<operation id="1710" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:392 %store_ln105 = store i12 %trunc_ln139_96, i5 %sliding_window_buffer_samples_sample_V_8_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1711" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:393 %sliding_window_buffer_samples_sample_V_8_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4_addr_1"/></StgValue>
</operation>

<operation id="1712" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:394 %store_ln105 = store i12 %trunc_ln139_101, i5 %sliding_window_buffer_samples_sample_V_8_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1713" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:395 %sliding_window_buffer_samples_sample_V_8_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5_addr_1"/></StgValue>
</operation>

<operation id="1714" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:396 %store_ln105 = store i12 %trunc_ln139_98, i5 %sliding_window_buffer_samples_sample_V_8_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1715" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:397 %sliding_window_buffer_samples_sample_V_8_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6_addr_1"/></StgValue>
</operation>

<operation id="1716" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:398 %store_ln105 = store i12 %trunc_ln139_103, i5 %sliding_window_buffer_samples_sample_V_8_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1717" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:399 %sliding_window_buffer_samples_sample_V_8_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7_addr_1"/></StgValue>
</operation>

<operation id="1718" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:400 %store_ln105 = store i12 %trunc_ln139_100, i5 %sliding_window_buffer_samples_sample_V_8_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1719" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:401 %sliding_window_buffer_samples_sample_V_8_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8_addr_1"/></StgValue>
</operation>

<operation id="1720" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:402 %store_ln105 = store i12 %trunc_ln139_105, i5 %sliding_window_buffer_samples_sample_V_8_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1721" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:403 %sliding_window_buffer_samples_sample_V_8_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9_addr_1"/></StgValue>
</operation>

<operation id="1722" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:404 %store_ln105 = store i12 %trunc_ln139_102, i5 %sliding_window_buffer_samples_sample_V_8_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1723" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:405 %sliding_window_buffer_samples_sample_V_8_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10_addr_1"/></StgValue>
</operation>

<operation id="1724" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:406 %store_ln105 = store i12 %trunc_ln139_107, i5 %sliding_window_buffer_samples_sample_V_8_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1725" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:407 %sliding_window_buffer_samples_sample_V_8_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11_addr_1"/></StgValue>
</operation>

<operation id="1726" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:408 %store_ln105 = store i12 %trunc_ln139_104, i5 %sliding_window_buffer_samples_sample_V_8_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1727" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:409 %sliding_window_buffer_samples_timestamp_V_8_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0_addr_1"/></StgValue>
</operation>

<operation id="1728" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:410 %store_ln105 = store i20 %trunc_ln62_96, i5 %sliding_window_buffer_samples_timestamp_V_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1729" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:411 %sliding_window_buffer_samples_timestamp_V_8_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1_addr_1"/></StgValue>
</operation>

<operation id="1730" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:412 %store_ln105 = store i20 %trunc_ln62_97, i5 %sliding_window_buffer_samples_timestamp_V_8_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1731" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:413 %sliding_window_buffer_samples_timestamp_V_8_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2_addr_1"/></StgValue>
</operation>

<operation id="1732" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:414 %store_ln105 = store i20 %trunc_ln62_98, i5 %sliding_window_buffer_samples_timestamp_V_8_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1733" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:415 %sliding_window_buffer_samples_timestamp_V_8_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3_addr_1"/></StgValue>
</operation>

<operation id="1734" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:416 %store_ln105 = store i20 %trunc_ln62_99, i5 %sliding_window_buffer_samples_timestamp_V_8_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1735" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:417 %sliding_window_buffer_samples_timestamp_V_8_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4_addr_1"/></StgValue>
</operation>

<operation id="1736" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:418 %store_ln105 = store i20 %trunc_ln62_100, i5 %sliding_window_buffer_samples_timestamp_V_8_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1737" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:419 %sliding_window_buffer_samples_timestamp_V_8_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5_addr_1"/></StgValue>
</operation>

<operation id="1738" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:420 %store_ln105 = store i20 %trunc_ln62_101, i5 %sliding_window_buffer_samples_timestamp_V_8_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1739" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:421 %sliding_window_buffer_samples_timestamp_V_8_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6_addr_1"/></StgValue>
</operation>

<operation id="1740" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:422 %store_ln105 = store i20 %trunc_ln62_102, i5 %sliding_window_buffer_samples_timestamp_V_8_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1741" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:423 %sliding_window_buffer_samples_timestamp_V_8_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7_addr_1"/></StgValue>
</operation>

<operation id="1742" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:424 %store_ln105 = store i20 %trunc_ln62_103, i5 %sliding_window_buffer_samples_timestamp_V_8_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1743" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:425 %sliding_window_buffer_samples_timestamp_V_8_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8_addr_1"/></StgValue>
</operation>

<operation id="1744" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:426 %store_ln105 = store i20 %trunc_ln62_104, i5 %sliding_window_buffer_samples_timestamp_V_8_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1745" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:427 %sliding_window_buffer_samples_timestamp_V_8_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9_addr_1"/></StgValue>
</operation>

<operation id="1746" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:428 %store_ln105 = store i20 %trunc_ln62_105, i5 %sliding_window_buffer_samples_timestamp_V_8_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1747" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:429 %sliding_window_buffer_samples_timestamp_V_8_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10_addr_1"/></StgValue>
</operation>

<operation id="1748" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:430 %store_ln105 = store i20 %trunc_ln62_106, i5 %sliding_window_buffer_samples_timestamp_V_8_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1749" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:431 %sliding_window_buffer_samples_timestamp_V_8_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11_addr_1"/></StgValue>
</operation>

<operation id="1750" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:432 %store_ln105 = store i20 %trunc_ln62_107, i5 %sliding_window_buffer_samples_timestamp_V_8_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1751" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:433 %sliding_window_buffer_samples_sample_V_9_0_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0_addr_1"/></StgValue>
</operation>

<operation id="1752" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:434 %store_ln105 = store i12 %trunc_ln139_109, i5 %sliding_window_buffer_samples_sample_V_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1753" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:435 %sliding_window_buffer_samples_sample_V_9_1_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1_addr_1"/></StgValue>
</operation>

<operation id="1754" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:436 %store_ln105 = store i12 %trunc_ln139_106, i5 %sliding_window_buffer_samples_sample_V_9_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1755" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:437 %sliding_window_buffer_samples_sample_V_9_2_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2_addr_1"/></StgValue>
</operation>

<operation id="1756" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:438 %store_ln105 = store i12 %trunc_ln139_111, i5 %sliding_window_buffer_samples_sample_V_9_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1757" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:439 %sliding_window_buffer_samples_sample_V_9_3_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3_addr_1"/></StgValue>
</operation>

<operation id="1758" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:440 %store_ln105 = store i12 %trunc_ln139_108, i5 %sliding_window_buffer_samples_sample_V_9_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1759" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:441 %sliding_window_buffer_samples_sample_V_9_4_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4_addr_1"/></StgValue>
</operation>

<operation id="1760" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:442 %store_ln105 = store i12 %trunc_ln139_113, i5 %sliding_window_buffer_samples_sample_V_9_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1761" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:443 %sliding_window_buffer_samples_sample_V_9_5_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5_addr_1"/></StgValue>
</operation>

<operation id="1762" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:444 %store_ln105 = store i12 %trunc_ln139_110, i5 %sliding_window_buffer_samples_sample_V_9_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1763" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:445 %sliding_window_buffer_samples_sample_V_9_6_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6_addr_1"/></StgValue>
</operation>

<operation id="1764" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:446 %store_ln105 = store i12 %trunc_ln139_115, i5 %sliding_window_buffer_samples_sample_V_9_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1765" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:447 %sliding_window_buffer_samples_sample_V_9_7_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7_addr_1"/></StgValue>
</operation>

<operation id="1766" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:448 %store_ln105 = store i12 %trunc_ln139_112, i5 %sliding_window_buffer_samples_sample_V_9_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1767" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:449 %sliding_window_buffer_samples_sample_V_9_8_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8_addr_1"/></StgValue>
</operation>

<operation id="1768" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:450 %store_ln105 = store i12 %trunc_ln139_117, i5 %sliding_window_buffer_samples_sample_V_9_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1769" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:451 %sliding_window_buffer_samples_sample_V_9_9_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9_addr_1"/></StgValue>
</operation>

<operation id="1770" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:452 %store_ln105 = store i12 %trunc_ln139_114, i5 %sliding_window_buffer_samples_sample_V_9_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1771" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:453 %sliding_window_buffer_samples_sample_V_9_10_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10_addr_1"/></StgValue>
</operation>

<operation id="1772" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:454 %store_ln105 = store i12 %trunc_ln139_119, i5 %sliding_window_buffer_samples_sample_V_9_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1773" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:455 %sliding_window_buffer_samples_sample_V_9_11_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11_addr_1"/></StgValue>
</operation>

<operation id="1774" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge2:456 %store_ln105 = store i12 %trunc_ln139_116, i5 %sliding_window_buffer_samples_sample_V_9_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1775" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:457 %sliding_window_buffer_samples_timestamp_V_9_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0_addr_1"/></StgValue>
</operation>

<operation id="1776" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:458 %store_ln105 = store i20 %trunc_ln62_108, i5 %sliding_window_buffer_samples_timestamp_V_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1777" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:459 %sliding_window_buffer_samples_timestamp_V_9_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1_addr_1"/></StgValue>
</operation>

<operation id="1778" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:460 %store_ln105 = store i20 %trunc_ln62_109, i5 %sliding_window_buffer_samples_timestamp_V_9_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1779" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:461 %sliding_window_buffer_samples_timestamp_V_9_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2_addr_1"/></StgValue>
</operation>

<operation id="1780" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:462 %store_ln105 = store i20 %trunc_ln62_110, i5 %sliding_window_buffer_samples_timestamp_V_9_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1781" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:463 %sliding_window_buffer_samples_timestamp_V_9_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3_addr_1"/></StgValue>
</operation>

<operation id="1782" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:464 %store_ln105 = store i20 %trunc_ln62_111, i5 %sliding_window_buffer_samples_timestamp_V_9_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1783" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:465 %sliding_window_buffer_samples_timestamp_V_9_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4_addr_1"/></StgValue>
</operation>

<operation id="1784" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:466 %store_ln105 = store i20 %trunc_ln62_112, i5 %sliding_window_buffer_samples_timestamp_V_9_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1785" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:467 %sliding_window_buffer_samples_timestamp_V_9_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5_addr_1"/></StgValue>
</operation>

<operation id="1786" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:468 %store_ln105 = store i20 %trunc_ln62_113, i5 %sliding_window_buffer_samples_timestamp_V_9_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1787" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:469 %sliding_window_buffer_samples_timestamp_V_9_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6_addr_1"/></StgValue>
</operation>

<operation id="1788" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:470 %store_ln105 = store i20 %trunc_ln62_114, i5 %sliding_window_buffer_samples_timestamp_V_9_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1789" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:471 %sliding_window_buffer_samples_timestamp_V_9_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7_addr_1"/></StgValue>
</operation>

<operation id="1790" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:472 %store_ln105 = store i20 %trunc_ln62_115, i5 %sliding_window_buffer_samples_timestamp_V_9_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1791" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:473 %sliding_window_buffer_samples_timestamp_V_9_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8_addr_1"/></StgValue>
</operation>

<operation id="1792" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:474 %store_ln105 = store i20 %trunc_ln62_116, i5 %sliding_window_buffer_samples_timestamp_V_9_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1793" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:475 %sliding_window_buffer_samples_timestamp_V_9_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9_addr_1"/></StgValue>
</operation>

<operation id="1794" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:476 %store_ln105 = store i20 %trunc_ln62_117, i5 %sliding_window_buffer_samples_timestamp_V_9_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1795" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:477 %sliding_window_buffer_samples_timestamp_V_9_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10_addr_1"/></StgValue>
</operation>

<operation id="1796" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:478 %store_ln105 = store i20 %trunc_ln62_118, i5 %sliding_window_buffer_samples_timestamp_V_9_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1797" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:479 %sliding_window_buffer_samples_timestamp_V_9_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11_addr_1"/></StgValue>
</operation>

<operation id="1798" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge2:480 %store_ln105 = store i20 %trunc_ln62_119, i5 %sliding_window_buffer_samples_timestamp_V_9_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1799" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:481 %sliding_window_buffer_count_addr_1 = getelementptr i6 %sliding_window_buffer_count_s, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_count_addr_1"/></StgValue>
</operation>

<operation id="1800" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
._crit_edge2:482 %store_ln105 = store i6 %n_samples_read, i5 %sliding_window_buffer_count_addr_1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1801" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
._crit_edge2:483 %store_ln106 = store i6 %trunc_ln81_2, i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1802" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:484 %br_ln108 = br void %_ZN12CyclicBufferI12SamplePeriodILi10EELi32EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1803" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="6">
<![CDATA[
:0 %zext_ln74 = zext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="1804" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="1805" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:2 %store_ln74 = store i12 %trunc_ln139, i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1806" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="1807" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:4 %store_ln74 = store i12 %trunc_ln139_1, i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1808" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="1809" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6 %store_ln74 = store i12 %trunc_ln139_2, i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1810" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="1811" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:8 %store_ln74 = store i12 %trunc_ln139_3, i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1812" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="1813" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:10 %store_ln74 = store i12 %trunc_ln139_4, i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1814" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="1815" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:12 %store_ln74 = store i12 %trunc_ln139_5, i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1816" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="1817" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:14 %store_ln74 = store i12 %trunc_ln139_6, i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1818" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="1819" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:16 %store_ln74 = store i12 %trunc_ln139_7, i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1820" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="1821" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:18 %store_ln74 = store i12 %trunc_ln139_8, i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1822" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="1823" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:20 %store_ln74 = store i12 %trunc_ln139_9, i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1824" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="1825" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:22 %store_ln74 = store i12 %trunc_ln139_11, i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1826" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="1827" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:24 %store_ln74 = store i12 %trunc_ln139_s, i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1828" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="1829" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:26 %store_ln74 = store i20 %trunc_ln62, i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1830" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="1831" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:28 %store_ln74 = store i20 %trunc_ln62_1, i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1832" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="1833" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:30 %store_ln74 = store i20 %trunc_ln62_2, i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1834" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="1835" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:32 %store_ln74 = store i20 %trunc_ln62_3, i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1836" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="1837" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:34 %store_ln74 = store i20 %trunc_ln62_4, i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1838" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="1839" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:36 %store_ln74 = store i20 %trunc_ln62_5, i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1840" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="1841" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:38 %store_ln74 = store i20 %trunc_ln62_6, i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1842" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="1843" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:40 %store_ln74 = store i20 %trunc_ln62_7, i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1844" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="1845" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:42 %store_ln74 = store i20 %trunc_ln62_8, i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1846" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="1847" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:44 %store_ln74 = store i20 %trunc_ln62_9, i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1848" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="1849" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:46 %store_ln74 = store i20 %trunc_ln62_10, i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1850" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="1851" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:48 %store_ln74 = store i20 %trunc_ln62_11, i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1852" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="1853" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:50 %store_ln74 = store i12 %trunc_ln139_13, i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1854" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="1855" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:52 %store_ln74 = store i12 %trunc_ln139_10, i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1856" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="1857" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:54 %store_ln74 = store i12 %trunc_ln139_15, i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1858" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="1859" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:56 %store_ln74 = store i12 %trunc_ln139_12, i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1860" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="1861" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:58 %store_ln74 = store i12 %trunc_ln139_17, i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1862" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="1863" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:60 %store_ln74 = store i12 %trunc_ln139_14, i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1864" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="1865" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:62 %store_ln74 = store i12 %trunc_ln139_19, i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1866" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="1867" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:64 %store_ln74 = store i12 %trunc_ln139_16, i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1868" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="1869" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:66 %store_ln74 = store i12 %trunc_ln139_21, i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1870" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="1871" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:68 %store_ln74 = store i12 %trunc_ln139_18, i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1872" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="1873" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:70 %store_ln74 = store i12 %trunc_ln139_23, i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1874" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="1875" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:72 %store_ln74 = store i12 %trunc_ln139_20, i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1876" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="1877" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:74 %store_ln74 = store i20 %trunc_ln62_12, i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1878" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="1879" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:76 %store_ln74 = store i20 %trunc_ln62_13, i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1880" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="1881" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:78 %store_ln74 = store i20 %trunc_ln62_14, i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1882" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="1883" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:80 %store_ln74 = store i20 %trunc_ln62_15, i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1884" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="1885" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:82 %store_ln74 = store i20 %trunc_ln62_16, i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1886" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="1887" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:84 %store_ln74 = store i20 %trunc_ln62_17, i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1888" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="1889" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:86 %store_ln74 = store i20 %trunc_ln62_18, i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1890" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="1891" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:88 %store_ln74 = store i20 %trunc_ln62_19, i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1892" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="1893" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:90 %store_ln74 = store i20 %trunc_ln62_20, i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1894" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="1895" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:92 %store_ln74 = store i20 %trunc_ln62_21, i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1896" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="1897" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:94 %store_ln74 = store i20 %trunc_ln62_22, i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1898" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="1899" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:96 %store_ln74 = store i20 %trunc_ln62_23, i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1900" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="1901" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:98 %store_ln74 = store i12 %trunc_ln139_25, i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1902" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="1903" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:100 %store_ln74 = store i12 %trunc_ln139_22, i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1904" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="1905" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:102 %store_ln74 = store i12 %trunc_ln139_27, i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1906" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="1907" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:104 %store_ln74 = store i12 %trunc_ln139_24, i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1908" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="1909" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:106 %store_ln74 = store i12 %trunc_ln139_29, i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1910" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="1911" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:108 %store_ln74 = store i12 %trunc_ln139_26, i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1912" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="1913" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:110 %store_ln74 = store i12 %trunc_ln139_31, i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1914" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="1915" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:112 %store_ln74 = store i12 %trunc_ln139_28, i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1916" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="1917" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:114 %store_ln74 = store i12 %trunc_ln139_33, i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1918" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="1919" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:116 %store_ln74 = store i12 %trunc_ln139_30, i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1920" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="1921" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:118 %store_ln74 = store i12 %trunc_ln139_35, i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1922" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="1923" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:120 %store_ln74 = store i12 %trunc_ln139_32, i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1924" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="1925" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:122 %store_ln74 = store i20 %trunc_ln62_24, i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1926" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="1927" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:124 %store_ln74 = store i20 %trunc_ln62_25, i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1928" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="1929" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:126 %store_ln74 = store i20 %trunc_ln62_26, i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1930" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="1931" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:128 %store_ln74 = store i20 %trunc_ln62_27, i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1932" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="1933" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:130 %store_ln74 = store i20 %trunc_ln62_28, i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1934" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="1935" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:132 %store_ln74 = store i20 %trunc_ln62_29, i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1936" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="1937" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:134 %store_ln74 = store i20 %trunc_ln62_30, i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1938" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="1939" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:136 %store_ln74 = store i20 %trunc_ln62_31, i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1940" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="1941" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:138 %store_ln74 = store i20 %trunc_ln62_32, i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1942" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="1943" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:140 %store_ln74 = store i20 %trunc_ln62_33, i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1944" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="1945" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:142 %store_ln74 = store i20 %trunc_ln62_34, i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1946" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="1947" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:144 %store_ln74 = store i20 %trunc_ln62_35, i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1948" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="1949" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:146 %store_ln74 = store i12 %trunc_ln139_37, i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1950" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="1951" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:148 %store_ln74 = store i12 %trunc_ln139_34, i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1952" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="1953" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:150 %store_ln74 = store i12 %trunc_ln139_39, i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1954" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="1955" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:152 %store_ln74 = store i12 %trunc_ln139_36, i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1956" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="1957" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:154 %store_ln74 = store i12 %trunc_ln139_41, i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1958" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="1959" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:156 %store_ln74 = store i12 %trunc_ln139_38, i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1960" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="1961" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:158 %store_ln74 = store i12 %trunc_ln139_43, i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1962" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="1963" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:160 %store_ln74 = store i12 %trunc_ln139_40, i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1964" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="1965" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:162 %store_ln74 = store i12 %trunc_ln139_45, i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1966" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="1967" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:164 %store_ln74 = store i12 %trunc_ln139_42, i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1968" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="1969" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:166 %store_ln74 = store i12 %trunc_ln139_47, i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1970" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="1971" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:168 %store_ln74 = store i12 %trunc_ln139_44, i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1972" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="1973" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:170 %store_ln74 = store i20 %trunc_ln62_36, i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1974" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="1975" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:172 %store_ln74 = store i20 %trunc_ln62_37, i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1976" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="1977" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:174 %store_ln74 = store i20 %trunc_ln62_38, i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1978" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="1979" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:176 %store_ln74 = store i20 %trunc_ln62_39, i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1980" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="1981" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:178 %store_ln74 = store i20 %trunc_ln62_40, i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1982" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="1983" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:180 %store_ln74 = store i20 %trunc_ln62_41, i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1984" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="1985" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:182 %store_ln74 = store i20 %trunc_ln62_42, i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1986" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="1987" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:184 %store_ln74 = store i20 %trunc_ln62_43, i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1988" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="1989" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:186 %store_ln74 = store i20 %trunc_ln62_44, i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1990" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="1991" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:188 %store_ln74 = store i20 %trunc_ln62_45, i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1992" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="1993" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:190 %store_ln74 = store i20 %trunc_ln62_46, i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1994" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="1995" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:192 %store_ln74 = store i20 %trunc_ln62_47, i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1996" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="1997" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:194 %store_ln74 = store i12 %trunc_ln139_49, i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1998" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="1999" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:196 %store_ln74 = store i12 %trunc_ln139_46, i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2000" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="2001" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:198 %store_ln74 = store i12 %trunc_ln139_51, i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2002" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="2003" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:200 %store_ln74 = store i12 %trunc_ln139_48, i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2004" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="2005" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:202 %store_ln74 = store i12 %trunc_ln139_53, i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2006" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="2007" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:204 %store_ln74 = store i12 %trunc_ln139_50, i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2008" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="2009" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:206 %store_ln74 = store i12 %trunc_ln139_55, i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2010" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="2011" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:208 %store_ln74 = store i12 %trunc_ln139_52, i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2012" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="2013" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:210 %store_ln74 = store i12 %trunc_ln139_57, i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2014" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="2015" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:212 %store_ln74 = store i12 %trunc_ln139_54, i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2016" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="2017" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:214 %store_ln74 = store i12 %trunc_ln139_59, i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2018" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="2019" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:216 %store_ln74 = store i12 %trunc_ln139_56, i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2020" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="2021" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:218 %store_ln74 = store i20 %trunc_ln62_48, i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2022" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="2023" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:220 %store_ln74 = store i20 %trunc_ln62_49, i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2024" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="2025" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:222 %store_ln74 = store i20 %trunc_ln62_50, i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2026" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="2027" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:224 %store_ln74 = store i20 %trunc_ln62_51, i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2028" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="2029" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:226 %store_ln74 = store i20 %trunc_ln62_52, i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2030" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="2031" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:228 %store_ln74 = store i20 %trunc_ln62_53, i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2032" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="2033" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:230 %store_ln74 = store i20 %trunc_ln62_54, i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2034" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="2035" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:232 %store_ln74 = store i20 %trunc_ln62_55, i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2036" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="2037" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:234 %store_ln74 = store i20 %trunc_ln62_56, i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2038" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="2039" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:236 %store_ln74 = store i20 %trunc_ln62_57, i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2040" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="2041" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:238 %store_ln74 = store i20 %trunc_ln62_58, i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2042" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="2043" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:240 %store_ln74 = store i20 %trunc_ln62_59, i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2044" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="2045" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:242 %store_ln74 = store i12 %trunc_ln139_61, i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2046" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="2047" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:244 %store_ln74 = store i12 %trunc_ln139_58, i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2048" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="2049" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:246 %store_ln74 = store i12 %trunc_ln139_63, i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2050" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="2051" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:248 %store_ln74 = store i12 %trunc_ln139_60, i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2052" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="2053" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:250 %store_ln74 = store i12 %trunc_ln139_65, i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2054" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="2055" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:252 %store_ln74 = store i12 %trunc_ln139_62, i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2056" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="2057" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:254 %store_ln74 = store i12 %trunc_ln139_67, i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2058" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="2059" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:256 %store_ln74 = store i12 %trunc_ln139_64, i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2060" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="2061" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:258 %store_ln74 = store i12 %trunc_ln139_69, i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2062" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="2063" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:260 %store_ln74 = store i12 %trunc_ln139_66, i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2064" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="2065" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:262 %store_ln74 = store i12 %trunc_ln139_71, i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2066" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="2067" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:264 %store_ln74 = store i12 %trunc_ln139_68, i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2068" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="2069" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:266 %store_ln74 = store i20 %trunc_ln62_60, i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2070" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="2071" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:268 %store_ln74 = store i20 %trunc_ln62_61, i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2072" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="2073" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:270 %store_ln74 = store i20 %trunc_ln62_62, i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2074" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="2075" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:272 %store_ln74 = store i20 %trunc_ln62_63, i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2076" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="2077" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:274 %store_ln74 = store i20 %trunc_ln62_64, i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2078" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="2079" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:276 %store_ln74 = store i20 %trunc_ln62_65, i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2080" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="2081" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:278 %store_ln74 = store i20 %trunc_ln62_66, i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2082" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="2083" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:280 %store_ln74 = store i20 %trunc_ln62_67, i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2084" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="2085" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:282 %store_ln74 = store i20 %trunc_ln62_68, i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2086" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="2087" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:284 %store_ln74 = store i20 %trunc_ln62_69, i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2088" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="2089" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:286 %store_ln74 = store i20 %trunc_ln62_70, i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2090" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="2091" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:288 %store_ln74 = store i20 %trunc_ln62_71, i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2092" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="2093" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:290 %store_ln74 = store i12 %trunc_ln139_73, i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2094" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="2095" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:292 %store_ln74 = store i12 %trunc_ln139_70, i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2096" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="2097" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:294 %store_ln74 = store i12 %trunc_ln139_75, i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2098" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="2099" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:296 %store_ln74 = store i12 %trunc_ln139_72, i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2100" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="2101" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:298 %store_ln74 = store i12 %trunc_ln139_77, i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2102" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="2103" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:300 %store_ln74 = store i12 %trunc_ln139_74, i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2104" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="2105" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:302 %store_ln74 = store i12 %trunc_ln139_79, i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2106" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="2107" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:304 %store_ln74 = store i12 %trunc_ln139_76, i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2108" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="2109" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:306 %store_ln74 = store i12 %trunc_ln139_81, i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2110" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="2111" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:308 %store_ln74 = store i12 %trunc_ln139_78, i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2112" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="2113" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:310 %store_ln74 = store i12 %trunc_ln139_83, i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2114" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="2115" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:312 %store_ln74 = store i12 %trunc_ln139_80, i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2116" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="2117" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:314 %store_ln74 = store i20 %trunc_ln62_72, i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2118" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="2119" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:316 %store_ln74 = store i20 %trunc_ln62_73, i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2120" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="2121" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:318 %store_ln74 = store i20 %trunc_ln62_74, i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2122" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="2123" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:320 %store_ln74 = store i20 %trunc_ln62_75, i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2124" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="2125" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:322 %store_ln74 = store i20 %trunc_ln62_76, i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2126" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="2127" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:324 %store_ln74 = store i20 %trunc_ln62_77, i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2128" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="2129" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:326 %store_ln74 = store i20 %trunc_ln62_78, i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2130" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="2131" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:328 %store_ln74 = store i20 %trunc_ln62_79, i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2132" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="2133" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:330 %store_ln74 = store i20 %trunc_ln62_80, i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2134" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="2135" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:332 %store_ln74 = store i20 %trunc_ln62_81, i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2136" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="2137" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:334 %store_ln74 = store i20 %trunc_ln62_82, i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2138" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="2139" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:336 %store_ln74 = store i20 %trunc_ln62_83, i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2140" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="2141" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:338 %store_ln74 = store i12 %trunc_ln139_85, i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2142" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="2143" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:340 %store_ln74 = store i12 %trunc_ln139_82, i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2144" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="2145" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:342 %store_ln74 = store i12 %trunc_ln139_87, i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2146" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="2147" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:344 %store_ln74 = store i12 %trunc_ln139_84, i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2148" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="2149" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:346 %store_ln74 = store i12 %trunc_ln139_89, i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2150" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="2151" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:348 %store_ln74 = store i12 %trunc_ln139_86, i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2152" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="2153" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:350 %store_ln74 = store i12 %trunc_ln139_91, i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2154" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="2155" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:352 %store_ln74 = store i12 %trunc_ln139_88, i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2156" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="2157" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:354 %store_ln74 = store i12 %trunc_ln139_93, i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2158" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="2159" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:356 %store_ln74 = store i12 %trunc_ln139_90, i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2160" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="2161" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:358 %store_ln74 = store i12 %trunc_ln139_95, i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2162" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="2163" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:360 %store_ln74 = store i12 %trunc_ln139_92, i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2164" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361 %sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="2165" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:362 %store_ln74 = store i20 %trunc_ln62_84, i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2166" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363 %sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="2167" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:364 %store_ln74 = store i20 %trunc_ln62_85, i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2168" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="2169" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:366 %store_ln74 = store i20 %trunc_ln62_86, i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2170" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="2171" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:368 %store_ln74 = store i20 %trunc_ln62_87, i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2172" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369 %sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="2173" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:370 %store_ln74 = store i20 %trunc_ln62_88, i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2174" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371 %sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="2175" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:372 %store_ln74 = store i20 %trunc_ln62_89, i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2176" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373 %sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="2177" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:374 %store_ln74 = store i20 %trunc_ln62_90, i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2178" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375 %sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="2179" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:376 %store_ln74 = store i20 %trunc_ln62_91, i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2180" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="2181" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:378 %store_ln74 = store i20 %trunc_ln62_92, i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2182" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379 %sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="2183" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:380 %store_ln74 = store i20 %trunc_ln62_93, i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2184" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381 %sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="2185" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:382 %store_ln74 = store i20 %trunc_ln62_94, i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2186" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="2187" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:384 %store_ln74 = store i20 %trunc_ln62_95, i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2188" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385 %sliding_window_buffer_samples_sample_V_8_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0_addr"/></StgValue>
</operation>

<operation id="2189" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:386 %store_ln74 = store i12 %trunc_ln139_97, i5 %sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2190" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387 %sliding_window_buffer_samples_sample_V_8_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1_addr"/></StgValue>
</operation>

<operation id="2191" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:388 %store_ln74 = store i12 %trunc_ln139_94, i5 %sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2192" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389 %sliding_window_buffer_samples_sample_V_8_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2_addr"/></StgValue>
</operation>

<operation id="2193" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:390 %store_ln74 = store i12 %trunc_ln139_99, i5 %sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2194" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391 %sliding_window_buffer_samples_sample_V_8_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3_addr"/></StgValue>
</operation>

<operation id="2195" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:392 %store_ln74 = store i12 %trunc_ln139_96, i5 %sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2196" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393 %sliding_window_buffer_samples_sample_V_8_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4_addr"/></StgValue>
</operation>

<operation id="2197" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:394 %store_ln74 = store i12 %trunc_ln139_101, i5 %sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2198" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395 %sliding_window_buffer_samples_sample_V_8_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5_addr"/></StgValue>
</operation>

<operation id="2199" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:396 %store_ln74 = store i12 %trunc_ln139_98, i5 %sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2200" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397 %sliding_window_buffer_samples_sample_V_8_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6_addr"/></StgValue>
</operation>

<operation id="2201" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:398 %store_ln74 = store i12 %trunc_ln139_103, i5 %sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2202" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399 %sliding_window_buffer_samples_sample_V_8_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7_addr"/></StgValue>
</operation>

<operation id="2203" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:400 %store_ln74 = store i12 %trunc_ln139_100, i5 %sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2204" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401 %sliding_window_buffer_samples_sample_V_8_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8_addr"/></StgValue>
</operation>

<operation id="2205" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:402 %store_ln74 = store i12 %trunc_ln139_105, i5 %sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2206" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403 %sliding_window_buffer_samples_sample_V_8_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9_addr"/></StgValue>
</operation>

<operation id="2207" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:404 %store_ln74 = store i12 %trunc_ln139_102, i5 %sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2208" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405 %sliding_window_buffer_samples_sample_V_8_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10_addr"/></StgValue>
</operation>

<operation id="2209" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:406 %store_ln74 = store i12 %trunc_ln139_107, i5 %sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2210" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:407 %sliding_window_buffer_samples_sample_V_8_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11_addr"/></StgValue>
</operation>

<operation id="2211" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:408 %store_ln74 = store i12 %trunc_ln139_104, i5 %sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2212" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409 %sliding_window_buffer_samples_timestamp_V_8_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0_addr"/></StgValue>
</operation>

<operation id="2213" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:410 %store_ln74 = store i20 %trunc_ln62_96, i5 %sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2214" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411 %sliding_window_buffer_samples_timestamp_V_8_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1_addr"/></StgValue>
</operation>

<operation id="2215" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:412 %store_ln74 = store i20 %trunc_ln62_97, i5 %sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2216" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413 %sliding_window_buffer_samples_timestamp_V_8_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2_addr"/></StgValue>
</operation>

<operation id="2217" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:414 %store_ln74 = store i20 %trunc_ln62_98, i5 %sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2218" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415 %sliding_window_buffer_samples_timestamp_V_8_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3_addr"/></StgValue>
</operation>

<operation id="2219" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:416 %store_ln74 = store i20 %trunc_ln62_99, i5 %sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2220" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417 %sliding_window_buffer_samples_timestamp_V_8_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4_addr"/></StgValue>
</operation>

<operation id="2221" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:418 %store_ln74 = store i20 %trunc_ln62_100, i5 %sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2222" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419 %sliding_window_buffer_samples_timestamp_V_8_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5_addr"/></StgValue>
</operation>

<operation id="2223" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:420 %store_ln74 = store i20 %trunc_ln62_101, i5 %sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2224" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421 %sliding_window_buffer_samples_timestamp_V_8_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6_addr"/></StgValue>
</operation>

<operation id="2225" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:422 %store_ln74 = store i20 %trunc_ln62_102, i5 %sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2226" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:423 %sliding_window_buffer_samples_timestamp_V_8_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7_addr"/></StgValue>
</operation>

<operation id="2227" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:424 %store_ln74 = store i20 %trunc_ln62_103, i5 %sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2228" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:425 %sliding_window_buffer_samples_timestamp_V_8_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8_addr"/></StgValue>
</operation>

<operation id="2229" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:426 %store_ln74 = store i20 %trunc_ln62_104, i5 %sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2230" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:427 %sliding_window_buffer_samples_timestamp_V_8_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9_addr"/></StgValue>
</operation>

<operation id="2231" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:428 %store_ln74 = store i20 %trunc_ln62_105, i5 %sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2232" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:429 %sliding_window_buffer_samples_timestamp_V_8_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10_addr"/></StgValue>
</operation>

<operation id="2233" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:430 %store_ln74 = store i20 %trunc_ln62_106, i5 %sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2234" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:431 %sliding_window_buffer_samples_timestamp_V_8_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11_addr"/></StgValue>
</operation>

<operation id="2235" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:432 %store_ln74 = store i20 %trunc_ln62_107, i5 %sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2236" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:433 %sliding_window_buffer_samples_sample_V_9_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0_addr"/></StgValue>
</operation>

<operation id="2237" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:434 %store_ln74 = store i12 %trunc_ln139_109, i5 %sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2238" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:435 %sliding_window_buffer_samples_sample_V_9_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1_addr"/></StgValue>
</operation>

<operation id="2239" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:436 %store_ln74 = store i12 %trunc_ln139_106, i5 %sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2240" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437 %sliding_window_buffer_samples_sample_V_9_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2_addr"/></StgValue>
</operation>

<operation id="2241" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:438 %store_ln74 = store i12 %trunc_ln139_111, i5 %sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2242" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:439 %sliding_window_buffer_samples_sample_V_9_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3_addr"/></StgValue>
</operation>

<operation id="2243" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:440 %store_ln74 = store i12 %trunc_ln139_108, i5 %sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2244" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:441 %sliding_window_buffer_samples_sample_V_9_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4_addr"/></StgValue>
</operation>

<operation id="2245" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:442 %store_ln74 = store i12 %trunc_ln139_113, i5 %sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2246" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:443 %sliding_window_buffer_samples_sample_V_9_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5_addr"/></StgValue>
</operation>

<operation id="2247" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:444 %store_ln74 = store i12 %trunc_ln139_110, i5 %sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2248" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:445 %sliding_window_buffer_samples_sample_V_9_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6_addr"/></StgValue>
</operation>

<operation id="2249" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:446 %store_ln74 = store i12 %trunc_ln139_115, i5 %sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2250" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:447 %sliding_window_buffer_samples_sample_V_9_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7_addr"/></StgValue>
</operation>

<operation id="2251" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:448 %store_ln74 = store i12 %trunc_ln139_112, i5 %sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2252" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:449 %sliding_window_buffer_samples_sample_V_9_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8_addr"/></StgValue>
</operation>

<operation id="2253" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:450 %store_ln74 = store i12 %trunc_ln139_117, i5 %sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2254" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:451 %sliding_window_buffer_samples_sample_V_9_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9_addr"/></StgValue>
</operation>

<operation id="2255" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:452 %store_ln74 = store i12 %trunc_ln139_114, i5 %sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2256" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:453 %sliding_window_buffer_samples_sample_V_9_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10_addr"/></StgValue>
</operation>

<operation id="2257" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:454 %store_ln74 = store i12 %trunc_ln139_119, i5 %sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2258" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:455 %sliding_window_buffer_samples_sample_V_9_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11_addr"/></StgValue>
</operation>

<operation id="2259" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:456 %store_ln74 = store i12 %trunc_ln139_116, i5 %sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2260" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:457 %sliding_window_buffer_samples_timestamp_V_9_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0_addr"/></StgValue>
</operation>

<operation id="2261" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:458 %store_ln74 = store i20 %trunc_ln62_108, i5 %sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2262" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459 %sliding_window_buffer_samples_timestamp_V_9_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1_addr"/></StgValue>
</operation>

<operation id="2263" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:460 %store_ln74 = store i20 %trunc_ln62_109, i5 %sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2264" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:461 %sliding_window_buffer_samples_timestamp_V_9_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2_addr"/></StgValue>
</operation>

<operation id="2265" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:462 %store_ln74 = store i20 %trunc_ln62_110, i5 %sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2266" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463 %sliding_window_buffer_samples_timestamp_V_9_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3_addr"/></StgValue>
</operation>

<operation id="2267" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:464 %store_ln74 = store i20 %trunc_ln62_111, i5 %sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2268" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:465 %sliding_window_buffer_samples_timestamp_V_9_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4_addr"/></StgValue>
</operation>

<operation id="2269" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:466 %store_ln74 = store i20 %trunc_ln62_112, i5 %sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2270" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:467 %sliding_window_buffer_samples_timestamp_V_9_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5_addr"/></StgValue>
</operation>

<operation id="2271" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:468 %store_ln74 = store i20 %trunc_ln62_113, i5 %sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2272" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469 %sliding_window_buffer_samples_timestamp_V_9_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6_addr"/></StgValue>
</operation>

<operation id="2273" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:470 %store_ln74 = store i20 %trunc_ln62_114, i5 %sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2274" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:471 %sliding_window_buffer_samples_timestamp_V_9_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7_addr"/></StgValue>
</operation>

<operation id="2275" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:472 %store_ln74 = store i20 %trunc_ln62_115, i5 %sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2276" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:473 %sliding_window_buffer_samples_timestamp_V_9_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8_addr"/></StgValue>
</operation>

<operation id="2277" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:474 %store_ln74 = store i20 %trunc_ln62_116, i5 %sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2278" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:475 %sliding_window_buffer_samples_timestamp_V_9_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9_addr"/></StgValue>
</operation>

<operation id="2279" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:476 %store_ln74 = store i20 %trunc_ln62_117, i5 %sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2280" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:477 %sliding_window_buffer_samples_timestamp_V_9_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10_addr"/></StgValue>
</operation>

<operation id="2281" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:478 %store_ln74 = store i20 %trunc_ln62_118, i5 %sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2282" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:479 %sliding_window_buffer_samples_timestamp_V_9_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11_addr"/></StgValue>
</operation>

<operation id="2283" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:480 %store_ln74 = store i20 %trunc_ln62_119, i5 %sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2284" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:481 %sliding_window_buffer_count_addr = getelementptr i6 %sliding_window_buffer_count_s, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_count_addr"/></StgValue>
</operation>

<operation id="2285" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
:482 %store_ln74 = store i6 %n_samples_read, i5 %sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2286" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:483 %store_ln75 = store i32 1, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="2287" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
:484 %br_ln77 = br void %_ZN12CyclicBufferI12SamplePeriodILi10EELi32EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2288" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi10EELi32EE4PushES1_.exit:0 %ret_ln141 = ret

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
