Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Nov 29 17:02:37 2023
| Host         : LAPTOP-1917 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     694         
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (703)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1985)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (703)
--------------------------
 There are 694 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1985)
---------------------------------------------------
 There are 1985 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2000          inf        0.000                      0                 2000           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2000 Endpoints
Min Delay          2000 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[6][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 1.495ns (14.137%)  route 9.080ns (85.863%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           1.403    10.575    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X11Y99         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[5][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 1.495ns (14.177%)  route 9.050ns (85.823%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           1.374    10.545    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X13Y98         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 1.495ns (14.328%)  route 8.939ns (85.672%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           1.263    10.434    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X10Y98         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[2][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.350ns  (logic 1.467ns (14.174%)  route 8.883ns (85.826%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.417     8.819    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.943 r  fsm_inst/selector_inst_attempt/led_code_aux[7][22]_i_3__0/O
                         net (fo=1, routed)           0.000     8.943    fsm_inst/selector_inst_attempt/led_code_aux[0][22]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.160 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][22]_i_1__0/O
                         net (fo=8, routed)           1.190    10.350    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[22]
    SLICE_X13Y97         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[4][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 1.495ns (14.521%)  route 8.800ns (85.479%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           1.124    10.295    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X11Y98         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 2.723ns (26.526%)  route 7.543ns (73.474%))
  Logic Levels:           10  (CARRY4=5 FDCE=1 LUT3=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.958     3.476    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.600 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2_i_10/O
                         net (fo=2, routed)           1.425     5.025    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2_i_10_n_0
    SLICE_X12Y93         LUT3 (Prop_lut3_I2_O)        0.153     5.178 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2_i_5/O
                         net (fo=2, routed)           0.640     5.818    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2_i_1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.525 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.525    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__2_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.642    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.759 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.759    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.876    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__5_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.199 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__6/O[1]
                         net (fo=1, routed)           0.820     8.019    fsm_inst/selector_inst_attempt/led_code_aux[7]0[30]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.306     8.325 r  fsm_inst/selector_inst_attempt/led_code_aux[7][30]_i_2__0/O
                         net (fo=1, routed)           0.000     8.325    fsm_inst/selector_inst_attempt/led_code_aux[7][30]_i_2__0_n_0
    SLICE_X14Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     8.566 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][30]_i_1__0/O
                         net (fo=8, routed)           1.700    10.266    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[30]
    SLICE_X13Y98         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[0][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 1.467ns (14.305%)  route 8.788ns (85.695%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.417     8.819    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.943 r  fsm_inst/selector_inst_attempt/led_code_aux[7][22]_i_3__0/O
                         net (fo=1, routed)           0.000     8.943    fsm_inst/selector_inst_attempt/led_code_aux[0][22]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.160 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][22]_i_1__0/O
                         net (fo=8, routed)           1.095    10.255    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[22]
    SLICE_X14Y98         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 1.464ns (14.303%)  route 8.772ns (85.697%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          1.757     8.159    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  fsm_inst/selector_inst_attempt/led_code_aux[7][0]_i_3__0/O
                         net (fo=1, routed)           0.000     8.283    fsm_inst/selector_inst_attempt/led_code_aux[7][0]_i_3__0_n_0
    SLICE_X14Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     8.497 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][0]_i_1__0/O
                         net (fo=8, routed)           1.738    10.236    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[0]
    SLICE_X12Y87         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[3][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.173ns  (logic 1.495ns (14.696%)  route 8.678ns (85.304%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           1.001    10.173    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X10Y95         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm_inst/selector_inst_attempt/led_code_aux_reg[2][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.143ns  (logic 1.495ns (14.739%)  route 8.648ns (85.261%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  fsm_inst/selector_inst_attempt/display_aux_reg[1]/Q
                         net (fo=82, routed)          2.852     3.370    fsm_inst/selector_inst_attempt/display_aux[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.494 r  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10/O
                         net (fo=2, routed)           1.416     4.910    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_10_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I2_O)        0.153     5.063 f  fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_5/O
                         net (fo=2, routed)           1.008     6.071    fsm_inst/selector_inst_attempt/led_code_aux[7]0_carry__3_i_1_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.331     6.402 r  fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0/O
                         net (fo=64, routed)          2.400     8.802    fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_7__0_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  fsm_inst/selector_inst_attempt/led_code_aux[7][24]_i_3__0/O
                         net (fo=1, routed)           0.000     8.926    fsm_inst/selector_inst_attempt/led_code_aux[0][24]
    SLICE_X11Y95         MUXF7 (Prop_muxf7_I1_O)      0.245     9.171 r  fsm_inst/selector_inst_attempt/led_code_aux_reg[7][24]_i_1__0/O
                         net (fo=8, routed)           0.972    10.143    fsm_inst/selector_inst_attempt/led_code_aux[0]0_in[24]
    SLICE_X11Y96         FDCE                                         r  fsm_inst/selector_inst_attempt/led_code_aux_reg[2][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DOWN_BTN_INST/BUTTON_PRESSED_VAR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOWN_BTN_INST/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE                         0.000     0.000 r  DOWN_BTN_INST/BUTTON_PRESSED_VAR_reg/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  DOWN_BTN_INST/BUTTON_PRESSED_VAR_reg/Q
                         net (fo=5, routed)           0.117     0.281    DOWN_BTN_INST/BUTTON_PRESSED_VAR_reg_n_0
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.045     0.326 r  DOWN_BTN_INST/SYNC_OUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.326    DOWN_BTN_INST/SYNC_OUT0
    SLICE_X7Y81          FDRE                                         r  DOWN_BTN_INST/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blinker_inst/BLINKING_CLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blinker_inst/BLINKING_CLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  Blinker_inst/BLINKING_CLK_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Blinker_inst/BLINKING_CLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    Blinker_inst/BLINKING_CLK
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  Blinker_inst/BLINKING_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.354    Blinker_inst/BLINKING_CLK_0
    SLICE_X3Y87          FDRE                                         r  Blinker_inst/BLINKING_CLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOWN_BTN_INST/COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOWN_BTN_INST/COUNTER_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  DOWN_BTN_INST/COUNTER_reg[7]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DOWN_BTN_INST/COUNTER_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    DOWN_BTN_INST/COUNTER_reg[7]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DOWN_BTN_INST/COUNTER_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.366    DOWN_BTN_INST/COUNTER_reg[4]_i_1__1_n_4
    SLICE_X5Y80          FDRE                                         r  DOWN_BTN_INST/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_BTN_INST/COUNTER_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OK_BTN_INST/COUNTER_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  OK_BTN_INST/COUNTER_reg[11]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OK_BTN_INST/COUNTER_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    OK_BTN_INST/COUNTER_reg[11]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  OK_BTN_INST/COUNTER_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    OK_BTN_INST/COUNTER_reg[8]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  OK_BTN_INST/COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RIGHT_BTN_INST/COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RIGHT_BTN_INST/COUNTER_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  RIGHT_BTN_INST/COUNTER_reg[7]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RIGHT_BTN_INST/COUNTER_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    RIGHT_BTN_INST/COUNTER_reg[7]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  RIGHT_BTN_INST/COUNTER_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.366    RIGHT_BTN_INST/COUNTER_reg[4]_i_1__3_n_4
    SLICE_X1Y76          FDRE                                         r  RIGHT_BTN_INST/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOWN_BTN_INST/COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOWN_BTN_INST/COUNTER_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  DOWN_BTN_INST/COUNTER_reg[19]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DOWN_BTN_INST/COUNTER_reg[19]/Q
                         net (fo=2, routed)           0.118     0.259    DOWN_BTN_INST/COUNTER_reg[19]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  DOWN_BTN_INST/COUNTER_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.367    DOWN_BTN_INST/COUNTER_reg[16]_i_1__1_n_4
    SLICE_X5Y83          FDRE                                         r  DOWN_BTN_INST/COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_MUX_inst/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY_MUX_inst/COUNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  DISPLAY_MUX_inst/COUNT_reg[8]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY_MUX_inst/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    DISPLAY_MUX_inst/COUNT_reg_n_0_[8]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DISPLAY_MUX_inst/COUNT0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.368    DISPLAY_MUX_inst/COUNT0_carry__0_n_4
    SLICE_X1Y82          FDRE                                         r  DISPLAY_MUX_inst/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_BTN_INST/COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OK_BTN_INST/COUNTER_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  OK_BTN_INST/COUNTER_reg[15]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OK_BTN_INST/COUNTER_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    OK_BTN_INST/COUNTER_reg[15]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  OK_BTN_INST/COUNTER_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    OK_BTN_INST/COUNTER_reg[12]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  OK_BTN_INST/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_BTN_INST/COUNTER_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OK_BTN_INST/COUNTER_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  OK_BTN_INST/COUNTER_reg[19]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OK_BTN_INST/COUNTER_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    OK_BTN_INST/COUNTER_reg[19]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  OK_BTN_INST/COUNTER_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    OK_BTN_INST/COUNTER_reg[16]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  OK_BTN_INST/COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OK_BTN_INST/COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OK_BTN_INST/COUNTER_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  OK_BTN_INST/COUNTER_reg[7]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OK_BTN_INST/COUNTER_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    OK_BTN_INST/COUNTER_reg[7]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  OK_BTN_INST/COUNTER_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    OK_BTN_INST/COUNTER_reg[4]_i_1_n_4
    SLICE_X3Y80          FDRE                                         r  OK_BTN_INST/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------





