Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=FPGA_CFG|SchDesignator=FPGA_CFG|FileName=FPGA_CONFIG.SchDoc|SymbolType=Normal|RawFileName=FPGA_CONFIG.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=FPGA_IO|SchDesignator=FPGA_IO|FileName=FPGA_IO.SchDoc|SymbolType=Normal|RawFileName=FPGA_IO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=FPGA_POWER|SchDesignator=FPGA_POWER|FileName=FPGA_POWER.SchDoc|SymbolType=Normal|RawFileName=FPGA_POWER.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=IO|SchDesignator=IO|FileName=GENERAL-IO.SchDoc|SymbolType=Normal|RawFileName=GENERAL-IO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=MEMORY|SchDesignator=MEMORY|FileName=MEMORY.SchDoc|SymbolType=Normal|RawFileName=MEMORY.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=catalog.SchDoc|Designator=power|SchDesignator=power|FileName=POWER.SchDoc|SymbolType=Normal|RawFileName=POWER.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=TopLevelDocument|FileName=catalog.SchDoc
