{
  "name": "core_arch::x86::avx512fp16::_mm512_mask_cvtx_roundph_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::vcvtph2psx_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ],
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": 10510,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:15903:1: 15912:2",
  "src": "pub fn _mm512_mask_cvtx_roundph_ps<const SAE: i32>(\n    src: __m512,\n    k: __mmask16,\n    a: __m256h,\n) -> __m512 {\n    unsafe {\n        static_assert_sae!(SAE);\n        vcvtph2psx_512(a, src, k, SAE)\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_mask_cvtx_roundph_ps(_1: core_arch::x86::__m512, _2: u16, _3: core_arch::x86::__m256h) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        _0 = core_arch::x86::avx512fp16::vcvtph2psx_512(_3, _1, _2, SAE) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed single-precision (32-bit)\n floating-point elements, and store the results in dst using writemask k (elements are copied from src to\n dst when the corresponding mask bit is not set).\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtx_roundph_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}