<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2577" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2577{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_2577{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2577{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2577{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2577{left:70px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_2577{left:360px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2577{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t8_2577{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t9_2577{left:290px;bottom:1065px;letter-spacing:-0.13px;}
#ta_2577{left:290px;bottom:1050px;letter-spacing:-0.09px;}
#tb_2577{left:335px;bottom:1065px;letter-spacing:-0.14px;}
#tc_2577{left:335px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.41px;}
#td_2577{left:335px;bottom:1034px;letter-spacing:-0.14px;}
#te_2577{left:407px;bottom:1065px;letter-spacing:-0.12px;}
#tf_2577{left:407px;bottom:1050px;letter-spacing:-0.11px;}
#tg_2577{left:407px;bottom:1034px;letter-spacing:-0.12px;}
#th_2577{left:497px;bottom:1065px;letter-spacing:-0.12px;}
#ti_2577{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#tj_2577{left:79px;bottom:995px;letter-spacing:-0.13px;}
#tk_2577{left:79px;bottom:978px;letter-spacing:-0.16px;}
#tl_2577{left:290px;bottom:1011px;}
#tm_2577{left:335px;bottom:1011px;letter-spacing:-0.15px;}
#tn_2577{left:407px;bottom:1011px;letter-spacing:-0.16px;}
#to_2577{left:407px;bottom:995px;letter-spacing:-0.16px;}
#tp_2577{left:497px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_2577{left:497px;bottom:995px;letter-spacing:-0.12px;}
#tr_2577{left:497px;bottom:978px;letter-spacing:-0.11px;}
#ts_2577{left:79px;bottom:955px;letter-spacing:-0.12px;}
#tt_2577{left:79px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_2577{left:79px;bottom:921px;letter-spacing:-0.17px;}
#tv_2577{left:290px;bottom:955px;}
#tw_2577{left:335px;bottom:955px;letter-spacing:-0.15px;}
#tx_2577{left:407px;bottom:955px;letter-spacing:-0.16px;}
#ty_2577{left:407px;bottom:938px;letter-spacing:-0.16px;}
#tz_2577{left:497px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_2577{left:497px;bottom:938px;letter-spacing:-0.12px;}
#t11_2577{left:497px;bottom:921px;letter-spacing:-0.11px;}
#t12_2577{left:79px;bottom:898px;letter-spacing:-0.12px;}
#t13_2577{left:79px;bottom:881px;letter-spacing:-0.13px;}
#t14_2577{left:79px;bottom:865px;letter-spacing:-0.17px;}
#t15_2577{left:290px;bottom:898px;}
#t16_2577{left:335px;bottom:898px;letter-spacing:-0.16px;}
#t17_2577{left:407px;bottom:898px;letter-spacing:-0.16px;}
#t18_2577{left:497px;bottom:898px;letter-spacing:-0.12px;}
#t19_2577{left:497px;bottom:881px;letter-spacing:-0.12px;}
#t1a_2577{left:497px;bottom:865px;letter-spacing:-0.11px;}
#t1b_2577{left:79px;bottom:842px;letter-spacing:-0.12px;}
#t1c_2577{left:79px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_2577{left:79px;bottom:808px;letter-spacing:-0.17px;}
#t1e_2577{left:290px;bottom:842px;}
#t1f_2577{left:335px;bottom:842px;letter-spacing:-0.15px;}
#t1g_2577{left:408px;bottom:842px;letter-spacing:-0.16px;}
#t1h_2577{left:407px;bottom:825px;letter-spacing:-0.16px;}
#t1i_2577{left:497px;bottom:842px;letter-spacing:-0.12px;}
#t1j_2577{left:497px;bottom:825px;letter-spacing:-0.12px;}
#t1k_2577{left:497px;bottom:808px;letter-spacing:-0.11px;}
#t1l_2577{left:79px;bottom:785px;letter-spacing:-0.12px;}
#t1m_2577{left:79px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_2577{left:79px;bottom:752px;letter-spacing:-0.17px;}
#t1o_2577{left:290px;bottom:785px;}
#t1p_2577{left:335px;bottom:785px;letter-spacing:-0.15px;}
#t1q_2577{left:408px;bottom:785px;letter-spacing:-0.16px;}
#t1r_2577{left:407px;bottom:768px;letter-spacing:-0.16px;}
#t1s_2577{left:497px;bottom:785px;letter-spacing:-0.12px;}
#t1t_2577{left:497px;bottom:768px;letter-spacing:-0.12px;}
#t1u_2577{left:497px;bottom:752px;letter-spacing:-0.11px;}
#t1v_2577{left:79px;bottom:729px;letter-spacing:-0.12px;}
#t1w_2577{left:79px;bottom:712px;letter-spacing:-0.13px;}
#t1x_2577{left:79px;bottom:695px;letter-spacing:-0.17px;}
#t1y_2577{left:290px;bottom:729px;}
#t1z_2577{left:335px;bottom:729px;letter-spacing:-0.16px;}
#t20_2577{left:408px;bottom:729px;letter-spacing:-0.16px;}
#t21_2577{left:497px;bottom:729px;letter-spacing:-0.12px;}
#t22_2577{left:497px;bottom:712px;letter-spacing:-0.12px;}
#t23_2577{left:497px;bottom:695px;letter-spacing:-0.11px;}
#t24_2577{left:79px;bottom:672px;letter-spacing:-0.12px;}
#t25_2577{left:79px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_2577{left:79px;bottom:638px;letter-spacing:-0.14px;}
#t27_2577{left:290px;bottom:672px;}
#t28_2577{left:335px;bottom:672px;letter-spacing:-0.15px;}
#t29_2577{left:408px;bottom:672px;letter-spacing:-0.15px;}
#t2a_2577{left:407px;bottom:655px;letter-spacing:-0.15px;}
#t2b_2577{left:497px;bottom:672px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_2577{left:497px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_2577{left:497px;bottom:638px;letter-spacing:-0.11px;}
#t2e_2577{left:497px;bottom:622px;letter-spacing:-0.11px;}
#t2f_2577{left:79px;bottom:599px;letter-spacing:-0.12px;}
#t2g_2577{left:79px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_2577{left:79px;bottom:565px;letter-spacing:-0.15px;}
#t2i_2577{left:290px;bottom:599px;}
#t2j_2577{left:335px;bottom:599px;letter-spacing:-0.15px;}
#t2k_2577{left:408px;bottom:599px;letter-spacing:-0.16px;}
#t2l_2577{left:407px;bottom:582px;letter-spacing:-0.15px;}
#t2m_2577{left:497px;bottom:599px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2n_2577{left:497px;bottom:582px;letter-spacing:-0.12px;}
#t2o_2577{left:497px;bottom:565px;letter-spacing:-0.11px;}
#t2p_2577{left:497px;bottom:548px;letter-spacing:-0.11px;}
#t2q_2577{left:79px;bottom:525px;letter-spacing:-0.12px;}
#t2r_2577{left:79px;bottom:509px;letter-spacing:-0.13px;}
#t2s_2577{left:79px;bottom:492px;letter-spacing:-0.15px;}
#t2t_2577{left:290px;bottom:525px;}
#t2u_2577{left:335px;bottom:525px;letter-spacing:-0.16px;}
#t2v_2577{left:407px;bottom:525px;letter-spacing:-0.17px;}
#t2w_2577{left:497px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2x_2577{left:497px;bottom:509px;letter-spacing:-0.12px;}
#t2y_2577{left:497px;bottom:492px;letter-spacing:-0.11px;}
#t2z_2577{left:497px;bottom:475px;letter-spacing:-0.11px;}
#t30_2577{left:79px;bottom:452px;letter-spacing:-0.12px;}
#t31_2577{left:79px;bottom:435px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t32_2577{left:79px;bottom:418px;letter-spacing:-0.14px;}
#t33_2577{left:290px;bottom:452px;}
#t34_2577{left:335px;bottom:452px;letter-spacing:-0.15px;}
#t35_2577{left:408px;bottom:452px;letter-spacing:-0.15px;}
#t36_2577{left:407px;bottom:435px;letter-spacing:-0.15px;}
#t37_2577{left:497px;bottom:452px;letter-spacing:-0.12px;}
#t38_2577{left:497px;bottom:435px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t39_2577{left:497px;bottom:418px;letter-spacing:-0.11px;}
#t3a_2577{left:497px;bottom:402px;letter-spacing:-0.11px;}
#t3b_2577{left:79px;bottom:379px;letter-spacing:-0.12px;}
#t3c_2577{left:79px;bottom:362px;letter-spacing:-0.13px;}
#t3d_2577{left:79px;bottom:345px;letter-spacing:-0.15px;}
#t3e_2577{left:290px;bottom:379px;}
#t3f_2577{left:335px;bottom:379px;letter-spacing:-0.15px;}
#t3g_2577{left:407px;bottom:379px;letter-spacing:-0.16px;}
#t3h_2577{left:407px;bottom:362px;letter-spacing:-0.15px;}
#t3i_2577{left:497px;bottom:379px;letter-spacing:-0.12px;}
#t3j_2577{left:497px;bottom:362px;letter-spacing:-0.12px;}
#t3k_2577{left:497px;bottom:345px;letter-spacing:-0.11px;}
#t3l_2577{left:497px;bottom:328px;letter-spacing:-0.11px;}
#t3m_2577{left:79px;bottom:305px;letter-spacing:-0.12px;}
#t3n_2577{left:79px;bottom:289px;letter-spacing:-0.13px;}
#t3o_2577{left:79px;bottom:272px;letter-spacing:-0.15px;}
#t3p_2577{left:290px;bottom:305px;}
#t3q_2577{left:335px;bottom:305px;letter-spacing:-0.16px;}
#t3r_2577{left:407px;bottom:305px;letter-spacing:-0.17px;}
#t3s_2577{left:497px;bottom:305px;letter-spacing:-0.12px;}
#t3t_2577{left:497px;bottom:289px;letter-spacing:-0.12px;}
#t3u_2577{left:497px;bottom:272px;letter-spacing:-0.11px;}
#t3v_2577{left:497px;bottom:255px;letter-spacing:-0.11px;}
#t3w_2577{left:84px;bottom:174px;letter-spacing:-0.14px;}
#t3x_2577{left:153px;bottom:174px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3y_2577{left:284px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t3z_2577{left:436px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t40_2577{left:589px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t41_2577{left:741px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t42_2577{left:98px;bottom:150px;}
#t43_2577{left:162px;bottom:150px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t44_2577{left:273px;bottom:150px;letter-spacing:-0.13px;}
#t45_2577{left:429px;bottom:150px;letter-spacing:-0.12px;}
#t46_2577{left:580px;bottom:150px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t47_2577{left:762px;bottom:150px;letter-spacing:-0.12px;}
#t48_2577{left:98px;bottom:125px;}
#t49_2577{left:178px;bottom:125px;letter-spacing:-0.13px;}
#t4a_2577{left:273px;bottom:125px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4b_2577{left:429px;bottom:125px;letter-spacing:-0.11px;}
#t4c_2577{left:580px;bottom:125px;letter-spacing:-0.11px;}
#t4d_2577{left:762px;bottom:125px;letter-spacing:-0.12px;}

.s1_2577{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2577{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2577{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2577{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2577{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_2577{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2577" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2577Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2577" style="-webkit-user-select: none;"><object width="935" height="1210" data="2577/2577.svg" type="image/svg+xml" id="pdf2577" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2577" class="t s1_2577">VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask </span>
<span id="t2_2577" class="t s2_2577">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2577" class="t s1_2577">Vol. 2C </span><span id="t4_2577" class="t s1_2577">5-615 </span>
<span id="t5_2577" class="t s3_2577">VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask </span>
<span id="t6_2577" class="t s4_2577">Instruction Operand Encoding </span>
<span id="t7_2577" class="t s5_2577">Opcode/ </span>
<span id="t8_2577" class="t s5_2577">Instruction </span>
<span id="t9_2577" class="t s5_2577">Op/ </span>
<span id="ta_2577" class="t s5_2577">En </span>
<span id="tb_2577" class="t s5_2577">64/32 </span>
<span id="tc_2577" class="t s5_2577">bit Mode </span>
<span id="td_2577" class="t s5_2577">Support </span>
<span id="te_2577" class="t s5_2577">CPUID </span>
<span id="tf_2577" class="t s5_2577">Feature </span>
<span id="tg_2577" class="t s5_2577">Flag </span>
<span id="th_2577" class="t s5_2577">Description </span>
<span id="ti_2577" class="t s6_2577">EVEX.128.66.0F38.W0 26 /r </span>
<span id="tj_2577" class="t s6_2577">VPTESTMB k2 {k1}, xmm2, </span>
<span id="tk_2577" class="t s6_2577">xmm3/m128 </span>
<span id="tl_2577" class="t s6_2577">A </span><span id="tm_2577" class="t s6_2577">V/V </span><span id="tn_2577" class="t s6_2577">AVX512VL </span>
<span id="to_2577" class="t s6_2577">AVX512BW </span>
<span id="tp_2577" class="t s6_2577">Bitwise AND of packed byte integers in xmm2 and </span>
<span id="tq_2577" class="t s6_2577">xmm3/m128 and set mask k2 to reflect the zero/non-zero </span>
<span id="tr_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="ts_2577" class="t s6_2577">EVEX.256.66.0F38.W0 26 /r </span>
<span id="tt_2577" class="t s6_2577">VPTESTMB k2 {k1}, ymm2, </span>
<span id="tu_2577" class="t s6_2577">ymm3/m256 </span>
<span id="tv_2577" class="t s6_2577">A </span><span id="tw_2577" class="t s6_2577">V/V </span><span id="tx_2577" class="t s6_2577">AVX512VL </span>
<span id="ty_2577" class="t s6_2577">AVX512BW </span>
<span id="tz_2577" class="t s6_2577">Bitwise AND of packed byte integers in ymm2 and </span>
<span id="t10_2577" class="t s6_2577">ymm3/m256 and set mask k2 to reflect the zero/non-zero </span>
<span id="t11_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="t12_2577" class="t s6_2577">EVEX.512.66.0F38.W0 26 /r </span>
<span id="t13_2577" class="t s6_2577">VPTESTMB k2 {k1}, zmm2, </span>
<span id="t14_2577" class="t s6_2577">zmm3/m512 </span>
<span id="t15_2577" class="t s6_2577">A </span><span id="t16_2577" class="t s6_2577">V/V </span><span id="t17_2577" class="t s6_2577">AVX512BW </span><span id="t18_2577" class="t s6_2577">Bitwise AND of packed byte integers in zmm2 and </span>
<span id="t19_2577" class="t s6_2577">zmm3/m512 and set mask k2 to reflect the zero/non-zero </span>
<span id="t1a_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="t1b_2577" class="t s6_2577">EVEX.128.66.0F38.W1 26 /r </span>
<span id="t1c_2577" class="t s6_2577">VPTESTMW k2 {k1}, xmm2, </span>
<span id="t1d_2577" class="t s6_2577">xmm3/m128 </span>
<span id="t1e_2577" class="t s6_2577">A </span><span id="t1f_2577" class="t s6_2577">V/V </span><span id="t1g_2577" class="t s6_2577">AVX512VL </span>
<span id="t1h_2577" class="t s6_2577">AVX512BW </span>
<span id="t1i_2577" class="t s6_2577">Bitwise AND of packed word integers in xmm2 and </span>
<span id="t1j_2577" class="t s6_2577">xmm3/m128 and set mask k2 to reflect the zero/non-zero </span>
<span id="t1k_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="t1l_2577" class="t s6_2577">EVEX.256.66.0F38.W1 26 /r </span>
<span id="t1m_2577" class="t s6_2577">VPTESTMW k2 {k1}, ymm2, </span>
<span id="t1n_2577" class="t s6_2577">ymm3/m256 </span>
<span id="t1o_2577" class="t s6_2577">A </span><span id="t1p_2577" class="t s6_2577">V/V </span><span id="t1q_2577" class="t s6_2577">AVX512VL </span>
<span id="t1r_2577" class="t s6_2577">AVX512BW </span>
<span id="t1s_2577" class="t s6_2577">Bitwise AND of packed word integers in ymm2 and </span>
<span id="t1t_2577" class="t s6_2577">ymm3/m256 and set mask k2 to reflect the zero/non-zero </span>
<span id="t1u_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="t1v_2577" class="t s6_2577">EVEX.512.66.0F38.W1 26 /r </span>
<span id="t1w_2577" class="t s6_2577">VPTESTMW k2 {k1}, zmm2, </span>
<span id="t1x_2577" class="t s6_2577">zmm3/m512 </span>
<span id="t1y_2577" class="t s6_2577">A </span><span id="t1z_2577" class="t s6_2577">V/V </span><span id="t20_2577" class="t s6_2577">AVX512BW </span><span id="t21_2577" class="t s6_2577">Bitwise AND of packed word integers in zmm2 and </span>
<span id="t22_2577" class="t s6_2577">zmm3/m512 and set mask k2 to reflect the zero/non-zero </span>
<span id="t23_2577" class="t s6_2577">status of each element of the result, under writemask k1. </span>
<span id="t24_2577" class="t s6_2577">EVEX.128.66.0F38.W0 27 /r </span>
<span id="t25_2577" class="t s6_2577">VPTESTMD k2 {k1}, xmm2, </span>
<span id="t26_2577" class="t s6_2577">xmm3/m128/m32bcst </span>
<span id="t27_2577" class="t s6_2577">B </span><span id="t28_2577" class="t s6_2577">V/V </span><span id="t29_2577" class="t s6_2577">AVX512VL </span>
<span id="t2a_2577" class="t s6_2577">AVX512F </span>
<span id="t2b_2577" class="t s6_2577">Bitwise AND of packed doubleword integers in xmm2 and </span>
<span id="t2c_2577" class="t s6_2577">xmm3/m128/m32bcst and set mask k2 to reflect the </span>
<span id="t2d_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t2e_2577" class="t s6_2577">writemask k1. </span>
<span id="t2f_2577" class="t s6_2577">EVEX.256.66.0F38.W0 27 /r </span>
<span id="t2g_2577" class="t s6_2577">VPTESTMD k2 {k1}, ymm2, </span>
<span id="t2h_2577" class="t s6_2577">ymm3/m256/m32bcst </span>
<span id="t2i_2577" class="t s6_2577">B </span><span id="t2j_2577" class="t s6_2577">V/V </span><span id="t2k_2577" class="t s6_2577">AVX512VL </span>
<span id="t2l_2577" class="t s6_2577">AVX512F </span>
<span id="t2m_2577" class="t s6_2577">Bitwise AND of packed doubleword integers in ymm2 and </span>
<span id="t2n_2577" class="t s6_2577">ymm3/m256/m32bcst and set mask k2 to reflect the </span>
<span id="t2o_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t2p_2577" class="t s6_2577">writemask k1. </span>
<span id="t2q_2577" class="t s6_2577">EVEX.512.66.0F38.W0 27 /r </span>
<span id="t2r_2577" class="t s6_2577">VPTESTMD k2 {k1}, zmm2, </span>
<span id="t2s_2577" class="t s6_2577">zmm3/m512/m32bcst </span>
<span id="t2t_2577" class="t s6_2577">B </span><span id="t2u_2577" class="t s6_2577">V/V </span><span id="t2v_2577" class="t s6_2577">AVX512F </span><span id="t2w_2577" class="t s6_2577">Bitwise AND of packed doubleword integers in zmm2 and </span>
<span id="t2x_2577" class="t s6_2577">zmm3/m512/m32bcst and set mask k2 to reflect the </span>
<span id="t2y_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t2z_2577" class="t s6_2577">writemask k1. </span>
<span id="t30_2577" class="t s6_2577">EVEX.128.66.0F38.W1 27 /r </span>
<span id="t31_2577" class="t s6_2577">VPTESTMQ k2 {k1}, xmm2, </span>
<span id="t32_2577" class="t s6_2577">xmm3/m128/m64bcst </span>
<span id="t33_2577" class="t s6_2577">B </span><span id="t34_2577" class="t s6_2577">V/V </span><span id="t35_2577" class="t s6_2577">AVX512VL </span>
<span id="t36_2577" class="t s6_2577">AVX512F </span>
<span id="t37_2577" class="t s6_2577">Bitwise AND of packed quadword integers in xmm2 and </span>
<span id="t38_2577" class="t s6_2577">xmm3/m128/m64bcst and set mask k2 to reflect the </span>
<span id="t39_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t3a_2577" class="t s6_2577">writemask k1. </span>
<span id="t3b_2577" class="t s6_2577">EVEX.256.66.0F38.W1 27 /r </span>
<span id="t3c_2577" class="t s6_2577">VPTESTMQ k2 {k1}, ymm2, </span>
<span id="t3d_2577" class="t s6_2577">ymm3/m256/m64bcst </span>
<span id="t3e_2577" class="t s6_2577">B </span><span id="t3f_2577" class="t s6_2577">V/V </span><span id="t3g_2577" class="t s6_2577">AVX512VL </span>
<span id="t3h_2577" class="t s6_2577">AVX512F </span>
<span id="t3i_2577" class="t s6_2577">Bitwise AND of packed quadword integers in ymm2 and </span>
<span id="t3j_2577" class="t s6_2577">ymm3/m256/m64bcst and set mask k2 to reflect the </span>
<span id="t3k_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t3l_2577" class="t s6_2577">writemask k1. </span>
<span id="t3m_2577" class="t s6_2577">EVEX.512.66.0F38.W1 27 /r </span>
<span id="t3n_2577" class="t s6_2577">VPTESTMQ k2 {k1}, zmm2, </span>
<span id="t3o_2577" class="t s6_2577">zmm3/m512/m64bcst </span>
<span id="t3p_2577" class="t s6_2577">B </span><span id="t3q_2577" class="t s6_2577">V/V </span><span id="t3r_2577" class="t s6_2577">AVX512F </span><span id="t3s_2577" class="t s6_2577">Bitwise AND of packed quadword integers in zmm2 and </span>
<span id="t3t_2577" class="t s6_2577">zmm3/m512/m64bcst and set mask k2 to reflect the </span>
<span id="t3u_2577" class="t s6_2577">zero/non-zero status of each element of the result, under </span>
<span id="t3v_2577" class="t s6_2577">writemask k1. </span>
<span id="t3w_2577" class="t s5_2577">Op/En </span><span id="t3x_2577" class="t s5_2577">Tuple Type </span><span id="t3y_2577" class="t s5_2577">Operand 1 </span><span id="t3z_2577" class="t s5_2577">Operand 2 </span><span id="t40_2577" class="t s5_2577">Operand 3 </span><span id="t41_2577" class="t s5_2577">Operand 4 </span>
<span id="t42_2577" class="t s6_2577">A </span><span id="t43_2577" class="t s6_2577">Full Mem </span><span id="t44_2577" class="t s6_2577">ModRM:reg (w) </span><span id="t45_2577" class="t s6_2577">EVEX.vvvv (r) </span><span id="t46_2577" class="t s6_2577">ModRM:r/m (r) </span><span id="t47_2577" class="t s6_2577">N/A </span>
<span id="t48_2577" class="t s6_2577">B </span><span id="t49_2577" class="t s6_2577">Full </span><span id="t4a_2577" class="t s6_2577">ModRM:reg (w) </span><span id="t4b_2577" class="t s6_2577">EVEX.vvvv (r) </span><span id="t4c_2577" class="t s6_2577">ModRM:r/m (r) </span><span id="t4d_2577" class="t s6_2577">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
