0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/vivado/project_test2/project_test2.sim/top_level_sim/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/sp_sources/design sources/CMDproc.sv,1707230288,systemVerilog,,H:/sp_sources/design sources/Register.sv,,CMDproc,,uvm,,,,,,
H:/sp_sources/design sources/Register.sv,1707329549,systemVerilog,,H:/sp_sources/design sources/TopLevelInterface.sv,,Register,,uvm,,,,,,
H:/sp_sources/design sources/TopLevelInterface.sv,1707327313,systemVerilog,,H:/sp_sources/design sources/command_queue.sv,,TopLevelInterface,,uvm,,,,,,
H:/sp_sources/design sources/command_queue.sv,1701741515,systemVerilog,,H:/sp_sources/design sources/interface.v,,command_queue,,uvm,,,,,,
H:/sp_sources/design sources/interface.v,1707329309,systemVerilog,,H:/sp_sources/simulation sources/topleveltb.sv,,host_interface,,uvm,,,,,,
H:/sp_sources/simulation sources/topleveltb.sv,1707321623,systemVerilog,,,,topleveltb,,uvm,,,,,,
