`timescale 10ns/10ps

module pipo_shift_register(clk,clear, pi, po);

input clk,clear;

input [3:0] pi;

output [3:0] po;

wire [3:0] pi;

reg [3:0] po;

always @(posedge clk)

begin

if (clear)

po<= 4â€™b0000;

else

 

po <= pi;

end

endmodule