-- Simple OR gate design
library IEEE;
use IEEE.std_logic_1164.all;

entity or_gate is
port(
  a: in std_logic;
  b: in std_logic;
  q: out std_logic);
end or_gate;

architecture rtl of or_gate is
signal c, d: std_logic;
begin
	c <= a and b;
    d <= a or b;
    q <= c or d;
end rtl;
