

================================================================
== Vivado HLS Report for 'output_result_1'
================================================================
* Date:           Sun Apr 28 15:57:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp & tmp_85_i_i_i)
	12  / (tmp & !tmp_85_i_i_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (!tmp_87_i_i_i)
	7  / (tmp_87_i_i_i)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / (tmp_277)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 22 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%outputs_offset_c_rea = call i3 @_ssdm_op_Read.ap_fifo.i3P(i3* %outputs_offset_c)"   --->   Operation 30 'read' 'outputs_offset_c_rea' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8, [7 x i8]* @p_str32, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outputs_offset_cast_s = zext i3 %outputs_offset_c_rea to i33" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 33 'zext' 'outputs_offset_cast_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i34" [mobile_net_hls_v1/conv.hpp:1442->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 34 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1442->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_88_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str72)" [mobile_net_hls_v1/conv.hpp:1443->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 36 'specregionbegin' 'tmp_88_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:1445->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1446->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 38 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:1446->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.83ns)   --->   "%result_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_m_V)" [mobile_net_hls_v1/conv.hpp:1449->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 40 'nbread' 'result_m_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_274 = extractvalue { i1, i32 } %result_m_V_read, 1" [mobile_net_hls_v1/conv.hpp:1449->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 41 'extractvalue' 'tmp_274' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.83ns)   --->   "%result_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:1450->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 42 'nbread' 'result_n_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_i_i_i)   --->   "%tmp_275 = extractvalue { i1, i32 } %result_n_V_read, 1" [mobile_net_hls_v1/conv.hpp:1450->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 43 'extractvalue' 'tmp_275' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_274, i32 31)" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 44 'bitselect' 'tmp_271' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.01ns)   --->   "%tmp_84_i_i_i = sub nsw i32 4, %tmp_274" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 45 'sub' 'tmp_84_i_i_i' <Predicate = (tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%mLoops = select i1 %tmp_271, i32 4, i32 %tmp_84_i_i_i" [mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 46 'select' 'mLoops' <Predicate = (tmp)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_85_i_i_i = icmp sgt i32 %tmp_275, 479" [mobile_net_hls_v1/conv.hpp:1454->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 47 'icmp' 'tmp_85_i_i_i' <Predicate = (tmp)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_85_i_i_i, label %2, label %._crit_edge1.i.i.i" [mobile_net_hls_v1/conv.hpp:1454->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 48 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i32 %tmp_274 to i33" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 49 'sext' 'tmp_cast_i_i' <Predicate = (tmp & tmp_85_i_i_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.01ns)   --->   "%tmp_39_i_i = add i33 %outputs_offset_cast_s, %tmp_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 50 'add' 'tmp_39_i_i' <Predicate = (tmp & tmp_85_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_39_cast_i_i = sext i33 %tmp_39_i_i to i34" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 51 'sext' 'tmp_39_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.01ns)   --->   "%sum_i_i = add i34 %sext_cast_i_i, %tmp_39_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 52 'add' 'sum_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i34 %sum_i_i to i64" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 53 'sext' 'sum_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum_cast_i_i" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 54 'getelementptr' 'outputs_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 55 [1/1] (3.67ns)   --->   "%outputs_addr_12_i_i_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %mLoops)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 55 'writereq' 'outputs_addr_12_i_i_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.65>

State 6 <SV = 5> <Delay = 1.63>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i31 [ 0, %2 ], [ %i, %4 ]"   --->   Operation 57 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i_i = zext i31 %i_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 58 'zext' 'i_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.99ns)   --->   "%tmp_87_i_i_i = icmp slt i32 %i_0_i_cast_i_i_i, %mLoops" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 59 'icmp' 'tmp_87_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_87_i_i_i, label %4, label %._crit_edge1.i.loopexit.i.i" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.63ns)   --->   "%output_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_V)" [mobile_net_hls_v1/conv.hpp:1426->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 62 'nbread' 'output_buffer_V_read' <Predicate = (tmp_87_i_i_i)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_276 = extractvalue { i1, half } %output_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:1426->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 63 'extractvalue' 'tmp_276' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1424->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 64 'specpipeline' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_276, i2 -1)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 65 'write' <Predicate = (tmp_87_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:1422->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 66 'br' <Predicate = (tmp_87_i_i_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.67>
ST_8 : Operation 67 [5/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 67 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.67>
ST_9 : Operation 68 [4/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 68 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 69 [3/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 69 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 70 [2/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 70 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 71 [1/5] (3.67ns)   --->   "%outputs_addr_12_i_i_1 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 71 'writeresp' 'outputs_addr_12_i_i_1' <Predicate = (tmp_85_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i.i"   --->   Operation 72 'br' <Predicate = (tmp_85_i_i_i)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:1459->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 73 'nbread' 'result_buffer_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_277 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:1459->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 74 'extractvalue' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_277, label %5, label %.exit" [mobile_net_hls_v1/conv.hpp:1460->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str72, i32 %tmp_88_i_i_i)" [mobile_net_hls_v1/conv.hpp:1465->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 76 'specregionend' 'empty' <Predicate = (tmp_277)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1465->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 77 'br' <Predicate = (tmp_277)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:1462->mobile_net_hls_v1/conv.hpp:1579]   --->   Operation 78 'write' <Predicate = (!tmp_277)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 79 'ret' <Predicate = (!tmp_277)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'outputs_offset' [18]  (1.84 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.4ns
The critical path consists of the following:
	fifo read on port 'result_m_V' (mobile_net_hls_v1/conv.hpp:1449->mobile_net_hls_v1/conv.hpp:1579) [39]  (1.84 ns)
	'sub' operation ('tmp_84_i_i_i', mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579) [44]  (1.02 ns)
	'select' operation ('mLoops', mobile_net_hls_v1/conv.hpp:1452->mobile_net_hls_v1/conv.hpp:1579) [45]  (0.449 ns)
	blocking operation 0.1 ns on control path)

 <State 4>: 1.02ns
The critical path consists of the following:
	'add' operation ('sum_i_i', mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [52]  (1.02 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	bus request on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [55]  (3.67 ns)

 <State 6>: 1.64ns
The critical path consists of the following:
	fifo read on port 'output_buffer_V' (mobile_net_hls_v1/conv.hpp:1426->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [65]  (1.64 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	bus write on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [67]  (3.67 ns)

 <State 8>: 3.67ns
The critical path consists of the following:
	bus access on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [70]  (3.67 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	bus access on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [70]  (3.67 ns)

 <State 10>: 3.67ns
The critical path consists of the following:
	bus access on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [70]  (3.67 ns)

 <State 11>: 3.67ns
The critical path consists of the following:
	bus access on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [70]  (3.67 ns)

 <State 12>: 3.67ns
The critical path consists of the following:
	bus access on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427->mobile_net_hls_v1/conv.hpp:1456->mobile_net_hls_v1/conv.hpp:1579) [70]  (3.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
