# 74109: Dual J-Not-K Flip Flop

- Number of elements: 2
- Inputs per element: 2
- Outputs per element: 2
- DIP: 14-pin

## Description

Provides two J-Not-K rising edge triggered flip flops with set and clear function.

## Inputs and Outputs

| Label | Description                                 |
|:----- |:------------------------------------------- |
| Jn    | J input of flip flop n                      |
| Kn    | K input of flip flop n (active low)         |
| SETn  | Asynchronous set input (active low)         |
| CLRn  | Asynchronous clear input (active low)       |
| CLKn  | Clock for flip flop n (active falling edge) |
| Qn    | Output of flip flop n                       |
| Rn    | Inverted output of flip flop n              |

## Function Table

| Function           | SETn | CLRn | CLKn | Jn  | Kn  | Qn  | Rn  |
|:------------------:|:----:|:----:|:----:|:---:|:---:|:---:|:---:|
| undetermined       | L    | L    | X    | X   | X   | H   | H   |
| asynchronous set   | L    | H    | X    | X   | X   | H   | L   |
| asynchronous clear | H    | L    | X    | X   | X   | L   | H   |
| synchronous clear  | H    | H    | /    | L   | L   | L   | H   |
| hold               | H    | H    | /    | L   | H   | qn0 | rn0 |
| toggle             | H    | H    | /    | H   | L   | rn0 | qn0 |
| synchronous set    | H    | H    | /    | H   | H   | H   | L   |

H: HIGH voltage level  
L: LOW voltage level  
X: don't care  
/: rising edge  
qn0: previous state of output Qn  
rn0: previous state of output Rn

## Pin Configuration

|      | Pin | Pin |      |
|:----:|:---:|:---:|:----:|
| CLR1 |   1 |  16 | VCC  |
| J1   |   2 |  15 | CLR2 |
| K1   |   3 |  14 | J2   |
| CLK1 |   4 |  13 | K2   |
| SET1 |   5 |  12 | CLK2 |
| Q1   |   6 |  11 | SET2 |
| R1   |   7 |  10 | Q2   |
| GND  |   8 |   9 | R2   |

## Datasheets

- [74HC109, 74HCT109 by Philips](http://www.nxp.com/documents/data_sheet/74HC_HCT109_CNV.pdf)
