#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jul  3 18:05:06 2017
# Process ID: 55255
# Current directory: /home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.runs/shell_xdma_0_0_synth_1
# Command line: vivado -log shell_xdma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_xdma_0_0.tcl
# Log file: /home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.runs/shell_xdma_0_0_synth_1/shell_xdma_0_0.vds
# Journal file: /home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.runs/shell_xdma_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source shell_xdma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.625 ; gain = 352.152 ; free physical = 19002 ; free virtual = 55983
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:64]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_core_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/shell_xdma_0_0_core_top.sv:60]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync' (1#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead' (7#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO' (8#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized0' (10#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized0' (10#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized0' (10#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_blk_mem_64_reg_be' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/shell_xdma_0_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_blk_mem_64_reg_be' (20#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/shell_xdma_0_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap' (21#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized1' (21#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized2' (22#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized3' (22#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized4' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized4' (22#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized5' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized5' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized6' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized6' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized7' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized7' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized8' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized8' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized9' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized9' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized10' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized10' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized11' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized11' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized12' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized12' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized13' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized13' (23#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized14' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized14' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized15' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized15' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized16' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized16' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized17' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized17' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized18' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized18' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized19' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized19' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized20' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized20' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized21' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized21' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized22' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized22' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized23' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized23' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized24' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized24' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized25' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized25' (24#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_fifo_64x512_wrap' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:177]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized0' (25#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized1' (25#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized2' (25#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized3' (25#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_fifo_64x512_wrap' (26#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:177]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_fifo_wrap' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_fifo_generator_64_parity_ult' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/shell_xdma_0_0_fifo_generator_64_parity_ult.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_fifo_generator_64_parity_ult' (41#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/shell_xdma_0_0_fifo_generator_64_parity_ult.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_fifo_wrap' (42#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized1' (44#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized2' (44#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized1' (44#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized2' (44#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized3' (44#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:926]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead2' (45#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:926]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_mem_simple_dport_bram' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:389]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_mem_simple_dport_bram' (47#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:389]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized4' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized4' (51#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized5' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized5' (51#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (56#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/synth/shell_xdma_0_0_pcie3_ip.v:76]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:61]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' (60#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' (61#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' (61#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' (61#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' (62#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' (62#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' (62#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' (62#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' (62#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' (63#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_common' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_COMMON' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:6827]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_COMMON' (64#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:6827]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_common' (65#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_common.v:55]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' (66#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_channel' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE3_CHANNEL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5775]
INFO: [Synth 8-256] done synthesizing module 'GTHE3_CHANNEL' (67#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5775]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_5_4_gthe3_channel' (68#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_5_gthe3_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' (69#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' (70#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:138]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' (71#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' (72#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' (73#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (74#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized6' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized1' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized2' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized2' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized3' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized3' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized4' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized4' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized5' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized5' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized6' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized6' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized7' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized7' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized6' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized7' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized8' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized8' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized9' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized9' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized10' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized10' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized11' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized11' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized12' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized12' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized13' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized13' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized14' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized14' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized15' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized15' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized7' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized8' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized16' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized16' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized17' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized17' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized8' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized9' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized18' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized18' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized19' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized19' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized9' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized10' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized20' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized20' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized21' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized21' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized22' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized22' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized23' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized23' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized24' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized24' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized25' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized25' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized26' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized26' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized27' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized27' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized10' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized11' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized28' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized28' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized29' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized29' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized30' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized30' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized31' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized31' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized32' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized32' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized33' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized33' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized34' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized34' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized35' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized35' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized11' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized12' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized36' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized36' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized37' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized37' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized38' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized38' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized39' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized39' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized40' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized40' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized41' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized41' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized42' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized42' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized43' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized43' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized12' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized13' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized44' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized44' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized45' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized45' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized46' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized46' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized47' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized47' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized48' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized48' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized49' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized49' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized50' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized50' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized51' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized51' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized13' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized14' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized52' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized52' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized53' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized53' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized54' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized54' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized55' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized55' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized56' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized56' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized57' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized57' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized58' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized58' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized59' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized59' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized14' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized15' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized60' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized60' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized15' (75#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' (76#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' (77#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_top.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' (78#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2' (79#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' (80#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' (81#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' (82#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' (83#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2__parameterized0' (83#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2__parameterized1' (83#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42388]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' (84#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' (85#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req_8k' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2' (86#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req_8k' (87#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req' (88#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_cpl' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_16k' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized0' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized1' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized2' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized3' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized3' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized4' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized5' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized6' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized6' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-638] synthesizing module 'RAMB18E2__parameterized7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E2__parameterized7' (88#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:41626]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_16k' (89#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_cpl' (90#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' (91#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
INFO: [Synth 8-638] synthesizing module 'PCIE_3_1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:30485]
INFO: [Synth 8-256] done synthesizing module 'PCIE_3_1' (92#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:30485]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' (93#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_top' (94#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_top.v:60]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT_SYNC' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT_SYNC' (95#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (96#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (96#1) [/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_rxcdrhold' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_rxcdrhold.v:57]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized16' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized61' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized61' (96#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized16' (96#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_rxcdrhold' (97#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_rxcdrhold.v:57]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top' (98#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_pcie3_ip' (99#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/synth/shell_xdma_0_0_pcie3_ip.v:76]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0_core_top' (100#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v3_0/hdl/verilog/shell_xdma_0_0_core_top.sv:60]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0' (101#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:64]
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 2734.977 ; gain = 1804.504 ; free physical = 16990 ; free virtual = 53989
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2734.977 ; gain = 1804.504 ; free physical = 16698 ; free virtual = 53697
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2945.250 ; gain = 0.000 ; free physical = 17833 ; free virtual = 54833
Finished Constraint Validation : Time (s): cpu = 00:02:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2945.250 ; gain = 2014.777 ; free physical = 17197 ; free virtual = 54198
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2945.250 ; gain = 2014.777 ; free physical = 17190 ; free virtual = 54190
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:26 . Memory (MB): peak = 2945.250 ; gain = 2014.777 ; free physical = 17036 ; free virtual = 54037
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:56 ; elapsed = 00:02:56 . Memory (MB): peak = 2945.250 ; gain = 2014.777 ; free physical = 15168 ; free virtual = 52169
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:10 ; elapsed = 00:04:12 . Memory (MB): peak = 2945.250 ; gain = 2014.777 ; free physical = 13696 ; free virtual = 50704
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_mem_simple_dport_bram           | the_bram_reg                 | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|xdma_v3_0_1_pcie_userapp_tgt_reg_space_msix | msix_ram_gen[1].msix_ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                             | RTL Object                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 16 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 16 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 16 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 16 x 8               | RAM16X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 16 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 32 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 32 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 32 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 32 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 32 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 32 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 8 x 163              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                   | Implied        | 32 x 8               | RAM32X1D x 8    | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                       | Implied        | 32 x 13              |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                      | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                   | Implied        | 32 x 5               |                 | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                    | Implied        | 32 x 8               |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 4 x 111              |                 | 
|xdma_v3_0_1_dma_rc_mem_pfch             | genblk_buf_dist_ram.pfch_dt_buf_reg                                   | User Attribute | 4 x 331              |                 | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_rrq_chn_info_mem_odd_reg                                          | Implied        | 32 x 17              |                 | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_rrq_chn_info_mem_even_reg                                         | Implied        | 32 x 17              |                 | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_did_conti_val_reg                                                 | Implied        | 64 x 9               | RAM64X1S x 9    | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                          | User Attribute | 8 x 288              |                 | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                          | User Attribute | 8 x 101              |                 | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_chn_q_reg                                                         | Implied        | 16 x 3               |                 | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_eor_q_reg                                                         | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_rid_q_reg                                                         | Implied        | 16 x 5               |                 | 
|xdma_v3_0_1_dma_top                     | axidma_rrq_arb/fifoInfo/MemArray_reg                                  | User Attribute | 4 x 114              |                 | 
|xdma_v3_0_1_dma_top                     | axidma_wrq_arb/fifoInfo/MemArray_reg                                  | User Attribute | 4 x 114              |                 | 
|xdma_v3_0_1_dma_top                     | TAG_FIFO_ODD/MemArray_reg                                             | User Attribute | 32 x 5               |                 | 
|xdma_v3_0_1_dma_top                     | TAG_FIFO_EVEN/MemArray_reg                                            | User Attribute | 32 x 5               |                 | 
|xdma_v3_0_1_axidma_dcarb_v              | fifoInfo/MemArray_reg                                                 | User Attribute | 4 x 113              |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | rdDataBuf_ff_reg                                                      | Implied        | 8 x 256              |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | rdreqIdq_ff_reg                                                       | Implied        | 4 x 5                | RAM16X1S x 5    | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | rrsp_ChnlIdq_reg                                                      | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | m_axi_archnlIdIssueq_reg                                              | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | m_axi_araddrissueq_reg                                                | User Attribute | 16 x 64              |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | m_axi_arlenissueq_reg                                                 | User Attribute | 16 x 8               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | m_axi_arsizeissueq_reg                                                | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | m_axi_arprotissueq_reg                                                | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_rd_v   | rdreqRunBufAddrq_ff_reg                                               | Implied        | 4 x 9                | RAM16X1S x 9    | 
|xdma_v3_0_1_axidma_dcarb_v              | fifoInfo/MemArray_reg                                                 | User Attribute | 4 x 113              |                 | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                          | User Attribute | 16 x 33              |                 | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                          | User Attribute | 8 x 288              |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awlenq_reg                                                      | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | brespLastq_ff_reg                                                     | Implied        | 4 x 16               | RAM16X1D x 16   | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | wrrsp_ChnlIdq_reg                                                     | User Attribute | 16 x 2               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awaddrq_reg                                                     | User Attribute | 16 x 64              |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_ChnlIdq_reg                                                     | User Attribute | 16 x 2               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awsizeq_reg                                                     | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awprotq_reg                                                     | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_wlenq_reg                                                       | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_waddrlastq_reg                                                  | User Attribute | 16 x 6               |                 | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_waddrfirstq_reg                                                 | User Attribute | 16 x 6               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplengthq_reg                                                      | Implied        | 16 x 10              |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpfbeq_reg                                                         | Implied        | 16 x 4               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpaddrretlq_reg                                                    | Implied        | 16 x 12              |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpstatuscodeq_reg                                                  | User Attribute | 16 x 3               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplbeq_reg                                                         | Implied        | 16 x 4               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplengthmsbq_reg                                                   | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpreqidq_reg                                                       | Implied        | 16 x 16              |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlptagq_reg                                                         | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpfuncq_reg                                                        | Implied        | 16 x 8               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlptcq_reg                                                          | Implied        | 16 x 3               |                 | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpattrq_reg                                                        | Implied        | 16 x 3               |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awdwlenq_reg                                                    | Implied        | 8 x 10               |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_bardecq_reg                                                     | Implied        | 8 x 2                | RAM16X1D x 4    | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrq_reg                                                     | Implied        | 8 x 64               |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_funcq_reg                                                       | Implied        | 8 x 8                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awsizeq_reg                                                     | Implied        | 8 x 3                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awprotq_reg                                                     | Implied        | 8 x 3                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awfirstdwbestq_reg                                              | Implied        | 8 x 4                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awlastdwbestq_reg                                               | Implied        | 8 x 4                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awdwlenstq_reg                                                  | Implied        | 8 x 8                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrlststq_reg                                                | Implied        | 8 x 4                |                 | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrstq_reg                                                   | Implied        | 8 x 4                |                 | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_bardecq_reg                                                     | Implied        | 2 x 2                | RAM16X1D x 4    | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_ardwlenissueq_reg                                               | User Attribute | 2 x 10               |                 | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_araddrissueq_reg                                                | User Attribute | 2 x 64               |                 | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_funcq_reg                                                       | User Attribute | 2 x 8                |                 | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_arsizeissueq_reg                                                | User Attribute | 2 x 3                |                 | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_arprotissueq_reg                                                | User Attribute | 2 x 3                |                 | 
|xdma_v3_0_1_dma_top__GCB1               | dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg | User Attribute | 4 x 35               |                 | 
|xdma_v3_0_1_dma_top__GCB1               | dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg           | User Attribute | 4 x 3                |                 | 
|xdma_v3_0_1_dma_top__GCB1               | dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg            | User Attribute | 4 x 32               |                 | 
|xdma_v3_0_1_dma_top__GCB2               | base/usr_axilt_slv/REQ_FIFO/MemArray_reg                              | User Attribute | 4 x 33               |                 | 
|xdma_v3_0_1_dma_top__GCB2               | base/cq_axilt_slv/REQ_FIFO/MemArray_reg                               | User Attribute | 4 x 33               |                 | 
|xdma_v3_0_1_dma_top__GCB2               | base/usr_axilt_slv/DAT_FIFO/MemArray_reg                              | User Attribute | 4 x 36               |                 | 
|xdma_v3_0_1_dma_top__GCB2               | base/cq_axilt_slv/DAT_FIFO/MemArray_reg                               | User Attribute | 4 x 36               |                 | 
+----------------------------------------+-----------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:22 ; elapsed = 00:04:25 . Memory (MB): peak = 3624.766 ; gain = 2694.293 ; free physical = 12292 ; free virtual = 49300
Finished Timing Optimization : Time (s): cpu = 00:05:13 ; elapsed = 00:05:16 . Memory (MB): peak = 3990.727 ; gain = 3060.254 ; free physical = 14792 ; free virtual = 51806
Finished Technology Mapping : Time (s): cpu = 00:05:44 ; elapsed = 00:05:44 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13593 ; free virtual = 50614
Finished IO Insertion : Time (s): cpu = 00:06:02 ; elapsed = 00:06:03 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13567 ; free virtual = 50589
Finished Renaming Generated Instances : Time (s): cpu = 00:06:02 ; elapsed = 00:06:03 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13575 ; free virtual = 50597
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:13 ; elapsed = 00:06:13 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13555 ; free virtual = 50577
Finished Renaming Generated Ports : Time (s): cpu = 00:06:13 ; elapsed = 00:06:14 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13553 ; free virtual = 50575
Finished Handling Custom Attributes : Time (s): cpu = 00:06:16 ; elapsed = 00:06:17 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13553 ; free virtual = 50574
Finished Renaming Generated Nets : Time (s): cpu = 00:06:17 ; elapsed = 00:06:18 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13559 ; free virtual = 50580

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     5|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   844|
|4     |FIFO36E2      |     8|
|5     |GTHE3_CHANNEL |     8|
|6     |GTHE3_COMMON  |     2|
|7     |LUT1          |  3536|
|8     |LUT2          |  3210|
|9     |LUT3          |  9425|
|10    |LUT4          |  5027|
|11    |LUT5          |  6358|
|12    |LUT6          | 15674|
|13    |MUXF7         |   923|
|14    |MUXF8         |    67|
|15    |PCIE_3_1      |     1|
|16    |RAM16X1D      |    60|
|17    |RAM16X1S      |    13|
|18    |RAM32M16      |   470|
|19    |RAM32X1D      |    32|
|20    |RAM64X1S      |     9|
|21    |RAMB18E2      |     4|
|22    |RAMB18E2_1    |     8|
|23    |RAMB36E2      |     8|
|24    |RAMB36E2_1    |    36|
|25    |RAMB36E2_2    |     1|
|26    |RAMB36E2_3    |     1|
|27    |RAMB36E2_4    |     2|
|28    |RAMB36E2_5    |     5|
|29    |SRL16E        |    12|
|30    |FDCE          |  2534|
|31    |FDPE          |     6|
|32    |FDRE          | 33210|
|33    |FDSE          |   288|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:17 ; elapsed = 00:06:18 . Memory (MB): peak = 4002.652 ; gain = 3072.180 ; free physical = 13557 ; free virtual = 50578
synth_design: Time (s): cpu = 00:06:51 ; elapsed = 00:06:44 . Memory (MB): peak = 4110.785 ; gain = 2988.590 ; free physical = 18767 ; free virtual = 55773
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4134.797 ; gain = 24.012 ; free physical = 18712 ; free virtual = 55734
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4134.797 ; gain = 0.000 ; free physical = 18658 ; free virtual = 55741
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4134.797 ; gain = 0.000 ; free physical = 18627 ; free virtual = 55726
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4134.797 ; gain = 0.000 ; free physical = 18533 ; free virtual = 55709
