// Seed: 2389522309
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    output wand id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9
    , id_31,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    output tri id_13,
    output wire id_14,
    output uwire id_15,
    output wand id_16,
    input wor id_17
    , id_32,
    input uwire id_18,
    input tri0 id_19,
    output tri id_20,
    input wor id_21,
    input supply1 id_22,
    output uwire id_23,
    output tri1 id_24,
    input wire id_25,
    input supply1 id_26,
    input wor id_27,
    input wor id_28,
    input supply1 id_29
);
  assign id_5 = 1;
  reg id_33, id_34, id_35, id_36;
  wire id_37;
  assign id_32 = id_9(id_11) ? 1 : 1;
  always id_35 <= #1 id_35;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9
);
  always @(1'd0 or id_7) begin
    id_0 <= 1;
  end
  module_0(
      id_7,
      id_6,
      id_5,
      id_9,
      id_9,
      id_6,
      id_7,
      id_5,
      id_2,
      id_7,
      id_8,
      id_5,
      id_3,
      id_1,
      id_9,
      id_3,
      id_6,
      id_4,
      id_4,
      id_7,
      id_6,
      id_8,
      id_8,
      id_1,
      id_9,
      id_4,
      id_5,
      id_8,
      id_4,
      id_8
  );
endmodule
