//for VGIP setting
rtd_outl(0xb8022210, 0x80050001);	//000:hdmi/001:ADC/YPbPr (incluing Pattern Generator),analog mode , Inter field signal
rtd_outl(0xb802221c, 0x00160438);	//27:16==>Ch1_iv_act_sta/11:0==>Ch1_iv_act_len
rtd_outl(0xb8022218, 0x00aE0780);
//rtd_outl(0xb8022220, 0x003C003E);	//27:16==>Ch1_IHS_DLY/11:0==>Ch1_IVS_DLY
rtd_outl(0xb8022284, 0x00000008);	//from vgip/ch1/DI bypass
rtd_outl(0xb8022290, 0x00000406);	//CTS FIFO 