DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_dsp_if_p"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_config_p"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_v24_if_p"
)
]
instances [
(Instance
name "I1"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "0"
)
]
mwi 0
uid 2430,0
)
(Instance
name "I2"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "1"
)
]
mwi 0
uid 2617,0
)
(Instance
name "I3"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "2"
)
]
mwi 0
uid 2656,0
)
(Instance
name "I4"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "3"
)
]
mwi 0
uid 2685,0
)
(Instance
name "I5"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "4"
)
]
mwi 0
uid 2992,0
)
(Instance
name "I6"
duLibraryName "NSK600_tb"
duName "V24_Port"
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "5"
)
]
mwi 0
uid 3001,0
)
(Instance
name "I0"
duLibraryName "NSK600_tb"
duName "tb_mux_v24_status"
elements [
]
mwi 0
uid 3084,0
)
]
libraryRefs [
"ieee"
"NSK600_tb"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if"
)
(vvPair
variable "date"
value "2011-07-04"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "tb_v24_if"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_tb/work/"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "tb_v24_if"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v24_if\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:54:13"
)
(vvPair
variable "unit"
value "tb_v24_if"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 574,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 90
xt "91500,8625,93000,9375"
)
(Line
uid 12,0
sl 0
ro 90
xt "91000,9000,91500,9000"
pts [
"91500,9000"
"91000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "94000,8500,95800,9500"
st "cts1"
blo "94000,9300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "cts1"
t "std_logic"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,2600,22000,3400"
st "cts1          : std_logic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 90
xt "91500,22625,93000,23375"
)
(Line
uid 26,0
sl 0
ro 90
xt "91000,23000,91500,23000"
pts [
"91500,23000"
"91000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "94000,22500,95800,23500"
st "cts2"
blo "94000,23300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "cts2"
t "std_logic"
o 3
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,3400,22000,4200"
st "cts2          : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "91500,36625,93000,37375"
)
(Line
uid 40,0
sl 0
ro 90
xt "91000,37000,91500,37000"
pts [
"91500,37000"
"91000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "94000,36500,95800,37500"
st "cts3"
blo "94000,37300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "cts3"
t "std_logic"
o 4
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,4200,22000,5000"
st "cts3          : std_logic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "91500,50625,93000,51375"
)
(Line
uid 54,0
sl 0
ro 90
xt "91000,51000,91500,51000"
pts [
"91500,51000"
"91000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "94000,50500,95800,51500"
st "cts4"
blo "94000,51300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "cts4"
t "std_logic"
o 5
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,5000,22000,5800"
st "cts4          : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,22625,-500,23375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,23000,0,23000"
pts [
"-500,23000"
"0,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-4800,22500,-3000,23500"
st "cts5"
ju 2
blo "-3000,23300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "cts5"
t "std_logic"
o 6
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,5800,22000,6600"
st "cts5          : std_logic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-2000,36625,-500,37375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-500,37000,0,37000"
pts [
"-500,37000"
"0,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-4800,36500,-3000,37500"
st "cts6"
ju 2
blo "-3000,37300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "cts6"
t "std_logic"
o 7
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,6600,22000,7400"
st "cts6          : std_logic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "91500,10625,93000,11375"
)
(Line
uid 96,0
sl 0
ro 90
xt "91000,11000,91500,11000"
pts [
"91500,11000"
"91000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "94000,10500,96000,11500"
st "dcd1"
blo "94000,11300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "dcd1"
t "std_logic"
o 8
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,7400,22000,8200"
st "dcd1          : std_logic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 90
xt "91500,24625,93000,25375"
)
(Line
uid 110,0
sl 0
ro 90
xt "91000,25000,91500,25000"
pts [
"91500,25000"
"91000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "94000,24500,96000,25500"
st "dcd2"
blo "94000,25300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "dcd2"
t "std_logic"
o 9
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,8200,22000,9000"
st "dcd2          : std_logic"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 90
xt "91500,38625,93000,39375"
)
(Line
uid 124,0
sl 0
ro 90
xt "91000,39000,91500,39000"
pts [
"91500,39000"
"91000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "94000,38500,96000,39500"
st "dcd3"
blo "94000,39300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "dcd3"
t "std_logic"
o 10
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,9000,22000,9800"
st "dcd3          : std_logic"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 90
xt "91500,52625,93000,53375"
)
(Line
uid 138,0
sl 0
ro 90
xt "91000,53000,91500,53000"
pts [
"91500,53000"
"91000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "94000,52500,96000,53500"
st "dcd4"
blo "94000,53300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "dcd4"
t "std_logic"
o 11
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,9800,22000,10600"
st "dcd4          : std_logic"
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-2000,24625,-500,25375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-500,25000,0,25000"
pts [
"-500,25000"
"0,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "-5000,24500,-3000,25500"
st "dcd5"
ju 2
blo "-3000,25300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "dcd5"
t "std_logic"
o 12
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,10600,22000,11400"
st "dcd5          : std_logic"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-2000,38625,-500,39375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-500,39000,0,39000"
pts [
"-500,39000"
"0,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "-5000,38500,-3000,39500"
st "dcd6"
ju 2
blo "-3000,39300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "dcd6"
t "std_logic"
o 13
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,11400,22000,12200"
st "dcd6          : std_logic"
)
)
*25 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 90
xt "91500,12625,93000,13375"
)
(Line
uid 180,0
sl 0
ro 90
xt "91000,13000,91500,13000"
pts [
"91500,13000"
"91000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "94000,12500,95800,13500"
st "rck1"
blo "94000,13300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "rck1"
t "std_logic"
o 14
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,12200,22000,13000"
st "rck1          : std_logic"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 90
xt "91500,26625,93000,27375"
)
(Line
uid 194,0
sl 0
ro 90
xt "91000,27000,91500,27000"
pts [
"91500,27000"
"91000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "94000,26500,95800,27500"
st "rck2"
blo "94000,27300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "rck2"
t "std_logic"
o 15
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,13000,22000,13800"
st "rck2          : std_logic"
)
)
*29 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 90
xt "91500,40625,93000,41375"
)
(Line
uid 208,0
sl 0
ro 90
xt "91000,41000,91500,41000"
pts [
"91500,41000"
"91000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "94000,40500,95800,41500"
st "rck3"
blo "94000,41300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "rck3"
t "std_logic"
o 16
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,13800,22000,14600"
st "rck3          : std_logic"
)
)
*31 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 90
xt "91500,54625,93000,55375"
)
(Line
uid 222,0
sl 0
ro 90
xt "91000,55000,91500,55000"
pts [
"91500,55000"
"91000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "94000,54500,95800,55500"
st "rck4"
blo "94000,55300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "rck4"
t "std_logic"
o 17
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,14600,22000,15400"
st "rck4          : std_logic"
)
)
*33 (PortIoIn
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "-2000,26625,-500,27375"
)
(Line
uid 236,0
sl 0
ro 270
xt "-500,27000,0,27000"
pts [
"-500,27000"
"0,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "-4800,26500,-3000,27500"
st "rck5"
ju 2
blo "-3000,27300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 245,0
decl (Decl
n "rck5"
t "std_logic"
o 18
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,15400,22000,16200"
st "rck5          : std_logic"
)
)
*35 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-2000,40625,-500,41375"
)
(Line
uid 250,0
sl 0
ro 270
xt "-500,41000,0,41000"
pts [
"-500,41000"
"0,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "-4800,40500,-3000,41500"
st "rck6"
ju 2
blo "-3000,41300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 259,0
decl (Decl
n "rck6"
t "std_logic"
o 19
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,16200,22000,17000"
st "rck6          : std_logic"
)
)
*37 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "91500,6625,93000,7375"
)
(Line
uid 264,0
sl 0
ro 270
xt "91000,7000,91500,7000"
pts [
"91000,7000"
"91500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "94000,6500,95700,7500"
st "rts1"
blo "94000,7300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 273,0
decl (Decl
n "rts1"
t "std_logic"
o 28
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,23400,22000,24200"
st "rts1          : std_logic"
)
)
*39 (PortIoOut
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "91500,20625,93000,21375"
)
(Line
uid 278,0
sl 0
ro 270
xt "91000,21000,91500,21000"
pts [
"91000,21000"
"91500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "94000,20500,95700,21500"
st "rts2"
blo "94000,21300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 287,0
decl (Decl
n "rts2"
t "std_logic"
o 29
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,24200,22000,25000"
st "rts2          : std_logic"
)
)
*41 (PortIoOut
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "91500,34625,93000,35375"
)
(Line
uid 292,0
sl 0
ro 270
xt "91000,35000,91500,35000"
pts [
"91000,35000"
"91500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "94000,34500,95700,35500"
st "rts3"
blo "94000,35300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 301,0
decl (Decl
n "rts3"
t "std_logic"
o 30
suid 21,0
)
declText (MLText
uid 302,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,25000,22000,25800"
st "rts3          : std_logic"
)
)
*43 (PortIoOut
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "91500,48625,93000,49375"
)
(Line
uid 306,0
sl 0
ro 270
xt "91000,49000,91500,49000"
pts [
"91000,49000"
"91500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
)
xt "94000,48500,95700,49500"
st "rts4"
blo "94000,49300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 315,0
decl (Decl
n "rts4"
t "std_logic"
o 31
suid 22,0
)
declText (MLText
uid 316,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,25800,22000,26600"
st "rts4          : std_logic"
)
)
*45 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 90
xt "-2000,20625,-500,21375"
)
(Line
uid 320,0
sl 0
ro 90
xt "-500,21000,0,21000"
pts [
"0,21000"
"-500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
)
xt "-4700,20500,-3000,21500"
st "rts5"
ju 2
blo "-3000,21300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 329,0
decl (Decl
n "rts5"
t "std_logic"
o 32
suid 23,0
)
declText (MLText
uid 330,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,26600,22000,27400"
st "rts5          : std_logic"
)
)
*47 (PortIoOut
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 90
xt "-2000,34625,-500,35375"
)
(Line
uid 334,0
sl 0
ro 90
xt "-500,35000,0,35000"
pts [
"0,35000"
"-500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "-4700,34500,-3000,35500"
st "rts6"
ju 2
blo "-3000,35300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 343,0
decl (Decl
n "rts6"
t "std_logic"
o 33
suid 24,0
)
declText (MLText
uid 344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,27400,22000,28200"
st "rts6          : std_logic"
)
)
*49 (PortIoIn
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 90
xt "91500,4625,93000,5375"
)
(Line
uid 348,0
sl 0
ro 90
xt "91000,5000,91500,5000"
pts [
"91500,5000"
"91000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "94000,4500,95800,5500"
st "rxd1"
blo "94000,5300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 357,0
decl (Decl
n "rxd1"
t "std_logic"
o 20
suid 25,0
)
declText (MLText
uid 358,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,17000,22000,17800"
st "rxd1          : std_logic"
)
)
*51 (PortIoIn
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 90
xt "91500,18625,93000,19375"
)
(Line
uid 362,0
sl 0
ro 90
xt "91000,19000,91500,19000"
pts [
"91500,19000"
"91000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "94000,18500,95800,19500"
st "rxd2"
blo "94000,19300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 371,0
decl (Decl
n "rxd2"
t "std_logic"
o 21
suid 26,0
)
declText (MLText
uid 372,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,17800,22000,18600"
st "rxd2          : std_logic"
)
)
*53 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 90
xt "91500,32625,93000,33375"
)
(Line
uid 376,0
sl 0
ro 90
xt "91000,33000,91500,33000"
pts [
"91500,33000"
"91000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "94000,32500,95800,33500"
st "rxd3"
blo "94000,33300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 385,0
decl (Decl
n "rxd3"
t "std_logic"
o 22
suid 27,0
)
declText (MLText
uid 386,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,18600,22000,19400"
st "rxd3          : std_logic"
)
)
*55 (PortIoIn
uid 387,0
shape (CompositeShape
uid 388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 389,0
sl 0
ro 90
xt "91500,46625,93000,47375"
)
(Line
uid 390,0
sl 0
ro 90
xt "91000,47000,91500,47000"
pts [
"91500,47000"
"91000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 391,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "94000,46500,95800,47500"
st "rxd4"
blo "94000,47300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 399,0
decl (Decl
n "rxd4"
t "std_logic"
o 23
suid 28,0
)
declText (MLText
uid 400,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,19400,22000,20200"
st "rxd4          : std_logic"
)
)
*57 (PortIoIn
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "-2000,18625,-500,19375"
)
(Line
uid 404,0
sl 0
ro 270
xt "-500,19000,0,19000"
pts [
"-500,19000"
"0,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "-4800,18500,-3000,19500"
st "rxd5"
ju 2
blo "-3000,19300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 413,0
decl (Decl
n "rxd5"
t "std_logic"
o 24
suid 29,0
)
declText (MLText
uid 414,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,20200,22000,21000"
st "rxd5          : std_logic"
)
)
*59 (PortIoIn
uid 415,0
shape (CompositeShape
uid 416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 417,0
sl 0
ro 270
xt "-2000,32625,-500,33375"
)
(Line
uid 418,0
sl 0
ro 270
xt "-500,33000,0,33000"
pts [
"-500,33000"
"0,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "-4800,32500,-3000,33500"
st "rxd6"
ju 2
blo "-3000,33300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 427,0
decl (Decl
n "rxd6"
t "std_logic"
o 25
suid 30,0
)
declText (MLText
uid 428,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,21000,22000,21800"
st "rxd6          : std_logic"
)
)
*61 (PortIoOut
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "91500,2625,93000,3375"
)
(Line
uid 432,0
sl 0
ro 270
xt "91000,3000,91500,3000"
pts [
"91000,3000"
"91500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
)
xt "94000,2500,95700,3500"
st "txd1"
blo "94000,3300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 441,0
decl (Decl
n "txd1"
t "std_logic"
o 34
suid 31,0
)
declText (MLText
uid 442,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,28200,22000,29000"
st "txd1          : std_logic"
)
)
*63 (PortIoOut
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 90
xt "-2000,16625,-500,17375"
)
(Line
uid 488,0
sl 0
ro 90
xt "-500,17000,0,17000"
pts [
"0,17000"
"-500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "-4700,16500,-3000,17500"
st "txd5"
ju 2
blo "-3000,17300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 497,0
decl (Decl
n "txd5"
t "std_logic"
o 38
suid 32,0
)
declText (MLText
uid 498,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,31400,22000,32200"
st "txd5          : std_logic"
)
)
*65 (PortIoOut
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 90
xt "-2000,30625,-500,31375"
)
(Line
uid 502,0
sl 0
ro 90
xt "-500,31000,0,31000"
pts [
"0,31000"
"-500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
)
xt "-4700,30500,-3000,31500"
st "txd6"
ju 2
blo "-3000,31300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 511,0
decl (Decl
n "txd6"
t "std_logic"
o 39
suid 33,0
)
declText (MLText
uid 512,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,32200,22000,33000"
st "txd6          : std_logic"
)
)
*67 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "91500,70625,93000,71375"
)
(Line
uid 516,0
sl 0
ro 270
xt "91000,71000,91500,71000"
pts [
"91000,71000"
"91500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "94000,70500,98700,71500"
st "v_24_status"
blo "94000,71300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 525,0
decl (Decl
n "v_24_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 41
suid 34,0
)
declText (MLText
uid 526,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,33800,32000,34600"
st "v_24_status   : std_logic_vector(1 DOWNTO 0)"
)
)
*69 (PortIoIn
uid 527,0
shape (CompositeShape
uid 528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 529,0
sl 0
ro 270
xt "33000,2625,34500,3375"
)
(Line
uid 530,0
sl 0
ro 270
xt "34500,3000,35000,3000"
pts [
"34500,3000"
"35000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 531,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 532,0
va (VaSet
)
xt "28800,2500,32000,3500"
st "testcase"
ju 2
blo "32000,3300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 540,0
decl (Decl
n "testcase"
t "t_testcase"
o 27
suid 35,0
)
declText (MLText
uid 541,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,22600,22500,23400"
st "testcase      : t_testcase"
)
)
*71 (PortIoOut
uid 746,0
shape (CompositeShape
uid 747,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 748,0
sl 0
ro 270
xt "91500,63625,93000,64375"
)
(Line
uid 749,0
sl 0
ro 270
xt "91000,64000,91500,64000"
pts [
"91000,64000"
"91500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 750,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "94000,63500,98800,64500"
st "v24_txd_bus"
blo "94000,64300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 758,0
decl (Decl
n "v24_txd_bus"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 40
suid 36,0
)
declText (MLText
uid 759,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,33000,32000,33800"
st "v24_txd_bus   : std_logic_vector(9 DOWNTO 0)"
)
)
*73 (Net
uid 1322,0
decl (Decl
n "rxd_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 26
suid 37,0
)
declText (MLText
uid 1323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,21800,32000,22600"
st "rxd_dummy     : std_logic_vector(3 DOWNTO 0)"
)
)
*74 (SaComponent
uid 2430,0
optionalChildren [
*75 (CptPort
uid 2410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2411,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,4625,87750,5375"
)
tg (CPTG
uid 2412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2413,0
va (VaSet
)
xt "84600,4500,86000,5500"
st "rxd"
ju 2
blo "86000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*76 (CptPort
uid 2414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,2625,87750,3375"
)
tg (CPTG
uid 2416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2417,0
va (VaSet
)
xt "84700,2500,86000,3500"
st "txd"
ju 2
blo "86000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*77 (CptPort
uid 2418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,6625,69000,7375"
)
tg (CPTG
uid 2420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
)
xt "70000,6500,73200,7500"
st "txd_busy"
blo "70000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*78 (CptPort
uid 2422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2423,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,8625,69000,9375"
)
tg (CPTG
uid 2424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2425,0
va (VaSet
)
xt "70000,8500,72500,9500"
st "txd_int"
blo "70000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*79 (CptPort
uid 2426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,2625,69000,3375"
)
tg (CPTG
uid 2428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2429,0
va (VaSet
)
xt "70000,2500,73200,3500"
st "testcase"
blo "70000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*80 (CptPort
uid 2874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2875,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,8625,87750,9375"
)
tg (CPTG
uid 2876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2877,0
va (VaSet
)
xt "84600,8500,86000,9500"
st "cts"
ju 2
blo "86000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*81 (CptPort
uid 2878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2879,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,10625,87750,11375"
)
tg (CPTG
uid 2880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2881,0
va (VaSet
)
xt "84400,10500,86000,11500"
st "dcd"
ju 2
blo "86000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*82 (CptPort
uid 2882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,6625,87750,7375"
)
tg (CPTG
uid 2884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2885,0
va (VaSet
)
xt "84700,6500,86000,7500"
st "rts"
ju 2
blo "86000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*83 (CptPort
uid 3054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3055,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,12625,87750,13375"
)
tg (CPTG
uid 3056,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3057,0
va (VaSet
)
xt "84600,12500,86000,13500"
st "rck"
ju 2
blo "86000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*84 (CptPort
uid 3272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,10625,69000,11375"
)
tg (CPTG
uid 3274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3275,0
va (VaSet
)
xt "70000,10500,73000,11500"
st "rxd_dsp"
blo "70000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*85 (CptPort
uid 3362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3363,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,12625,69000,13375"
)
tg (CPTG
uid 3364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3365,0
va (VaSet
)
xt "70000,12500,72500,13500"
st "failure"
blo "70000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*86 (CptPort
uid 3645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,4625,69000,5375"
)
tg (CPTG
uid 3647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3648,0
va (VaSet
)
xt "70000,4500,74400,5500"
st "configured"
blo "70000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 2431,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,2000,87000,14000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 2432,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 2433,0
va (VaSet
font "Arial,8,1"
)
xt "74750,3000,79250,4000"
st "NSK600_tb"
blo "74750,3800"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 2434,0
va (VaSet
font "Arial,8,1"
)
xt "74750,4000,78450,5000"
st "V24_Port"
blo "74750,4800"
tm "CptNameMgr"
)
*89 (Text
uid 2435,0
va (VaSet
font "Arial,8,1"
)
xt "74750,5000,75750,6000"
st "I1"
blo "74750,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2436,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2437,0
text (MLText
uid 2438,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,1200,88000,2000"
st "id = 0    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "0"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*90 (PortIoOut
uid 2445,0
shape (CompositeShape
uid 2446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2447,0
sl 0
ro 270
xt "91500,16625,93000,17375"
)
(Line
uid 2448,0
sl 0
ro 270
xt "91000,17000,91500,17000"
pts [
"91000,17000"
"91500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2450,0
va (VaSet
)
xt "94000,16500,95700,17500"
st "txd2"
blo "94000,17300"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 2457,0
decl (Decl
n "txd2"
t "std_logic"
o 35
suid 38,0
)
declText (MLText
uid 2458,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,29000,22000,29800"
st "txd2          : std_logic"
)
)
*92 (PortIoOut
uid 2459,0
shape (CompositeShape
uid 2460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2461,0
sl 0
ro 270
xt "91500,30625,93000,31375"
)
(Line
uid 2462,0
sl 0
ro 270
xt "91000,31000,91500,31000"
pts [
"91000,31000"
"91500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2464,0
va (VaSet
)
xt "94000,30500,95700,31500"
st "txd3"
blo "94000,31300"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 2471,0
decl (Decl
n "txd3"
t "std_logic"
o 36
suid 39,0
)
declText (MLText
uid 2472,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,29800,22000,30600"
st "txd3          : std_logic"
)
)
*94 (PortIoOut
uid 2473,0
shape (CompositeShape
uid 2474,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2475,0
sl 0
ro 270
xt "91500,44625,93000,45375"
)
(Line
uid 2476,0
sl 0
ro 270
xt "91000,45000,91500,45000"
pts [
"91000,45000"
"91500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2477,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2478,0
va (VaSet
)
xt "94000,44500,95700,45500"
st "txd4"
blo "94000,45300"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 2485,0
decl (Decl
n "txd4"
t "std_logic"
o 37
suid 40,0
)
declText (MLText
uid 2486,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,30600,22000,31400"
st "txd4          : std_logic"
)
)
*96 (SaComponent
uid 2617,0
optionalChildren [
*97 (CptPort
uid 2597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2598,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,18625,87750,19375"
)
tg (CPTG
uid 2599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2600,0
va (VaSet
)
xt "84600,18500,86000,19500"
st "rxd"
ju 2
blo "86000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*98 (CptPort
uid 2601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,16625,87750,17375"
)
tg (CPTG
uid 2603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2604,0
va (VaSet
)
xt "84700,16500,86000,17500"
st "txd"
ju 2
blo "86000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*99 (CptPort
uid 2605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2606,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,20625,69000,21375"
)
tg (CPTG
uid 2607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2608,0
va (VaSet
)
xt "70000,20500,73200,21500"
st "txd_busy"
blo "70000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*100 (CptPort
uid 2609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2610,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,22625,69000,23375"
)
tg (CPTG
uid 2611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2612,0
va (VaSet
)
xt "70000,22500,72500,23500"
st "txd_int"
blo "70000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*101 (CptPort
uid 2613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,16625,69000,17375"
)
tg (CPTG
uid 2615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2616,0
va (VaSet
)
xt "70000,16500,73200,17500"
st "testcase"
blo "70000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*102 (CptPort
uid 2886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2887,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,22625,87750,23375"
)
tg (CPTG
uid 2888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2889,0
va (VaSet
)
xt "84600,22500,86000,23500"
st "cts"
ju 2
blo "86000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*103 (CptPort
uid 2890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2891,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,24625,87750,25375"
)
tg (CPTG
uid 2892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2893,0
va (VaSet
)
xt "84400,24500,86000,25500"
st "dcd"
ju 2
blo "86000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*104 (CptPort
uid 2894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,20625,87750,21375"
)
tg (CPTG
uid 2896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2897,0
va (VaSet
)
xt "84700,20500,86000,21500"
st "rts"
ju 2
blo "86000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*105 (CptPort
uid 3058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3059,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,26625,87750,27375"
)
tg (CPTG
uid 3060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3061,0
va (VaSet
)
xt "84600,26500,86000,27500"
st "rck"
ju 2
blo "86000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*106 (CptPort
uid 3276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,24625,69000,25375"
)
tg (CPTG
uid 3278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3279,0
va (VaSet
)
xt "70000,24500,73000,25500"
st "rxd_dsp"
blo "70000,25300"
)
t (Text
uid 3440,0
va (VaSet
)
xt "70000,25500,71200,26500"
st "'0'"
blo "70000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*107 (CptPort
uid 3366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3367,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,26625,69000,27375"
)
tg (CPTG
uid 3368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3369,0
va (VaSet
)
xt "70000,26500,72500,27500"
st "failure"
blo "70000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*108 (CptPort
uid 3649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,18625,69000,19375"
)
tg (CPTG
uid 3651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3652,0
va (VaSet
)
xt "70000,18500,74400,19500"
st "configured"
blo "70000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 2618,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,16000,87000,28000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 2619,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 2620,0
va (VaSet
font "Arial,8,1"
)
xt "74750,17000,79250,18000"
st "NSK600_tb"
blo "74750,17800"
tm "BdLibraryNameMgr"
)
*110 (Text
uid 2621,0
va (VaSet
font "Arial,8,1"
)
xt "74750,18000,78450,19000"
st "V24_Port"
blo "74750,18800"
tm "CptNameMgr"
)
*111 (Text
uid 2622,0
va (VaSet
font "Arial,8,1"
)
xt "74750,19000,75750,20000"
st "I2"
blo "74750,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2623,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2624,0
text (MLText
uid 2625,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,15200,88000,16000"
st "id = 1    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "1"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*112 (SaComponent
uid 2656,0
optionalChildren [
*113 (CptPort
uid 2665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,32625,87750,33375"
)
tg (CPTG
uid 2667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2668,0
va (VaSet
)
xt "84600,32500,86000,33500"
st "rxd"
ju 2
blo "86000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*114 (CptPort
uid 2669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,30625,87750,31375"
)
tg (CPTG
uid 2671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2672,0
va (VaSet
)
xt "84700,30500,86000,31500"
st "txd"
ju 2
blo "86000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*115 (CptPort
uid 2673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,34625,69000,35375"
)
tg (CPTG
uid 2675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2676,0
va (VaSet
)
xt "70000,34500,73200,35500"
st "txd_busy"
blo "70000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*116 (CptPort
uid 2677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2678,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,36625,69000,37375"
)
tg (CPTG
uid 2679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2680,0
va (VaSet
)
xt "70000,36500,72500,37500"
st "txd_int"
blo "70000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*117 (CptPort
uid 2681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,30625,69000,31375"
)
tg (CPTG
uid 2683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2684,0
va (VaSet
)
xt "70000,30500,73200,31500"
st "testcase"
blo "70000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*118 (CptPort
uid 2898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2899,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,36625,87750,37375"
)
tg (CPTG
uid 2900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2901,0
va (VaSet
)
xt "84600,36500,86000,37500"
st "cts"
ju 2
blo "86000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*119 (CptPort
uid 2902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,38625,87750,39375"
)
tg (CPTG
uid 2904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2905,0
va (VaSet
)
xt "84400,38500,86000,39500"
st "dcd"
ju 2
blo "86000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*120 (CptPort
uid 2906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,34625,87750,35375"
)
tg (CPTG
uid 2908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2909,0
va (VaSet
)
xt "84700,34500,86000,35500"
st "rts"
ju 2
blo "86000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*121 (CptPort
uid 3062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3063,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,40625,87750,41375"
)
tg (CPTG
uid 3064,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3065,0
va (VaSet
)
xt "84600,40500,86000,41500"
st "rck"
ju 2
blo "86000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*122 (CptPort
uid 3280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,38625,69000,39375"
)
tg (CPTG
uid 3282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3283,0
va (VaSet
)
xt "70000,38500,73000,39500"
st "rxd_dsp"
blo "70000,39300"
)
t (Text
uid 3441,0
va (VaSet
)
xt "70000,39500,71200,40500"
st "'0'"
blo "70000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*123 (CptPort
uid 3370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3371,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,40625,69000,41375"
)
tg (CPTG
uid 3372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3373,0
va (VaSet
)
xt "70000,40500,72500,41500"
st "failure"
blo "70000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*124 (CptPort
uid 3653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,32625,69000,33375"
)
tg (CPTG
uid 3655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3656,0
va (VaSet
)
xt "70000,32500,74400,33500"
st "configured"
blo "70000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 2657,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,30000,87000,42000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 2658,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 2659,0
va (VaSet
font "Arial,8,1"
)
xt "74750,31000,79250,32000"
st "NSK600_tb"
blo "74750,31800"
tm "BdLibraryNameMgr"
)
*126 (Text
uid 2660,0
va (VaSet
font "Arial,8,1"
)
xt "74750,32000,78450,33000"
st "V24_Port"
blo "74750,32800"
tm "CptNameMgr"
)
*127 (Text
uid 2661,0
va (VaSet
font "Arial,8,1"
)
xt "74750,33000,75750,34000"
st "I3"
blo "74750,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2662,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2663,0
text (MLText
uid 2664,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,29200,88000,30000"
st "id = 2    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "2"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*128 (SaComponent
uid 2685,0
optionalChildren [
*129 (CptPort
uid 2694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,46625,87750,47375"
)
tg (CPTG
uid 2696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2697,0
va (VaSet
)
xt "84600,46500,86000,47500"
st "rxd"
ju 2
blo "86000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*130 (CptPort
uid 2698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,44625,87750,45375"
)
tg (CPTG
uid 2700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2701,0
va (VaSet
)
xt "84700,44500,86000,45500"
st "txd"
ju 2
blo "86000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*131 (CptPort
uid 2702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2703,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,48625,69000,49375"
)
tg (CPTG
uid 2704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2705,0
va (VaSet
)
xt "70000,48500,73200,49500"
st "txd_busy"
blo "70000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*132 (CptPort
uid 2706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2707,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,50625,69000,51375"
)
tg (CPTG
uid 2708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2709,0
va (VaSet
)
xt "70000,50500,72500,51500"
st "txd_int"
blo "70000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*133 (CptPort
uid 2710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,44625,69000,45375"
)
tg (CPTG
uid 2712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2713,0
va (VaSet
)
xt "70000,44500,73200,45500"
st "testcase"
blo "70000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*134 (CptPort
uid 2910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2911,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,50625,87750,51375"
)
tg (CPTG
uid 2912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2913,0
va (VaSet
)
xt "84600,50500,86000,51500"
st "cts"
ju 2
blo "86000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*135 (CptPort
uid 2914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2915,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,52625,87750,53375"
)
tg (CPTG
uid 2916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2917,0
va (VaSet
)
xt "84400,52500,86000,53500"
st "dcd"
ju 2
blo "86000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*136 (CptPort
uid 2918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,48625,87750,49375"
)
tg (CPTG
uid 2920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2921,0
va (VaSet
)
xt "84700,48500,86000,49500"
st "rts"
ju 2
blo "86000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*137 (CptPort
uid 3066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3067,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,54625,87750,55375"
)
tg (CPTG
uid 3068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3069,0
va (VaSet
)
xt "84600,54500,86000,55500"
st "rck"
ju 2
blo "86000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*138 (CptPort
uid 3284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,52625,69000,53375"
)
tg (CPTG
uid 3286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3287,0
va (VaSet
)
xt "70000,52500,73000,53500"
st "rxd_dsp"
blo "70000,53300"
)
t (Text
uid 3442,0
va (VaSet
)
xt "70000,53500,71200,54500"
st "'0'"
blo "70000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*139 (CptPort
uid 3374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3375,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,54625,69000,55375"
)
tg (CPTG
uid 3376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3377,0
va (VaSet
)
xt "70000,54500,72500,55500"
st "failure"
blo "70000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*140 (CptPort
uid 3657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,46625,69000,47375"
)
tg (CPTG
uid 3659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3660,0
va (VaSet
)
xt "70000,46500,74400,47500"
st "configured"
blo "70000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 2686,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,44000,87000,56000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 2687,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 2688,0
va (VaSet
font "Arial,8,1"
)
xt "74750,45000,79250,46000"
st "NSK600_tb"
blo "74750,45800"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 2689,0
va (VaSet
font "Arial,8,1"
)
xt "74750,46000,78450,47000"
st "V24_Port"
blo "74750,46800"
tm "CptNameMgr"
)
*143 (Text
uid 2690,0
va (VaSet
font "Arial,8,1"
)
xt "74750,47000,75750,48000"
st "I4"
blo "74750,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2691,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2692,0
text (MLText
uid 2693,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,43200,88000,44000"
st "id = 3    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "3"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*144 (SaComponent
uid 2992,0
optionalChildren [
*145 (CptPort
uid 2960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,18625,10000,19375"
)
tg (CPTG
uid 2962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2963,0
va (VaSet
)
xt "11000,18500,12400,19500"
st "rxd"
blo "11000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*146 (CptPort
uid 2964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2965,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,16625,10000,17375"
)
tg (CPTG
uid 2966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2967,0
va (VaSet
)
xt "11000,16500,12300,17500"
st "txd"
blo "11000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*147 (CptPort
uid 2968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,20625,25750,21375"
)
tg (CPTG
uid 2970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2971,0
va (VaSet
)
xt "20800,20500,24000,21500"
st "txd_busy"
ju 2
blo "24000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*148 (CptPort
uid 2972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,22625,25750,23375"
)
tg (CPTG
uid 2974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2975,0
va (VaSet
)
xt "21500,22500,24000,23500"
st "txd_int"
ju 2
blo "24000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*149 (CptPort
uid 2976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2977,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,16625,25750,17375"
)
tg (CPTG
uid 2978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2979,0
va (VaSet
)
xt "20800,16500,24000,17500"
st "testcase"
ju 2
blo "24000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*150 (CptPort
uid 2980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,22625,10000,23375"
)
tg (CPTG
uid 2982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2983,0
va (VaSet
)
xt "11000,22500,12400,23500"
st "cts"
blo "11000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*151 (CptPort
uid 2984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,24625,10000,25375"
)
tg (CPTG
uid 2986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2987,0
va (VaSet
)
xt "11000,24500,12600,25500"
st "dcd"
blo "11000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*152 (CptPort
uid 2988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,20625,10000,21375"
)
tg (CPTG
uid 2990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2991,0
va (VaSet
)
xt "11000,20500,12300,21500"
st "rts"
blo "11000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*153 (CptPort
uid 3070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,26625,10000,27375"
)
tg (CPTG
uid 3072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3073,0
va (VaSet
)
xt "11000,26500,12400,27500"
st "rck"
blo "11000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*154 (CptPort
uid 3288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3289,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,24625,25750,25375"
)
tg (CPTG
uid 3290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3291,0
va (VaSet
)
xt "21000,24500,24000,25500"
st "rxd_dsp"
ju 2
blo "24000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*155 (CptPort
uid 3378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,26625,25750,27375"
)
tg (CPTG
uid 3380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3381,0
va (VaSet
)
xt "21500,26500,24000,27500"
st "failure"
ju 2
blo "24000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*156 (CptPort
uid 3661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,18625,25750,19375"
)
tg (CPTG
uid 3663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3664,0
va (VaSet
)
xt "19600,18500,24000,19500"
st "configured"
ju 2
blo "24000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 2993,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,16000,25000,28000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 2994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 2995,0
va (VaSet
font "Arial,8,1"
)
xt "13750,17000,18250,18000"
st "NSK600_tb"
blo "13750,17800"
tm "BdLibraryNameMgr"
)
*158 (Text
uid 2996,0
va (VaSet
font "Arial,8,1"
)
xt "13750,18000,17450,19000"
st "V24_Port"
blo "13750,18800"
tm "CptNameMgr"
)
*159 (Text
uid 2997,0
va (VaSet
font "Arial,8,1"
)
xt "13750,19000,14750,20000"
st "I5"
blo "13750,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2999,0
text (MLText
uid 3000,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,15200,29000,16000"
st "id = 4    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "4"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*160 (SaComponent
uid 3001,0
optionalChildren [
*161 (CptPort
uid 3010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,32625,10000,33375"
)
tg (CPTG
uid 3012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3013,0
va (VaSet
)
xt "11000,32500,12400,33500"
st "rxd"
blo "11000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd"
t "std_logic"
o 1
)
)
)
*162 (CptPort
uid 3014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3015,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,30625,10000,31375"
)
tg (CPTG
uid 3016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3017,0
va (VaSet
)
xt "11000,30500,12300,31500"
st "txd"
blo "11000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd"
t "std_logic"
o 8
)
)
)
*163 (CptPort
uid 3018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,34625,25750,35375"
)
tg (CPTG
uid 3020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3021,0
va (VaSet
)
xt "20800,34500,24000,35500"
st "txd_busy"
ju 2
blo "24000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 10
)
)
)
*164 (CptPort
uid 3022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,36625,25750,37375"
)
tg (CPTG
uid 3024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3025,0
va (VaSet
)
xt "21500,36500,24000,37500"
st "txd_int"
ju 2
blo "24000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_int"
t "std_logic"
o 9
)
)
)
*165 (CptPort
uid 3026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3027,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,30625,25750,31375"
)
tg (CPTG
uid 3028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3029,0
va (VaSet
)
xt "20800,30500,24000,31500"
st "testcase"
ju 2
blo "24000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
)
)
)
*166 (CptPort
uid 3030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,36625,10000,37375"
)
tg (CPTG
uid 3032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3033,0
va (VaSet
)
xt "11000,36500,12400,37500"
st "cts"
blo "11000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "cts"
t "std_logic"
o 3
)
)
)
*167 (CptPort
uid 3034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,38625,10000,39375"
)
tg (CPTG
uid 3036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3037,0
va (VaSet
)
xt "11000,38500,12600,39500"
st "dcd"
blo "11000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "dcd"
t "std_logic"
o 4
)
)
)
*168 (CptPort
uid 3038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3039,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,34625,10000,35375"
)
tg (CPTG
uid 3040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3041,0
va (VaSet
)
xt "11000,34500,12300,35500"
st "rts"
blo "11000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rts"
t "std_logic"
o 11
)
)
)
*169 (CptPort
uid 3074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,40625,10000,41375"
)
tg (CPTG
uid 3076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3077,0
va (VaSet
)
xt "11000,40500,12400,41500"
st "rck"
blo "11000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rck"
t "std_logic"
o 5
)
)
)
*170 (CptPort
uid 3292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3293,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,38625,25750,39375"
)
tg (CPTG
uid 3294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3295,0
va (VaSet
)
xt "21000,38500,24000,39500"
st "rxd_dsp"
ju 2
blo "24000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_dsp"
t "std_logic"
o 6
i "'0'"
)
)
)
*171 (CptPort
uid 3382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,40625,25750,41375"
)
tg (CPTG
uid 3384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3385,0
va (VaSet
)
xt "21500,40500,24000,41500"
st "failure"
ju 2
blo "24000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 12
)
)
)
*172 (CptPort
uid 3665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,32625,25750,33375"
)
tg (CPTG
uid 3667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3668,0
va (VaSet
)
xt "19600,32500,24000,33500"
st "configured"
ju 2
blo "24000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 3002,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,30000,25000,42000"
)
oxt "15000,6000,29000,24000"
ttg (MlTextGroup
uid 3003,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 3004,0
va (VaSet
font "Arial,8,1"
)
xt "13750,31000,18250,32000"
st "NSK600_tb"
blo "13750,31800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 3005,0
va (VaSet
font "Arial,8,1"
)
xt "13750,32000,17450,33000"
st "V24_Port"
blo "13750,32800"
tm "CptNameMgr"
)
*175 (Text
uid 3006,0
va (VaSet
font "Arial,8,1"
)
xt "13750,33000,14750,34000"
st "I6"
blo "13750,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3007,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3008,0
text (MLText
uid 3009,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,29200,29000,30000"
st "id = 5    ( integer range 0 to 3 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 3"
value "5"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*176 (Blk
uid 3084,0
shape (Rectangle
uid 3085,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,59000,64000,69000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3086,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 3087,0
va (VaSet
font "Arial,8,1"
)
xt "41750,62500,46250,63500"
st "NSK600_tb"
blo "41750,63300"
tm "BdLibraryNameMgr"
)
*178 (Text
uid 3088,0
va (VaSet
font "Arial,8,1"
)
xt "41750,63500,49750,64500"
st "tb_mux_v24_status"
blo "41750,64300"
tm "BlkNameMgr"
)
*179 (Text
uid 3089,0
va (VaSet
font "Arial,8,1"
)
xt "41750,64500,42750,65500"
st "I0"
blo "41750,65300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3090,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3091,0
text (MLText
uid 3092,0
va (VaSet
font "Courier New,8,0"
)
xt "46750,72500,46750,72500"
)
header ""
)
elements [
]
)
)
*180 (Net
uid 3212,0
decl (Decl
n "txd_int0"
t "std_logic"
o 55
suid 41,0
)
declText (MLText
uid 3213,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,12200,25500,13000"
st "SIGNAL txd_int0      : std_logic"
)
)
*181 (Net
uid 3214,0
decl (Decl
n "txd_busy0"
t "std_logic"
o 49
suid 42,0
)
declText (MLText
uid 3215,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,7400,25500,8200"
st "SIGNAL txd_busy0     : std_logic"
)
)
*182 (Net
uid 3216,0
decl (Decl
n "txd_busy1"
t "std_logic"
o 50
suid 43,0
)
declText (MLText
uid 3217,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,8200,25500,9000"
st "SIGNAL txd_busy1     : std_logic"
)
)
*183 (Net
uid 3218,0
decl (Decl
n "txd_int1"
t "std_logic"
o 56
suid 44,0
)
declText (MLText
uid 3219,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,13000,25500,13800"
st "SIGNAL txd_int1      : std_logic"
)
)
*184 (Net
uid 3220,0
decl (Decl
n "txd_busy2"
t "std_logic"
o 51
suid 45,0
)
declText (MLText
uid 3221,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,9000,25500,9800"
st "SIGNAL txd_busy2     : std_logic"
)
)
*185 (Net
uid 3222,0
decl (Decl
n "txd_int2"
t "std_logic"
o 57
suid 46,0
)
declText (MLText
uid 3223,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,13800,25500,14600"
st "SIGNAL txd_int2      : std_logic"
)
)
*186 (Net
uid 3224,0
decl (Decl
n "txd_busy3"
t "std_logic"
o 52
suid 47,0
)
declText (MLText
uid 3225,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,9800,25500,10600"
st "SIGNAL txd_busy3     : std_logic"
)
)
*187 (Net
uid 3226,0
decl (Decl
n "txd_int3"
t "std_logic"
o 58
suid 48,0
)
declText (MLText
uid 3227,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,14600,25500,15400"
st "SIGNAL txd_int3      : std_logic"
)
)
*188 (Net
uid 3228,0
decl (Decl
n "txd_busy4"
t "std_logic"
o 53
suid 49,0
)
declText (MLText
uid 3229,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,10600,25500,11400"
st "SIGNAL txd_busy4     : std_logic"
)
)
*189 (Net
uid 3230,0
decl (Decl
n "txd_int4"
t "std_logic"
o 59
suid 50,0
)
declText (MLText
uid 3231,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,15400,25500,16200"
st "SIGNAL txd_int4      : std_logic"
)
)
*190 (Net
uid 3232,0
decl (Decl
n "txd_busy5"
t "std_logic"
o 54
suid 51,0
)
declText (MLText
uid 3233,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,11400,25500,12200"
st "SIGNAL txd_busy5     : std_logic"
)
)
*191 (Net
uid 3234,0
decl (Decl
n "txd_int5"
t "std_logic"
o 60
suid 52,0
)
declText (MLText
uid 3235,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,16200,25500,17000"
st "SIGNAL txd_int5      : std_logic"
)
)
*192 (Net
uid 3394,0
decl (Decl
n "failure1"
t "std_logic"
o 43
suid 53,0
)
declText (MLText
uid 3395,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,3400,25500,4200"
st "SIGNAL failure1      : std_logic"
)
)
*193 (Net
uid 3402,0
decl (Decl
n "failure2"
t "std_logic"
o 44
suid 54,0
)
declText (MLText
uid 3403,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,4200,25500,5000"
st "SIGNAL failure2      : std_logic"
)
)
*194 (Net
uid 3410,0
decl (Decl
n "failure3"
t "std_logic"
o 45
suid 55,0
)
declText (MLText
uid 3411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,5000,25500,5800"
st "SIGNAL failure3      : std_logic"
)
)
*195 (Net
uid 3418,0
decl (Decl
n "failure0"
t "std_logic"
o 42
suid 56,0
)
declText (MLText
uid 3419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,2600,25500,3400"
st "SIGNAL failure0      : std_logic"
)
)
*196 (Net
uid 3436,0
decl (Decl
n "failure5"
t "std_logic"
o 47
suid 57,0
)
declText (MLText
uid 3437,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,6600,25500,7400"
st "SIGNAL failure5      : std_logic"
)
)
*197 (Net
uid 3438,0
decl (Decl
n "failure4"
t "std_logic"
o 46
suid 58,0
)
declText (MLText
uid 3439,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,5800,25500,6600"
st "SIGNAL failure4      : std_logic"
)
)
*198 (PortIoIn
uid 3488,0
shape (CompositeShape
uid 3489,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3490,0
sl 0
ro 270
xt "-1000,63625,500,64375"
)
(Line
uid 3491,0
sl 0
ro 270
xt "500,64000,1000,64000"
pts [
"500,64000"
"1000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3492,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3493,0
va (VaSet
)
xt "-6100,63500,-2000,64500"
st "rxd_dummy"
ju 2
blo "-2000,64300"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 3518,0
decl (Decl
n "rxd_dummy_int"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 48
suid 59,0
)
declText (MLText
uid 3519,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "SIGNAL rxd_dummy_int : std_logic_vector(5 DOWNTO 0)"
)
)
*200 (PortIoIn
uid 3628,0
shape (CompositeShape
uid 3629,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3630,0
sl 0
ro 270
xt "-2000,46625,-500,47375"
)
(Line
uid 3631,0
sl 0
ro 270
xt "-500,47000,0,47000"
pts [
"-500,47000"
"0,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3632,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3633,0
va (VaSet
)
xt "-7400,46500,-3000,47500"
st "configured"
ju 2
blo "-3000,47300"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 3640,0
decl (Decl
n "configured"
t "std_logic"
o 1
suid 60,0
)
declText (MLText
uid 3641,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,14000,800"
st "configured    : std_logic"
)
)
*202 (CommentText
uid 4096,0
shape (Rectangle
uid 4097,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "13000,7000,33000,11000"
)
oxt "0,0,15000,5000"
text (MLText
uid 4098,0
va (VaSet
fg "0,0,32768"
)
xt "13200,7200,32500,10200"
st "
-----------------------------------------------------------
-- Last edited:
--   110630: bug fix (of old bugs) and adapt to R4

"
tm "CommentText"
wrapOption 3
visibleHeight 3600
visibleWidth 19600
)
)
*203 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "87750,9000,91000,9000"
pts [
"91000,9000"
"88000,9000"
"87750,9000"
]
)
start &1
end &80
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "93000,8000,94800,9000"
st "cts1"
blo "93000,8800"
tm "WireNameMgr"
)
)
on &2
)
*204 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "87750,23000,91000,23000"
pts [
"91000,23000"
"88000,23000"
"87750,23000"
]
)
start &3
end &102
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "93000,22000,94800,23000"
st "cts2"
blo "93000,22800"
tm "WireNameMgr"
)
)
on &4
)
*205 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "87750,37000,91000,37000"
pts [
"91000,37000"
"88000,37000"
"87750,37000"
]
)
start &5
end &118
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "94000,36000,95800,37000"
st "cts3"
blo "94000,36800"
tm "WireNameMgr"
)
)
on &6
)
*206 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "87750,51000,91000,51000"
pts [
"91000,51000"
"88000,51000"
"87750,51000"
]
)
start &7
end &134
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "93000,50000,94800,51000"
st "cts4"
blo "93000,50800"
tm "WireNameMgr"
)
)
on &8
)
*207 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "0,23000,9250,23000"
pts [
"0,23000"
"9250,23000"
]
)
start &9
end &150
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "2000,22000,3800,23000"
st "cts5"
blo "2000,22800"
tm "WireNameMgr"
)
)
on &10
)
*208 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "0,37000,9250,37000"
pts [
"0,37000"
"9250,37000"
]
)
start &11
end &166
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "2000,36000,3800,37000"
st "cts6"
blo "2000,36800"
tm "WireNameMgr"
)
)
on &12
)
*209 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "87750,11000,91000,11000"
pts [
"91000,11000"
"88000,11000"
"87750,11000"
]
)
start &13
end &81
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "93000,10000,95000,11000"
st "dcd1"
blo "93000,10800"
tm "WireNameMgr"
)
)
on &14
)
*210 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "87750,25000,91000,25000"
pts [
"91000,25000"
"88000,25000"
"87750,25000"
]
)
start &15
end &103
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "92000,24000,94000,25000"
st "dcd2"
blo "92000,24800"
tm "WireNameMgr"
)
)
on &16
)
*211 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "87750,39000,91000,39000"
pts [
"91000,39000"
"88000,39000"
"87750,39000"
]
)
start &17
end &119
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "94000,38000,96000,39000"
st "dcd3"
blo "94000,38800"
tm "WireNameMgr"
)
)
on &18
)
*212 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "87750,53000,91000,53000"
pts [
"91000,53000"
"88000,53000"
"87750,53000"
]
)
start &19
end &135
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "94000,52000,96000,53000"
st "dcd4"
blo "94000,52800"
tm "WireNameMgr"
)
)
on &20
)
*213 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "0,25000,9250,25000"
pts [
"0,25000"
"9250,25000"
]
)
start &21
end &151
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "2000,24000,4000,25000"
st "dcd5"
blo "2000,24800"
tm "WireNameMgr"
)
)
on &22
)
*214 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "0,39000,9250,39000"
pts [
"0,39000"
"9250,39000"
]
)
start &23
end &167
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "2000,38000,4000,39000"
st "dcd6"
blo "2000,38800"
tm "WireNameMgr"
)
)
on &24
)
*215 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "87750,13000,91000,13000"
pts [
"91000,13000"
"88000,13000"
"87750,13000"
]
)
start &25
end &83
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "93000,12000,94800,13000"
st "rck1"
blo "93000,12800"
tm "WireNameMgr"
)
)
on &26
)
*216 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "87750,27000,91000,27000"
pts [
"91000,27000"
"88000,27000"
"87750,27000"
]
)
start &27
end &105
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
)
xt "94000,26000,95800,27000"
st "rck2"
blo "94000,26800"
tm "WireNameMgr"
)
)
on &28
)
*217 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "87750,41000,91000,41000"
pts [
"91000,41000"
"88000,41000"
"87750,41000"
]
)
start &29
end &121
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "93000,40000,94800,41000"
st "rck3"
blo "93000,40800"
tm "WireNameMgr"
)
)
on &30
)
*218 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "87750,55000,91000,55000"
pts [
"91000,55000"
"88000,55000"
"87750,55000"
]
)
start &31
end &137
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "94000,54000,95800,55000"
st "rck4"
blo "94000,54800"
tm "WireNameMgr"
)
)
on &32
)
*219 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "0,27000,9250,27000"
pts [
"0,27000"
"9250,27000"
]
)
start &33
end &153
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "2000,26000,3800,27000"
st "rck5"
blo "2000,26800"
tm "WireNameMgr"
)
)
on &34
)
*220 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "0,41000,9250,41000"
pts [
"0,41000"
"9250,41000"
]
)
start &35
end &169
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
)
xt "2000,40000,3800,41000"
st "rck6"
blo "2000,40800"
tm "WireNameMgr"
)
)
on &36
)
*221 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "87750,7000,91000,7000"
pts [
"91000,7000"
"88000,7000"
"87750,7000"
]
)
start &37
end &82
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
)
xt "97000,6000,98700,7000"
st "rts1"
blo "97000,6800"
tm "WireNameMgr"
)
)
on &38
)
*222 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "87750,21000,91000,21000"
pts [
"91000,21000"
"88000,21000"
"87750,21000"
]
)
start &39
end &104
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
)
xt "97000,20000,98700,21000"
st "rts2"
blo "97000,20800"
tm "WireNameMgr"
)
)
on &40
)
*223 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "87750,35000,91000,35000"
pts [
"91000,35000"
"88000,35000"
"87750,35000"
]
)
start &41
end &120
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
)
xt "97000,34000,98700,35000"
st "rts3"
blo "97000,34800"
tm "WireNameMgr"
)
)
on &42
)
*224 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "87750,49000,91000,49000"
pts [
"91000,49000"
"88000,49000"
"87750,49000"
]
)
start &43
end &136
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
)
xt "97000,48000,98700,49000"
st "rts4"
blo "97000,48800"
tm "WireNameMgr"
)
)
on &44
)
*225 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "0,21000,9250,21000"
pts [
"0,21000"
"9250,21000"
]
)
start &45
end &152
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
)
xt "9000,25000,10700,26000"
st "rts5"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &46
)
*226 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "0,35000,9250,35000"
pts [
"0,35000"
"9250,35000"
]
)
start &47
end &168
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "9000,39000,10700,40000"
st "rts6"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &48
)
*227 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "87750,5000,91000,5000"
pts [
"91000,5000"
"88000,5000"
"87750,5000"
]
)
start &49
end &75
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
)
xt "90000,15000,91800,16000"
st "rxd1"
blo "90000,15800"
tm "WireNameMgr"
)
)
on &50
)
*228 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "87750,19000,91000,19000"
pts [
"91000,19000"
"88000,19000"
"87750,19000"
]
)
start &51
end &97
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
)
xt "92000,19000,93800,20000"
st "rxd2"
blo "92000,19800"
tm "WireNameMgr"
)
)
on &52
)
*229 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "87750,33000,91000,33000"
pts [
"91000,33000"
"88000,33000"
"87750,33000"
]
)
start &53
end &113
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
)
xt "93000,32000,94800,33000"
st "rxd3"
blo "93000,32800"
tm "WireNameMgr"
)
)
on &54
)
*230 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "87750,47000,91000,47000"
pts [
"91000,47000"
"88000,47000"
"87750,47000"
]
)
start &55
end &129
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
isHidden 1
)
xt "94000,46000,95800,47000"
st "rxd4"
blo "94000,46800"
tm "WireNameMgr"
)
)
on &56
)
*231 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "0,19000,9250,19000"
pts [
"0,19000"
"9250,19000"
]
)
start &57
end &145
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
)
xt "2000,18000,3800,19000"
st "rxd5"
blo "2000,18800"
tm "WireNameMgr"
)
)
on &58
)
*232 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
)
xt "0,33000,9250,33000"
pts [
"0,33000"
"9250,33000"
]
)
start &59
end &161
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
isHidden 1
)
xt "2000,32000,3800,33000"
st "rxd6"
blo "2000,32800"
tm "WireNameMgr"
)
)
on &60
)
*233 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "87750,3000,91000,3000"
pts [
"91000,3000"
"88000,3000"
"87750,3000"
]
)
start &61
end &76
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
)
xt "97000,2000,98700,3000"
st "txd1"
blo "97000,2800"
tm "WireNameMgr"
)
)
on &62
)
*234 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "0,17000,9250,17000"
pts [
"0,17000"
"9250,17000"
]
)
start &63
end &146
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
)
xt "9000,20000,10700,21000"
st "txd5"
blo "9000,20800"
tm "WireNameMgr"
)
)
on &64
)
*235 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
)
xt "0,31000,9250,31000"
pts [
"0,31000"
"9250,31000"
]
)
start &65
end &162
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
isHidden 1
)
xt "9000,35000,10700,36000"
st "txd6"
blo "9000,35800"
tm "WireNameMgr"
)
)
on &66
)
*236 (Wire
uid 519,0
shape (OrthoPolyLine
uid 520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,69000,91000,71000"
pts [
"91000,71000"
"50000,71000"
"50000,69000"
]
)
start &67
end &176
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 524,0
va (VaSet
isHidden 1
)
xt "101000,70000,105700,71000"
st "v_24_status"
blo "101000,70800"
tm "WireNameMgr"
)
)
on &68
)
*237 (Wire
uid 536,0
optionalChildren [
*238 (BdJunction
uid 2630,0
ps "OnConnectorStrategy"
shape (Circle
uid 2631,0
va (VaSet
vasetType 1
)
xt "45600,2600,46400,3400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 537,0
va (VaSet
vasetType 3
)
xt "35000,3000,68250,3000"
pts [
"35000,3000"
"68250,3000"
]
)
start &69
end &79
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 539,0
va (VaSet
isHidden 1
)
xt "37000,2000,40200,3000"
st "testcase"
blo "37000,2800"
tm "WireNameMgr"
)
)
on &70
)
*239 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64000,64000,91000,64000"
pts [
"64000,64000"
"76000,64000"
"91000,64000"
]
)
start &176
end &71
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 757,0
ro 270
va (VaSet
isHidden 1
)
xt "63000,58200,64000,63000"
st "v24_txd_bus"
blo "63800,63000"
tm "WireNameMgr"
)
)
on &72
)
*240 (Wire
uid 2465,0
shape (OrthoPolyLine
uid 2466,0
va (VaSet
vasetType 3
)
xt "87750,31000,91000,31000"
pts [
"87750,31000"
"88000,31000"
"91000,31000"
]
)
start &114
end &92
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2470,0
va (VaSet
isHidden 1
)
xt "90000,30000,91700,31000"
st "txd3"
blo "90000,30800"
tm "WireNameMgr"
)
)
on &93
)
*241 (Wire
uid 2499,0
shape (OrthoPolyLine
uid 2500,0
va (VaSet
vasetType 3
)
xt "87750,17000,91000,17000"
pts [
"87750,17000"
"88000,17000"
"91000,17000"
]
)
start &98
end &90
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2506,0
va (VaSet
isHidden 1
)
xt "95000,16000,96700,17000"
st "txd2"
blo "95000,16800"
tm "WireNameMgr"
)
)
on &91
)
*242 (Wire
uid 2515,0
shape (OrthoPolyLine
uid 2516,0
va (VaSet
vasetType 3
)
xt "87750,45000,91000,45000"
pts [
"87750,45000"
"88000,45000"
"91000,45000"
]
)
start &130
end &94
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2522,0
va (VaSet
isHidden 1
)
xt "94000,44000,95700,45000"
st "txd4"
blo "94000,44800"
tm "WireNameMgr"
)
)
on &95
)
*243 (Wire
uid 2626,0
optionalChildren [
*244 (BdJunction
uid 2718,0
ps "OnConnectorStrategy"
shape (Circle
uid 2719,0
va (VaSet
vasetType 1
)
xt "45600,16600,46400,17400"
radius 400
)
)
*245 (BdJunction
uid 3052,0
ps "OnConnectorStrategy"
shape (Circle
uid 3053,0
va (VaSet
vasetType 1
)
xt "45600,16600,46400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2627,0
va (VaSet
vasetType 3
)
xt "46000,3000,68250,17000"
pts [
"46000,3000"
"46000,17000"
"68250,17000"
]
)
start &238
end &101
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2629,0
va (VaSet
)
xt "64000,16000,67200,17000"
st "testcase"
blo "64000,16800"
tm "WireNameMgr"
)
)
on &70
)
*246 (Wire
uid 2714,0
optionalChildren [
*247 (BdJunction
uid 2724,0
ps "OnConnectorStrategy"
shape (Circle
uid 2725,0
va (VaSet
vasetType 1
)
xt "45600,30600,46400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2715,0
va (VaSet
vasetType 3
)
xt "46000,17000,68250,31000"
pts [
"46000,17000"
"46000,31000"
"68250,31000"
]
)
start &244
end &117
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2717,0
va (VaSet
)
xt "64000,30000,67200,31000"
st "testcase"
blo "64000,30800"
tm "WireNameMgr"
)
)
on &70
)
*248 (Wire
uid 2720,0
optionalChildren [
*249 (BdJunction
uid 3046,0
ps "OnConnectorStrategy"
shape (Circle
uid 3047,0
va (VaSet
vasetType 1
)
xt "45600,30600,46400,31400"
radius 400
)
)
*250 (BdJunction
uid 3530,0
ps "OnConnectorStrategy"
shape (Circle
uid 3531,0
va (VaSet
vasetType 1
)
xt "45600,44600,46400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2721,0
va (VaSet
vasetType 3
)
xt "46000,31000,68250,45000"
pts [
"46000,31000"
"46000,45000"
"68250,45000"
]
)
start &247
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2723,0
va (VaSet
)
xt "64000,44000,67200,45000"
st "testcase"
blo "64000,44800"
tm "WireNameMgr"
)
)
on &70
)
*251 (Wire
uid 3042,0
shape (OrthoPolyLine
uid 3043,0
va (VaSet
vasetType 3
)
xt "25750,31000,46000,31000"
pts [
"46000,31000"
"36000,31000"
"25750,31000"
]
)
start &249
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3045,0
va (VaSet
)
xt "27750,30000,30950,31000"
st "testcase"
blo "27750,30800"
tm "WireNameMgr"
)
)
on &70
)
*252 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "25750,17000,46000,17000"
pts [
"46000,17000"
"36000,17000"
"25750,17000"
]
)
start &245
end &149
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3051,0
va (VaSet
)
xt "27750,16000,30950,17000"
st "testcase"
blo "27750,16800"
tm "WireNameMgr"
)
)
on &70
)
*253 (Wire
uid 3098,0
shape (OrthoPolyLine
uid 3099,0
va (VaSet
vasetType 3
)
xt "25750,37000,36000,59000"
pts [
"25750,37000"
"36000,37000"
"36000,59000"
]
)
start &164
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3103,0
ro 270
va (VaSet
)
xt "35000,55100,36000,58000"
st "txd_int5"
blo "35800,58000"
tm "WireNameMgr"
)
)
on &191
)
*254 (Wire
uid 3106,0
shape (OrthoPolyLine
uid 3107,0
va (VaSet
vasetType 3
)
xt "25750,35000,37000,59000"
pts [
"25750,35000"
"37000,35000"
"37000,59000"
]
)
start &163
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3111,0
ro 270
va (VaSet
)
xt "36000,54400,37000,58000"
st "txd_busy5"
blo "36800,58000"
tm "WireNameMgr"
)
)
on &190
)
*255 (Wire
uid 3114,0
shape (OrthoPolyLine
uid 3115,0
va (VaSet
vasetType 3
)
xt "25750,23000,40000,59000"
pts [
"25750,23000"
"40000,23000"
"40000,59000"
]
)
start &148
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3119,0
ro 270
va (VaSet
)
xt "39000,55100,40000,58000"
st "txd_int4"
blo "39800,58000"
tm "WireNameMgr"
)
)
on &189
)
*256 (Wire
uid 3122,0
shape (OrthoPolyLine
uid 3123,0
va (VaSet
vasetType 3
)
xt "25750,21000,41000,59000"
pts [
"25750,21000"
"41000,21000"
"41000,59000"
]
)
start &147
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3127,0
ro 270
va (VaSet
)
xt "40000,54400,41000,58000"
st "txd_busy4"
blo "40800,58000"
tm "WireNameMgr"
)
)
on &188
)
*257 (Wire
uid 3138,0
shape (OrthoPolyLine
uid 3139,0
va (VaSet
vasetType 3
)
xt "47000,7000,68250,59000"
pts [
"68250,7000"
"47000,7000"
"47000,59000"
]
)
start &77
end &176
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3143,0
ro 270
va (VaSet
)
xt "46000,54400,47000,58000"
st "txd_busy0"
blo "46800,58000"
tm "WireNameMgr"
)
)
on &181
)
*258 (Wire
uid 3146,0
shape (OrthoPolyLine
uid 3147,0
va (VaSet
vasetType 3
)
xt "48000,9000,68250,59000"
pts [
"68250,9000"
"48000,9000"
"48000,59000"
]
)
start &78
end &176
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3151,0
ro 270
va (VaSet
)
xt "47000,55100,48000,58000"
st "txd_int0"
blo "47800,58000"
tm "WireNameMgr"
)
)
on &180
)
*259 (Wire
uid 3154,0
shape (OrthoPolyLine
uid 3155,0
va (VaSet
vasetType 3
)
xt "50000,21000,68250,59000"
pts [
"68250,21000"
"50000,21000"
"50000,59000"
]
)
start &99
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
ro 270
va (VaSet
)
xt "49000,54400,50000,58000"
st "txd_busy1"
blo "49800,58000"
tm "WireNameMgr"
)
)
on &182
)
*260 (Wire
uid 3162,0
shape (OrthoPolyLine
uid 3163,0
va (VaSet
vasetType 3
)
xt "51000,23000,68250,59000"
pts [
"68250,23000"
"51000,23000"
"51000,59000"
]
)
start &100
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
ro 270
va (VaSet
)
xt "50000,55100,51000,58000"
st "txd_int1"
blo "50800,58000"
tm "WireNameMgr"
)
)
on &183
)
*261 (Wire
uid 3170,0
shape (OrthoPolyLine
uid 3171,0
va (VaSet
vasetType 3
)
xt "53000,35000,68250,59000"
pts [
"68250,35000"
"53000,35000"
"53000,59000"
]
)
start &115
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3175,0
ro 270
va (VaSet
)
xt "52000,54400,53000,58000"
st "txd_busy2"
blo "52800,58000"
tm "WireNameMgr"
)
)
on &184
)
*262 (Wire
uid 3178,0
shape (OrthoPolyLine
uid 3179,0
va (VaSet
vasetType 3
)
xt "54000,37000,68250,59000"
pts [
"68250,37000"
"54000,37000"
"54000,59000"
]
)
start &116
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3183,0
ro 270
va (VaSet
)
xt "53000,55100,54000,58000"
st "txd_int2"
blo "53800,58000"
tm "WireNameMgr"
)
)
on &185
)
*263 (Wire
uid 3186,0
shape (OrthoPolyLine
uid 3187,0
va (VaSet
vasetType 3
)
xt "56000,49000,68250,59000"
pts [
"68250,49000"
"56000,49000"
"56000,59000"
]
)
start &131
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3191,0
ro 270
va (VaSet
)
xt "55000,54400,56000,58000"
st "txd_busy3"
blo "55800,58000"
tm "WireNameMgr"
)
)
on &186
)
*264 (Wire
uid 3194,0
shape (OrthoPolyLine
uid 3195,0
va (VaSet
vasetType 3
)
xt "57000,51000,68250,59000"
pts [
"68250,51000"
"57000,51000"
"57000,59000"
]
)
start &132
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3199,0
ro 270
va (VaSet
)
xt "56000,55100,57000,58000"
st "txd_int3"
blo "56800,58000"
tm "WireNameMgr"
)
)
on &187
)
*265 (Wire
uid 3296,0
shape (OrthoPolyLine
uid 3297,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,53000,68250,53000"
pts [
"68250,53000"
"45000,53000"
]
)
start &138
end *266 (Ripper
uid 3516,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,52000"
"45000,53000"
]
uid 3517,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,52000,45000,53000"
)
)
sat 32
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3299,0
va (VaSet
)
xt "62000,52000,68700,53000"
st "rxd_dummy_int(3)"
blo "62000,52800"
tm "WireNameMgr"
)
)
on &199
)
*267 (Wire
uid 3302,0
shape (OrthoPolyLine
uid 3303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,39000,68250,39000"
pts [
"68250,39000"
"45000,39000"
]
)
start &122
end *268 (Ripper
uid 3514,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,38000"
"45000,39000"
]
uid 3515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,38000,45000,39000"
)
)
sat 32
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3305,0
va (VaSet
)
xt "62000,38000,68700,39000"
st "rxd_dummy_int(2)"
blo "62000,38800"
tm "WireNameMgr"
)
)
on &199
)
*269 (Wire
uid 3308,0
shape (OrthoPolyLine
uid 3309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,25000,68250,25000"
pts [
"68250,25000"
"45000,25000"
]
)
start &106
end *270 (Ripper
uid 3512,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,24000"
"45000,25000"
]
uid 3513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,24000,45000,25000"
)
)
sat 32
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3311,0
va (VaSet
)
xt "62000,24000,68700,25000"
st "rxd_dummy_int(1)"
blo "62000,24800"
tm "WireNameMgr"
)
)
on &199
)
*271 (Wire
uid 3314,0
shape (OrthoPolyLine
uid 3315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,11000,68250,11000"
pts [
"68250,11000"
"45000,11000"
]
)
start &84
end *272 (Ripper
uid 3510,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,10000"
"45000,11000"
]
uid 3511,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,10000,45000,11000"
)
)
sat 32
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3317,0
va (VaSet
)
xt "62000,10000,68700,11000"
st "rxd_dummy_int(0)"
blo "62000,10800"
tm "WireNameMgr"
)
)
on &199
)
*273 (Wire
uid 3320,0
shape (OrthoPolyLine
uid 3321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,39000,43000,39000"
pts [
"43000,39000"
"34000,39000"
"25750,39000"
]
)
start *274 (Ripper
uid 3522,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,40000"
"43000,39000"
]
uid 3523,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,39000,44000,40000"
)
)
end &170
sat 32
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3323,0
va (VaSet
)
xt "26000,38000,32700,39000"
st "rxd_dummy_int(5)"
blo "26000,38800"
tm "WireNameMgr"
)
)
on &199
)
*275 (Wire
uid 3326,0
shape (OrthoPolyLine
uid 3327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,25000,43000,25000"
pts [
"43000,25000"
"34000,25000"
"25750,25000"
]
)
start *276 (Ripper
uid 3520,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"44000,26000"
"43000,25000"
]
uid 3521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,25000,44000,26000"
)
)
end &154
sat 32
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3329,0
va (VaSet
)
xt "26000,24000,32700,25000"
st "rxd_dummy_int(4)"
blo "26000,24800"
tm "WireNameMgr"
)
)
on &199
)
*277 (Wire
uid 3388,0
shape (OrthoPolyLine
uid 3389,0
va (VaSet
vasetType 3
)
xt "59000,13000,68250,59000"
pts [
"68250,13000"
"59000,13000"
"59000,59000"
]
)
start &85
end &176
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3393,0
va (VaSet
)
xt "64250,12000,67150,13000"
st "failure0"
blo "64250,12800"
tm "WireNameMgr"
)
)
on &195
)
*278 (Wire
uid 3396,0
shape (OrthoPolyLine
uid 3397,0
va (VaSet
vasetType 3
)
xt "60000,27000,68250,59000"
pts [
"68250,27000"
"60000,27000"
"60000,59000"
]
)
start &107
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3401,0
va (VaSet
)
xt "64250,26000,67150,27000"
st "failure1"
blo "64250,26800"
tm "WireNameMgr"
)
)
on &192
)
*279 (Wire
uid 3404,0
shape (OrthoPolyLine
uid 3405,0
va (VaSet
vasetType 3
)
xt "61000,41000,68250,59000"
pts [
"68250,41000"
"61000,41000"
"61000,59000"
]
)
start &123
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3409,0
va (VaSet
)
xt "64250,40000,67150,41000"
st "failure2"
blo "64250,40800"
tm "WireNameMgr"
)
)
on &193
)
*280 (Wire
uid 3412,0
shape (OrthoPolyLine
uid 3413,0
va (VaSet
vasetType 3
)
xt "62000,55000,68250,59000"
pts [
"68250,55000"
"62000,55000"
"62000,59000"
]
)
start &139
end &176
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3417,0
va (VaSet
)
xt "64250,54000,67150,55000"
st "failure3"
blo "64250,54800"
tm "WireNameMgr"
)
)
on &194
)
*281 (Wire
uid 3422,0
shape (OrthoPolyLine
uid 3423,0
va (VaSet
vasetType 3
)
xt "25750,27000,39000,59000"
pts [
"25750,27000"
"39000,27000"
"39000,59000"
]
)
start &155
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3427,0
va (VaSet
)
xt "26000,26000,28900,27000"
st "failure4"
blo "26000,26800"
tm "WireNameMgr"
)
)
on &197
)
*282 (Wire
uid 3430,0
shape (OrthoPolyLine
uid 3431,0
va (VaSet
vasetType 3
)
xt "25750,41000,35000,59000"
pts [
"25750,41000"
"35000,41000"
"35000,59000"
]
)
start &171
end &176
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3435,0
va (VaSet
)
xt "26000,40000,28900,41000"
st "failure5"
blo "26000,40800"
tm "WireNameMgr"
)
)
on &196
)
*283 (Wire
uid 3494,0
shape (OrthoPolyLine
uid 3495,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,64000,33000,64000"
pts [
"1000,64000"
"17000,64000"
"33000,64000"
]
)
start &198
end &176
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3499,0
va (VaSet
isHidden 1
)
xt "3000,63000,9700,64000"
st "rxd_dummy : (3:0)"
blo "3000,63800"
tm "WireNameMgr"
)
)
on &73
)
*284 (Wire
uid 3502,0
optionalChildren [
&272
&270
&268
&266
&276
&274
]
shape (OrthoPolyLine
uid 3503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,9000,44000,59000"
pts [
"44000,9000"
"44000,59000"
]
)
end &176
sat 16
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3509,0
ro 270
va (VaSet
)
xt "43000,49700,44000,58000"
st "rxd_dummy_int : (5:0)"
blo "43800,58000"
tm "WireNameMgr"
)
)
on &199
)
*285 (Wire
uid 3524,0
shape (OrthoPolyLine
uid 3525,0
va (VaSet
vasetType 3
)
xt "46000,45000,46000,59000"
pts [
"46000,45000"
"46000,59000"
]
)
start &250
end &176
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3529,0
ro 270
va (VaSet
)
xt "45000,55000,46000,58200"
st "testcase"
blo "45800,58200"
tm "WireNameMgr"
)
)
on &70
)
*286 (Wire
uid 3634,0
optionalChildren [
*287 (BdJunction
uid 3673,0
ps "OnConnectorStrategy"
shape (Circle
uid 3674,0
va (VaSet
vasetType 1
)
xt "54600,46600,55400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3635,0
va (VaSet
vasetType 3
)
xt "0,47000,68250,47000"
pts [
"0,47000"
"68250,47000"
]
)
start &200
end &140
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3639,0
va (VaSet
isHidden 1
)
xt "2000,46000,6400,47000"
st "configured"
blo "2000,46800"
tm "WireNameMgr"
)
)
on &201
)
*288 (Wire
uid 3669,0
optionalChildren [
*289 (BdJunction
uid 3679,0
ps "OnConnectorStrategy"
shape (Circle
uid 3680,0
va (VaSet
vasetType 1
)
xt "54600,32600,55400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3670,0
va (VaSet
vasetType 3
)
xt "55000,33000,68250,47000"
pts [
"55000,47000"
"55000,33000"
"68250,33000"
]
)
start &287
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3672,0
va (VaSet
)
xt "63250,32000,67650,33000"
st "configured"
blo "63250,32800"
tm "WireNameMgr"
)
)
on &201
)
*290 (Wire
uid 3675,0
optionalChildren [
*291 (BdJunction
uid 3685,0
ps "OnConnectorStrategy"
shape (Circle
uid 3686,0
va (VaSet
vasetType 1
)
xt "54600,18600,55400,19400"
radius 400
)
)
*292 (BdJunction
uid 3691,0
ps "OnConnectorStrategy"
shape (Circle
uid 3692,0
va (VaSet
vasetType 1
)
xt "54600,32600,55400,33400"
radius 400
)
)
*293 (BdJunction
uid 3697,0
ps "OnConnectorStrategy"
shape (Circle
uid 3698,0
va (VaSet
vasetType 1
)
xt "54600,18600,55400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3676,0
va (VaSet
vasetType 3
)
xt "55000,19000,68250,33000"
pts [
"55000,33000"
"55000,19000"
"68250,19000"
]
)
start &289
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3678,0
va (VaSet
)
xt "63250,18000,67650,19000"
st "configured"
blo "63250,18800"
tm "WireNameMgr"
)
)
on &201
)
*294 (Wire
uid 3681,0
shape (OrthoPolyLine
uid 3682,0
va (VaSet
vasetType 3
)
xt "55000,5000,68250,19000"
pts [
"55000,19000"
"55000,5000"
"68250,5000"
]
)
start &291
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3684,0
va (VaSet
)
xt "63250,4000,67650,5000"
st "configured"
blo "63250,4800"
tm "WireNameMgr"
)
)
on &201
)
*295 (Wire
uid 3687,0
shape (OrthoPolyLine
uid 3688,0
va (VaSet
vasetType 3
)
xt "25750,33000,55000,33000"
pts [
"55000,33000"
"40000,33000"
"25750,33000"
]
)
start &292
end &172
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3690,0
va (VaSet
)
xt "27750,32000,32150,33000"
st "configured"
blo "27750,32800"
tm "WireNameMgr"
)
)
on &201
)
*296 (Wire
uid 3693,0
shape (OrthoPolyLine
uid 3694,0
va (VaSet
vasetType 3
)
xt "25750,19000,55000,19000"
pts [
"55000,19000"
"40000,19000"
"25750,19000"
]
)
start &293
end &156
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3696,0
va (VaSet
)
xt "27750,18000,32150,19000"
st "configured"
blo "27750,18800"
tm "WireNameMgr"
)
)
on &201
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *297 (PackageList
uid 575,0
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
uid 576,0
va (VaSet
font "arial,8,1"
)
xt "-7000,0,-1600,1000"
st "Package List"
blo "-7000,800"
)
*299 (MLText
uid 577,0
va (VaSet
)
xt "-7000,1000,5100,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY NSK600_tb;
USE NSK600_tb.tb_dsp_if_p.all;
USE NSK600_tb.tb_config_p.all;
USE NSK600_tb.tb_v24_if_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 578,0
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 579,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*301 (Text
uid 580,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*302 (MLText
uid 581,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*303 (Text
uid 582,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*304 (MLText
uid 583,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*305 (Text
uid 584,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*306 (MLText
uid 585,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "399,250,1681,1050"
viewArea "0,0,106300,66000"
cachedDiagramExtent "-7400,0,105700,71500"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-113000,0"
lastUid 4169,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*308 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*309 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*311 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*312 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*314 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*315 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*316 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*317 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*318 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*320 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*321 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*323 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*325 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*327 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "6000,600,11400,1600"
st "Declarations"
blo "6000,1400"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,1600,8700,2600"
st "Ports:"
blo "6000,2400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,600,9800,1600"
st "Pre User:"
blo "6000,1400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,600,6000,600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,1600,13100,2600"
st "Diagram Signals:"
blo "6000,2400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,600,10700,1600"
st "Post User:"
blo "6000,1400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,600,6000,600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 60,0
usingSuid 1
emptyRow *328 (LEmptyRow
)
uid 3922,0
optionalChildren [
*329 (RefLabelRowHdr
)
*330 (TitleRowHdr
)
*331 (FilterRowHdr
)
*332 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*333 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*334 (GroupColHdr
tm "GroupColHdrMgr"
)
*335 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*336 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*337 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*338 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*339 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*340 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*341 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts1"
t "std_logic"
o 2
suid 1,0
)
)
uid 3801,0
)
*342 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts2"
t "std_logic"
o 3
suid 2,0
)
)
uid 3803,0
)
*343 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts3"
t "std_logic"
o 4
suid 3,0
)
)
uid 3805,0
)
*344 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts4"
t "std_logic"
o 5
suid 4,0
)
)
uid 3807,0
)
*345 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts5"
t "std_logic"
o 6
suid 5,0
)
)
uid 3809,0
)
*346 (LeafLogPort
port (LogicalPort
decl (Decl
n "cts6"
t "std_logic"
o 7
suid 6,0
)
)
uid 3811,0
)
*347 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd1"
t "std_logic"
o 8
suid 7,0
)
)
uid 3813,0
)
*348 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd2"
t "std_logic"
o 9
suid 8,0
)
)
uid 3815,0
)
*349 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd3"
t "std_logic"
o 10
suid 9,0
)
)
uid 3817,0
)
*350 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd4"
t "std_logic"
o 11
suid 10,0
)
)
uid 3819,0
)
*351 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd5"
t "std_logic"
o 12
suid 11,0
)
)
uid 3821,0
)
*352 (LeafLogPort
port (LogicalPort
decl (Decl
n "dcd6"
t "std_logic"
o 13
suid 12,0
)
)
uid 3823,0
)
*353 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck1"
t "std_logic"
o 14
suid 13,0
)
)
uid 3825,0
)
*354 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck2"
t "std_logic"
o 15
suid 14,0
)
)
uid 3827,0
)
*355 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck3"
t "std_logic"
o 16
suid 15,0
)
)
uid 3829,0
)
*356 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck4"
t "std_logic"
o 17
suid 16,0
)
)
uid 3831,0
)
*357 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck5"
t "std_logic"
o 18
suid 17,0
)
)
uid 3833,0
)
*358 (LeafLogPort
port (LogicalPort
decl (Decl
n "rck6"
t "std_logic"
o 19
suid 18,0
)
)
uid 3835,0
)
*359 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts1"
t "std_logic"
o 28
suid 19,0
)
)
uid 3837,0
)
*360 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts2"
t "std_logic"
o 29
suid 20,0
)
)
uid 3839,0
)
*361 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts3"
t "std_logic"
o 30
suid 21,0
)
)
uid 3841,0
)
*362 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts4"
t "std_logic"
o 31
suid 22,0
)
)
uid 3843,0
)
*363 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts5"
t "std_logic"
o 32
suid 23,0
)
)
uid 3845,0
)
*364 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rts6"
t "std_logic"
o 33
suid 24,0
)
)
uid 3847,0
)
*365 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd1"
t "std_logic"
o 20
suid 25,0
)
)
uid 3849,0
)
*366 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd2"
t "std_logic"
o 21
suid 26,0
)
)
uid 3851,0
)
*367 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd3"
t "std_logic"
o 22
suid 27,0
)
)
uid 3853,0
)
*368 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd4"
t "std_logic"
o 23
suid 28,0
)
)
uid 3855,0
)
*369 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd5"
t "std_logic"
o 24
suid 29,0
)
)
uid 3857,0
)
*370 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd6"
t "std_logic"
o 25
suid 30,0
)
)
uid 3859,0
)
*371 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd1"
t "std_logic"
o 34
suid 31,0
)
)
uid 3861,0
)
*372 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd5"
t "std_logic"
o 38
suid 32,0
)
)
uid 3863,0
)
*373 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd6"
t "std_logic"
o 39
suid 33,0
)
)
uid 3865,0
)
*374 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v_24_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 41
suid 34,0
)
)
uid 3867,0
)
*375 (LeafLogPort
port (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 27
suid 35,0
)
)
uid 3869,0
)
*376 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v24_txd_bus"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 40
suid 36,0
)
)
uid 3871,0
)
*377 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxd_dummy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 26
suid 37,0
)
)
uid 3873,0
)
*378 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd2"
t "std_logic"
o 35
suid 38,0
)
)
uid 3875,0
)
*379 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd3"
t "std_logic"
o 36
suid 39,0
)
)
uid 3877,0
)
*380 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txd4"
t "std_logic"
o 37
suid 40,0
)
)
uid 3879,0
)
*381 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int0"
t "std_logic"
o 55
suid 41,0
)
)
uid 3881,0
)
*382 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy0"
t "std_logic"
o 49
suid 42,0
)
)
uid 3883,0
)
*383 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy1"
t "std_logic"
o 50
suid 43,0
)
)
uid 3885,0
)
*384 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int1"
t "std_logic"
o 56
suid 44,0
)
)
uid 3887,0
)
*385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy2"
t "std_logic"
o 51
suid 45,0
)
)
uid 3889,0
)
*386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int2"
t "std_logic"
o 57
suid 46,0
)
)
uid 3891,0
)
*387 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy3"
t "std_logic"
o 52
suid 47,0
)
)
uid 3893,0
)
*388 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int3"
t "std_logic"
o 58
suid 48,0
)
)
uid 3895,0
)
*389 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy4"
t "std_logic"
o 53
suid 49,0
)
)
uid 3897,0
)
*390 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int4"
t "std_logic"
o 59
suid 50,0
)
)
uid 3899,0
)
*391 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy5"
t "std_logic"
o 54
suid 51,0
)
)
uid 3901,0
)
*392 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_int5"
t "std_logic"
o 60
suid 52,0
)
)
uid 3903,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure1"
t "std_logic"
o 43
suid 53,0
)
)
uid 3905,0
)
*394 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure2"
t "std_logic"
o 44
suid 54,0
)
)
uid 3907,0
)
*395 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure3"
t "std_logic"
o 45
suid 55,0
)
)
uid 3909,0
)
*396 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure0"
t "std_logic"
o 42
suid 56,0
)
)
uid 3911,0
)
*397 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure5"
t "std_logic"
o 47
suid 57,0
)
)
uid 3913,0
)
*398 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure4"
t "std_logic"
o 46
suid 58,0
)
)
uid 3915,0
)
*399 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd_dummy_int"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 48
suid 59,0
)
)
uid 3917,0
)
*400 (LeafLogPort
port (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 1
suid 60,0
)
)
uid 3919,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3935,0
optionalChildren [
*401 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *402 (MRCItem
litem &328
pos 60
dimension 20
)
uid 3937,0
optionalChildren [
*403 (MRCItem
litem &329
pos 0
dimension 20
uid 3938,0
)
*404 (MRCItem
litem &330
pos 1
dimension 23
uid 3939,0
)
*405 (MRCItem
litem &331
pos 2
hidden 1
dimension 20
uid 3940,0
)
*406 (MRCItem
litem &341
pos 0
dimension 20
uid 3802,0
)
*407 (MRCItem
litem &342
pos 1
dimension 20
uid 3804,0
)
*408 (MRCItem
litem &343
pos 2
dimension 20
uid 3806,0
)
*409 (MRCItem
litem &344
pos 3
dimension 20
uid 3808,0
)
*410 (MRCItem
litem &345
pos 4
dimension 20
uid 3810,0
)
*411 (MRCItem
litem &346
pos 5
dimension 20
uid 3812,0
)
*412 (MRCItem
litem &347
pos 6
dimension 20
uid 3814,0
)
*413 (MRCItem
litem &348
pos 7
dimension 20
uid 3816,0
)
*414 (MRCItem
litem &349
pos 8
dimension 20
uid 3818,0
)
*415 (MRCItem
litem &350
pos 9
dimension 20
uid 3820,0
)
*416 (MRCItem
litem &351
pos 10
dimension 20
uid 3822,0
)
*417 (MRCItem
litem &352
pos 11
dimension 20
uid 3824,0
)
*418 (MRCItem
litem &353
pos 12
dimension 20
uid 3826,0
)
*419 (MRCItem
litem &354
pos 13
dimension 20
uid 3828,0
)
*420 (MRCItem
litem &355
pos 14
dimension 20
uid 3830,0
)
*421 (MRCItem
litem &356
pos 15
dimension 20
uid 3832,0
)
*422 (MRCItem
litem &357
pos 16
dimension 20
uid 3834,0
)
*423 (MRCItem
litem &358
pos 17
dimension 20
uid 3836,0
)
*424 (MRCItem
litem &359
pos 18
dimension 20
uid 3838,0
)
*425 (MRCItem
litem &360
pos 19
dimension 20
uid 3840,0
)
*426 (MRCItem
litem &361
pos 20
dimension 20
uid 3842,0
)
*427 (MRCItem
litem &362
pos 21
dimension 20
uid 3844,0
)
*428 (MRCItem
litem &363
pos 22
dimension 20
uid 3846,0
)
*429 (MRCItem
litem &364
pos 23
dimension 20
uid 3848,0
)
*430 (MRCItem
litem &365
pos 24
dimension 20
uid 3850,0
)
*431 (MRCItem
litem &366
pos 25
dimension 20
uid 3852,0
)
*432 (MRCItem
litem &367
pos 26
dimension 20
uid 3854,0
)
*433 (MRCItem
litem &368
pos 27
dimension 20
uid 3856,0
)
*434 (MRCItem
litem &369
pos 28
dimension 20
uid 3858,0
)
*435 (MRCItem
litem &370
pos 29
dimension 20
uid 3860,0
)
*436 (MRCItem
litem &371
pos 31
dimension 20
uid 3862,0
)
*437 (MRCItem
litem &372
pos 35
dimension 20
uid 3864,0
)
*438 (MRCItem
litem &373
pos 36
dimension 20
uid 3866,0
)
*439 (MRCItem
litem &374
pos 38
dimension 20
uid 3868,0
)
*440 (MRCItem
litem &375
pos 40
dimension 20
uid 3870,0
)
*441 (MRCItem
litem &376
pos 37
dimension 20
uid 3872,0
)
*442 (MRCItem
litem &377
pos 30
dimension 20
uid 3874,0
)
*443 (MRCItem
litem &378
pos 32
dimension 20
uid 3876,0
)
*444 (MRCItem
litem &379
pos 33
dimension 20
uid 3878,0
)
*445 (MRCItem
litem &380
pos 34
dimension 20
uid 3880,0
)
*446 (MRCItem
litem &381
pos 41
dimension 20
uid 3882,0
)
*447 (MRCItem
litem &382
pos 42
dimension 20
uid 3884,0
)
*448 (MRCItem
litem &383
pos 43
dimension 20
uid 3886,0
)
*449 (MRCItem
litem &384
pos 44
dimension 20
uid 3888,0
)
*450 (MRCItem
litem &385
pos 45
dimension 20
uid 3890,0
)
*451 (MRCItem
litem &386
pos 46
dimension 20
uid 3892,0
)
*452 (MRCItem
litem &387
pos 47
dimension 20
uid 3894,0
)
*453 (MRCItem
litem &388
pos 48
dimension 20
uid 3896,0
)
*454 (MRCItem
litem &389
pos 49
dimension 20
uid 3898,0
)
*455 (MRCItem
litem &390
pos 50
dimension 20
uid 3900,0
)
*456 (MRCItem
litem &391
pos 51
dimension 20
uid 3902,0
)
*457 (MRCItem
litem &392
pos 52
dimension 20
uid 3904,0
)
*458 (MRCItem
litem &393
pos 53
dimension 20
uid 3906,0
)
*459 (MRCItem
litem &394
pos 54
dimension 20
uid 3908,0
)
*460 (MRCItem
litem &395
pos 55
dimension 20
uid 3910,0
)
*461 (MRCItem
litem &396
pos 56
dimension 20
uid 3912,0
)
*462 (MRCItem
litem &397
pos 57
dimension 20
uid 3914,0
)
*463 (MRCItem
litem &398
pos 58
dimension 20
uid 3916,0
)
*464 (MRCItem
litem &399
pos 59
dimension 20
uid 3918,0
)
*465 (MRCItem
litem &400
pos 39
dimension 20
uid 3920,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3941,0
optionalChildren [
*466 (MRCItem
litem &332
pos 0
dimension 20
uid 3942,0
)
*467 (MRCItem
litem &334
pos 1
dimension 50
uid 3943,0
)
*468 (MRCItem
litem &335
pos 2
dimension 100
uid 3944,0
)
*469 (MRCItem
litem &336
pos 3
dimension 50
uid 3945,0
)
*470 (MRCItem
litem &337
pos 4
dimension 100
uid 3946,0
)
*471 (MRCItem
litem &338
pos 5
dimension 100
uid 3947,0
)
*472 (MRCItem
litem &339
pos 6
dimension 50
uid 3948,0
)
*473 (MRCItem
litem &340
pos 7
dimension 80
uid 3949,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3936,0
vaOverrides [
]
)
]
)
uid 3921,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *474 (LEmptyRow
)
uid 3951,0
optionalChildren [
*475 (RefLabelRowHdr
)
*476 (TitleRowHdr
)
*477 (FilterRowHdr
)
*478 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*479 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*480 (GroupColHdr
tm "GroupColHdrMgr"
)
*481 (NameColHdr
tm "GenericNameColHdrMgr"
)
*482 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*483 (InitColHdr
tm "GenericValueColHdrMgr"
)
*484 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*485 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3963,0
optionalChildren [
*486 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *487 (MRCItem
litem &474
pos 0
dimension 20
)
uid 3965,0
optionalChildren [
*488 (MRCItem
litem &475
pos 0
dimension 20
uid 3966,0
)
*489 (MRCItem
litem &476
pos 1
dimension 23
uid 3967,0
)
*490 (MRCItem
litem &477
pos 2
hidden 1
dimension 20
uid 3968,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3969,0
optionalChildren [
*491 (MRCItem
litem &478
pos 0
dimension 20
uid 3970,0
)
*492 (MRCItem
litem &480
pos 1
dimension 50
uid 3971,0
)
*493 (MRCItem
litem &481
pos 2
dimension 100
uid 3972,0
)
*494 (MRCItem
litem &482
pos 3
dimension 100
uid 3973,0
)
*495 (MRCItem
litem &483
pos 4
dimension 50
uid 3974,0
)
*496 (MRCItem
litem &484
pos 5
dimension 50
uid 3975,0
)
*497 (MRCItem
litem &485
pos 6
dimension 80
uid 3976,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3964,0
vaOverrides [
]
)
]
)
uid 3950,0
type 1
)
activeModelName "BlockDiag"
)
