Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 17 17:09:16 2019
| Host         : LAPTOP-P9DNLVP4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file long_puf_wrapper_control_sets_placed.rpt
| Design       : long_puf_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           31 |
| Yes          | No                    | No                     |             572 |          157 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/out |                                                                                                                                                                |                                                                                                                                          |                1 |              1 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              2 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in34_out                                                                    |                                                                                                                                          |                1 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                | long_puf_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in32_out                                                                    |                                                                                                                                          |                1 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/ar_hs                                                                           |                                                                                                                                          |                3 |              5 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | long_puf_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/waddr                                                                           |                                                                                                                                          |                3 |              7 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                3 |              8 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                          |                3 |              8 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |              8 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                3 |              8 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             13 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                3 |             14 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                3 |             14 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/ARESET                                                    |                8 |             16 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             16 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                5 |             17 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                6 |             17 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/Q                                                                               | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/ARESET                                                    |               10 |             24 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/ar_hs                                                                           | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                    |               18 |             27 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |                7 |             28 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |                9 |             28 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                          |                9 |             28 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                          |                7 |             28 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in21_out                                                                    |                                                                                                                                          |                7 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in17_out                                                                    |                                                                                                                                          |               12 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in27_out                                                                    |                                                                                                                                          |                8 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in19_out                                                                    |                                                                                                                                          |                9 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in25_out                                                                    |                                                                                                                                          |               11 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/int_tuneraxi_btm_4_V[31]_i_1_n_0                                                |                                                                                                                                          |               10 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/int_tuneraxi_top_1_V[31]_i_1_n_0                                                |                                                                                                                                          |                6 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/long_puf_axi_interface_0/U0/long_puf_axi_interface_AXILiteS_s_axi_U/p_0_in23_out                                                                    |                                                                                                                                          |                9 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                9 |             32 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                8 |             45 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                9 |             45 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                | long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               17 |             59 |
|  long_puf_i/processing_system7_0/inst/FCLK_CLK0        |                                                                                                                                                                |                                                                                                                                          |               40 |            111 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 4      |                     7 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     5 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    23 |
+--------+-----------------------+


