
BMS_REDO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008888  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000998  08008a58  08008a58  00009a58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093f0  080093f0  0000b1e4  2**0
                  CONTENTS
  4 .ARM          00000008  080093f0  080093f0  0000a3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093f8  080093f8  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093f8  080093f8  0000a3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093fc  080093fc  0000a3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08009400  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a0  200001e4  080095e4  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  080095e4  0000b984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c51  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003243  00000000  00000000  00021e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  000250a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001100  00000000  00000000  00026650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000244f3  00000000  00000000  00027750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c413  00000000  00000000  0004bc43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da072  00000000  00000000  00068056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001420c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ef8  00000000  00000000  0014210c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00149004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008a40 	.word	0x08008a40

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08008a40 	.word	0x08008a40

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <pec15_calc>:
// ****************** Error Correction *******************
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;//initialize the PEC
 8000f84:	2310      	movs	r3, #16
 8000f86:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000f88:	2300      	movs	r3, #0
 8000f8a:	737b      	strb	r3, [r7, #13]
 8000f8c:	e018      	b.n	8000fc0 <pec15_calc+0x48>
	{
		addr = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 8000f8e:	89fb      	ldrh	r3, [r7, #14]
 8000f90:	09db      	lsrs	r3, r3, #7
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	7b7a      	ldrb	r2, [r7, #13]
 8000f96:	6839      	ldr	r1, [r7, #0]
 8000f98:	440a      	add	r2, r1
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	4053      	eors	r3, r2
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8000fa4:	89fb      	ldrh	r3, [r7, #14]
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	897b      	ldrh	r3, [r7, #10]
 8000fac:	490b      	ldr	r1, [pc, #44]	@ (8000fdc <pec15_calc+0x64>)
 8000fae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	4053      	eors	r3, r2
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	737b      	strb	r3, [r7, #13]
 8000fc0:	7b7a      	ldrb	r2, [r7, #13]
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d3e2      	bcc.n	8000f8e <pec15_calc+0x16>
	}

	return(remainder * 2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000fc8:	89fb      	ldrh	r3, [r7, #14]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	b29b      	uxth	r3, r3
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	08008c64 	.word	0x08008c64

08000fe0 <pec10_calc>:

/* Calculates  and returns the CRC10 */
uint16_t pec10_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;//initialize the PEC
 8000fec:	2310      	movs	r3, #16
 8000fee:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	737b      	strb	r3, [r7, #13]
 8000ff4:	e01c      	b.n	8001030 <pec10_calc+0x50>
	{
		addr = ((remainder >> 2) ^ data[i]) & 0xff;//calculate PEC table address
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	7b7a      	ldrb	r2, [r7, #13]
 8000ffe:	6839      	ldr	r1, [r7, #0]
 8001000:	440a      	add	r2, r1
 8001002:	7812      	ldrb	r2, [r2, #0]
 8001004:	4053      	eors	r3, r2
 8001006:	b29b      	uxth	r3, r3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc10Table[addr];
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	b21a      	sxth	r2, r3
 8001012:	897b      	ldrh	r3, [r7, #10]
 8001014:	490c      	ldr	r1, [pc, #48]	@ (8001048 <pec10_calc+0x68>)
 8001016:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800101a:	b21b      	sxth	r3, r3
 800101c:	4053      	eors	r3, r2
 800101e:	b21b      	sxth	r3, r3
 8001020:	81fb      	strh	r3, [r7, #14]
		remainder &= 0x3FF; //Ensure remainder stays within 10 bits
 8001022:	89fb      	ldrh	r3, [r7, #14]
 8001024:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001028:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 800102a:	7b7b      	ldrb	r3, [r7, #13]
 800102c:	3301      	adds	r3, #1
 800102e:	737b      	strb	r3, [r7, #13]
 8001030:	7b7a      	ldrb	r2, [r7, #13]
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	429a      	cmp	r2, r3
 8001036:	d3de      	bcc.n	8000ff6 <pec10_calc+0x16>
	}

	return(remainder); // No 0 in LSB
 8001038:	89fb      	ldrh	r3, [r7, #14]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	08008e64 	.word	0x08008e64

0800104c <cmd_68>:
//***************** Read and Write to SPI ****************
/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = tx_cmd[0];
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	785b      	ldrb	r3, [r3, #1]
 800105e:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8001060:	f107 0308 	add.w	r3, r7, #8
 8001064:	4619      	mov	r1, r3
 8001066:	2002      	movs	r0, #2
 8001068:	f7ff ff86 	bl	8000f78 <pec15_calc>
 800106c:	4603      	mov	r3, r0
 800106e:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	0a1b      	lsrs	r3, r3, #8
 8001074:	b29b      	uxth	r3, r3
 8001076:	b2db      	uxtb	r3, r3
 8001078:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	72fb      	strb	r3, [r7, #11]
	wakeup_sleep(FEB_NUM_IC);
 8001080:	2002      	movs	r0, #2
 8001082:	f000 ffd8 	bl	8002036 <wakeup_sleep>
	FEB_cs_low();
 8001086:	f001 f81f 	bl	80020c8 <FEB_cs_low>
	FEB_spi_write_array(4,cmd);
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	4619      	mov	r1, r3
 8001090:	2004      	movs	r0, #4
 8001092:	f001 f831 	bl	80020f8 <FEB_spi_write_array>
	FEB_cs_high();
 8001096:	f001 f823 	bl	80020e0 <FEB_cs_high>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <cmd_68_r>:
void cmd_68_r(uint8_t tx_cmd[2],uint8_t* data, uint8_t len) //The command to be transmitted
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b086      	sub	sp, #24
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	4613      	mov	r3, r2
 80010ae:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = tx_cmd[0];
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	743b      	strb	r3, [r7, #16]
	cmd[1] =  tx_cmd[1];
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	747b      	strb	r3, [r7, #17]
	cmd_pec = pec15_calc(2, cmd);
 80010bc:	f107 0310 	add.w	r3, r7, #16
 80010c0:	4619      	mov	r1, r3
 80010c2:	2002      	movs	r0, #2
 80010c4:	f7ff ff58 	bl	8000f78 <pec15_calc>
 80010c8:	4603      	mov	r3, r0
 80010ca:	82fb      	strh	r3, [r7, #22]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	0a1b      	lsrs	r3, r3, #8
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	74bb      	strb	r3, [r7, #18]
	cmd[3] = (uint8_t)(cmd_pec);
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	74fb      	strb	r3, [r7, #19]
	wakeup_sleep(FEB_NUM_IC);
 80010dc:	2002      	movs	r0, #2
 80010de:	f000 ffaa 	bl	8002036 <wakeup_sleep>
	FEB_cs_low();
 80010e2:	f000 fff1 	bl	80020c8 <FEB_cs_low>
	FEB_spi_write_read(cmd, 4, data, len);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	f107 0010 	add.w	r0, r7, #16
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	2104      	movs	r1, #4
 80010f0:	f001 f816 	bl	8002120 <FEB_spi_write_read>
	FEB_cs_high();
 80010f4:	f000 fff4 	bl	80020e0 <FEB_cs_high>
}
 80010f8:	bf00      	nop
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
 800110c:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 800110e:	2306      	movs	r3, #6
 8001110:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	b2db      	uxtb	r3, r3
 8001118:	3304      	adds	r3, #4
 800111a:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 800111c:	7efb      	ldrb	r3, [r7, #27]
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fdf4 	bl	8005d0c <malloc>
 8001124:	4603      	mov	r3, r0
 8001126:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781a      	ldrb	r2, [r3, #0]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	3301      	adds	r3, #1
 8001134:	68ba      	ldr	r2, [r7, #8]
 8001136:	7852      	ldrb	r2, [r2, #1]
 8001138:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 800113a:	6979      	ldr	r1, [r7, #20]
 800113c:	2002      	movs	r0, #2
 800113e:	f7ff ff1b 	bl	8000f78 <pec15_calc>
 8001142:	4603      	mov	r3, r0
 8001144:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001146:	8a7b      	ldrh	r3, [r7, #18]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	b29a      	uxth	r2, r3
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	3302      	adds	r3, #2
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3303      	adds	r3, #3
 8001158:	8a7a      	ldrh	r2, [r7, #18]
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 800115e:	2304      	movs	r3, #4
 8001160:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each ADBMS630B, this loops starts with the last IC on the stack.
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	77bb      	strb	r3, [r7, #30]
 8001166:	e042      	b.n	80011ee <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001168:	2300      	movs	r3, #0
 800116a:	777b      	strb	r3, [r7, #29]
 800116c:	e016      	b.n	800119c <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 800116e:	7fbb      	ldrb	r3, [r7, #30]
 8001170:	1e5a      	subs	r2, r3, #1
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	461a      	mov	r2, r3
 800117c:	7f7b      	ldrb	r3, [r7, #29]
 800117e:	4413      	add	r3, r2
 8001180:	461a      	mov	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	441a      	add	r2, r3
 8001186:	7ffb      	ldrb	r3, [r7, #31]
 8001188:	6979      	ldr	r1, [r7, #20]
 800118a:	440b      	add	r3, r1
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8001190:	7ffb      	ldrb	r3, [r7, #31]
 8001192:	3301      	adds	r3, #1
 8001194:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001196:	7f7b      	ldrb	r3, [r7, #29]
 8001198:	3301      	adds	r3, #1
 800119a:	777b      	strb	r3, [r7, #29]
 800119c:	7f7a      	ldrb	r2, [r7, #29]
 800119e:	7f3b      	ldrb	r3, [r7, #28]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d3e4      	bcc.n	800116e <write_68+0x6e>
		}

		data_pec = (uint16_t)pec10_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 80011a4:	7fbb      	ldrb	r3, [r7, #30]
 80011a6:	1e5a      	subs	r2, r3, #1
 80011a8:	4613      	mov	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	461a      	mov	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	441a      	add	r2, r3
 80011b6:	7f3b      	ldrb	r3, [r7, #28]
 80011b8:	4611      	mov	r1, r2
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff10 	bl	8000fe0 <pec10_calc>
 80011c0:	4603      	mov	r3, r0
 80011c2:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 80011c4:	8a3b      	ldrh	r3, [r7, #16]
 80011c6:	0a1b      	lsrs	r3, r3, #8
 80011c8:	b299      	uxth	r1, r3
 80011ca:	7ffb      	ldrb	r3, [r7, #31]
 80011cc:	697a      	ldr	r2, [r7, #20]
 80011ce:	4413      	add	r3, r2
 80011d0:	b2ca      	uxtb	r2, r1
 80011d2:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 80011d4:	7ffb      	ldrb	r3, [r7, #31]
 80011d6:	3301      	adds	r3, #1
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	4413      	add	r3, r2
 80011dc:	8a3a      	ldrh	r2, [r7, #16]
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 80011e2:	7ffb      	ldrb	r3, [r7, #31]
 80011e4:	3302      	adds	r3, #2
 80011e6:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each ADBMS630B, this loops starts with the last IC on the stack.
 80011e8:	7fbb      	ldrb	r3, [r7, #30]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	77bb      	strb	r3, [r7, #30]
 80011ee:	7fbb      	ldrb	r3, [r7, #30]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1b9      	bne.n	8001168 <write_68+0x68>
	}
	wakeup_sleep(FEB_NUM_IC);
 80011f4:	2002      	movs	r0, #2
 80011f6:	f000 ff1e 	bl	8002036 <wakeup_sleep>
	FEB_cs_low();
 80011fa:	f000 ff65 	bl	80020c8 <FEB_cs_low>
	FEB_spi_write_array(CMD_LEN, cmd);
 80011fe:	7efb      	ldrb	r3, [r7, #27]
 8001200:	6979      	ldr	r1, [r7, #20]
 8001202:	4618      	mov	r0, r3
 8001204:	f000 ff78 	bl	80020f8 <FEB_spi_write_array>
	FEB_cs_high();
 8001208:	f000 ff6a 	bl	80020e0 <FEB_cs_high>

	free(cmd);
 800120c:	6978      	ldr	r0, [r7, #20]
 800120e:	f004 fd85 	bl	8005d1c <free>
}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <transmitCMDR>:
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
	cmd[1]=(cmdcode%0x100);//selects second byte
	cmd_68(cmd);
}
void transmitCMDR(uint16_t cmdcode,uint8_t*data,uint8_t len){
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	4603      	mov	r3, r0
 8001222:	6039      	str	r1, [r7, #0]
 8001224:	80fb      	strh	r3, [r7, #6]
 8001226:	4613      	mov	r3, r2
 8001228:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	0a1b      	lsrs	r3, r3, #8
 800122e:	b29b      	uxth	r3, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	733b      	strb	r3, [r7, #12]
	cmd[1]=(cmdcode%0x100);//selects second byte
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	737b      	strb	r3, [r7, #13]
	cmd_68_r(cmd,data,len);
 800123a:	797a      	ldrb	r2, [r7, #5]
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	6839      	ldr	r1, [r7, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff2d 	bl	80010a2 <cmd_68_r>
}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <transmitCMDW>:

void transmitCMDW(uint16_t cmdcode,uint8_t*data){
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	80fb      	strh	r3, [r7, #6]
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	0a1b      	lsrs	r3, r3, #8
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	733b      	strb	r3, [r7, #12]
	cmd[1]=(cmdcode%0x100);//selects second byte
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	737b      	strb	r3, [r7, #13]
	write_68(FEB_NUM_BANKS,cmd,data);
 800126c:	f107 030c 	add.w	r3, r7, #12
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	2002      	movs	r0, #2
 8001276:	f7ff ff43 	bl	8001100 <write_68>
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	0000      	movs	r0, r0
 8001284:	0000      	movs	r0, r0
	...

08001288 <convert_voltage>:

static uint8_t get_sensor(uint8_t mux, uint8_t channel) {
	return mux * 8 + channel;
}

static float convert_voltage(int16_t raw_code) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
	return raw_code * 0.000150 + 1.5;
 8001292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff f964 	bl	8000564 <__aeabi_i2d>
 800129c:	a30f      	add	r3, pc, #60	@ (adr r3, 80012dc <convert_voltage+0x54>)
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	f7ff f9c9 	bl	8000638 <__aeabi_dmul>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4610      	mov	r0, r2
 80012ac:	4619      	mov	r1, r3
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <convert_voltage+0x50>)
 80012b4:	f7ff f80a 	bl	80002cc <__adddf3>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc92 	bl	8000be8 <__aeabi_d2f>
 80012c4:	4603      	mov	r3, r0
 80012c6:	ee07 3a90 	vmov	s15, r3
}
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	f3af 8000 	nop.w
 80012d8:	3ff80000 	.word	0x3ff80000
 80012dc:	30553261 	.word	0x30553261
 80012e0:	3f23a92a 	.word	0x3f23a92a

080012e4 <FEB_ADBMS_Init>:
	return voltage;
}
//TODO: Convert voltage to temperature
// ******************************** Functions ********************************

void FEB_ADBMS_Init() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af06      	add	r7, sp, #24
	FEB_cs_high();
 80012ea:	f000 fef9 	bl	80020e0 <FEB_cs_high>
	ADBMS6830B_init_cfg(FEB_NUM_IC, IC_Config);
 80012ee:	491b      	ldr	r1, [pc, #108]	@ (800135c <FEB_ADBMS_Init+0x78>)
 80012f0:	2002      	movs	r0, #2
 80012f2:	f000 f92d 	bl	8001550 <ADBMS6830B_init_cfg>
	for (uint8_t ic = 0; ic < FEB_NUM_IC; ic++) {
 80012f6:	2300      	movs	r3, #0
 80012f8:	71fb      	strb	r3, [r7, #7]
 80012fa:	e016      	b.n	800132a <FEB_ADBMS_Init+0x46>
		ADBMS6830B_set_cfgr(ic, IC_Config, refon, cth_bits, gpio_bits, dcc_bits, dcto_bits, uv, ov);
 80012fc:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <FEB_ADBMS_Init+0x7c>)
 80012fe:	7819      	ldrb	r1, [r3, #0]
 8001300:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <FEB_ADBMS_Init+0x80>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	4a18      	ldr	r2, [pc, #96]	@ (8001368 <FEB_ADBMS_Init+0x84>)
 8001306:	8812      	ldrh	r2, [r2, #0]
 8001308:	79f8      	ldrb	r0, [r7, #7]
 800130a:	9204      	str	r2, [sp, #16]
 800130c:	9303      	str	r3, [sp, #12]
 800130e:	4b17      	ldr	r3, [pc, #92]	@ (800136c <FEB_ADBMS_Init+0x88>)
 8001310:	9302      	str	r3, [sp, #8]
 8001312:	4b17      	ldr	r3, [pc, #92]	@ (8001370 <FEB_ADBMS_Init+0x8c>)
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <FEB_ADBMS_Init+0x90>)
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <FEB_ADBMS_Init+0x94>)
 800131c:	460a      	mov	r2, r1
 800131e:	490f      	ldr	r1, [pc, #60]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001320:	f000 f9ba 	bl	8001698 <ADBMS6830B_set_cfgr>
	for (uint8_t ic = 0; ic < FEB_NUM_IC; ic++) {
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	3301      	adds	r3, #1
 8001328:	71fb      	strb	r3, [r7, #7]
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d9e5      	bls.n	80012fc <FEB_ADBMS_Init+0x18>
	}
	ADBMS6830B_reset_crc_count(FEB_NUM_IC, IC_Config);
 8001330:	490a      	ldr	r1, [pc, #40]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001332:	2002      	movs	r0, #2
 8001334:	f000 f943 	bl	80015be <ADBMS6830B_reset_crc_count>
	ADBMS6830B_init_reg_limits(FEB_NUM_IC, IC_Config);
 8001338:	4908      	ldr	r1, [pc, #32]	@ (800135c <FEB_ADBMS_Init+0x78>)
 800133a:	2002      	movs	r0, #2
 800133c:	f000 fca5 	bl	8001c8a <ADBMS6830B_init_reg_limits>
	ADBMS6830B_wrcfga(FEB_NUM_IC, IC_Config);
 8001340:	4906      	ldr	r1, [pc, #24]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001342:	2002      	movs	r0, #2
 8001344:	f000 fdbc 	bl	8001ec0 <ADBMS6830B_wrcfga>
	ADBMS6830B_wrcfgb(FEB_NUM_IC, IC_Config);
 8001348:	4904      	ldr	r1, [pc, #16]	@ (800135c <FEB_ADBMS_Init+0x78>)
 800134a:	2002      	movs	r0, #2
 800134c:	f000 fe15 	bl	8001f7a <ADBMS6830B_wrcfgb>
	start_adc_cell_voltage_measurements();
 8001350:	f000 f832 	bl	80013b8 <start_adc_cell_voltage_measurements>

}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000200 	.word	0x20000200
 8001360:	20000000 	.word	0x20000000
 8001364:	20000008 	.word	0x20000008
 8001368:	2000000a 	.word	0x2000000a
 800136c:	200006bc 	.word	0x200006bc
 8001370:	200006b0 	.word	0x200006b0
 8001374:	200006a4 	.word	0x200006a4
 8001378:	20000004 	.word	0x20000004

0800137c <FEB_ADBMS_Voltage_Process>:
#define POLL_RATE 10
int poll = POLL_RATE;
void FEB_ADBMS_Voltage_Process() {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	start_adc_cell_voltage_measurements();
 8001380:	f000 f81a 	bl	80013b8 <start_adc_cell_voltage_measurements>
	read_cell_voltages();
 8001384:	f000 f82a 	bl	80013dc <read_cell_voltages>
	store_cell_voltages();
 8001388:	f000 f832 	bl	80013f0 <store_cell_voltages>
	validate_voltages();
 800138c:	f000 f8a0 	bl	80014d0 <validate_voltages>
	if(poll-- == 0){
 8001390:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <FEB_ADBMS_Voltage_Process+0x34>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	4906      	ldr	r1, [pc, #24]	@ (80013b0 <FEB_ADBMS_Voltage_Process+0x34>)
 8001398:	600a      	str	r2, [r1, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d105      	bne.n	80013aa <FEB_ADBMS_Voltage_Process+0x2e>
		FEB_ADBMS_UART_Transmit(&FEB_ACC);
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <FEB_ADBMS_Voltage_Process+0x38>)
 80013a0:	f000 feee 	bl	8002180 <FEB_ADBMS_UART_Transmit>
		poll=POLL_RATE;
 80013a4:	4b02      	ldr	r3, [pc, #8]	@ (80013b0 <FEB_ADBMS_Voltage_Process+0x34>)
 80013a6:	220a      	movs	r2, #10
 80013a8:	601a      	str	r2, [r3, #0]
	}

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000000c 	.word	0x2000000c
 80013b4:	20000418 	.word	0x20000418

080013b8 <start_adc_cell_voltage_measurements>:
	}
}

// ******************************** Voltage ********************************

void start_adc_cell_voltage_measurements() {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af02      	add	r7, sp, #8
	ADBMS6830B_adcv(1, 0, 1, 0, OWVR);
 80013be:	2300      	movs	r3, #0
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2300      	movs	r3, #0
 80013c4:	2201      	movs	r2, #1
 80013c6:	2100      	movs	r1, #0
 80013c8:	2001      	movs	r0, #1
 80013ca:	f000 fcb1 	bl	8001d30 <ADBMS6830B_adcv>
	HAL_Delay(1);
 80013ce:	2001      	movs	r0, #1
 80013d0:	f001 fd0e 	bl	8002df0 <HAL_Delay>
	//ADBMS6830B_pollAdc();
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <read_cell_voltages>:

void read_cell_voltages() {
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	ADBMS6830B_rdcv(FEB_NUM_IC, IC_Config);
 80013e0:	4902      	ldr	r1, [pc, #8]	@ (80013ec <read_cell_voltages+0x10>)
 80013e2:	2002      	movs	r0, #2
 80013e4:	f000 fcd6 	bl	8001d94 <ADBMS6830B_rdcv>
}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000200 	.word	0x20000200

080013f0 <store_cell_voltages>:

void store_cell_voltages() {
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
	FEB_ACC.total_voltage_V = 0;
 80013f6:	4b34      	ldr	r3, [pc, #208]	@ (80014c8 <store_cell_voltages+0xd8>)
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 80013fe:	2300      	movs	r3, #0
 8001400:	71fb      	strb	r3, [r7, #7]
 8001402:	e059      	b.n	80014b8 <store_cell_voltages+0xc8>
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 8001404:	2300      	movs	r3, #0
 8001406:	71bb      	strb	r3, [r7, #6]
 8001408:	e050      	b.n	80014ac <store_cell_voltages+0xbc>
			uint8_t ic = bank;
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	717b      	strb	r3, [r7, #5]
			float CVoltage = convert_voltage(IC_Config[bank].cells.c_codes[ic]);
 800140e:	79fa      	ldrb	r2, [r7, #7]
 8001410:	797b      	ldrb	r3, [r7, #5]
 8001412:	492e      	ldr	r1, [pc, #184]	@ (80014cc <store_cell_voltages+0xdc>)
 8001414:	2086      	movs	r0, #134	@ 0x86
 8001416:	fb00 f202 	mul.w	r2, r0, r2
 800141a:	4413      	add	r3, r2
 800141c:	330c      	adds	r3, #12
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	440b      	add	r3, r1
 8001422:	88db      	ldrh	r3, [r3, #6]
 8001424:	b21b      	sxth	r3, r3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff2e 	bl	8001288 <convert_voltage>
 800142c:	ed87 0a00 	vstr	s0, [r7]
			FEB_ACC.banks[bank].cells[cell].voltage_V = CVoltage;
 8001430:	79f9      	ldrb	r1, [r7, #7]
 8001432:	79ba      	ldrb	r2, [r7, #6]
 8001434:	4824      	ldr	r0, [pc, #144]	@ (80014c8 <store_cell_voltages+0xd8>)
 8001436:	4613      	mov	r3, r2
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8001442:	fb01 f202 	mul.w	r2, r1, r2
 8001446:	4413      	add	r3, r2
 8001448:	4403      	add	r3, r0
 800144a:	3388      	adds	r3, #136	@ 0x88
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	601a      	str	r2, [r3, #0]
			FEB_ACC.banks[bank].cells[cell].voltage_S = convert_voltage(IC_Config[bank].cells.s_codes[ic]);
 8001450:	79fa      	ldrb	r2, [r7, #7]
 8001452:	797b      	ldrb	r3, [r7, #5]
 8001454:	491d      	ldr	r1, [pc, #116]	@ (80014cc <store_cell_voltages+0xdc>)
 8001456:	2086      	movs	r0, #134	@ 0x86
 8001458:	fb00 f202 	mul.w	r2, r0, r2
 800145c:	4413      	add	r3, r2
 800145e:	331c      	adds	r3, #28
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	440b      	add	r3, r1
 8001464:	895b      	ldrh	r3, [r3, #10]
 8001466:	b21b      	sxth	r3, r3
 8001468:	79fd      	ldrb	r5, [r7, #7]
 800146a:	79bc      	ldrb	r4, [r7, #6]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff ff0b 	bl	8001288 <convert_voltage>
 8001472:	eef0 7a40 	vmov.f32	s15, s0
 8001476:	4914      	ldr	r1, [pc, #80]	@ (80014c8 <store_cell_voltages+0xd8>)
 8001478:	4623      	mov	r3, r4
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4423      	add	r3, r4
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8001484:	fb05 f202 	mul.w	r2, r5, r2
 8001488:	4413      	add	r3, r2
 800148a:	440b      	add	r3, r1
 800148c:	338c      	adds	r3, #140	@ 0x8c
 800148e:	edc3 7a00 	vstr	s15, [r3]
			FEB_ACC.total_voltage_V+=CVoltage;
 8001492:	4b0d      	ldr	r3, [pc, #52]	@ (80014c8 <store_cell_voltages+0xd8>)
 8001494:	ed93 7a00 	vldr	s14, [r3]
 8001498:	edd7 7a00 	vldr	s15, [r7]
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <store_cell_voltages+0xd8>)
 80014a2:	edc3 7a00 	vstr	s15, [r3]
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 80014a6:	79bb      	ldrb	r3, [r7, #6]
 80014a8:	3301      	adds	r3, #1
 80014aa:	71bb      	strb	r3, [r7, #6]
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	2b0f      	cmp	r3, #15
 80014b0:	d9ab      	bls.n	800140a <store_cell_voltages+0x1a>
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	3301      	adds	r3, #1
 80014b6:	71fb      	strb	r3, [r7, #7]
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d9a2      	bls.n	8001404 <store_cell_voltages+0x14>
		}
	}
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bdb0      	pop	{r4, r5, r7, pc}
 80014c8:	20000418 	.word	0x20000418
 80014cc:	20000200 	.word	0x20000200

080014d0 <validate_voltages>:

void validate_voltages() {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
	uint16_t vMax = FEB_Config_Get_Cell_Max_Voltage_mV();
 80014d6:	f000 fde7 	bl	80020a8 <FEB_Config_Get_Cell_Max_Voltage_mV>
 80014da:	4603      	mov	r3, r0
 80014dc:	81bb      	strh	r3, [r7, #12]
	uint16_t vMin = FEB_Config_Get_Cell_Min_Voltage_mV();
 80014de:	f000 fdd3 	bl	8002088 <FEB_Config_Get_Cell_Min_Voltage_mV>
 80014e2:	4603      	mov	r3, r0
 80014e4:	817b      	strh	r3, [r7, #10]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 80014e6:	2300      	movs	r3, #0
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e026      	b.n	800153a <validate_voltages+0x6a>
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 80014ec:	2300      	movs	r3, #0
 80014ee:	73bb      	strb	r3, [r7, #14]
 80014f0:	e01d      	b.n	800152e <validate_voltages+0x5e>
			float voltage = FEB_ACC.banks[bank].cells[cell].voltage_V;
 80014f2:	7bf9      	ldrb	r1, [r7, #15]
 80014f4:	7bba      	ldrb	r2, [r7, #14]
 80014f6:	4815      	ldr	r0, [pc, #84]	@ (800154c <validate_voltages+0x7c>)
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8001504:	fb01 f202 	mul.w	r2, r1, r2
 8001508:	4413      	add	r3, r2
 800150a:	4403      	add	r3, r0
 800150c:	3388      	adds	r3, #136	@ 0x88
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	607b      	str	r3, [r7, #4]
			if (voltage > vMax || voltage < vMin) {
 8001512:	89bb      	ldrh	r3, [r7, #12]
 8001514:	ee07 3a90 	vmov	s15, r3
 8001518:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800151c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001520:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 8001528:	7bbb      	ldrb	r3, [r7, #14]
 800152a:	3301      	adds	r3, #1
 800152c:	73bb      	strb	r3, [r7, #14]
 800152e:	7bbb      	ldrb	r3, [r7, #14]
 8001530:	2b0f      	cmp	r3, #15
 8001532:	d9de      	bls.n	80014f2 <validate_voltages+0x22>
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	3301      	adds	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d9d5      	bls.n	80014ec <validate_voltages+0x1c>
				//FEB_SM_Transition(FEB_SM_ST_FAULT_BMS);
			}
		}
	}
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000418 	.word	0x20000418

08001550 <ADBMS6830B_init_cfg>:

/* Helper function to initialize CFG variables */
void ADBMS6830B_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	6039      	str	r1, [r7, #0]
 800155a:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	e022      	b.n	80015a8 <ADBMS6830B_init_cfg+0x58>
	{
		for (int j =0; j<6; j++)
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	e019      	b.n	800159c <ADBMS6830B_init_cfg+0x4c>
		{
		  ic[current_ic].configa.tx_data[j] = 0;
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800156e:	fb02 f303 	mul.w	r3, r2, r3
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	441a      	add	r2, r3
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
          ic[current_ic].configb.tx_data[j] = 0;
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001584:	fb02 f303 	mul.w	r3, r2, r3
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	441a      	add	r2, r3
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4413      	add	r3, r2
 8001590:	330f      	adds	r3, #15
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	3301      	adds	r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	2b05      	cmp	r3, #5
 80015a0:	dde2      	ble.n	8001568 <ADBMS6830B_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	3301      	adds	r3, #1
 80015a6:	73fb      	strb	r3, [r7, #15]
 80015a8:	7bfa      	ldrb	r2, [r7, #15]
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d3d8      	bcc.n	8001562 <ADBMS6830B_init_cfg+0x12>
		}
	}
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <ADBMS6830B_reset_crc_count>:

/* Helper Function to reset PEC counters */
void ADBMS6830B_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 80015be:	b480      	push	{r7}
 80015c0:	b087      	sub	sp, #28
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	4603      	mov	r3, r0
 80015c6:	6039      	str	r1, [r7, #0]
 80015c8:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	e058      	b.n	8001682 <ADBMS6830B_reset_crc_count+0xc4>
	{
		ic[current_ic].crc_count.pec_count = 0;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80015d6:	fb02 f303 	mul.w	r3, r2, r3
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	2200      	movs	r2, #0
 80015e0:	f8a3 20e6 	strh.w	r2, [r3, #230]	@ 0xe6
		ic[current_ic].crc_count.cfgr_pec = 0;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80015ea:	fb02 f303 	mul.w	r3, r2, r3
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	2200      	movs	r2, #0
 80015f4:	f8a3 20e8 	strh.w	r2, [r3, #232]	@ 0xe8
		for (int i=0; i<6; i++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	e00f      	b.n	800161e <ADBMS6830B_reset_crc_count+0x60>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	441a      	add	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	3370      	adds	r3, #112	@ 0x70
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	2200      	movs	r2, #0
 8001616:	815a      	strh	r2, [r3, #10]
		for (int i=0; i<6; i++)
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	3301      	adds	r3, #1
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	2b05      	cmp	r3, #5
 8001622:	ddec      	ble.n	80015fe <ADBMS6830B_reset_crc_count+0x40>

		}
		for (int i=0; i<4; i++)
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	e00f      	b.n	800164a <ADBMS6830B_reset_crc_count+0x8c>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001630:	fb02 f303 	mul.w	r3, r2, r3
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	441a      	add	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3378      	adds	r3, #120	@ 0x78
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	2200      	movs	r2, #0
 8001642:	80da      	strh	r2, [r3, #6]
		for (int i=0; i<4; i++)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3301      	adds	r3, #1
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2b03      	cmp	r3, #3
 800164e:	ddec      	ble.n	800162a <ADBMS6830B_reset_crc_count+0x6c>
		}
		for (int i=0; i<2; i++)
 8001650:	2300      	movs	r3, #0
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	e00f      	b.n	8001676 <ADBMS6830B_reset_crc_count+0xb8>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800165c:	fb02 f303 	mul.w	r3, r2, r3
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	441a      	add	r2, r3
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	337c      	adds	r3, #124	@ 0x7c
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	2200      	movs	r2, #0
 800166e:	80da      	strh	r2, [r3, #6]
		for (int i=0; i<2; i++)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	3301      	adds	r3, #1
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	2b01      	cmp	r3, #1
 800167a:	ddec      	ble.n	8001656 <ADBMS6830B_reset_crc_count+0x98>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	3301      	adds	r3, #1
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	429a      	cmp	r2, r3
 8001688:	dba2      	blt.n	80015d0 <ADBMS6830B_reset_crc_count+0x12>
		}
	}
}
 800168a:	bf00      	nop
 800168c:	bf00      	nop
 800168e:	371c      	adds	r7, #28
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <ADBMS6830B_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4603      	mov	r3, r0
 80016a4:	73fb      	strb	r3, [r7, #15]
 80016a6:	4613      	mov	r3, r2
 80016a8:	73bb      	strb	r3, [r7, #14]
	ADBMS6830B_set_cfgr_refon(nIC,ic,refon);
 80016aa:	7bba      	ldrb	r2, [r7, #14]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	68b9      	ldr	r1, [r7, #8]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 f837 	bl	8001724 <ADBMS6830B_set_cfgr_refon>
	ADBMS6830B_set_cfgr_cth(nIC,ic,cth);
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 f880 	bl	80017c2 <ADBMS6830B_set_cfgr_cth>
	ADBMS6830B_set_cfgr_gpio(nIC,ic,gpio);
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	68b9      	ldr	r1, [r7, #8]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 f8cc 	bl	8001866 <ADBMS6830B_set_cfgr_gpio>
	ADBMS6830B_set_cfgr_dis(nIC,ic,dcc);
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	68b9      	ldr	r1, [r7, #8]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 f95d 	bl	8001994 <ADBMS6830B_set_cfgr_dis>
	ADBMS6830B_set_cfgr_dcto(nIC,ic,dcto);
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	6a3a      	ldr	r2, [r7, #32]
 80016de:	68b9      	ldr	r1, [r7, #8]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 f9ee 	bl	8001ac2 <ADBMS6830B_set_cfgr_dcto>
	ADBMS6830B_set_cfgr_uv(nIC, ic, uv);
 80016e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 fa3a 	bl	8001b66 <ADBMS6830B_set_cfgr_uv>
	ADBMS6830B_set_cfgr_ov(nIC, ic, ov);
 80016f2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	68b9      	ldr	r1, [r7, #8]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fa7f 	bl	8001bfc <ADBMS6830B_set_cfgr_ov>
	ADBMS6830B_set_cfgr_flags(nIC, ic, 255);
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	22ff      	movs	r2, #255	@ 0xff
 8001702:	68b9      	ldr	r1, [r7, #8]
 8001704:	4618      	mov	r0, r3
 8001706:	f000 f845 	bl	8001794 <ADBMS6830B_set_cfgr_flags>
	ic[nIC].configa.tx_data[2] = 0;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001710:	fb02 f303 	mul.w	r3, r2, r3
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	4413      	add	r3, r2
 8001718:	2200      	movs	r2, #0
 800171a:	709a      	strb	r2, [r3, #2]
}
 800171c:	bf00      	nop
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <ADBMS6830B_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void ADBMS6830B_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	4613      	mov	r3, r2
 8001732:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]|0x80;
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d013      	beq.n	8001762 <ADBMS6830B_set_cfgr_refon+0x3e>
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	4413      	add	r3, r2
 8001748:	781a      	ldrb	r2, [r3, #0]
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001750:	fb01 f303 	mul.w	r3, r1, r3
 8001754:	6839      	ldr	r1, [r7, #0]
 8001756:	440b      	add	r3, r1
 8001758:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	701a      	strb	r2, [r3, #0]
	else ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]&0x7F;
}
 8001760:	e012      	b.n	8001788 <ADBMS6830B_set_cfgr_refon+0x64>
	else ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]&0x7F;
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001768:	fb02 f303 	mul.w	r3, r2, r3
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	4413      	add	r3, r2
 8001770:	781a      	ldrb	r2, [r3, #0]
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001778:	fb01 f303 	mul.w	r3, r1, r3
 800177c:	6839      	ldr	r1, [r7, #0]
 800177e:	440b      	add	r3, r1
 8001780:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	701a      	strb	r2, [r3, #0]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <ADBMS6830B_set_cfgr_flags>:

void ADBMS6830B_set_cfgr_flags(uint8_t nIC, cell_asic *ic, uint8_t flags)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
 80017a0:	4613      	mov	r3, r2
 80017a2:	71bb      	strb	r3, [r7, #6]
	ic[nIC].configa.tx_data[1] = flags;
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80017aa:	fb02 f303 	mul.w	r3, r2, r3
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	4413      	add	r3, r2
 80017b2:	79ba      	ldrb	r2, [r7, #6]
 80017b4:	705a      	strb	r2, [r3, #1]
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <ADBMS6830B_set_cfgr_cth>:

/* Helper function to set CTH bits */
void ADBMS6830B_set_cfgr_cth(uint8_t nIC, cell_asic *ic, bool cth[3])
{
 80017c2:	b480      	push	{r7}
 80017c4:	b087      	sub	sp, #28
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	4603      	mov	r3, r0
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 3; i++) {
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
 80017d4:	e03d      	b.n	8001852 <ADBMS6830B_set_cfgr_cth+0x90>
        if (cth[i]) {
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d019      	beq.n	8001816 <ADBMS6830B_set_cfgr_cth+0x54>
            ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] | (0b01 << i);
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80017e8:	fb02 f303 	mul.w	r3, r2, r3
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25a      	sxtb	r2, r3
 80017f4:	2101      	movs	r1, #1
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	4313      	orrs	r3, r2
 8001800:	b259      	sxtb	r1, r3
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001808:	fb02 f303 	mul.w	r3, r2, r3
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	4413      	add	r3, r2
 8001810:	b2ca      	uxtb	r2, r1
 8001812:	701a      	strb	r2, [r3, #0]
 8001814:	e01a      	b.n	800184c <ADBMS6830B_set_cfgr_cth+0x8a>
        } else {
            ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & ~(0b01 << i);
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800181c:	fb02 f303 	mul.w	r3, r2, r3
 8001820:	68ba      	ldr	r2, [r7, #8]
 8001822:	4413      	add	r3, r2
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b25a      	sxtb	r2, r3
 8001828:	2101      	movs	r1, #1
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	fa01 f303 	lsl.w	r3, r1, r3
 8001830:	b25b      	sxtb	r3, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	b25b      	sxtb	r3, r3
 8001836:	4013      	ands	r3, r2
 8001838:	b259      	sxtb	r1, r3
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	68ba      	ldr	r2, [r7, #8]
 8001846:	4413      	add	r3, r2
 8001848:	b2ca      	uxtb	r2, r1
 800184a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++) {
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	3301      	adds	r3, #1
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	2b02      	cmp	r3, #2
 8001856:	ddbe      	ble.n	80017d6 <ADBMS6830B_set_cfgr_cth+0x14>
        }
    }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	371c      	adds	r7, #28
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <ADBMS6830B_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void ADBMS6830B_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[10])
{
 8001866:	b480      	push	{r7}
 8001868:	b087      	sub	sp, #28
 800186a:	af00      	add	r7, sp, #0
 800186c:	4603      	mov	r3, r0
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 8; i++) {
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	e03d      	b.n	80018f6 <ADBMS6830B_set_cfgr_gpio+0x90>
		if (gpio[i]) {
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d019      	beq.n	80018ba <ADBMS6830B_set_cfgr_gpio+0x54>
            ic[nIC].configa.tx_data[3] = ic[nIC].configa.tx_data[3] | (0b01 << i);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800188c:	fb02 f303 	mul.w	r3, r2, r3
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	4413      	add	r3, r2
 8001894:	78db      	ldrb	r3, [r3, #3]
 8001896:	b25a      	sxtb	r2, r3
 8001898:	2101      	movs	r1, #1
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	fa01 f303 	lsl.w	r3, r1, r3
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	4313      	orrs	r3, r2
 80018a4:	b259      	sxtb	r1, r3
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018ac:	fb02 f303 	mul.w	r3, r2, r3
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	4413      	add	r3, r2
 80018b4:	b2ca      	uxtb	r2, r1
 80018b6:	70da      	strb	r2, [r3, #3]
 80018b8:	e01a      	b.n	80018f0 <ADBMS6830B_set_cfgr_gpio+0x8a>
        } else {
             ic[nIC].configa.tx_data[3] = ic[nIC].configa.tx_data[3] & ~(0b01 << i);
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018c0:	fb02 f303 	mul.w	r3, r2, r3
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	4413      	add	r3, r2
 80018c8:	78db      	ldrb	r3, [r3, #3]
 80018ca:	b25a      	sxtb	r2, r3
 80018cc:	2101      	movs	r1, #1
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	b25b      	sxtb	r3, r3
 80018da:	4013      	ands	r3, r2
 80018dc:	b259      	sxtb	r1, r3
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	68ba      	ldr	r2, [r7, #8]
 80018ea:	4413      	add	r3, r2
 80018ec:	b2ca      	uxtb	r2, r1
 80018ee:	70da      	strb	r2, [r3, #3]
	for (int i = 0; i < 8; i++) {
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	3301      	adds	r3, #1
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	2b07      	cmp	r3, #7
 80018fa:	ddbe      	ble.n	800187a <ADBMS6830B_set_cfgr_gpio+0x14>
        }
	}

    for (int i = 0; i < 2; i++) {
 80018fc:	2300      	movs	r3, #0
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	e03e      	b.n	8001980 <ADBMS6830B_set_cfgr_gpio+0x11a>
        if (gpio[i + 8]) {
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	3308      	adds	r3, #8
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d019      	beq.n	8001944 <ADBMS6830B_set_cfgr_gpio+0xde>
            ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] | (0b01 << i);
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001916:	fb02 f303 	mul.w	r3, r2, r3
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	4413      	add	r3, r2
 800191e:	791b      	ldrb	r3, [r3, #4]
 8001920:	b25a      	sxtb	r2, r3
 8001922:	2101      	movs	r1, #1
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	b25b      	sxtb	r3, r3
 800192c:	4313      	orrs	r3, r2
 800192e:	b259      	sxtb	r1, r3
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001936:	fb02 f303 	mul.w	r3, r2, r3
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	4413      	add	r3, r2
 800193e:	b2ca      	uxtb	r2, r1
 8001940:	711a      	strb	r2, [r3, #4]
 8001942:	e01a      	b.n	800197a <ADBMS6830B_set_cfgr_gpio+0x114>
        } else {
             ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] & ~(0b01 << i);
 8001944:	7bfb      	ldrb	r3, [r7, #15]
 8001946:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	4413      	add	r3, r2
 8001952:	791b      	ldrb	r3, [r3, #4]
 8001954:	b25a      	sxtb	r2, r3
 8001956:	2101      	movs	r1, #1
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	fa01 f303 	lsl.w	r3, r1, r3
 800195e:	b25b      	sxtb	r3, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	b25b      	sxtb	r3, r3
 8001964:	4013      	ands	r3, r2
 8001966:	b259      	sxtb	r1, r3
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800196e:	fb02 f303 	mul.w	r3, r2, r3
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	4413      	add	r3, r2
 8001976:	b2ca      	uxtb	r2, r1
 8001978:	711a      	strb	r2, [r3, #4]
    for (int i = 0; i < 2; i++) {
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	3301      	adds	r3, #1
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	2b01      	cmp	r3, #1
 8001984:	ddbd      	ble.n	8001902 <ADBMS6830B_set_cfgr_gpio+0x9c>
        }
    }
}
 8001986:	bf00      	nop
 8001988:	bf00      	nop
 800198a:	371c      	adds	r7, #28
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <ADBMS6830B_set_cfgr_dis>:

/* Helper function to control discharge */
void ADBMS6830B_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
 80019a0:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 8; i++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	e03d      	b.n	8001a24 <ADBMS6830B_set_cfgr_dis+0x90>
		if (dcc[i]) {
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d019      	beq.n	80019e8 <ADBMS6830B_set_cfgr_dis+0x54>
            ic[nIC].configb.tx_data[4] = ic[nIC].configb.tx_data[4] | (0b01 << i);
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	4413      	add	r3, r2
 80019c2:	7cdb      	ldrb	r3, [r3, #19]
 80019c4:	b25a      	sxtb	r2, r3
 80019c6:	2101      	movs	r1, #1
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa01 f303 	lsl.w	r3, r1, r3
 80019ce:	b25b      	sxtb	r3, r3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	b259      	sxtb	r1, r3
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	4413      	add	r3, r2
 80019e2:	b2ca      	uxtb	r2, r1
 80019e4:	74da      	strb	r2, [r3, #19]
 80019e6:	e01a      	b.n	8001a1e <ADBMS6830B_set_cfgr_dis+0x8a>
        } else {
             ic[nIC].configb.tx_data[4] = ic[nIC].configb.tx_data[4] & ~(0b01 << i);
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	4413      	add	r3, r2
 80019f6:	7cdb      	ldrb	r3, [r3, #19]
 80019f8:	b25a      	sxtb	r2, r3
 80019fa:	2101      	movs	r1, #1
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	b25b      	sxtb	r3, r3
 8001a04:	43db      	mvns	r3, r3
 8001a06:	b25b      	sxtb	r3, r3
 8001a08:	4013      	ands	r3, r2
 8001a0a:	b259      	sxtb	r1, r3
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	4413      	add	r3, r2
 8001a1a:	b2ca      	uxtb	r2, r1
 8001a1c:	74da      	strb	r2, [r3, #19]
	for (int i = 0; i < 8; i++) {
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	3301      	adds	r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	2b07      	cmp	r3, #7
 8001a28:	ddbe      	ble.n	80019a8 <ADBMS6830B_set_cfgr_dis+0x14>
        }
	}

    for (int i = 0; i < 8; i++) {
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	e03e      	b.n	8001aae <ADBMS6830B_set_cfgr_dis+0x11a>
        if (dcc[i + 8]) {
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	3308      	adds	r3, #8
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	4413      	add	r3, r2
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d019      	beq.n	8001a72 <ADBMS6830B_set_cfgr_dis+0xde>
            ic[nIC].configb.tx_data[5] = ic[nIC].configb.tx_data[5] | (0b01 << i);
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a44:	fb02 f303 	mul.w	r3, r2, r3
 8001a48:	68ba      	ldr	r2, [r7, #8]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	7d1b      	ldrb	r3, [r3, #20]
 8001a4e:	b25a      	sxtb	r2, r3
 8001a50:	2101      	movs	r1, #1
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	fa01 f303 	lsl.w	r3, r1, r3
 8001a58:	b25b      	sxtb	r3, r3
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b259      	sxtb	r1, r3
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a64:	fb02 f303 	mul.w	r3, r2, r3
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	b2ca      	uxtb	r2, r1
 8001a6e:	751a      	strb	r2, [r3, #20]
 8001a70:	e01a      	b.n	8001aa8 <ADBMS6830B_set_cfgr_dis+0x114>
        } else {
             ic[nIC].configb.tx_data[5] = ic[nIC].configb.tx_data[5] & ~(0b01 << i);
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	4413      	add	r3, r2
 8001a80:	7d1b      	ldrb	r3, [r3, #20]
 8001a82:	b25a      	sxtb	r2, r3
 8001a84:	2101      	movs	r1, #1
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8c:	b25b      	sxtb	r3, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4013      	ands	r3, r2
 8001a94:	b259      	sxtb	r1, r3
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a9c:	fb02 f303 	mul.w	r3, r2, r3
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2ca      	uxtb	r2, r1
 8001aa6:	751a      	strb	r2, [r3, #20]
    for (int i = 0; i < 8; i++) {
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2b07      	cmp	r3, #7
 8001ab2:	ddbd      	ble.n	8001a30 <ADBMS6830B_set_cfgr_dis+0x9c>
        }
    }
}
 8001ab4:	bf00      	nop
 8001ab6:	bf00      	nop
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <ADBMS6830B_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void ADBMS6830B_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[5])
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b087      	sub	sp, #28
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	4603      	mov	r3, r0
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 5; i++) {
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e03d      	b.n	8001b52 <ADBMS6830B_set_cfgr_dcto+0x90>
		if (dcto[i]) {
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d019      	beq.n	8001b16 <ADBMS6830B_set_cfgr_dcto+0x54>
            ic[nIC].configb.tx_data[3] = ic[nIC].configb.tx_data[3] | (0b01 << i);
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	4413      	add	r3, r2
 8001af0:	7c9b      	ldrb	r3, [r3, #18]
 8001af2:	b25a      	sxtb	r2, r3
 8001af4:	2101      	movs	r1, #1
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	fa01 f303 	lsl.w	r3, r1, r3
 8001afc:	b25b      	sxtb	r3, r3
 8001afe:	4313      	orrs	r3, r2
 8001b00:	b259      	sxtb	r1, r3
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b08:	fb02 f303 	mul.w	r3, r2, r3
 8001b0c:	68ba      	ldr	r2, [r7, #8]
 8001b0e:	4413      	add	r3, r2
 8001b10:	b2ca      	uxtb	r2, r1
 8001b12:	749a      	strb	r2, [r3, #18]
 8001b14:	e01a      	b.n	8001b4c <ADBMS6830B_set_cfgr_dcto+0x8a>
        } else {
             ic[nIC].configb.tx_data[3] = ic[nIC].configb.tx_data[3] & ~(0b01 << i);
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b1c:	fb02 f303 	mul.w	r3, r2, r3
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	4413      	add	r3, r2
 8001b24:	7c9b      	ldrb	r3, [r3, #18]
 8001b26:	b25a      	sxtb	r2, r3
 8001b28:	2101      	movs	r1, #1
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	b25b      	sxtb	r3, r3
 8001b36:	4013      	ands	r3, r2
 8001b38:	b259      	sxtb	r1, r3
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	4413      	add	r3, r2
 8001b48:	b2ca      	uxtb	r2, r1
 8001b4a:	749a      	strb	r2, [r3, #18]
	for (int i = 0; i < 5; i++) {
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	ddbe      	ble.n	8001ad6 <ADBMS6830B_set_cfgr_dcto+0x14>
        }
	}
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	371c      	adds	r7, #28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <ADBMS6830B_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void ADBMS6830B_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b085      	sub	sp, #20
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	6039      	str	r1, [r7, #0]
 8001b70:	71fb      	strb	r3, [r7, #7]
 8001b72:	4613      	mov	r3, r2
 8001b74:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv / 16) - 1;
 8001b76:	88bb      	ldrh	r3, [r7, #4]
 8001b78:	091b      	lsrs	r3, r3, #4
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	81fb      	strh	r3, [r7, #14]
	ic[nIC].configb.tx_data[0] = 0x00FF & tmp;
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b86:	fb02 f303 	mul.w	r3, r2, r3
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	89fa      	ldrh	r2, [r7, #14]
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	73da      	strb	r2, [r3, #15]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] & 0xF0;
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	7c1a      	ldrb	r2, [r3, #16]
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001baa:	fb01 f303 	mul.w	r3, r1, r3
 8001bae:	6839      	ldr	r1, [r7, #0]
 8001bb0:	440b      	add	r3, r1
 8001bb2:	f022 020f 	bic.w	r2, r2, #15
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	741a      	strb	r2, [r3, #16]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] | ((0x0F00 & tmp) >> 8);
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	7c1b      	ldrb	r3, [r3, #16]
 8001bca:	b25a      	sxtb	r2, r3
 8001bcc:	89fb      	ldrh	r3, [r7, #14]
 8001bce:	0a1b      	lsrs	r3, r3, #8
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	b25b      	sxtb	r3, r3
 8001bd4:	f003 030f 	and.w	r3, r3, #15
 8001bd8:	b25b      	sxtb	r3, r3
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	b259      	sxtb	r1, r3
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001be4:	fb02 f303 	mul.w	r3, r2, r3
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	b2ca      	uxtb	r2, r1
 8001bee:	741a      	strb	r2, [r3, #16]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <ADBMS6830B_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void ADBMS6830B_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	6039      	str	r1, [r7, #0]
 8001c06:	71fb      	strb	r3, [r7, #7]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov / 16);
 8001c0c:	88bb      	ldrh	r3, [r7, #4]
 8001c0e:	091b      	lsrs	r3, r3, #4
 8001c10:	81fb      	strh	r3, [r7, #14]
	ic[nIC].configb.tx_data[2] = 0x00FF & (tmp >> 4);
 8001c12:	89fb      	ldrh	r3, [r7, #14]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	b299      	uxth	r1, r3
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c1e:	fb02 f303 	mul.w	r3, r2, r3
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	4413      	add	r3, r2
 8001c26:	b2ca      	uxtb	r2, r1
 8001c28:	745a      	strb	r2, [r3, #17]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] & 0x0F;
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c30:	fb02 f303 	mul.w	r3, r2, r3
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	7c1a      	ldrb	r2, [r3, #16]
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001c40:	fb01 f303 	mul.w	r3, r1, r3
 8001c44:	6839      	ldr	r1, [r7, #0]
 8001c46:	440b      	add	r3, r1
 8001c48:	f002 020f 	and.w	r2, r2, #15
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	741a      	strb	r2, [r3, #16]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] | ((0x000F & tmp) << 4);
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c56:	fb02 f303 	mul.w	r3, r2, r3
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	7c1b      	ldrb	r3, [r3, #16]
 8001c60:	b25a      	sxtb	r2, r3
 8001c62:	89fb      	ldrh	r3, [r7, #14]
 8001c64:	011b      	lsls	r3, r3, #4
 8001c66:	b25b      	sxtb	r3, r3
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	b259      	sxtb	r1, r3
 8001c6c:	79fb      	ldrb	r3, [r7, #7]
 8001c6e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c72:	fb02 f303 	mul.w	r3, r2, r3
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	4413      	add	r3, r2
 8001c7a:	b2ca      	uxtb	r2, r1
 8001c7c:	741a      	strb	r2, [r3, #16]
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <ADBMS6830B_init_reg_limits>:

/* Initialize the Register limits */
void ADBMS6830B_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b085      	sub	sp, #20
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	6039      	str	r1, [r7, #0]
 8001c94:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 8001c96:	2300      	movs	r3, #0
 8001c98:	73fb      	strb	r3, [r7, #15]
 8001c9a:	e03e      	b.n	8001d1a <ADBMS6830B_init_reg_limits+0x90>
    ic[cic].ic_reg.cell_channels = 20;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	4413      	add	r3, r2
 8001caa:	2214      	movs	r2, #20
 8001cac:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    ic[cic].ic_reg.stat_channels = 4; //Doesn't matter?
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cb6:	fb02 f303 	mul.w	r3, r2, r3
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	2204      	movs	r2, #4
 8001cc0:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[cic].ic_reg.aux_channels = 6; //Doesn't matter?
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cca:	fb02 f303 	mul.w	r3, r2, r3
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	2206      	movs	r2, #6
 8001cd4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[cic].ic_reg.num_cv_reg = 6;
 8001cd8:	7bfb      	ldrb	r3, [r7, #15]
 8001cda:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cde:	fb02 f303 	mul.w	r3, r2, r3
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	2206      	movs	r2, #6
 8001ce8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[cic].ic_reg.num_gpio_reg = 4;
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cf2:	fb02 f303 	mul.w	r3, r2, r3
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[cic].ic_reg.num_stat_reg = 5;
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001d06:	fb02 f303 	mul.w	r3, r2, r3
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	2205      	movs	r2, #5
 8001d10:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	3301      	adds	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d3bc      	bcc.n	8001c9c <ADBMS6830B_init_reg_limits+0x12>
  }
}
 8001d22:	bf00      	nop
 8001d24:	bf00      	nop
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <ADBMS6830B_adcv>:
				   uint8_t DCP, //Discharge Permit
				   uint8_t CONT, //Cell Channels to be measured
				   uint8_t RSTF, //Reset Filter
				   uint8_t OW //Open-wire bits
                 )
{
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4604      	mov	r4, r0
 8001d38:	4608      	mov	r0, r1
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4623      	mov	r3, r4
 8001d40:	71fb      	strb	r3, [r7, #7]
 8001d42:	4603      	mov	r3, r0
 8001d44:	71bb      	strb	r3, [r7, #6]
 8001d46:	460b      	mov	r3, r1
 8001d48:	717b      	strb	r3, [r7, #5]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	713b      	strb	r3, [r7, #4]
	uint8_t cmd[2];

	cmd[0] = 0x02 + RD;
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	3302      	adds	r3, #2
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x60 | (CONT << 7) | (DCP << 4) | (RSTF << 2) | OW;
 8001d56:	797b      	ldrb	r3, [r7, #5]
 8001d58:	01db      	lsls	r3, r3, #7
 8001d5a:	b25b      	sxtb	r3, r3
 8001d5c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d60:	b25a      	sxtb	r2, r3
 8001d62:	79bb      	ldrb	r3, [r7, #6]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b25a      	sxtb	r2, r3
 8001d6c:	793b      	ldrb	r3, [r7, #4]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	4313      	orrs	r3, r2
 8001d74:	b25a      	sxtb	r2, r3
 8001d76:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	b25b      	sxtb	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8001d82:	f107 030c 	add.w	r3, r7, #12
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff f960 	bl	800104c <cmd_68>
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd90      	pop	{r4, r7, pc}

08001d94 <ADBMS6830B_rdcv>:
and store the cell voltages in c_codes variable.
*/
uint8_t ADBMS6830B_rdcv(uint8_t total_ic, // The number of ICs in the system
                     	   cell_asic *ic // Array of the parsed cell codes
                    	  )
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	6039      	str	r1, [r7, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
			} else {
				c_ic = total_ic - curr_ic - 1;
			}
			//pec_error += parse_cells(c_ic, CELL, cell_data, &ic[c_ic].cells.c_codes[0], &ic[c_ic].cells.pec_match[0]);
		}*/
	uint8_t TxSize = 32+2;
 8001da0:	2322      	movs	r3, #34	@ 0x22
 8001da2:	75fb      	strb	r3, [r7, #23]
	uint8_t*cell_data;
	cell_data=(uint8_t*)malloc(TxSize * total_ic * sizeof(uint8_t));
 8001da4:	7dfb      	ldrb	r3, [r7, #23]
 8001da6:	79fa      	ldrb	r2, [r7, #7]
 8001da8:	fb02 f303 	mul.w	r3, r2, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f003 ffad 	bl	8005d0c <malloc>
 8001db2:	4603      	mov	r3, r0
 8001db4:	613b      	str	r3, [r7, #16]
	transmitCMDR(RDACALL,cell_data,TxSize*total_ic);
 8001db6:	7dfa      	ldrb	r2, [r7, #23]
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	fb12 f303 	smulbb	r3, r2, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	6939      	ldr	r1, [r7, #16]
 8001dc4:	204c      	movs	r0, #76	@ 0x4c
 8001dc6:	f7ff fa28 	bl	800121a <transmitCMDR>

	for(int bank=0;bank<total_ic;bank++){
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	e016      	b.n	8001dfe <ADBMS6830B_rdcv+0x6a>
		memcpy(&(ic[bank].cells.c_codes),cell_data+bank*TxSize,(size_t)TxSize);
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001dd6:	fb02 f303 	mul.w	r3, r2, r3
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	4413      	add	r3, r2
 8001dde:	f103 001e 	add.w	r0, r3, #30
 8001de2:	7dfb      	ldrb	r3, [r7, #23]
 8001de4:	69fa      	ldr	r2, [r7, #28]
 8001de6:	fb02 f303 	mul.w	r3, r2, r3
 8001dea:	461a      	mov	r2, r3
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4413      	add	r3, r2
 8001df0:	7dfa      	ldrb	r2, [r7, #23]
 8001df2:	4619      	mov	r1, r3
 8001df4:	f004 fe4f 	bl	8006a96 <memcpy>
	for(int bank=0;bank<total_ic;bank++){
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	61fb      	str	r3, [r7, #28]
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	69fa      	ldr	r2, [r7, #28]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	dbe4      	blt.n	8001dd0 <ADBMS6830B_rdcv+0x3c>
	}
	int16_t c_data_pec=pec10_calc(TxSize-2,cell_data);
 8001e06:	7dfb      	ldrb	r3, [r7, #23]
 8001e08:	3b02      	subs	r3, #2
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	6939      	ldr	r1, [r7, #16]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f8e6 	bl	8000fe0 <pec10_calc>
 8001e14:	4603      	mov	r3, r0
 8001e16:	81fb      	strh	r3, [r7, #14]
	int16_t c_rx_pec=*(uint16_t*)(cell_data+TxSize-2);
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	3b02      	subs	r3, #2
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4413      	add	r3, r2
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	81bb      	strh	r3, [r7, #12]

	transmitCMDR(RDSALL,cell_data,TxSize*total_ic);
 8001e24:	7dfa      	ldrb	r2, [r7, #23]
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	fb12 f303 	smulbb	r3, r2, r3
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	6939      	ldr	r1, [r7, #16]
 8001e32:	2010      	movs	r0, #16
 8001e34:	f7ff f9f1 	bl	800121a <transmitCMDR>
	for(int bank=0;bank<total_ic;bank++){
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e016      	b.n	8001e6c <ADBMS6830B_rdcv+0xd8>
		memcpy(&(ic[bank].cells.s_codes),cell_data+bank*TxSize,(size_t)TxSize);
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001e44:	fb02 f303 	mul.w	r3, r2, r3
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	f103 0042 	add.w	r0, r3, #66	@ 0x42
 8001e50:	7dfb      	ldrb	r3, [r7, #23]
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	fb02 f303 	mul.w	r3, r2, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	7dfa      	ldrb	r2, [r7, #23]
 8001e60:	4619      	mov	r1, r3
 8001e62:	f004 fe18 	bl	8006a96 <memcpy>
	for(int bank=0;bank<total_ic;bank++){
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbe4      	blt.n	8001e3e <ADBMS6830B_rdcv+0xaa>
	}
	int16_t s_data_pec=pec10_calc(TxSize-2,cell_data);
 8001e74:	7dfb      	ldrb	r3, [r7, #23]
 8001e76:	3b02      	subs	r3, #2
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	6939      	ldr	r1, [r7, #16]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff f8af 	bl	8000fe0 <pec10_calc>
 8001e82:	4603      	mov	r3, r0
 8001e84:	817b      	strh	r3, [r7, #10]
	int16_t s_rx_pec=*(uint16_t*)(cell_data+TxSize-2);
 8001e86:	7dfb      	ldrb	r3, [r7, #23]
 8001e88:	3b02      	subs	r3, #2
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	813b      	strh	r3, [r7, #8]
	free(cell_data);
 8001e92:	6938      	ldr	r0, [r7, #16]
 8001e94:	f003 ff42 	bl	8005d1c <free>
	return(c_data_pec!=c_rx_pec||s_data_pec!=s_rx_pec);
 8001e98:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d105      	bne.n	8001eb0 <ADBMS6830B_rdcv+0x11c>
 8001ea4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ea8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <ADBMS6830B_rdcv+0x120>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e000      	b.n	8001eb6 <ADBMS6830B_rdcv+0x122>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3720      	adds	r7, #32
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <ADBMS6830B_wrcfga>:
}
/* Write the ADBMS6830B CFGRA */
void ADBMS6830B_wrcfga(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b0c4      	sub	sp, #272	@ 0x110
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ecc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001ed0:	6019      	str	r1, [r3, #0]
 8001ed2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ed6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001eda:	701a      	strb	r2, [r3, #0]
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	uint8_t c_ic = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001eee:	e030      	b.n	8001f52 <ADBMS6830B_wrcfga+0x92>
	{
		c_ic = current_ic;
 8001ef0:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001ef4:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
		for (uint8_t data = 0; data<6; data++)
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001efe:	e01f      	b.n	8001f40 <ADBMS6830B_wrcfga+0x80>
		{
			write_buffer[write_count] = ic[c_ic].configa.tx_data[data];
 8001f00:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001f04:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001f08:	fb02 f303 	mul.w	r3, r2, r3
 8001f0c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f10:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001f14:	6812      	ldr	r2, [r2, #0]
 8001f16:	18d1      	adds	r1, r2, r3
 8001f18:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8001f1c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001f20:	5c89      	ldrb	r1, [r1, r2]
 8001f22:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f26:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001f2a:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8001f2c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001f30:	3301      	adds	r3, #1
 8001f32:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		for (uint8_t data = 0; data<6; data++)
 8001f36:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001f40:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001f44:	2b05      	cmp	r3, #5
 8001f46:	d9db      	bls.n	8001f00 <ADBMS6830B_wrcfga+0x40>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001f48:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001f52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f56:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f5a:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d3c5      	bcc.n	8001ef0 <ADBMS6830B_wrcfga+0x30>
		}
	}

	transmitCMDW(WRCFGA,write_buffer);
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	4619      	mov	r1, r3
 8001f6a:	2001      	movs	r0, #1
 8001f6c:	f7ff f970 	bl	8001250 <transmitCMDW>
}
 8001f70:	bf00      	nop
 8001f72:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <ADBMS6830B_wrcfgb>:
}
/* Write the ADBMS6830B CFGRB */
void ADBMS6830B_wrcfgb(uint8_t total_ic, //The number of ICs being written to
                    cell_asic ic[] // A two dimensional array of the configuration data that will be written
                   )
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b0c4      	sub	sp, #272	@ 0x110
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4602      	mov	r2, r0
 8001f82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f86:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001f8a:	6019      	str	r1, [r3, #0]
 8001f8c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f90:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f94:	701a      	strb	r2, [r3, #0]
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	uint8_t c_ic = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001fa8:	e031      	b.n	800200e <ADBMS6830B_wrcfgb+0x94>
	{
		c_ic = current_ic;
 8001faa:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001fae:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
		for (uint8_t data = 0; data<6; data++)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001fb8:	e020      	b.n	8001ffc <ADBMS6830B_wrcfgb+0x82>
		{
			write_buffer[write_count] = ic[c_ic].configb.tx_data[data];
 8001fba:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001fbe:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001fc2:	fb02 f303 	mul.w	r3, r2, r3
 8001fc6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fca:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	18d1      	adds	r1, r2, r3
 8001fd2:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8001fd6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fda:	440a      	add	r2, r1
 8001fdc:	7bd1      	ldrb	r1, [r2, #15]
 8001fde:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fe2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001fe6:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8001fe8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fec:	3301      	adds	r3, #1
 8001fee:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		for (uint8_t data = 0; data<6; data++)
 8001ff2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001ffc:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8002000:	2b05      	cmp	r3, #5
 8002002:	d9da      	bls.n	8001fba <ADBMS6830B_wrcfgb+0x40>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002004:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8002008:	3301      	adds	r3, #1
 800200a:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 800200e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002012:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002016:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d3c4      	bcc.n	8001faa <ADBMS6830B_wrcfgb+0x30>
		}
	}
	transmitCMDW(WRCFGB,write_buffer);
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	4619      	mov	r1, r3
 8002026:	2024      	movs	r0, #36	@ 0x24
 8002028:	f7ff f912 	bl	8001250 <transmitCMDW>
}
 800202c:	bf00      	nop
 800202e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <wakeup_sleep>:
	}
	transmitCMDW(CLRFLAG, flagData);
}
/* Generic wakeup command to wake the ADBMS6830B from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < total_ic; i++) {
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	e016      	b.n	8002074 <wakeup_sleep+0x3e>
		int nops =10;
 8002046:	230a      	movs	r3, #10
 8002048:	60bb      	str	r3, [r7, #8]
	   FEB_cs_low();
 800204a:	f000 f83d 	bl	80020c8 <FEB_cs_low>
	   while(nops-->0);
 800204e:	bf00      	nop
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	1e5a      	subs	r2, r3, #1
 8002054:	60ba      	str	r2, [r7, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	dcfa      	bgt.n	8002050 <wakeup_sleep+0x1a>
	   FEB_cs_high();
 800205a:	f000 f841 	bl	80020e0 <FEB_cs_high>
	   nops=200;
 800205e:	23c8      	movs	r3, #200	@ 0xc8
 8002060:	60bb      	str	r3, [r7, #8]
	   while(nops-->0);
 8002062:	bf00      	nop
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	1e5a      	subs	r2, r3, #1
 8002068:	60ba      	str	r2, [r7, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	dcfa      	bgt.n	8002064 <wakeup_sleep+0x2e>
	for (int i = 0; i < total_ic; i++) {
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	3301      	adds	r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	429a      	cmp	r2, r3
 800207a:	dbe4      	blt.n	8002046 <wakeup_sleep+0x10>
	}
}
 800207c:	bf00      	nop
 800207e:	bf00      	nop
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <FEB_Config_Get_Cell_Min_Voltage_mV>:
	}
}

/* ******** Interface ******** */

uint16_t FEB_Config_Get_Cell_Min_Voltage_mV(void) {
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
	//while (osMutexAcquire(FEB_SM_LockHandle, UINT32_MAX) != osOK);
	uint16_t value = cell_min_voltage_mV;
 800208e:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <FEB_Config_Get_Cell_Min_Voltage_mV+0x1c>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	80fb      	strh	r3, [r7, #6]
	//osMutexRelease(FEB_SM_LockHandle);
	return value;
 8002094:	88fb      	ldrh	r3, [r7, #6]
}
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	200006c6 	.word	0x200006c6

080020a8 <FEB_Config_Get_Cell_Max_Voltage_mV>:

uint16_t FEB_Config_Get_Cell_Max_Voltage_mV(void) {
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
	//while (osMutexAcquire(FEB_SM_LockHandle, UINT32_MAX) != osOK);
	uint16_t value = cell_max_voltage_mV;
 80020ae:	4b05      	ldr	r3, [pc, #20]	@ (80020c4 <FEB_Config_Get_Cell_Max_Voltage_mV+0x1c>)
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	80fb      	strh	r3, [r7, #6]
	//osMutexRelease(FEB_SM_LockHandle);
	return value;
 80020b4:	88fb      	ldrh	r3, [r7, #6]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	200006c8 	.word	0x200006c8

080020c8 <FEB_cs_low>:

void FEB_delay_m(uint16_t milli) {
	HAL_Delay(milli);
}

void FEB_cs_low() {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80020cc:	2200      	movs	r2, #0
 80020ce:	2140      	movs	r1, #64	@ 0x40
 80020d0:	4802      	ldr	r0, [pc, #8]	@ (80020dc <FEB_cs_low+0x14>)
 80020d2:	f001 fa23 	bl	800351c <HAL_GPIO_WritePin>
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40020400 	.word	0x40020400

080020e0 <FEB_cs_high>:

void FEB_cs_high() {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80020e4:	2201      	movs	r2, #1
 80020e6:	2140      	movs	r1, #64	@ 0x40
 80020e8:	4802      	ldr	r0, [pc, #8]	@ (80020f4 <FEB_cs_high+0x14>)
 80020ea:	f001 fa17 	bl	800351c <HAL_GPIO_WritePin>
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40020400 	.word	0x40020400

080020f8 <FEB_spi_write_array>:
void FEB_spi_write_array(uint8_t len, uint8_t data[]) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	6039      	str	r1, [r7, #0]
 8002102:	71fb      	strb	r3, [r7, #7]
	if(HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY)!=HAL_OK){
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	b29a      	uxth	r2, r3
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	6839      	ldr	r1, [r7, #0]
 800210e:	4803      	ldr	r0, [pc, #12]	@ (800211c <FEB_spi_write_array+0x24>)
 8002110:	f002 fa05 	bl	800451e <HAL_SPI_Transmit>
		//catch error
	}
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000748 	.word	0x20000748

08002120 <FEB_spi_write_read>:
		//catch error
	}
	return data;
}

void FEB_spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	461a      	mov	r2, r3
 800212c:	460b      	mov	r3, r1
 800212e:	72fb      	strb	r3, [r7, #11]
 8002130:	4613      	mov	r3, r2
 8002132:	72bb      	strb	r3, [r7, #10]
	if(HAL_SPI_Transmit(&hspi1,tx_Data,tx_len,HAL_MAX_DELAY) != HAL_OK){
 8002134:	7afb      	ldrb	r3, [r7, #11]
 8002136:	b29a      	uxth	r2, r3
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
 800213c:	68f9      	ldr	r1, [r7, #12]
 800213e:	4807      	ldr	r0, [pc, #28]	@ (800215c <FEB_spi_write_read+0x3c>)
 8002140:	f002 f9ed 	bl	800451e <HAL_SPI_Transmit>
		//catch error
	}
	if(HAL_SPI_Receive(&hspi1,rx_data,rx_len,HAL_MAX_DELAY) != HAL_OK){
 8002144:	7abb      	ldrb	r3, [r7, #10]
 8002146:	b29a      	uxth	r2, r3
 8002148:	f04f 33ff 	mov.w	r3, #4294967295
 800214c:	6879      	ldr	r1, [r7, #4]
 800214e:	4803      	ldr	r0, [pc, #12]	@ (800215c <FEB_spi_write_read+0x3c>)
 8002150:	f002 fb29 	bl	80047a6 <HAL_SPI_Receive>
		//catch error
	}
	return;
 8002154:	bf00      	nop
}
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000748 	.word	0x20000748

08002160 <FEB_Main_Setup>:
#include "FEB_Main.h"


// ******************************** Functions ********************************

void FEB_Main_Setup() {
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
	//SM setup
	FEB_ADBMS_Init();
 8002164:	f7ff f8be 	bl	80012e4 <FEB_ADBMS_Init>
	//FEB_SM_Init();
	//FEB_CAN_Init();
	//IVT Setup
}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}

0800216c <FEB_Task_ADBMS>:

void FEB_Task_ADBMS() {
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	FEB_ADBMS_Voltage_Process();
 8002170:	f7ff f904 	bl	800137c <FEB_ADBMS_Voltage_Process>
	//FEB_ADBMS_Temperature_Process();
	HAL_Delay(100);
 8002174:	2064      	movs	r0, #100	@ 0x64
 8002176:	f000 fe3b 	bl	8002df0 <HAL_Delay>
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <FEB_ADBMS_UART_Transmit>:
// **************************************** Global Variables ********************************

static uint8_t counter = 0;

// **************************************** Functions ****************************************
void FEB_ADBMS_UART_Transmit(accumulator_t* FEB_ACC) {
 8002180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002184:	b0ad      	sub	sp, #180	@ 0xb4
 8002186:	af00      	add	r7, sp, #0
 8002188:	60f8      	str	r0, [r7, #12]
	int NUMLINES=3;
 800218a:	2303      	movs	r3, #3
 800218c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank++) {
 8002190:	2300      	movs	r3, #0
 8002192:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002196:	e164      	b.n	8002462 <FEB_ADBMS_UART_Transmit+0x2e2>
 8002198:	466b      	mov	r3, sp
 800219a:	60bb      	str	r3, [r7, #8]
		char UART_line[NUMLINES][256];
 800219c:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80021a0:	1e4b      	subs	r3, r1, #1
 80021a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80021a6:	460a      	mov	r2, r1
 80021a8:	2300      	movs	r3, #0
 80021aa:	4614      	mov	r4, r2
 80021ac:	461d      	mov	r5, r3
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	02eb      	lsls	r3, r5, #11
 80021b8:	ea43 5354 	orr.w	r3, r3, r4, lsr #21
 80021bc:	02e2      	lsls	r2, r4, #11
 80021be:	460a      	mov	r2, r1
 80021c0:	2300      	movs	r3, #0
 80021c2:	4690      	mov	r8, r2
 80021c4:	4699      	mov	r9, r3
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f04f 0300 	mov.w	r3, #0
 80021ce:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 80021d2:	ea43 5358 	orr.w	r3, r3, r8, lsr #21
 80021d6:	ea4f 22c8 	mov.w	r2, r8, lsl #11
 80021da:	460b      	mov	r3, r1
 80021dc:	021b      	lsls	r3, r3, #8
 80021de:	3307      	adds	r3, #7
 80021e0:	08db      	lsrs	r3, r3, #3
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	ebad 0d03 	sub.w	sp, sp, r3
 80021e8:	466b      	mov	r3, sp
 80021ea:	3300      	adds	r3, #0
 80021ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		int offset[NUMLINES];
 80021f0:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80021f4:	1e4b      	subs	r3, r1, #1
 80021f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021fa:	460a      	mov	r2, r1
 80021fc:	2300      	movs	r3, #0
 80021fe:	4692      	mov	sl, r2
 8002200:	469b      	mov	fp, r3
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	ea4f 134b 	mov.w	r3, fp, lsl #5
 800220e:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8002212:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8002216:	460a      	mov	r2, r1
 8002218:	2300      	movs	r3, #0
 800221a:	603a      	str	r2, [r7, #0]
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	f04f 0300 	mov.w	r3, #0
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	0143      	lsls	r3, r0, #5
 800222a:	6838      	ldr	r0, [r7, #0]
 800222c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002230:	6838      	ldr	r0, [r7, #0]
 8002232:	0142      	lsls	r2, r0, #5
 8002234:	460b      	mov	r3, r1
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	3307      	adds	r3, #7
 800223a:	08db      	lsrs	r3, r3, #3
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	ebad 0d03 	sub.w	sp, sp, r3
 8002242:	466b      	mov	r3, sp
 8002244:	3303      	adds	r3, #3
 8002246:	089b      	lsrs	r3, r3, #2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		offset[0]=sprintf((char*)(UART_line[0]),"|Bnk %d|",bank);
 800224e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002252:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8002256:	4992      	ldr	r1, [pc, #584]	@ (80024a0 <FEB_ADBMS_UART_Transmit+0x320>)
 8002258:	4618      	mov	r0, r3
 800225a:	f004 fb2f 	bl	80068bc <siprintf>
 800225e:	4602      	mov	r2, r0
 8002260:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002264:	601a      	str	r2, [r3, #0]
		offset[1]=sprintf((char*)(UART_line[1]),"|Vlt C|");
 8002266:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800226a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800226e:	498d      	ldr	r1, [pc, #564]	@ (80024a4 <FEB_ADBMS_UART_Transmit+0x324>)
 8002270:	4618      	mov	r0, r3
 8002272:	f004 fb23 	bl	80068bc <siprintf>
 8002276:	4602      	mov	r2, r0
 8002278:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800227c:	605a      	str	r2, [r3, #4]
		offset[2]=sprintf((char*)(UART_line[2]),"|Vlt S|");
 800227e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002282:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002286:	4988      	ldr	r1, [pc, #544]	@ (80024a8 <FEB_ADBMS_UART_Transmit+0x328>)
 8002288:	4618      	mov	r0, r3
 800228a:	f004 fb17 	bl	80068bc <siprintf>
 800228e:	4602      	mov	r2, r0
 8002290:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002294:	609a      	str	r2, [r3, #8]
		//offset[3]=sprintf((char*)(UART_line[3]),"|Tmp 1|");
		//offset[4]=sprintf((char*)(UART_line[4]),"|Tmp 2|");
		//offset[4]=sprintf((char*)(UART_line[5]),"|PWM  |");

		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell++) {
 8002296:	2300      	movs	r3, #0
 8002298:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
 800229c:	e072      	b.n	8002384 <FEB_ADBMS_UART_Transmit+0x204>
			offset[0]+=sprintf(((char*)(UART_line[0]) + offset[0]), (cell>=10)?"Cell  %d|":"Cell   %d|",cell);
 800229e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80022a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	1898      	adds	r0, r3, r2
 80022aa:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 80022ae:	2b09      	cmp	r3, #9
 80022b0:	d901      	bls.n	80022b6 <FEB_ADBMS_UART_Transmit+0x136>
 80022b2:	4b7e      	ldr	r3, [pc, #504]	@ (80024ac <FEB_ADBMS_UART_Transmit+0x32c>)
 80022b4:	e000      	b.n	80022b8 <FEB_ADBMS_UART_Transmit+0x138>
 80022b6:	4b7e      	ldr	r3, [pc, #504]	@ (80024b0 <FEB_ADBMS_UART_Transmit+0x330>)
 80022b8:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 80022bc:	4619      	mov	r1, r3
 80022be:	f004 fafd 	bl	80068bc <siprintf>
 80022c2:	4602      	mov	r2, r0
 80022c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	441a      	add	r2, r3
 80022cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022d0:	601a      	str	r2, [r3, #0]
			offset[1]+=sprintf(((char*)(UART_line[1]) + offset[1]), "%.6f|",FEB_ACC->banks[bank].cells[cell].voltage_V);
 80022d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80022d6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80022da:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80022de:	6852      	ldr	r2, [r2, #4]
 80022e0:	189e      	adds	r6, r3, r2
 80022e2:	f897 00af 	ldrb.w	r0, [r7, #175]	@ 0xaf
 80022e6:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 80022ea:	68f9      	ldr	r1, [r7, #12]
 80022ec:	4613      	mov	r3, r2
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80022f8:	fb00 f202 	mul.w	r2, r0, r2
 80022fc:	4413      	add	r3, r2
 80022fe:	440b      	add	r3, r1
 8002300:	3388      	adds	r3, #136	@ 0x88
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe f93f 	bl	8000588 <__aeabi_f2d>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	4969      	ldr	r1, [pc, #420]	@ (80024b4 <FEB_ADBMS_UART_Transmit+0x334>)
 8002310:	4630      	mov	r0, r6
 8002312:	f004 fad3 	bl	80068bc <siprintf>
 8002316:	4602      	mov	r2, r0
 8002318:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	441a      	add	r2, r3
 8002320:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002324:	605a      	str	r2, [r3, #4]
			offset[2]+=sprintf(((char*)(UART_line[2]) + offset[2]), "%.6f|",FEB_ACC->banks[bank].cells[cell].voltage_S);
 8002326:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800232a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800232e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002332:	6892      	ldr	r2, [r2, #8]
 8002334:	189e      	adds	r6, r3, r2
 8002336:	f897 00af 	ldrb.w	r0, [r7, #175]	@ 0xaf
 800233a:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 800233e:	68f9      	ldr	r1, [r7, #12]
 8002340:	4613      	mov	r3, r2
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800234c:	fb00 f202 	mul.w	r2, r0, r2
 8002350:	4413      	add	r3, r2
 8002352:	440b      	add	r3, r1
 8002354:	338c      	adds	r3, #140	@ 0x8c
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe f915 	bl	8000588 <__aeabi_f2d>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	4954      	ldr	r1, [pc, #336]	@ (80024b4 <FEB_ADBMS_UART_Transmit+0x334>)
 8002364:	4630      	mov	r0, r6
 8002366:	f004 faa9 	bl	80068bc <siprintf>
 800236a:	4602      	mov	r2, r0
 800236c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	441a      	add	r2, r3
 8002374:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002378:	609a      	str	r2, [r3, #8]
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell++) {
 800237a:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 800237e:	3301      	adds	r3, #1
 8002380:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
 8002384:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8002388:	2b0f      	cmp	r3, #15
 800238a:	d988      	bls.n	800229e <FEB_ADBMS_UART_Transmit+0x11e>
			//offset[3]+=sprintf(((char*)(UART_line[3]) + offset[3]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell]); // @suppress("Float formatting support")
			//offset[4]+=sprintf(((char*)(UART_line[4]) + offset[4]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell]);
			//offset[4]+=sprintf(((char*)(UART_line[4]) + offset[4]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell+16]);
		}
		offset[NUMLINES-1]+=sprintf(((char*)(UART_line[NUMLINES-1]) + offset[NUMLINES-1]), "\n\r");
 800238c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002390:	3b01      	subs	r3, #1
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002398:	4413      	add	r3, r2
 800239a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800239e:	1e51      	subs	r1, r2, #1
 80023a0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80023a4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80023a8:	4413      	add	r3, r2
 80023aa:	4943      	ldr	r1, [pc, #268]	@ (80024b8 <FEB_ADBMS_UART_Transmit+0x338>)
 80023ac:	4618      	mov	r0, r3
 80023ae:	f004 fa85 	bl	80068bc <siprintf>
 80023b2:	4601      	mov	r1, r0
 80023b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023b8:	1e5a      	subs	r2, r3, #1
 80023ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80023be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80023c6:	3a01      	subs	r2, #1
 80023c8:	4419      	add	r1, r3
 80023ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80023ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(int line=0;line<NUMLINES;line++){
 80023d2:	2300      	movs	r3, #0
 80023d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80023d8:	e036      	b.n	8002448 <FEB_ADBMS_UART_Transmit+0x2c8>
			offset[line]+=sprintf(((char*)(UART_line[line]) + offset[line]), "\n\r") ;
 80023da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80023de:	021b      	lsls	r3, r3, #8
 80023e0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80023e4:	4413      	add	r3, r2
 80023e6:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80023ea:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80023ee:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80023f2:	4413      	add	r3, r2
 80023f4:	4930      	ldr	r1, [pc, #192]	@ (80024b8 <FEB_ADBMS_UART_Transmit+0x338>)
 80023f6:	4618      	mov	r0, r3
 80023f8:	f004 fa60 	bl	80068bc <siprintf>
 80023fc:	4601      	mov	r1, r0
 80023fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002402:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800240a:	4419      	add	r1, r3
 800240c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002410:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			HAL_UART_Transmit(&huart2, (uint8_t*) UART_line[line], offset[line]+1, 100);
 8002418:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002422:	18d1      	adds	r1, r2, r3
 8002424:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002428:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800242c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002430:	b29b      	uxth	r3, r3
 8002432:	3301      	adds	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	2364      	movs	r3, #100	@ 0x64
 8002438:	4820      	ldr	r0, [pc, #128]	@ (80024bc <FEB_ADBMS_UART_Transmit+0x33c>)
 800243a:	f003 f8ab 	bl	8005594 <HAL_UART_Transmit>
		for(int line=0;line<NUMLINES;line++){
 800243e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002442:	3301      	adds	r3, #1
 8002444:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002448:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800244c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002450:	429a      	cmp	r2, r3
 8002452:	dbc2      	blt.n	80023da <FEB_ADBMS_UART_Transmit+0x25a>
 8002454:	f8d7 d008 	ldr.w	sp, [r7, #8]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank++) {
 8002458:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800245c:	3301      	adds	r3, #1
 800245e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8002462:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002466:	2b01      	cmp	r3, #1
 8002468:	f67f ae96 	bls.w	8002198 <FEB_ADBMS_UART_Transmit+0x18>
		}

	}
	char UART_line[128];
	size_t len =sprintf( (UART_line) , "------------------------------------------------------------------------------------------------\n\r\n\r");
 800246c:	f107 0310 	add.w	r3, r7, #16
 8002470:	4913      	ldr	r1, [pc, #76]	@ (80024c0 <FEB_ADBMS_UART_Transmit+0x340>)
 8002472:	4618      	mov	r0, r3
 8002474:	f004 fa22 	bl	80068bc <siprintf>
 8002478:	4603      	mov	r3, r0
 800247a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	HAL_UART_Transmit(&huart2, (uint8_t*) UART_line, len+1, 100);
 800247e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002482:	b29b      	uxth	r3, r3
 8002484:	3301      	adds	r3, #1
 8002486:	b29a      	uxth	r2, r3
 8002488:	f107 0110 	add.w	r1, r7, #16
 800248c:	2364      	movs	r3, #100	@ 0x64
 800248e:	480b      	ldr	r0, [pc, #44]	@ (80024bc <FEB_ADBMS_UART_Transmit+0x33c>)
 8002490:	f003 f880 	bl	8005594 <HAL_UART_Transmit>
}
 8002494:	bf00      	nop
 8002496:	37b4      	adds	r7, #180	@ 0xb4
 8002498:	46bd      	mov	sp, r7
 800249a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800249e:	bf00      	nop
 80024a0:	08008a58 	.word	0x08008a58
 80024a4:	08008a64 	.word	0x08008a64
 80024a8:	08008a6c 	.word	0x08008a6c
 80024ac:	08008a74 	.word	0x08008a74
 80024b0:	08008a80 	.word	0x08008a80
 80024b4:	08008a8c 	.word	0x08008a8c
 80024b8:	08008a94 	.word	0x08008a94
 80024bc:	200007a0 	.word	0x200007a0
 80024c0:	08008a98 	.word	0x08008a98

080024c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024c8:	f000 fc50 	bl	8002d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024cc:	f000 f810 	bl	80024f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d0:	f000 f93c 	bl	800274c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80024d4:	f000 f910 	bl	80026f8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80024d8:	f000 f8d8 	bl	800268c <MX_SPI1_Init>
  MX_CAN1_Init();
 80024dc:	f000 f874 	bl	80025c8 <MX_CAN1_Init>
  MX_I2C1_Init();
 80024e0:	f000 f8a6 	bl	8002630 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  FEB_Main_Setup();
 80024e4:	f7ff fe3c 	bl	8002160 <FEB_Main_Setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  FEB_Task_ADBMS();
 80024e8:	f7ff fe40 	bl	800216c <FEB_Task_ADBMS>
 80024ec:	e7fc      	b.n	80024e8 <main+0x24>
	...

080024f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b094      	sub	sp, #80	@ 0x50
 80024f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024f6:	f107 031c 	add.w	r3, r7, #28
 80024fa:	2234      	movs	r2, #52	@ 0x34
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f004 fa3f 	bl	8006982 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002504:	f107 0308 	add.w	r3, r7, #8
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002514:	2300      	movs	r3, #0
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	4b29      	ldr	r3, [pc, #164]	@ (80025c0 <SystemClock_Config+0xd0>)
 800251a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251c:	4a28      	ldr	r2, [pc, #160]	@ (80025c0 <SystemClock_Config+0xd0>)
 800251e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002522:	6413      	str	r3, [r2, #64]	@ 0x40
 8002524:	4b26      	ldr	r3, [pc, #152]	@ (80025c0 <SystemClock_Config+0xd0>)
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002530:	2300      	movs	r3, #0
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	4b23      	ldr	r3, [pc, #140]	@ (80025c4 <SystemClock_Config+0xd4>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a22      	ldr	r2, [pc, #136]	@ (80025c4 <SystemClock_Config+0xd4>)
 800253a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b20      	ldr	r3, [pc, #128]	@ (80025c4 <SystemClock_Config+0xd4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002548:	603b      	str	r3, [r7, #0]
 800254a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800254c:	2301      	movs	r3, #1
 800254e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002550:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002554:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002556:	2302      	movs	r3, #2
 8002558:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800255a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800255e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002560:	2304      	movs	r3, #4
 8002562:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 8002564:	23a0      	movs	r3, #160	@ 0xa0
 8002566:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002568:	2302      	movs	r3, #2
 800256a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800256c:	2302      	movs	r3, #2
 800256e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002570:	2302      	movs	r3, #2
 8002572:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002574:	f107 031c 	add.w	r3, r7, #28
 8002578:	4618      	mov	r0, r3
 800257a:	f001 fca9 	bl	8003ed0 <HAL_RCC_OscConfig>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002584:	f000 f9ba 	bl	80028fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002588:	230f      	movs	r3, #15
 800258a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800258c:	2302      	movs	r3, #2
 800258e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002594:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002598:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800259a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800259e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80025a0:	f107 0308 	add.w	r3, r7, #8
 80025a4:	2105      	movs	r1, #5
 80025a6:	4618      	mov	r0, r3
 80025a8:	f001 f916 	bl	80037d8 <HAL_RCC_ClockConfig>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80025b2:	f000 f9a3 	bl	80028fc <Error_Handler>
  }
}
 80025b6:	bf00      	nop
 80025b8:	3750      	adds	r7, #80	@ 0x50
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40007000 	.word	0x40007000

080025c8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80025cc:	4b16      	ldr	r3, [pc, #88]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025ce:	4a17      	ldr	r2, [pc, #92]	@ (800262c <MX_CAN1_Init+0x64>)
 80025d0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80025d2:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025d4:	2210      	movs	r2, #16
 80025d6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80025d8:	4b13      	ldr	r3, [pc, #76]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80025de:	4b12      	ldr	r3, [pc, #72]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80025e4:	4b10      	ldr	r3, [pc, #64]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80025ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80025f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80025f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80025fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <MX_CAN1_Init+0x60>)
 80025fe:	2200      	movs	r2, #0
 8002600:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002602:	4b09      	ldr	r3, [pc, #36]	@ (8002628 <MX_CAN1_Init+0x60>)
 8002604:	2200      	movs	r2, #0
 8002606:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002608:	4b07      	ldr	r3, [pc, #28]	@ (8002628 <MX_CAN1_Init+0x60>)
 800260a:	2200      	movs	r2, #0
 800260c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800260e:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <MX_CAN1_Init+0x60>)
 8002610:	2200      	movs	r2, #0
 8002612:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002614:	4804      	ldr	r0, [pc, #16]	@ (8002628 <MX_CAN1_Init+0x60>)
 8002616:	f000 fc0f 	bl	8002e38 <HAL_CAN_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002620:	f000 f96c 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}
 8002628:	200006cc 	.word	0x200006cc
 800262c:	40006400 	.word	0x40006400

08002630 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002634:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002636:	4a13      	ldr	r2, [pc, #76]	@ (8002684 <MX_I2C1_Init+0x54>)
 8002638:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800263a:	4b11      	ldr	r3, [pc, #68]	@ (8002680 <MX_I2C1_Init+0x50>)
 800263c:	4a12      	ldr	r2, [pc, #72]	@ (8002688 <MX_I2C1_Init+0x58>)
 800263e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002640:	4b0f      	ldr	r3, [pc, #60]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002646:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002648:	2200      	movs	r2, #0
 800264a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800264c:	4b0c      	ldr	r3, [pc, #48]	@ (8002680 <MX_I2C1_Init+0x50>)
 800264e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002652:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002656:	2200      	movs	r2, #0
 8002658:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800265a:	4b09      	ldr	r3, [pc, #36]	@ (8002680 <MX_I2C1_Init+0x50>)
 800265c:	2200      	movs	r2, #0
 800265e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002660:	4b07      	ldr	r3, [pc, #28]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002662:	2200      	movs	r2, #0
 8002664:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002666:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <MX_I2C1_Init+0x50>)
 8002668:	2200      	movs	r2, #0
 800266a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800266c:	4804      	ldr	r0, [pc, #16]	@ (8002680 <MX_I2C1_Init+0x50>)
 800266e:	f000 ff6f 	bl	8003550 <HAL_I2C_Init>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002678:	f000 f940 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800267c:	bf00      	nop
 800267e:	bd80      	pop	{r7, pc}
 8002680:	200006f4 	.word	0x200006f4
 8002684:	40005400 	.word	0x40005400
 8002688:	000186a0 	.word	0x000186a0

0800268c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002690:	4b17      	ldr	r3, [pc, #92]	@ (80026f0 <MX_SPI1_Init+0x64>)
 8002692:	4a18      	ldr	r2, [pc, #96]	@ (80026f4 <MX_SPI1_Init+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002696:	4b16      	ldr	r3, [pc, #88]	@ (80026f0 <MX_SPI1_Init+0x64>)
 8002698:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800269c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800269e:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026a4:	4b12      	ldr	r3, [pc, #72]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026aa:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026b6:	4b0e      	ldr	r3, [pc, #56]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80026be:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026c0:	2230      	movs	r2, #48	@ 0x30
 80026c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026c4:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ca:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026d8:	220a      	movs	r2, #10
 80026da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026dc:	4804      	ldr	r0, [pc, #16]	@ (80026f0 <MX_SPI1_Init+0x64>)
 80026de:	f001 fe95 	bl	800440c <HAL_SPI_Init>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80026e8:	f000 f908 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000748 	.word	0x20000748
 80026f4:	40013000 	.word	0x40013000

080026f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 80026fe:	4a12      	ldr	r2, [pc, #72]	@ (8002748 <MX_USART2_UART_Init+0x50>)
 8002700:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 8002704:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002708:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800270a:	4b0e      	ldr	r3, [pc, #56]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 8002712:	2200      	movs	r2, #0
 8002714:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 8002718:	2200      	movs	r2, #0
 800271a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800271c:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 800271e:	220c      	movs	r2, #12
 8002720:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002722:	4b08      	ldr	r3, [pc, #32]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002728:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 800272a:	2200      	movs	r2, #0
 800272c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800272e:	4805      	ldr	r0, [pc, #20]	@ (8002744 <MX_USART2_UART_Init+0x4c>)
 8002730:	f002 fee0 	bl	80054f4 <HAL_UART_Init>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800273a:	f000 f8df 	bl	80028fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200007a0 	.word	0x200007a0
 8002748:	40004400 	.word	0x40004400

0800274c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	@ 0x28
 8002750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
 800275c:	609a      	str	r2, [r3, #8]
 800275e:	60da      	str	r2, [r3, #12]
 8002760:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	4b57      	ldr	r3, [pc, #348]	@ (80028c4 <MX_GPIO_Init+0x178>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	4a56      	ldr	r2, [pc, #344]	@ (80028c4 <MX_GPIO_Init+0x178>)
 800276c:	f043 0304 	orr.w	r3, r3, #4
 8002770:	6313      	str	r3, [r2, #48]	@ 0x30
 8002772:	4b54      	ldr	r3, [pc, #336]	@ (80028c4 <MX_GPIO_Init+0x178>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b50      	ldr	r3, [pc, #320]	@ (80028c4 <MX_GPIO_Init+0x178>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	4a4f      	ldr	r2, [pc, #316]	@ (80028c4 <MX_GPIO_Init+0x178>)
 8002788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800278c:	6313      	str	r3, [r2, #48]	@ 0x30
 800278e:	4b4d      	ldr	r3, [pc, #308]	@ (80028c4 <MX_GPIO_Init+0x178>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	4b49      	ldr	r3, [pc, #292]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	4a48      	ldr	r2, [pc, #288]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027aa:	4b46      	ldr	r3, [pc, #280]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	607b      	str	r3, [r7, #4]
 80027ba:	4b42      	ldr	r3, [pc, #264]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	4a41      	ldr	r2, [pc, #260]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027c0:	f043 0302 	orr.w	r3, r3, #2
 80027c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c6:	4b3f      	ldr	r3, [pc, #252]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	607b      	str	r3, [r7, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	603b      	str	r3, [r7, #0]
 80027d6:	4b3b      	ldr	r3, [pc, #236]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027da:	4a3a      	ldr	r2, [pc, #232]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027dc:	f043 0308 	orr.w	r3, r3, #8
 80027e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027e2:	4b38      	ldr	r3, [pc, #224]	@ (80028c4 <MX_GPIO_Init+0x178>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	603b      	str	r3, [r7, #0]
 80027ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, INDICATOR_Pin|BMS_IND_Pin|BMS_A_Pin|PC_AIR_Pin
 80027ee:	2200      	movs	r2, #0
 80027f0:	f242 010f 	movw	r1, #8207	@ 0x200f
 80027f4:	4834      	ldr	r0, [pc, #208]	@ (80028c8 <MX_GPIO_Init+0x17c>)
 80027f6:	f000 fe91 	bl	800351c <HAL_GPIO_WritePin>
                          |CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80027fa:	2200      	movs	r2, #0
 80027fc:	2101      	movs	r1, #1
 80027fe:	4833      	ldr	r0, [pc, #204]	@ (80028cc <MX_GPIO_Init+0x180>)
 8002800:	f000 fe8c 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PC_REL_GPIO_Port, PC_REL_Pin, GPIO_PIN_RESET);
 8002804:	2200      	movs	r2, #0
 8002806:	2104      	movs	r1, #4
 8002808:	4831      	ldr	r0, [pc, #196]	@ (80028d0 <MX_GPIO_Init+0x184>)
 800280a:	f000 fe87 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800280e:	2201      	movs	r2, #1
 8002810:	2140      	movs	r1, #64	@ 0x40
 8002812:	4830      	ldr	r0, [pc, #192]	@ (80028d4 <MX_GPIO_Init+0x188>)
 8002814:	f000 fe82 	bl	800351c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INDICATOR_Pin BMS_IND_Pin BMS_A_Pin PC_AIR_Pin
                           CS_Pin */
  GPIO_InitStruct.Pin = INDICATOR_Pin|BMS_IND_Pin|BMS_A_Pin|PC_AIR_Pin
 8002818:	f242 030f 	movw	r3, #8207	@ 0x200f
 800281c:	617b      	str	r3, [r7, #20]
                          |CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281e:	2301      	movs	r3, #1
 8002820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002826:	2300      	movs	r3, #0
 8002828:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	4619      	mov	r1, r3
 8002830:	4825      	ldr	r0, [pc, #148]	@ (80028c8 <MX_GPIO_Init+0x17c>)
 8002832:	f000 fcdf 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002836:	2301      	movs	r3, #1
 8002838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002846:	f107 0314 	add.w	r3, r7, #20
 800284a:	4619      	mov	r1, r3
 800284c:	481f      	ldr	r0, [pc, #124]	@ (80028cc <MX_GPIO_Init+0x180>)
 800284e:	f000 fcd1 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIR__SENSE_Pin AIR__SENSEC5_Pin SHS_IMD_Pin SHS_TSMS_Pin
                           SHS_IN_Pin */
  GPIO_InitStruct.Pin = AIR__SENSE_Pin|AIR__SENSEC5_Pin|SHS_IMD_Pin|SHS_TSMS_Pin
 8002852:	f641 4330 	movw	r3, #7216	@ 0x1c30
 8002856:	617b      	str	r3, [r7, #20]
                          |SHS_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002858:	2300      	movs	r3, #0
 800285a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002860:	f107 0314 	add.w	r3, r7, #20
 8002864:	4619      	mov	r1, r3
 8002866:	4818      	ldr	r0, [pc, #96]	@ (80028c8 <MX_GPIO_Init+0x17c>)
 8002868:	f000 fcc4 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WAKE_Pin INTR_Pin RST_Pin Alert_Pin */
  GPIO_InitStruct.Pin = WAKE_Pin|INTR_Pin|RST_Pin|Alert_Pin;
 800286c:	23a3      	movs	r3, #163	@ 0xa3
 800286e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002870:	2300      	movs	r3, #0
 8002872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	4619      	mov	r1, r3
 800287e:	4815      	ldr	r0, [pc, #84]	@ (80028d4 <MX_GPIO_Init+0x188>)
 8002880:	f000 fcb8 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC_REL_Pin */
  GPIO_InitStruct.Pin = PC_REL_Pin;
 8002884:	2304      	movs	r3, #4
 8002886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002888:	2301      	movs	r3, #1
 800288a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PC_REL_GPIO_Port, &GPIO_InitStruct);
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	4619      	mov	r1, r3
 800289a:	480d      	ldr	r0, [pc, #52]	@ (80028d0 <MX_GPIO_Init+0x184>)
 800289c:	f000 fcaa 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028a0:	2340      	movs	r3, #64	@ 0x40
 80028a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80028ac:	2301      	movs	r3, #1
 80028ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4619      	mov	r1, r3
 80028b6:	4807      	ldr	r0, [pc, #28]	@ (80028d4 <MX_GPIO_Init+0x188>)
 80028b8:	f000 fc9c 	bl	80031f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028bc:	bf00      	nop
 80028be:	3728      	adds	r7, #40	@ 0x28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40020800 	.word	0x40020800
 80028cc:	40020000 	.word	0x40020000
 80028d0:	40020c00 	.word	0x40020c00
 80028d4:	40020400 	.word	0x40020400

080028d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a04      	ldr	r2, [pc, #16]	@ (80028f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d101      	bne.n	80028ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80028ea:	f000 fa61 	bl	8002db0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40010000 	.word	0x40010000

080028fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002900:	b672      	cpsid	i
}
 8002902:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <Error_Handler+0x8>

08002908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <HAL_MspInit+0x4c>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <HAL_MspInit+0x4c>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6453      	str	r3, [r2, #68]	@ 0x44
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <HAL_MspInit+0x4c>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4b09      	ldr	r3, [pc, #36]	@ (8002954 <HAL_MspInit+0x4c>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	4a08      	ldr	r2, [pc, #32]	@ (8002954 <HAL_MspInit+0x4c>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	@ 0x40
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_MspInit+0x4c>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800

08002958 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	@ 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_CAN_MspInit+0x84>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d12c      	bne.n	80029d4 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	4a17      	ldr	r2, [pc, #92]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 8002984:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002988:	6413      	str	r3, [r2, #64]	@ 0x40
 800298a:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a10      	ldr	r2, [pc, #64]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <HAL_CAN_MspInit+0x88>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80029b2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80029b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c0:	2303      	movs	r3, #3
 80029c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80029c4:	2309      	movs	r3, #9
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <HAL_CAN_MspInit+0x8c>)
 80029d0:	f000 fc10 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80029d4:	bf00      	nop
 80029d6:	3728      	adds	r7, #40	@ 0x28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40006400 	.word	0x40006400
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000

080029e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	@ 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	60da      	str	r2, [r3, #12]
 80029fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a19      	ldr	r2, [pc, #100]	@ (8002a6c <HAL_I2C_MspInit+0x84>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d12c      	bne.n	8002a64 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	4b18      	ldr	r3, [pc, #96]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	4a17      	ldr	r2, [pc, #92]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a14:	f043 0302 	orr.w	r3, r3, #2
 8002a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a1a:	4b15      	ldr	r3, [pc, #84]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a2c:	2312      	movs	r3, #18
 8002a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a34:	2303      	movs	r3, #3
 8002a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a38:	2304      	movs	r3, #4
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4619      	mov	r1, r3
 8002a42:	480c      	ldr	r0, [pc, #48]	@ (8002a74 <HAL_I2C_MspInit+0x8c>)
 8002a44:	f000 fbd6 	bl	80031f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a50:	4a07      	ldr	r2, [pc, #28]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a52:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a56:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <HAL_I2C_MspInit+0x88>)
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	@ 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40005400 	.word	0x40005400
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020400 	.word	0x40020400

08002a78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	@ 0x28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
 8002a8c:	60da      	str	r2, [r3, #12]
 8002a8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <HAL_SPI_MspInit+0x84>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d12b      	bne.n	8002af2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	4b18      	ldr	r3, [pc, #96]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	4a17      	ldr	r2, [pc, #92]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aa4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aaa:	4b15      	ldr	r3, [pc, #84]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4b11      	ldr	r3, [pc, #68]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	4a10      	ldr	r2, [pc, #64]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b00 <HAL_SPI_MspInit+0x88>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002ad2:	23e0      	movs	r3, #224	@ 0xe0
 8002ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae6:	f107 0314 	add.w	r3, r7, #20
 8002aea:	4619      	mov	r1, r3
 8002aec:	4805      	ldr	r0, [pc, #20]	@ (8002b04 <HAL_SPI_MspInit+0x8c>)
 8002aee:	f000 fb81 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002af2:	bf00      	nop
 8002af4:	3728      	adds	r7, #40	@ 0x28
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40013000 	.word	0x40013000
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40020000 	.word	0x40020000

08002b08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_UART_MspInit+0x84>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d12b      	bne.n	8002b82 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	4b18      	ldr	r3, [pc, #96]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	4a17      	ldr	r2, [pc, #92]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b3a:	4b15      	ldr	r3, [pc, #84]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	4b11      	ldr	r3, [pc, #68]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	4a10      	ldr	r2, [pc, #64]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b56:	4b0e      	ldr	r3, [pc, #56]	@ (8002b90 <HAL_UART_MspInit+0x88>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b62:	230c      	movs	r3, #12
 8002b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b72:	2307      	movs	r3, #7
 8002b74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b76:	f107 0314 	add.w	r3, r7, #20
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4805      	ldr	r0, [pc, #20]	@ (8002b94 <HAL_UART_MspInit+0x8c>)
 8002b7e:	f000 fb39 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b82:	bf00      	nop
 8002b84:	3728      	adds	r7, #40	@ 0x28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40004400 	.word	0x40004400
 8002b90:	40023800 	.word	0x40023800
 8002b94:	40020000 	.word	0x40020000

08002b98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08c      	sub	sp, #48	@ 0x30
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	4b2f      	ldr	r3, [pc, #188]	@ (8002c6c <HAL_InitTick+0xd4>)
 8002bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb0:	4a2e      	ldr	r2, [pc, #184]	@ (8002c6c <HAL_InitTick+0xd4>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bb8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c6c <HAL_InitTick+0xd4>)
 8002bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002bc4:	f107 020c 	add.w	r2, r7, #12
 8002bc8:	f107 0310 	add.w	r3, r7, #16
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 ff1c 	bl	8003a0c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002bd4:	f000 ff06 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be0:	4a23      	ldr	r2, [pc, #140]	@ (8002c70 <HAL_InitTick+0xd8>)
 8002be2:	fba2 2303 	umull	r2, r3, r2, r3
 8002be6:	0c9b      	lsrs	r3, r3, #18
 8002be8:	3b01      	subs	r3, #1
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002bec:	4b21      	ldr	r3, [pc, #132]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002bee:	4a22      	ldr	r2, [pc, #136]	@ (8002c78 <HAL_InitTick+0xe0>)
 8002bf0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002bf4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bf8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002c00:	4b1c      	ldr	r3, [pc, #112]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c06:	4b1b      	ldr	r3, [pc, #108]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c0c:	4b19      	ldr	r3, [pc, #100]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002c12:	4818      	ldr	r0, [pc, #96]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002c14:	f002 f9cc 	bl	8004fb0 <HAL_TIM_Base_Init>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002c1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d11b      	bne.n	8002c5e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002c26:	4813      	ldr	r0, [pc, #76]	@ (8002c74 <HAL_InitTick+0xdc>)
 8002c28:	f002 fa1c 	bl	8005064 <HAL_TIM_Base_Start_IT>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002c32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d111      	bne.n	8002c5e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002c3a:	2019      	movs	r0, #25
 8002c3c:	f000 facc 	bl	80031d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b0f      	cmp	r3, #15
 8002c44:	d808      	bhi.n	8002c58 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002c46:	2200      	movs	r2, #0
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	2019      	movs	r0, #25
 8002c4c:	f000 faa8 	bl	80031a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c50:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <HAL_InitTick+0xe4>)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	e002      	b.n	8002c5e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3730      	adds	r7, #48	@ 0x30
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	431bde83 	.word	0x431bde83
 8002c74:	200007e8 	.word	0x200007e8
 8002c78:	40010000 	.word	0x40010000
 8002c7c:	20000014 	.word	0x20000014

08002c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <NMI_Handler+0x4>

08002c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c8c:	bf00      	nop
 8002c8e:	e7fd      	b.n	8002c8c <HardFault_Handler+0x4>

08002c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c94:	bf00      	nop
 8002c96:	e7fd      	b.n	8002c94 <MemManage_Handler+0x4>

08002c98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <BusFault_Handler+0x4>

08002ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ca4:	bf00      	nop
 8002ca6:	e7fd      	b.n	8002ca4 <UsageFault_Handler+0x4>

08002ca8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ce4:	4802      	ldr	r0, [pc, #8]	@ (8002cf0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002ce6:	f002 fa2d 	bl	8005144 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	200007e8 	.word	0x200007e8

08002cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cf8:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <SystemInit+0x20>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	4a05      	ldr	r2, [pc, #20]	@ (8002d14 <SystemInit+0x20>)
 8002d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d1c:	480d      	ldr	r0, [pc, #52]	@ (8002d54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d1e:	490e      	ldr	r1, [pc, #56]	@ (8002d58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d20:	4a0e      	ldr	r2, [pc, #56]	@ (8002d5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d24:	e002      	b.n	8002d2c <LoopCopyDataInit>

08002d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d2a:	3304      	adds	r3, #4

08002d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d30:	d3f9      	bcc.n	8002d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d32:	4a0b      	ldr	r2, [pc, #44]	@ (8002d60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d34:	4c0b      	ldr	r4, [pc, #44]	@ (8002d64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d38:	e001      	b.n	8002d3e <LoopFillZerobss>

08002d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d3c:	3204      	adds	r2, #4

08002d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d40:	d3fb      	bcc.n	8002d3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d42:	f7ff ffd7 	bl	8002cf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d46:	f003 fe7f 	bl	8006a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4a:	f7ff fbbb 	bl	80024c4 <main>
  bx  lr    
 8002d4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d58:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002d5c:	08009400 	.word	0x08009400
  ldr r2, =_sbss
 8002d60:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002d64:	20000984 	.word	0x20000984

08002d68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d68:	e7fe      	b.n	8002d68 <ADC_IRQHandler>
	...

08002d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d70:	4b0e      	ldr	r3, [pc, #56]	@ (8002dac <HAL_Init+0x40>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a0d      	ldr	r2, [pc, #52]	@ (8002dac <HAL_Init+0x40>)
 8002d76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <HAL_Init+0x40>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a0a      	ldr	r2, [pc, #40]	@ (8002dac <HAL_Init+0x40>)
 8002d82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d88:	4b08      	ldr	r3, [pc, #32]	@ (8002dac <HAL_Init+0x40>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a07      	ldr	r2, [pc, #28]	@ (8002dac <HAL_Init+0x40>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d94:	2003      	movs	r0, #3
 8002d96:	f000 f9f8 	bl	800318a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d9a:	200f      	movs	r0, #15
 8002d9c:	f7ff fefc 	bl	8002b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da0:	f7ff fdb2 	bl	8002908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40023c00 	.word	0x40023c00

08002db0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db4:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <HAL_IncTick+0x20>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_IncTick+0x24>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	4a04      	ldr	r2, [pc, #16]	@ (8002dd4 <HAL_IncTick+0x24>)
 8002dc2:	6013      	str	r3, [r2, #0]
}
 8002dc4:	bf00      	nop
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	20000018 	.word	0x20000018
 8002dd4:	20000830 	.word	0x20000830

08002dd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return uwTick;
 8002ddc:	4b03      	ldr	r3, [pc, #12]	@ (8002dec <HAL_GetTick+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	20000830 	.word	0x20000830

08002df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df8:	f7ff ffee 	bl	8002dd8 <HAL_GetTick>
 8002dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e08:	d005      	beq.n	8002e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <HAL_Delay+0x44>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4413      	add	r3, r2
 8002e14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e16:	bf00      	nop
 8002e18:	f7ff ffde 	bl	8002dd8 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d8f7      	bhi.n	8002e18 <HAL_Delay+0x28>
  {
  }
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000018 	.word	0x20000018

08002e38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e0ed      	b.n	8003026 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d102      	bne.n	8002e5c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fd7e 	bl	8002958 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e6c:	f7ff ffb4 	bl	8002dd8 <HAL_GetTick>
 8002e70:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e72:	e012      	b.n	8002e9a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e74:	f7ff ffb0 	bl	8002dd8 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b0a      	cmp	r3, #10
 8002e80:	d90b      	bls.n	8002e9a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e86:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2205      	movs	r2, #5
 8002e92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e0c5      	b.n	8003026 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0e5      	beq.n	8002e74 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0202 	bic.w	r2, r2, #2
 8002eb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eb8:	f7ff ff8e 	bl	8002dd8 <HAL_GetTick>
 8002ebc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ebe:	e012      	b.n	8002ee6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ec0:	f7ff ff8a 	bl	8002dd8 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b0a      	cmp	r3, #10
 8002ecc:	d90b      	bls.n	8002ee6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2205      	movs	r2, #5
 8002ede:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e09f      	b.n	8003026 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1e5      	bne.n	8002ec0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	7e1b      	ldrb	r3, [r3, #24]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d108      	bne.n	8002f0e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e007      	b.n	8002f1e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	7e5b      	ldrb	r3, [r3, #25]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d108      	bne.n	8002f38 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e007      	b.n	8002f48 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f46:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	7e9b      	ldrb	r3, [r3, #26]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d108      	bne.n	8002f62 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0220 	orr.w	r2, r2, #32
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e007      	b.n	8002f72 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0220 	bic.w	r2, r2, #32
 8002f70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	7edb      	ldrb	r3, [r3, #27]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d108      	bne.n	8002f8c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0210 	bic.w	r2, r2, #16
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	e007      	b.n	8002f9c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0210 	orr.w	r2, r2, #16
 8002f9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	7f1b      	ldrb	r3, [r3, #28]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d108      	bne.n	8002fb6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0208 	orr.w	r2, r2, #8
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	e007      	b.n	8002fc6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0208 	bic.w	r2, r2, #8
 8002fc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	7f5b      	ldrb	r3, [r3, #29]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d108      	bne.n	8002fe0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0204 	orr.w	r2, r2, #4
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	e007      	b.n	8002ff0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0204 	bic.w	r2, r2, #4
 8002fee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	ea42 0103 	orr.w	r1, r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	1e5a      	subs	r2, r3, #1
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003040:	4b0c      	ldr	r3, [pc, #48]	@ (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800304c:	4013      	ands	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003058:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800305c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003062:	4a04      	ldr	r2, [pc, #16]	@ (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	60d3      	str	r3, [r2, #12]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800307c:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <__NVIC_GetPriorityGrouping+0x18>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 0307 	and.w	r3, r3, #7
}
 8003086:	4618      	mov	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	db0b      	blt.n	80030be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	4907      	ldr	r1, [pc, #28]	@ (80030cc <__NVIC_EnableIRQ+0x38>)
 80030ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2001      	movs	r0, #1
 80030b6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000e100 	.word	0xe000e100

080030d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	6039      	str	r1, [r7, #0]
 80030da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	db0a      	blt.n	80030fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	490c      	ldr	r1, [pc, #48]	@ (800311c <__NVIC_SetPriority+0x4c>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	0112      	lsls	r2, r2, #4
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	440b      	add	r3, r1
 80030f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030f8:	e00a      	b.n	8003110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4908      	ldr	r1, [pc, #32]	@ (8003120 <__NVIC_SetPriority+0x50>)
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	3b04      	subs	r3, #4
 8003108:	0112      	lsls	r2, r2, #4
 800310a:	b2d2      	uxtb	r2, r2
 800310c:	440b      	add	r3, r1
 800310e:	761a      	strb	r2, [r3, #24]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	e000e100 	.word	0xe000e100
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003124:	b480      	push	{r7}
 8003126:	b089      	sub	sp, #36	@ 0x24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	f1c3 0307 	rsb	r3, r3, #7
 800313e:	2b04      	cmp	r3, #4
 8003140:	bf28      	it	cs
 8003142:	2304      	movcs	r3, #4
 8003144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	3304      	adds	r3, #4
 800314a:	2b06      	cmp	r3, #6
 800314c:	d902      	bls.n	8003154 <NVIC_EncodePriority+0x30>
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3b03      	subs	r3, #3
 8003152:	e000      	b.n	8003156 <NVIC_EncodePriority+0x32>
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003158:	f04f 32ff 	mov.w	r2, #4294967295
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43da      	mvns	r2, r3
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	401a      	ands	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800316c:	f04f 31ff 	mov.w	r1, #4294967295
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	43d9      	mvns	r1, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800317c:	4313      	orrs	r3, r2
         );
}
 800317e:	4618      	mov	r0, r3
 8003180:	3724      	adds	r7, #36	@ 0x24
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ff4c 	bl	8003030 <__NVIC_SetPriorityGrouping>
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	4603      	mov	r3, r0
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
 80031ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031b2:	f7ff ff61 	bl	8003078 <__NVIC_GetPriorityGrouping>
 80031b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	68b9      	ldr	r1, [r7, #8]
 80031bc:	6978      	ldr	r0, [r7, #20]
 80031be:	f7ff ffb1 	bl	8003124 <NVIC_EncodePriority>
 80031c2:	4602      	mov	r2, r0
 80031c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031c8:	4611      	mov	r1, r2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff ff80 	bl	80030d0 <__NVIC_SetPriority>
}
 80031d0:	bf00      	nop
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff ff54 	bl	8003094 <__NVIC_EnableIRQ>
}
 80031ec:	bf00      	nop
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	@ 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	e165      	b.n	80034dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003210:	2201      	movs	r2, #1
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	4013      	ands	r3, r2
 8003222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	429a      	cmp	r2, r3
 800322a:	f040 8154 	bne.w	80034d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d005      	beq.n	8003246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003242:	2b02      	cmp	r3, #2
 8003244:	d130      	bne.n	80032a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	2203      	movs	r2, #3
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800327c:	2201      	movs	r2, #1
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 0201 	and.w	r2, r3, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4313      	orrs	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b03      	cmp	r3, #3
 80032b2:	d017      	beq.n	80032e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	2203      	movs	r2, #3
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4313      	orrs	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d123      	bne.n	8003338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	08da      	lsrs	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3208      	adds	r2, #8
 80032f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	220f      	movs	r2, #15
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	08da      	lsrs	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3208      	adds	r2, #8
 8003332:	69b9      	ldr	r1, [r7, #24]
 8003334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	2203      	movs	r2, #3
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0203 	and.w	r2, r3, #3
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80ae 	beq.w	80034d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	4b5d      	ldr	r3, [pc, #372]	@ (80034f4 <HAL_GPIO_Init+0x300>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	4a5c      	ldr	r2, [pc, #368]	@ (80034f4 <HAL_GPIO_Init+0x300>)
 8003384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003388:	6453      	str	r3, [r2, #68]	@ 0x44
 800338a:	4b5a      	ldr	r3, [pc, #360]	@ (80034f4 <HAL_GPIO_Init+0x300>)
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003396:	4a58      	ldr	r2, [pc, #352]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	3302      	adds	r3, #2
 800339e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	220f      	movs	r2, #15
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a4f      	ldr	r2, [pc, #316]	@ (80034fc <HAL_GPIO_Init+0x308>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d025      	beq.n	800340e <HAL_GPIO_Init+0x21a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a4e      	ldr	r2, [pc, #312]	@ (8003500 <HAL_GPIO_Init+0x30c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01f      	beq.n	800340a <HAL_GPIO_Init+0x216>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003504 <HAL_GPIO_Init+0x310>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d019      	beq.n	8003406 <HAL_GPIO_Init+0x212>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a4c      	ldr	r2, [pc, #304]	@ (8003508 <HAL_GPIO_Init+0x314>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d013      	beq.n	8003402 <HAL_GPIO_Init+0x20e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a4b      	ldr	r2, [pc, #300]	@ (800350c <HAL_GPIO_Init+0x318>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00d      	beq.n	80033fe <HAL_GPIO_Init+0x20a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003510 <HAL_GPIO_Init+0x31c>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d007      	beq.n	80033fa <HAL_GPIO_Init+0x206>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a49      	ldr	r2, [pc, #292]	@ (8003514 <HAL_GPIO_Init+0x320>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d101      	bne.n	80033f6 <HAL_GPIO_Init+0x202>
 80033f2:	2306      	movs	r3, #6
 80033f4:	e00c      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 80033f6:	2307      	movs	r3, #7
 80033f8:	e00a      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 80033fa:	2305      	movs	r3, #5
 80033fc:	e008      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 80033fe:	2304      	movs	r3, #4
 8003400:	e006      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 8003402:	2303      	movs	r3, #3
 8003404:	e004      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 8003406:	2302      	movs	r3, #2
 8003408:	e002      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <HAL_GPIO_Init+0x21c>
 800340e:	2300      	movs	r3, #0
 8003410:	69fa      	ldr	r2, [r7, #28]
 8003412:	f002 0203 	and.w	r2, r2, #3
 8003416:	0092      	lsls	r2, r2, #2
 8003418:	4093      	lsls	r3, r2
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003420:	4935      	ldr	r1, [pc, #212]	@ (80034f8 <HAL_GPIO_Init+0x304>)
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	089b      	lsrs	r3, r3, #2
 8003426:	3302      	adds	r3, #2
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800342e:	4b3a      	ldr	r3, [pc, #232]	@ (8003518 <HAL_GPIO_Init+0x324>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003452:	4a31      	ldr	r2, [pc, #196]	@ (8003518 <HAL_GPIO_Init+0x324>)
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003458:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <HAL_GPIO_Init+0x324>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	43db      	mvns	r3, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4013      	ands	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800347c:	4a26      	ldr	r2, [pc, #152]	@ (8003518 <HAL_GPIO_Init+0x324>)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003482:	4b25      	ldr	r3, [pc, #148]	@ (8003518 <HAL_GPIO_Init+0x324>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	43db      	mvns	r3, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4013      	ands	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d003      	beq.n	80034a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003518 <HAL_GPIO_Init+0x324>)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003518 <HAL_GPIO_Init+0x324>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034d0:	4a11      	ldr	r2, [pc, #68]	@ (8003518 <HAL_GPIO_Init+0x324>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	3301      	adds	r3, #1
 80034da:	61fb      	str	r3, [r7, #28]
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	2b0f      	cmp	r3, #15
 80034e0:	f67f ae96 	bls.w	8003210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034e4:	bf00      	nop
 80034e6:	bf00      	nop
 80034e8:	3724      	adds	r7, #36	@ 0x24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	40023800 	.word	0x40023800
 80034f8:	40013800 	.word	0x40013800
 80034fc:	40020000 	.word	0x40020000
 8003500:	40020400 	.word	0x40020400
 8003504:	40020800 	.word	0x40020800
 8003508:	40020c00 	.word	0x40020c00
 800350c:	40021000 	.word	0x40021000
 8003510:	40021400 	.word	0x40021400
 8003514:	40021800 	.word	0x40021800
 8003518:	40013c00 	.word	0x40013c00

0800351c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	807b      	strh	r3, [r7, #2]
 8003528:	4613      	mov	r3, r2
 800352a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800352c:	787b      	ldrb	r3, [r7, #1]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003532:	887a      	ldrh	r2, [r7, #2]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003538:	e003      	b.n	8003542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800353a:	887b      	ldrh	r3, [r7, #2]
 800353c:	041a      	lsls	r2, r3, #16
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	619a      	str	r2, [r3, #24]
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
	...

08003550 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e12b      	b.n	80037ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d106      	bne.n	800357c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff fa36 	bl	80029e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2224      	movs	r2, #36	@ 0x24
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0201 	bic.w	r2, r2, #1
 8003592:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035b4:	f000 fa02 	bl	80039bc <HAL_RCC_GetPCLK1Freq>
 80035b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	4a81      	ldr	r2, [pc, #516]	@ (80037c4 <HAL_I2C_Init+0x274>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d807      	bhi.n	80035d4 <HAL_I2C_Init+0x84>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a80      	ldr	r2, [pc, #512]	@ (80037c8 <HAL_I2C_Init+0x278>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf94      	ite	ls
 80035cc:	2301      	movls	r3, #1
 80035ce:	2300      	movhi	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	e006      	b.n	80035e2 <HAL_I2C_Init+0x92>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4a7d      	ldr	r2, [pc, #500]	@ (80037cc <HAL_I2C_Init+0x27c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	bf94      	ite	ls
 80035dc:	2301      	movls	r3, #1
 80035de:	2300      	movhi	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e0e7      	b.n	80037ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4a78      	ldr	r2, [pc, #480]	@ (80037d0 <HAL_I2C_Init+0x280>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	0c9b      	lsrs	r3, r3, #18
 80035f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4a6a      	ldr	r2, [pc, #424]	@ (80037c4 <HAL_I2C_Init+0x274>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d802      	bhi.n	8003624 <HAL_I2C_Init+0xd4>
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	3301      	adds	r3, #1
 8003622:	e009      	b.n	8003638 <HAL_I2C_Init+0xe8>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800362a:	fb02 f303 	mul.w	r3, r2, r3
 800362e:	4a69      	ldr	r2, [pc, #420]	@ (80037d4 <HAL_I2C_Init+0x284>)
 8003630:	fba2 2303 	umull	r2, r3, r2, r3
 8003634:	099b      	lsrs	r3, r3, #6
 8003636:	3301      	adds	r3, #1
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6812      	ldr	r2, [r2, #0]
 800363c:	430b      	orrs	r3, r1
 800363e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800364a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	495c      	ldr	r1, [pc, #368]	@ (80037c4 <HAL_I2C_Init+0x274>)
 8003654:	428b      	cmp	r3, r1
 8003656:	d819      	bhi.n	800368c <HAL_I2C_Init+0x13c>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1e59      	subs	r1, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	fbb1 f3f3 	udiv	r3, r1, r3
 8003666:	1c59      	adds	r1, r3, #1
 8003668:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800366c:	400b      	ands	r3, r1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00a      	beq.n	8003688 <HAL_I2C_Init+0x138>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	1e59      	subs	r1, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003680:	3301      	adds	r3, #1
 8003682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003686:	e051      	b.n	800372c <HAL_I2C_Init+0x1dc>
 8003688:	2304      	movs	r3, #4
 800368a:	e04f      	b.n	800372c <HAL_I2C_Init+0x1dc>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d111      	bne.n	80036b8 <HAL_I2C_Init+0x168>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e58      	subs	r0, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	440b      	add	r3, r1
 80036a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a6:	3301      	adds	r3, #1
 80036a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	e012      	b.n	80036de <HAL_I2C_Init+0x18e>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e58      	subs	r0, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	0099      	lsls	r1, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ce:	3301      	adds	r3, #1
 80036d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	bf0c      	ite	eq
 80036d8:	2301      	moveq	r3, #1
 80036da:	2300      	movne	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_I2C_Init+0x196>
 80036e2:	2301      	movs	r3, #1
 80036e4:	e022      	b.n	800372c <HAL_I2C_Init+0x1dc>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10e      	bne.n	800370c <HAL_I2C_Init+0x1bc>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	1e58      	subs	r0, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6859      	ldr	r1, [r3, #4]
 80036f6:	460b      	mov	r3, r1
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	440b      	add	r3, r1
 80036fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003700:	3301      	adds	r3, #1
 8003702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800370a:	e00f      	b.n	800372c <HAL_I2C_Init+0x1dc>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1e58      	subs	r0, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	0099      	lsls	r1, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003722:	3301      	adds	r3, #1
 8003724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003728:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	6809      	ldr	r1, [r1, #0]
 8003730:	4313      	orrs	r3, r2
 8003732:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69da      	ldr	r2, [r3, #28]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	430a      	orrs	r2, r1
 800374e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800375a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6911      	ldr	r1, [r2, #16]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68d2      	ldr	r2, [r2, #12]
 8003766:	4311      	orrs	r1, r2
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	430b      	orrs	r3, r1
 800376e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	000186a0 	.word	0x000186a0
 80037c8:	001e847f 	.word	0x001e847f
 80037cc:	003d08ff 	.word	0x003d08ff
 80037d0:	431bde83 	.word	0x431bde83
 80037d4:	10624dd3 	.word	0x10624dd3

080037d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0cc      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037ec:	4b68      	ldr	r3, [pc, #416]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 030f 	and.w	r3, r3, #15
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d90c      	bls.n	8003814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fa:	4b65      	ldr	r3, [pc, #404]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b63      	ldr	r3, [pc, #396]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d001      	beq.n	8003814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e0b8      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d020      	beq.n	8003862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800382c:	4b59      	ldr	r3, [pc, #356]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	4a58      	ldr	r2, [pc, #352]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003836:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0308 	and.w	r3, r3, #8
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003844:	4b53      	ldr	r3, [pc, #332]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	4a52      	ldr	r2, [pc, #328]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800384e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003850:	4b50      	ldr	r3, [pc, #320]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	494d      	ldr	r1, [pc, #308]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	4313      	orrs	r3, r2
 8003860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d044      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d107      	bne.n	8003886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003876:	4b47      	ldr	r3, [pc, #284]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d119      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e07f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b02      	cmp	r3, #2
 800388c:	d003      	beq.n	8003896 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003892:	2b03      	cmp	r3, #3
 8003894:	d107      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003896:	4b3f      	ldr	r3, [pc, #252]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d109      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e06f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e067      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038b6:	4b37      	ldr	r3, [pc, #220]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f023 0203 	bic.w	r2, r3, #3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	4934      	ldr	r1, [pc, #208]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038c8:	f7ff fa86 	bl	8002dd8 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d0:	f7ff fa82 	bl	8002dd8 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e04f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 020c 	and.w	r2, r3, #12
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d1eb      	bne.n	80038d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f8:	4b25      	ldr	r3, [pc, #148]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 030f 	and.w	r3, r3, #15
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d20c      	bcs.n	8003920 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b22      	ldr	r3, [pc, #136]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800390e:	4b20      	ldr	r3, [pc, #128]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	429a      	cmp	r2, r3
 800391a:	d001      	beq.n	8003920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e032      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d008      	beq.n	800393e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800392c:	4b19      	ldr	r3, [pc, #100]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	4916      	ldr	r1, [pc, #88]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	4313      	orrs	r3, r2
 800393c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800394a:	4b12      	ldr	r3, [pc, #72]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	490e      	ldr	r1, [pc, #56]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	4313      	orrs	r3, r2
 800395c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800395e:	f000 f887 	bl	8003a70 <HAL_RCC_GetSysClockFreq>
 8003962:	4602      	mov	r2, r0
 8003964:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	091b      	lsrs	r3, r3, #4
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	490a      	ldr	r1, [pc, #40]	@ (8003998 <HAL_RCC_ClockConfig+0x1c0>)
 8003970:	5ccb      	ldrb	r3, [r1, r3]
 8003972:	fa22 f303 	lsr.w	r3, r2, r3
 8003976:	4a09      	ldr	r2, [pc, #36]	@ (800399c <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800397a:	4b09      	ldr	r3, [pc, #36]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c8>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff f90a 	bl	8002b98 <HAL_InitTick>

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40023c00 	.word	0x40023c00
 8003994:	40023800 	.word	0x40023800
 8003998:	08009064 	.word	0x08009064
 800399c:	20000010 	.word	0x20000010
 80039a0:	20000014 	.word	0x20000014

080039a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039a8:	4b03      	ldr	r3, [pc, #12]	@ (80039b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039aa:	681b      	ldr	r3, [r3, #0]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	20000010 	.word	0x20000010

080039bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039c0:	f7ff fff0 	bl	80039a4 <HAL_RCC_GetHCLKFreq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	0a9b      	lsrs	r3, r3, #10
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	4903      	ldr	r1, [pc, #12]	@ (80039e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039d2:	5ccb      	ldrb	r3, [r1, r3]
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40023800 	.word	0x40023800
 80039e0:	08009074 	.word	0x08009074

080039e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039e8:	f7ff ffdc 	bl	80039a4 <HAL_RCC_GetHCLKFreq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	0b5b      	lsrs	r3, r3, #13
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	4903      	ldr	r1, [pc, #12]	@ (8003a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039fa:	5ccb      	ldrb	r3, [r1, r3]
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40023800 	.word	0x40023800
 8003a08:	08009074 	.word	0x08009074

08003a0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	220f      	movs	r2, #15
 8003a1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a1c:	4b12      	ldr	r3, [pc, #72]	@ (8003a68 <HAL_RCC_GetClockConfig+0x5c>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 0203 	and.w	r2, r3, #3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a28:	4b0f      	ldr	r3, [pc, #60]	@ (8003a68 <HAL_RCC_GetClockConfig+0x5c>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a34:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <HAL_RCC_GetClockConfig+0x5c>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a40:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <HAL_RCC_GetClockConfig+0x5c>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	08db      	lsrs	r3, r3, #3
 8003a46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a4e:	4b07      	ldr	r3, [pc, #28]	@ (8003a6c <HAL_RCC_GetClockConfig+0x60>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 020f 	and.w	r2, r3, #15
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	601a      	str	r2, [r3, #0]
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	40023c00 	.word	0x40023c00

08003a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a74:	b0ae      	sub	sp, #184	@ 0xb8
 8003a76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a96:	4bcb      	ldr	r3, [pc, #812]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 030c 	and.w	r3, r3, #12
 8003a9e:	2b0c      	cmp	r3, #12
 8003aa0:	f200 8206 	bhi.w	8003eb0 <HAL_RCC_GetSysClockFreq+0x440>
 8003aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8003aac <HAL_RCC_GetSysClockFreq+0x3c>)
 8003aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aaa:	bf00      	nop
 8003aac:	08003ae1 	.word	0x08003ae1
 8003ab0:	08003eb1 	.word	0x08003eb1
 8003ab4:	08003eb1 	.word	0x08003eb1
 8003ab8:	08003eb1 	.word	0x08003eb1
 8003abc:	08003ae9 	.word	0x08003ae9
 8003ac0:	08003eb1 	.word	0x08003eb1
 8003ac4:	08003eb1 	.word	0x08003eb1
 8003ac8:	08003eb1 	.word	0x08003eb1
 8003acc:	08003af1 	.word	0x08003af1
 8003ad0:	08003eb1 	.word	0x08003eb1
 8003ad4:	08003eb1 	.word	0x08003eb1
 8003ad8:	08003eb1 	.word	0x08003eb1
 8003adc:	08003ce1 	.word	0x08003ce1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ae0:	4bb9      	ldr	r3, [pc, #740]	@ (8003dc8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ae6:	e1e7      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ae8:	4bb8      	ldr	r3, [pc, #736]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x35c>)
 8003aea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003aee:	e1e3      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003af0:	4bb4      	ldr	r3, [pc, #720]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003af8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003afc:	4bb1      	ldr	r3, [pc, #708]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d071      	beq.n	8003bec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b08:	4bae      	ldr	r3, [pc, #696]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	099b      	lsrs	r3, r3, #6
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b14:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b24:	2300      	movs	r3, #0
 8003b26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b2e:	4622      	mov	r2, r4
 8003b30:	462b      	mov	r3, r5
 8003b32:	f04f 0000 	mov.w	r0, #0
 8003b36:	f04f 0100 	mov.w	r1, #0
 8003b3a:	0159      	lsls	r1, r3, #5
 8003b3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b40:	0150      	lsls	r0, r2, #5
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	4621      	mov	r1, r4
 8003b48:	1a51      	subs	r1, r2, r1
 8003b4a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003b4c:	4629      	mov	r1, r5
 8003b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b52:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	f04f 0300 	mov.w	r3, #0
 8003b5c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003b60:	4649      	mov	r1, r9
 8003b62:	018b      	lsls	r3, r1, #6
 8003b64:	4641      	mov	r1, r8
 8003b66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	018a      	lsls	r2, r1, #6
 8003b6e:	4641      	mov	r1, r8
 8003b70:	1a51      	subs	r1, r2, r1
 8003b72:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b74:	4649      	mov	r1, r9
 8003b76:	eb63 0301 	sbc.w	r3, r3, r1
 8003b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003b88:	4649      	mov	r1, r9
 8003b8a:	00cb      	lsls	r3, r1, #3
 8003b8c:	4641      	mov	r1, r8
 8003b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b92:	4641      	mov	r1, r8
 8003b94:	00ca      	lsls	r2, r1, #3
 8003b96:	4610      	mov	r0, r2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	4622      	mov	r2, r4
 8003b9e:	189b      	adds	r3, r3, r2
 8003ba0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ba2:	462b      	mov	r3, r5
 8003ba4:	460a      	mov	r2, r1
 8003ba6:	eb42 0303 	adc.w	r3, r2, r3
 8003baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	f04f 0300 	mov.w	r3, #0
 8003bb4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003bb8:	4629      	mov	r1, r5
 8003bba:	024b      	lsls	r3, r1, #9
 8003bbc:	4621      	mov	r1, r4
 8003bbe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	024a      	lsls	r2, r1, #9
 8003bc6:	4610      	mov	r0, r2
 8003bc8:	4619      	mov	r1, r3
 8003bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003bd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003bd8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003bdc:	f7fd f854 	bl	8000c88 <__aeabi_uldivmod>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	4613      	mov	r3, r2
 8003be6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bea:	e067      	b.n	8003cbc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bec:	4b75      	ldr	r3, [pc, #468]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	099b      	lsrs	r3, r3, #6
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bf8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003bfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c06:	2300      	movs	r3, #0
 8003c08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c0a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003c0e:	4622      	mov	r2, r4
 8003c10:	462b      	mov	r3, r5
 8003c12:	f04f 0000 	mov.w	r0, #0
 8003c16:	f04f 0100 	mov.w	r1, #0
 8003c1a:	0159      	lsls	r1, r3, #5
 8003c1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c20:	0150      	lsls	r0, r2, #5
 8003c22:	4602      	mov	r2, r0
 8003c24:	460b      	mov	r3, r1
 8003c26:	4621      	mov	r1, r4
 8003c28:	1a51      	subs	r1, r2, r1
 8003c2a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003c40:	4649      	mov	r1, r9
 8003c42:	018b      	lsls	r3, r1, #6
 8003c44:	4641      	mov	r1, r8
 8003c46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c4a:	4641      	mov	r1, r8
 8003c4c:	018a      	lsls	r2, r1, #6
 8003c4e:	4641      	mov	r1, r8
 8003c50:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c54:	4649      	mov	r1, r9
 8003c56:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c5a:	f04f 0200 	mov.w	r2, #0
 8003c5e:	f04f 0300 	mov.w	r3, #0
 8003c62:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c66:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c6e:	4692      	mov	sl, r2
 8003c70:	469b      	mov	fp, r3
 8003c72:	4623      	mov	r3, r4
 8003c74:	eb1a 0303 	adds.w	r3, sl, r3
 8003c78:	623b      	str	r3, [r7, #32]
 8003c7a:	462b      	mov	r3, r5
 8003c7c:	eb4b 0303 	adc.w	r3, fp, r3
 8003c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c8e:	4629      	mov	r1, r5
 8003c90:	028b      	lsls	r3, r1, #10
 8003c92:	4621      	mov	r1, r4
 8003c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c98:	4621      	mov	r1, r4
 8003c9a:	028a      	lsls	r2, r1, #10
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ca8:	677a      	str	r2, [r7, #116]	@ 0x74
 8003caa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003cae:	f7fc ffeb 	bl	8000c88 <__aeabi_uldivmod>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003cbc:	4b41      	ldr	r3, [pc, #260]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	0c1b      	lsrs	r3, r3, #16
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003cd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003cde:	e0eb      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ce0:	4b38      	ldr	r3, [pc, #224]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cec:	4b35      	ldr	r3, [pc, #212]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d06b      	beq.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cf8:	4b32      	ldr	r3, [pc, #200]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	099b      	lsrs	r3, r3, #6
 8003cfe:	2200      	movs	r2, #0
 8003d00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d10:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003d14:	4622      	mov	r2, r4
 8003d16:	462b      	mov	r3, r5
 8003d18:	f04f 0000 	mov.w	r0, #0
 8003d1c:	f04f 0100 	mov.w	r1, #0
 8003d20:	0159      	lsls	r1, r3, #5
 8003d22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d26:	0150      	lsls	r0, r2, #5
 8003d28:	4602      	mov	r2, r0
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	1a51      	subs	r1, r2, r1
 8003d30:	61b9      	str	r1, [r7, #24]
 8003d32:	4629      	mov	r1, r5
 8003d34:	eb63 0301 	sbc.w	r3, r3, r1
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	f04f 0300 	mov.w	r3, #0
 8003d42:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003d46:	4659      	mov	r1, fp
 8003d48:	018b      	lsls	r3, r1, #6
 8003d4a:	4651      	mov	r1, sl
 8003d4c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d50:	4651      	mov	r1, sl
 8003d52:	018a      	lsls	r2, r1, #6
 8003d54:	4651      	mov	r1, sl
 8003d56:	ebb2 0801 	subs.w	r8, r2, r1
 8003d5a:	4659      	mov	r1, fp
 8003d5c:	eb63 0901 	sbc.w	r9, r3, r1
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	f04f 0300 	mov.w	r3, #0
 8003d68:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d6c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d70:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d74:	4690      	mov	r8, r2
 8003d76:	4699      	mov	r9, r3
 8003d78:	4623      	mov	r3, r4
 8003d7a:	eb18 0303 	adds.w	r3, r8, r3
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	462b      	mov	r3, r5
 8003d82:	eb49 0303 	adc.w	r3, r9, r3
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d94:	4629      	mov	r1, r5
 8003d96:	024b      	lsls	r3, r1, #9
 8003d98:	4621      	mov	r1, r4
 8003d9a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d9e:	4621      	mov	r1, r4
 8003da0:	024a      	lsls	r2, r1, #9
 8003da2:	4610      	mov	r0, r2
 8003da4:	4619      	mov	r1, r3
 8003da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003daa:	2200      	movs	r2, #0
 8003dac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003dae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003db0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003db4:	f7fc ff68 	bl	8000c88 <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dc2:	e065      	b.n	8003e90 <HAL_RCC_GetSysClockFreq+0x420>
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	00f42400 	.word	0x00f42400
 8003dcc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dd0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	099b      	lsrs	r3, r3, #6
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	4618      	mov	r0, r3
 8003dda:	4611      	mov	r1, r2
 8003ddc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003de0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003de2:	2300      	movs	r3, #0
 8003de4:	657b      	str	r3, [r7, #84]	@ 0x54
 8003de6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003dea:	4642      	mov	r2, r8
 8003dec:	464b      	mov	r3, r9
 8003dee:	f04f 0000 	mov.w	r0, #0
 8003df2:	f04f 0100 	mov.w	r1, #0
 8003df6:	0159      	lsls	r1, r3, #5
 8003df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dfc:	0150      	lsls	r0, r2, #5
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	4641      	mov	r1, r8
 8003e04:	1a51      	subs	r1, r2, r1
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	4649      	mov	r1, r9
 8003e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	f04f 0200 	mov.w	r2, #0
 8003e14:	f04f 0300 	mov.w	r3, #0
 8003e18:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e1c:	4659      	mov	r1, fp
 8003e1e:	018b      	lsls	r3, r1, #6
 8003e20:	4651      	mov	r1, sl
 8003e22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e26:	4651      	mov	r1, sl
 8003e28:	018a      	lsls	r2, r1, #6
 8003e2a:	4651      	mov	r1, sl
 8003e2c:	1a54      	subs	r4, r2, r1
 8003e2e:	4659      	mov	r1, fp
 8003e30:	eb63 0501 	sbc.w	r5, r3, r1
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	00eb      	lsls	r3, r5, #3
 8003e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e42:	00e2      	lsls	r2, r4, #3
 8003e44:	4614      	mov	r4, r2
 8003e46:	461d      	mov	r5, r3
 8003e48:	4643      	mov	r3, r8
 8003e4a:	18e3      	adds	r3, r4, r3
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	464b      	mov	r3, r9
 8003e50:	eb45 0303 	adc.w	r3, r5, r3
 8003e54:	607b      	str	r3, [r7, #4]
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e62:	4629      	mov	r1, r5
 8003e64:	028b      	lsls	r3, r1, #10
 8003e66:	4621      	mov	r1, r4
 8003e68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e6c:	4621      	mov	r1, r4
 8003e6e:	028a      	lsls	r2, r1, #10
 8003e70:	4610      	mov	r0, r2
 8003e72:	4619      	mov	r1, r3
 8003e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e78:	2200      	movs	r2, #0
 8003e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e7c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003e7e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e82:	f7fc ff01 	bl	8000c88 <__aeabi_uldivmod>
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e90:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	0f1b      	lsrs	r3, r3, #28
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003eae:	e003      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003eb0:	4b06      	ldr	r3, [pc, #24]	@ (8003ecc <HAL_RCC_GetSysClockFreq+0x45c>)
 8003eb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003eb6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	37b8      	adds	r7, #184	@ 0xb8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	00f42400 	.word	0x00f42400

08003ed0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e28d      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 8083 	beq.w	8003ff6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003ef0:	4b94      	ldr	r3, [pc, #592]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 030c 	and.w	r3, r3, #12
 8003ef8:	2b04      	cmp	r3, #4
 8003efa:	d019      	beq.n	8003f30 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003efc:	4b91      	ldr	r3, [pc, #580]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d106      	bne.n	8003f16 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003f08:	4b8e      	ldr	r3, [pc, #568]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f14:	d00c      	beq.n	8003f30 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f16:	4b8b      	ldr	r3, [pc, #556]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003f1e:	2b0c      	cmp	r3, #12
 8003f20:	d112      	bne.n	8003f48 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f22:	4b88      	ldr	r3, [pc, #544]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f2e:	d10b      	bne.n	8003f48 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f30:	4b84      	ldr	r3, [pc, #528]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d05b      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x124>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d157      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e25a      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f50:	d106      	bne.n	8003f60 <HAL_RCC_OscConfig+0x90>
 8003f52:	4b7c      	ldr	r3, [pc, #496]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a7b      	ldr	r2, [pc, #492]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	e01d      	b.n	8003f9c <HAL_RCC_OscConfig+0xcc>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCC_OscConfig+0xb4>
 8003f6a:	4b76      	ldr	r3, [pc, #472]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a75      	ldr	r2, [pc, #468]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	4b73      	ldr	r3, [pc, #460]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a72      	ldr	r2, [pc, #456]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	e00b      	b.n	8003f9c <HAL_RCC_OscConfig+0xcc>
 8003f84:	4b6f      	ldr	r3, [pc, #444]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a6e      	ldr	r2, [pc, #440]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	4b6c      	ldr	r3, [pc, #432]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a6b      	ldr	r2, [pc, #428]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003f96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d013      	beq.n	8003fcc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fe ff18 	bl	8002dd8 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fac:	f7fe ff14 	bl	8002dd8 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b64      	cmp	r3, #100	@ 0x64
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e21f      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fbe:	4b61      	ldr	r3, [pc, #388]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0f0      	beq.n	8003fac <HAL_RCC_OscConfig+0xdc>
 8003fca:	e014      	b.n	8003ff6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fe ff04 	bl	8002dd8 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd4:	f7fe ff00 	bl	8002dd8 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b64      	cmp	r3, #100	@ 0x64
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e20b      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe6:	4b57      	ldr	r3, [pc, #348]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x104>
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d06f      	beq.n	80040e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004002:	4b50      	ldr	r3, [pc, #320]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 030c 	and.w	r3, r3, #12
 800400a:	2b00      	cmp	r3, #0
 800400c:	d017      	beq.n	800403e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800400e:	4b4d      	ldr	r3, [pc, #308]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 030c 	and.w	r3, r3, #12
        || \
 8004016:	2b08      	cmp	r3, #8
 8004018:	d105      	bne.n	8004026 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800401a:	4b4a      	ldr	r3, [pc, #296]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004026:	4b47      	ldr	r3, [pc, #284]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800402e:	2b0c      	cmp	r3, #12
 8004030:	d11c      	bne.n	800406c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004032:	4b44      	ldr	r3, [pc, #272]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d116      	bne.n	800406c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800403e:	4b41      	ldr	r3, [pc, #260]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <HAL_RCC_OscConfig+0x186>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d001      	beq.n	8004056 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e1d3      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004056:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4937      	ldr	r1, [pc, #220]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406a:	e03a      	b.n	80040e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d020      	beq.n	80040b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004074:	4b34      	ldr	r3, [pc, #208]	@ (8004148 <HAL_RCC_OscConfig+0x278>)
 8004076:	2201      	movs	r2, #1
 8004078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407a:	f7fe fead 	bl	8002dd8 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004082:	f7fe fea9 	bl	8002dd8 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e1b4      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004094:	4b2b      	ldr	r3, [pc, #172]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0f0      	beq.n	8004082 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a0:	4b28      	ldr	r3, [pc, #160]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	4925      	ldr	r1, [pc, #148]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	600b      	str	r3, [r1, #0]
 80040b4:	e015      	b.n	80040e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040b6:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <HAL_RCC_OscConfig+0x278>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7fe fe8c 	bl	8002dd8 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c4:	f7fe fe88 	bl	8002dd8 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e193      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1f0      	bne.n	80040c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d036      	beq.n	800415c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f6:	4b15      	ldr	r3, [pc, #84]	@ (800414c <HAL_RCC_OscConfig+0x27c>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fc:	f7fe fe6c 	bl	8002dd8 <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004104:	f7fe fe68 	bl	8002dd8 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e173      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004116:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <HAL_RCC_OscConfig+0x274>)
 8004118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x234>
 8004122:	e01b      	b.n	800415c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004124:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_OscConfig+0x27c>)
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800412a:	f7fe fe55 	bl	8002dd8 <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004130:	e00e      	b.n	8004150 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004132:	f7fe fe51 	bl	8002dd8 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d907      	bls.n	8004150 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e15c      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
 8004144:	40023800 	.word	0x40023800
 8004148:	42470000 	.word	0x42470000
 800414c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004150:	4b8a      	ldr	r3, [pc, #552]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1ea      	bne.n	8004132 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 8097 	beq.w	8004298 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800416e:	4b83      	ldr	r3, [pc, #524]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10f      	bne.n	800419a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	4b7f      	ldr	r3, [pc, #508]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	4a7e      	ldr	r2, [pc, #504]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004188:	6413      	str	r3, [r2, #64]	@ 0x40
 800418a:	4b7c      	ldr	r3, [pc, #496]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004192:	60bb      	str	r3, [r7, #8]
 8004194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004196:	2301      	movs	r3, #1
 8004198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419a:	4b79      	ldr	r3, [pc, #484]	@ (8004380 <HAL_RCC_OscConfig+0x4b0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d118      	bne.n	80041d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041a6:	4b76      	ldr	r3, [pc, #472]	@ (8004380 <HAL_RCC_OscConfig+0x4b0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a75      	ldr	r2, [pc, #468]	@ (8004380 <HAL_RCC_OscConfig+0x4b0>)
 80041ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041b2:	f7fe fe11 	bl	8002dd8 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ba:	f7fe fe0d 	bl	8002dd8 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e118      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004380 <HAL_RCC_OscConfig+0x4b0>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0f0      	beq.n	80041ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d106      	bne.n	80041ee <HAL_RCC_OscConfig+0x31e>
 80041e0:	4b66      	ldr	r3, [pc, #408]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80041e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e4:	4a65      	ldr	r2, [pc, #404]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ec:	e01c      	b.n	8004228 <HAL_RCC_OscConfig+0x358>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	2b05      	cmp	r3, #5
 80041f4:	d10c      	bne.n	8004210 <HAL_RCC_OscConfig+0x340>
 80041f6:	4b61      	ldr	r3, [pc, #388]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80041f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041fa:	4a60      	ldr	r2, [pc, #384]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80041fc:	f043 0304 	orr.w	r3, r3, #4
 8004200:	6713      	str	r3, [r2, #112]	@ 0x70
 8004202:	4b5e      	ldr	r3, [pc, #376]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004206:	4a5d      	ldr	r2, [pc, #372]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004208:	f043 0301 	orr.w	r3, r3, #1
 800420c:	6713      	str	r3, [r2, #112]	@ 0x70
 800420e:	e00b      	b.n	8004228 <HAL_RCC_OscConfig+0x358>
 8004210:	4b5a      	ldr	r3, [pc, #360]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004214:	4a59      	ldr	r2, [pc, #356]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004216:	f023 0301 	bic.w	r3, r3, #1
 800421a:	6713      	str	r3, [r2, #112]	@ 0x70
 800421c:	4b57      	ldr	r3, [pc, #348]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 800421e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004220:	4a56      	ldr	r2, [pc, #344]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004222:	f023 0304 	bic.w	r3, r3, #4
 8004226:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d015      	beq.n	800425c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004230:	f7fe fdd2 	bl	8002dd8 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004236:	e00a      	b.n	800424e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004238:	f7fe fdce 	bl	8002dd8 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004246:	4293      	cmp	r3, r2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e0d7      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424e:	4b4b      	ldr	r3, [pc, #300]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0ee      	beq.n	8004238 <HAL_RCC_OscConfig+0x368>
 800425a:	e014      	b.n	8004286 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7fe fdbc 	bl	8002dd8 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004262:	e00a      	b.n	800427a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004264:	f7fe fdb8 	bl	8002dd8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0c1      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800427a:	4b40      	ldr	r3, [pc, #256]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 800427c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1ee      	bne.n	8004264 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004286:	7dfb      	ldrb	r3, [r7, #23]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d105      	bne.n	8004298 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428c:	4b3b      	ldr	r3, [pc, #236]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 800428e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004290:	4a3a      	ldr	r2, [pc, #232]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004296:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80ad 	beq.w	80043fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042a2:	4b36      	ldr	r3, [pc, #216]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b08      	cmp	r3, #8
 80042ac:	d060      	beq.n	8004370 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d145      	bne.n	8004342 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b6:	4b33      	ldr	r3, [pc, #204]	@ (8004384 <HAL_RCC_OscConfig+0x4b4>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fe fd8c 	bl	8002dd8 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c4:	f7fe fd88 	bl	8002dd8 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e093      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d6:	4b29      	ldr	r3, [pc, #164]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69da      	ldr	r2, [r3, #28]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	019b      	lsls	r3, r3, #6
 80042f2:	431a      	orrs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f8:	085b      	lsrs	r3, r3, #1
 80042fa:	3b01      	subs	r3, #1
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	061b      	lsls	r3, r3, #24
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	071b      	lsls	r3, r3, #28
 800430e:	491b      	ldr	r1, [pc, #108]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004310:	4313      	orrs	r3, r2
 8004312:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004314:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <HAL_RCC_OscConfig+0x4b4>)
 8004316:	2201      	movs	r2, #1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fe fd5d 	bl	8002dd8 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004322:	f7fe fd59 	bl	8002dd8 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e064      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004334:	4b11      	ldr	r3, [pc, #68]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0f0      	beq.n	8004322 <HAL_RCC_OscConfig+0x452>
 8004340:	e05c      	b.n	80043fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004342:	4b10      	ldr	r3, [pc, #64]	@ (8004384 <HAL_RCC_OscConfig+0x4b4>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004348:	f7fe fd46 	bl	8002dd8 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004350:	f7fe fd42 	bl	8002dd8 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e04d      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <HAL_RCC_OscConfig+0x4ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f0      	bne.n	8004350 <HAL_RCC_OscConfig+0x480>
 800436e:	e045      	b.n	80043fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d107      	bne.n	8004388 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e040      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
 800437c:	40023800 	.word	0x40023800
 8004380:	40007000 	.word	0x40007000
 8004384:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004388:	4b1f      	ldr	r3, [pc, #124]	@ (8004408 <HAL_RCC_OscConfig+0x538>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d030      	beq.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d129      	bne.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d122      	bne.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043b8:	4013      	ands	r3, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d119      	bne.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ce:	085b      	lsrs	r3, r3, #1
 80043d0:	3b01      	subs	r3, #1
 80043d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d10f      	bne.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d107      	bne.n	80043f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d001      	beq.n	80043fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e000      	b.n	80043fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40023800 	.word	0x40023800

0800440c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e07b      	b.n	8004516 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	2b00      	cmp	r3, #0
 8004424:	d108      	bne.n	8004438 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800442e:	d009      	beq.n	8004444 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	61da      	str	r2, [r3, #28]
 8004436:	e005      	b.n	8004444 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fe fb0a 	bl	8002a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800448c:	431a      	orrs	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	431a      	orrs	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	69db      	ldr	r3, [r3, #28]
 80044ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c8:	ea42 0103 	orr.w	r1, r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	0c1b      	lsrs	r3, r3, #16
 80044e2:	f003 0104 	and.w	r1, r3, #4
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	f003 0210 	and.w	r2, r3, #16
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004504:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b088      	sub	sp, #32
 8004522:	af00      	add	r7, sp, #0
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	603b      	str	r3, [r7, #0]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800452e:	f7fe fc53 	bl	8002dd8 <HAL_GetTick>
 8004532:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d001      	beq.n	8004548 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004544:	2302      	movs	r3, #2
 8004546:	e12a      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <HAL_SPI_Transmit+0x36>
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e122      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_SPI_Transmit+0x48>
 8004562:	2302      	movs	r3, #2
 8004564:	e11b      	b.n	800479e <HAL_SPI_Transmit+0x280>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2203      	movs	r2, #3
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	88fa      	ldrh	r2, [r7, #6]
 8004586:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	88fa      	ldrh	r2, [r7, #6]
 800458c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b4:	d10f      	bne.n	80045d6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b40      	cmp	r3, #64	@ 0x40
 80045e2:	d007      	beq.n	80045f4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045fc:	d152      	bne.n	80046a4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_SPI_Transmit+0xee>
 8004606:	8b7b      	ldrh	r3, [r7, #26]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d145      	bne.n	8004698 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004610:	881a      	ldrh	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	1c9a      	adds	r2, r3, #2
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004630:	e032      	b.n	8004698 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b02      	cmp	r3, #2
 800463e:	d112      	bne.n	8004666 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004644:	881a      	ldrh	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004650:	1c9a      	adds	r2, r3, #2
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004664:	e018      	b.n	8004698 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004666:	f7fe fbb7 	bl	8002dd8 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d803      	bhi.n	800467e <HAL_SPI_Transmit+0x160>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d102      	bne.n	8004684 <HAL_SPI_Transmit+0x166>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e082      	b.n	800479e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800469c:	b29b      	uxth	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1c7      	bne.n	8004632 <HAL_SPI_Transmit+0x114>
 80046a2:	e053      	b.n	800474c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_SPI_Transmit+0x194>
 80046ac:	8b7b      	ldrh	r3, [r7, #26]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d147      	bne.n	8004742 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	330c      	adds	r3, #12
 80046bc:	7812      	ldrb	r2, [r2, #0]
 80046be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046d8:	e033      	b.n	8004742 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d113      	bne.n	8004710 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	7812      	ldrb	r2, [r2, #0]
 80046f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800470e:	e018      	b.n	8004742 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004710:	f7fe fb62 	bl	8002dd8 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d803      	bhi.n	8004728 <HAL_SPI_Transmit+0x20a>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d102      	bne.n	800472e <HAL_SPI_Transmit+0x210>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e02d      	b.n	800479e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1c6      	bne.n	80046da <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	6839      	ldr	r1, [r7, #0]
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 fbd9 	bl	8004f08 <SPI_EndRxTxTransaction>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d002      	beq.n	8004762 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10a      	bne.n	8004780 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	617b      	str	r3, [r7, #20]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e000      	b.n	800479e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800479c:	2300      	movs	r3, #0
  }
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3720      	adds	r7, #32
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b088      	sub	sp, #32
 80047aa:	af02      	add	r7, sp, #8
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	603b      	str	r3, [r7, #0]
 80047b2:	4613      	mov	r3, r2
 80047b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d001      	beq.n	80047c6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
 80047c4:	e104      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047ce:	d112      	bne.n	80047f6 <HAL_SPI_Receive+0x50>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10e      	bne.n	80047f6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2204      	movs	r2, #4
 80047dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80047e0:	88fa      	ldrh	r2, [r7, #6]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	9300      	str	r3, [sp, #0]
 80047e6:	4613      	mov	r3, r2
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	68b9      	ldr	r1, [r7, #8]
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 f8f3 	bl	80049d8 <HAL_SPI_TransmitReceive>
 80047f2:	4603      	mov	r3, r0
 80047f4:	e0ec      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047f6:	f7fe faef 	bl	8002dd8 <HAL_GetTick>
 80047fa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d002      	beq.n	8004808 <HAL_SPI_Receive+0x62>
 8004802:	88fb      	ldrh	r3, [r7, #6]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0e1      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004812:	2b01      	cmp	r3, #1
 8004814:	d101      	bne.n	800481a <HAL_SPI_Receive+0x74>
 8004816:	2302      	movs	r3, #2
 8004818:	e0da      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2204      	movs	r2, #4
 8004826:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	88fa      	ldrh	r2, [r7, #6]
 800483a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	88fa      	ldrh	r2, [r7, #6]
 8004840:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004868:	d10f      	bne.n	800488a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004878:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004888:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004894:	2b40      	cmp	r3, #64	@ 0x40
 8004896:	d007      	beq.n	80048a8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d170      	bne.n	8004992 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80048b0:	e035      	b.n	800491e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d115      	bne.n	80048ec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f103 020c 	add.w	r2, r3, #12
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	7812      	ldrb	r2, [r2, #0]
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3b01      	subs	r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048ea:	e018      	b.n	800491e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048ec:	f7fe fa74 	bl	8002dd8 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d803      	bhi.n	8004904 <HAL_SPI_Receive+0x15e>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004902:	d102      	bne.n	800490a <HAL_SPI_Receive+0x164>
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d109      	bne.n	800491e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e058      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1c4      	bne.n	80048b2 <HAL_SPI_Receive+0x10c>
 8004928:	e038      	b.n	800499c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b01      	cmp	r3, #1
 8004936:	d113      	bne.n	8004960 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68da      	ldr	r2, [r3, #12]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004942:	b292      	uxth	r2, r2
 8004944:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494a:	1c9a      	adds	r2, r3, #2
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004954:	b29b      	uxth	r3, r3
 8004956:	3b01      	subs	r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800495e:	e018      	b.n	8004992 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004960:	f7fe fa3a 	bl	8002dd8 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	429a      	cmp	r2, r3
 800496e:	d803      	bhi.n	8004978 <HAL_SPI_Receive+0x1d2>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004976:	d102      	bne.n	800497e <HAL_SPI_Receive+0x1d8>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e01e      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1c6      	bne.n	800492a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	6839      	ldr	r1, [r7, #0]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 fa4b 	bl	8004e3c <SPI_EndRxTransaction>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d002      	beq.n	80049b2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80049ce:	2300      	movs	r3, #0
  }
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3718      	adds	r7, #24
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b08a      	sub	sp, #40	@ 0x28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80049e6:	2301      	movs	r3, #1
 80049e8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049ea:	f7fe f9f5 	bl	8002dd8 <HAL_GetTick>
 80049ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80049fe:	887b      	ldrh	r3, [r7, #2]
 8004a00:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a02:	7ffb      	ldrb	r3, [r7, #31]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d00c      	beq.n	8004a22 <HAL_SPI_TransmitReceive+0x4a>
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a0e:	d106      	bne.n	8004a1e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d102      	bne.n	8004a1e <HAL_SPI_TransmitReceive+0x46>
 8004a18:	7ffb      	ldrb	r3, [r7, #31]
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d001      	beq.n	8004a22 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004a1e:	2302      	movs	r3, #2
 8004a20:	e17f      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_SPI_TransmitReceive+0x5c>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_SPI_TransmitReceive+0x5c>
 8004a2e:	887b      	ldrh	r3, [r7, #2]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e174      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_SPI_TransmitReceive+0x6e>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e16d      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d003      	beq.n	8004a62 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2205      	movs	r2, #5
 8004a5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	887a      	ldrh	r2, [r7, #2]
 8004a72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	887a      	ldrh	r2, [r7, #2]
 8004a78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	887a      	ldrh	r2, [r7, #2]
 8004a84:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	887a      	ldrh	r2, [r7, #2]
 8004a8a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa2:	2b40      	cmp	r3, #64	@ 0x40
 8004aa4:	d007      	beq.n	8004ab6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ab4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004abe:	d17e      	bne.n	8004bbe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <HAL_SPI_TransmitReceive+0xf6>
 8004ac8:	8afb      	ldrh	r3, [r7, #22]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d16c      	bne.n	8004ba8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	881a      	ldrh	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ade:	1c9a      	adds	r2, r3, #2
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004af2:	e059      	b.n	8004ba8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d11b      	bne.n	8004b3a <HAL_SPI_TransmitReceive+0x162>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d016      	beq.n	8004b3a <HAL_SPI_TransmitReceive+0x162>
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d113      	bne.n	8004b3a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b16:	881a      	ldrh	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b22:	1c9a      	adds	r2, r3, #2
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d119      	bne.n	8004b7c <HAL_SPI_TransmitReceive+0x1a4>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d014      	beq.n	8004b7c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68da      	ldr	r2, [r3, #12]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5c:	b292      	uxth	r2, r2
 8004b5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b64:	1c9a      	adds	r2, r3, #2
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	3b01      	subs	r3, #1
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b7c:	f7fe f92c 	bl	8002dd8 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d80d      	bhi.n	8004ba8 <HAL_SPI_TransmitReceive+0x1d0>
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b92:	d009      	beq.n	8004ba8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e0bc      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1a0      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x11c>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d19b      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x11c>
 8004bbc:	e082      	b.n	8004cc4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d002      	beq.n	8004bcc <HAL_SPI_TransmitReceive+0x1f4>
 8004bc6:	8afb      	ldrh	r3, [r7, #22]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d171      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	330c      	adds	r3, #12
 8004bd6:	7812      	ldrb	r2, [r2, #0]
 8004bd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	3b01      	subs	r3, #1
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bf2:	e05d      	b.n	8004cb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d11c      	bne.n	8004c3c <HAL_SPI_TransmitReceive+0x264>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d017      	beq.n	8004c3c <HAL_SPI_TransmitReceive+0x264>
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d114      	bne.n	8004c3c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	330c      	adds	r3, #12
 8004c1c:	7812      	ldrb	r2, [r2, #0]
 8004c1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c24:	1c5a      	adds	r2, r3, #1
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d119      	bne.n	8004c7e <HAL_SPI_TransmitReceive+0x2a6>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d014      	beq.n	8004c7e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68da      	ldr	r2, [r3, #12]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004c7e:	f7fe f8ab 	bl	8002dd8 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	6a3b      	ldr	r3, [r7, #32]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d803      	bhi.n	8004c96 <HAL_SPI_TransmitReceive+0x2be>
 8004c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c94:	d102      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x2c4>
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d109      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e038      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d19c      	bne.n	8004bf4 <HAL_SPI_TransmitReceive+0x21c>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d197      	bne.n	8004bf4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cc4:	6a3a      	ldr	r2, [r7, #32]
 8004cc6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f91d 	bl	8004f08 <SPI_EndRxTxTransaction>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d008      	beq.n	8004ce6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e01d      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10a      	bne.n	8004d04 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cee:	2300      	movs	r3, #0
 8004cf0:	613b      	str	r3, [r7, #16]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	613b      	str	r3, [r7, #16]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	613b      	str	r3, [r7, #16]
 8004d02:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e000      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
  }
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3728      	adds	r7, #40	@ 0x28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	603b      	str	r3, [r7, #0]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d3c:	f7fe f84c 	bl	8002dd8 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d44:	1a9b      	subs	r3, r3, r2
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	4413      	add	r3, r2
 8004d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d4c:	f7fe f844 	bl	8002dd8 <HAL_GetTick>
 8004d50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d52:	4b39      	ldr	r3, [pc, #228]	@ (8004e38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	015b      	lsls	r3, r3, #5
 8004d58:	0d1b      	lsrs	r3, r3, #20
 8004d5a:	69fa      	ldr	r2, [r7, #28]
 8004d5c:	fb02 f303 	mul.w	r3, r2, r3
 8004d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d62:	e054      	b.n	8004e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d050      	beq.n	8004e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d6c:	f7fe f834 	bl	8002dd8 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d902      	bls.n	8004d82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d13d      	bne.n	8004dfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d9a:	d111      	bne.n	8004dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004da4:	d004      	beq.n	8004db0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dae:	d107      	bne.n	8004dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dc8:	d10f      	bne.n	8004dea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004de8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e017      	b.n	8004e2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	4013      	ands	r3, r2
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	bf0c      	ite	eq
 8004e1e:	2301      	moveq	r3, #1
 8004e20:	2300      	movne	r3, #0
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	461a      	mov	r2, r3
 8004e26:	79fb      	ldrb	r3, [r7, #7]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d19b      	bne.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3720      	adds	r7, #32
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	20000010 	.word	0x20000010

08004e3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b086      	sub	sp, #24
 8004e40:	af02      	add	r7, sp, #8
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e50:	d111      	bne.n	8004e76 <SPI_EndRxTransaction+0x3a>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e5a:	d004      	beq.n	8004e66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e64:	d107      	bne.n	8004e76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e7e:	d12a      	bne.n	8004ed6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e88:	d012      	beq.n	8004eb0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2200      	movs	r2, #0
 8004e92:	2180      	movs	r1, #128	@ 0x80
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f7ff ff49 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d02d      	beq.n	8004efc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e026      	b.n	8004efe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2101      	movs	r1, #1
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f7ff ff36 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d01a      	beq.n	8004efc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eca:	f043 0220 	orr.w	r2, r3, #32
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e013      	b.n	8004efe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	2200      	movs	r2, #0
 8004ede:	2101      	movs	r1, #1
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f7ff ff23 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d007      	beq.n	8004efc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef0:	f043 0220 	orr.w	r2, r3, #32
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e000      	b.n	8004efe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
	...

08004f08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b088      	sub	sp, #32
 8004f0c:	af02      	add	r7, sp, #8
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	2102      	movs	r1, #2
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f7ff ff04 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d007      	beq.n	8004f3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e032      	b.n	8004fa0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <SPI_EndRxTxTransaction+0xa0>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1b      	ldr	r2, [pc, #108]	@ (8004fac <SPI_EndRxTxTransaction+0xa4>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	0d5b      	lsrs	r3, r3, #21
 8004f46:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f4a:	fb02 f303 	mul.w	r3, r2, r3
 8004f4e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f58:	d112      	bne.n	8004f80 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2200      	movs	r2, #0
 8004f62:	2180      	movs	r1, #128	@ 0x80
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f7ff fee1 	bl	8004d2c <SPI_WaitFlagStateUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d016      	beq.n	8004f9e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	f043 0220 	orr.w	r2, r3, #32
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e00f      	b.n	8004fa0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f96:	2b80      	cmp	r3, #128	@ 0x80
 8004f98:	d0f2      	beq.n	8004f80 <SPI_EndRxTxTransaction+0x78>
 8004f9a:	e000      	b.n	8004f9e <SPI_EndRxTxTransaction+0x96>
        break;
 8004f9c:	bf00      	nop
  }

  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3718      	adds	r7, #24
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	20000010 	.word	0x20000010
 8004fac:	165e9f81 	.word	0x165e9f81

08004fb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e041      	b.n	8005046 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d106      	bne.n	8004fdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f839 	bl	800504e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4619      	mov	r1, r3
 8004fee:	4610      	mov	r0, r2
 8004ff0:	f000 f9c0 	bl	8005374 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
	...

08005064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b01      	cmp	r3, #1
 8005076:	d001      	beq.n	800507c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e04e      	b.n	800511a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f042 0201 	orr.w	r2, r2, #1
 8005092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a23      	ldr	r2, [pc, #140]	@ (8005128 <HAL_TIM_Base_Start_IT+0xc4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d022      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050a6:	d01d      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a1f      	ldr	r2, [pc, #124]	@ (800512c <HAL_TIM_Base_Start_IT+0xc8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d018      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005130 <HAL_TIM_Base_Start_IT+0xcc>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d013      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005134 <HAL_TIM_Base_Start_IT+0xd0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d00e      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005138 <HAL_TIM_Base_Start_IT+0xd4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d009      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a19      	ldr	r2, [pc, #100]	@ (800513c <HAL_TIM_Base_Start_IT+0xd8>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d004      	beq.n	80050e4 <HAL_TIM_Base_Start_IT+0x80>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a18      	ldr	r2, [pc, #96]	@ (8005140 <HAL_TIM_Base_Start_IT+0xdc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d111      	bne.n	8005108 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2b06      	cmp	r3, #6
 80050f4:	d010      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 0201 	orr.w	r2, r2, #1
 8005104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005106:	e007      	b.n	8005118 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40010000 	.word	0x40010000
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40000c00 	.word	0x40000c00
 8005138:	40010400 	.word	0x40010400
 800513c:	40014000 	.word	0x40014000
 8005140:	40001800 	.word	0x40001800

08005144 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d020      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f003 0302 	and.w	r3, r3, #2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d01b      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f06f 0202 	mvn.w	r2, #2
 8005178:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	f003 0303 	and.w	r3, r3, #3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f8d2 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 8005194:	e005      	b.n	80051a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f8c4 	bl	8005324 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f8d5 	bl	800534c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d020      	beq.n	80051f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d01b      	beq.n	80051f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0204 	mvn.w	r2, #4
 80051c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2202      	movs	r2, #2
 80051ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d003      	beq.n	80051e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f8ac 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 80051e0:	e005      	b.n	80051ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f89e 	bl	8005324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f8af 	bl	800534c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	f003 0308 	and.w	r3, r3, #8
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d020      	beq.n	8005240 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01b      	beq.n	8005240 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f06f 0208 	mvn.w	r2, #8
 8005210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2204      	movs	r2, #4
 8005216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	f003 0303 	and.w	r3, r3, #3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f886 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 800522c:	e005      	b.n	800523a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f878 	bl	8005324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f889 	bl	800534c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	f003 0310 	and.w	r3, r3, #16
 8005246:	2b00      	cmp	r3, #0
 8005248:	d020      	beq.n	800528c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	2b00      	cmp	r3, #0
 8005252:	d01b      	beq.n	800528c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f06f 0210 	mvn.w	r2, #16
 800525c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2208      	movs	r2, #8
 8005262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 f860 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 8005278:	e005      	b.n	8005286 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f852 	bl	8005324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f863 	bl	800534c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00c      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f003 0301 	and.w	r3, r3, #1
 800529c:	2b00      	cmp	r3, #0
 800529e:	d007      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f06f 0201 	mvn.w	r2, #1
 80052a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7fd fb14 	bl	80028d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00c      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80052cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f906 	bl	80054e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00c      	beq.n	80052f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d007      	beq.n	80052f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f834 	bl	8005360 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00c      	beq.n	800531c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d007      	beq.n	800531c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0220 	mvn.w	r2, #32
 8005314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f8d8 	bl	80054cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a46      	ldr	r2, [pc, #280]	@ (80054a0 <TIM_Base_SetConfig+0x12c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d013      	beq.n	80053b4 <TIM_Base_SetConfig+0x40>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005392:	d00f      	beq.n	80053b4 <TIM_Base_SetConfig+0x40>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a43      	ldr	r2, [pc, #268]	@ (80054a4 <TIM_Base_SetConfig+0x130>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d00b      	beq.n	80053b4 <TIM_Base_SetConfig+0x40>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a42      	ldr	r2, [pc, #264]	@ (80054a8 <TIM_Base_SetConfig+0x134>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d007      	beq.n	80053b4 <TIM_Base_SetConfig+0x40>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a41      	ldr	r2, [pc, #260]	@ (80054ac <TIM_Base_SetConfig+0x138>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d003      	beq.n	80053b4 <TIM_Base_SetConfig+0x40>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a40      	ldr	r2, [pc, #256]	@ (80054b0 <TIM_Base_SetConfig+0x13c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d108      	bne.n	80053c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a35      	ldr	r2, [pc, #212]	@ (80054a0 <TIM_Base_SetConfig+0x12c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d02b      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053d4:	d027      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a32      	ldr	r2, [pc, #200]	@ (80054a4 <TIM_Base_SetConfig+0x130>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d023      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a31      	ldr	r2, [pc, #196]	@ (80054a8 <TIM_Base_SetConfig+0x134>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d01f      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a30      	ldr	r2, [pc, #192]	@ (80054ac <TIM_Base_SetConfig+0x138>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d01b      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a2f      	ldr	r2, [pc, #188]	@ (80054b0 <TIM_Base_SetConfig+0x13c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d017      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a2e      	ldr	r2, [pc, #184]	@ (80054b4 <TIM_Base_SetConfig+0x140>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d013      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a2d      	ldr	r2, [pc, #180]	@ (80054b8 <TIM_Base_SetConfig+0x144>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00f      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a2c      	ldr	r2, [pc, #176]	@ (80054bc <TIM_Base_SetConfig+0x148>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d00b      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a2b      	ldr	r2, [pc, #172]	@ (80054c0 <TIM_Base_SetConfig+0x14c>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d007      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a2a      	ldr	r2, [pc, #168]	@ (80054c4 <TIM_Base_SetConfig+0x150>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d003      	beq.n	8005426 <TIM_Base_SetConfig+0xb2>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a29      	ldr	r2, [pc, #164]	@ (80054c8 <TIM_Base_SetConfig+0x154>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d108      	bne.n	8005438 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800542c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a10      	ldr	r2, [pc, #64]	@ (80054a0 <TIM_Base_SetConfig+0x12c>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d003      	beq.n	800546c <TIM_Base_SetConfig+0xf8>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a12      	ldr	r2, [pc, #72]	@ (80054b0 <TIM_Base_SetConfig+0x13c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d103      	bne.n	8005474 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	691a      	ldr	r2, [r3, #16]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b01      	cmp	r3, #1
 8005484:	d105      	bne.n	8005492 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	f023 0201 	bic.w	r2, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	611a      	str	r2, [r3, #16]
  }
}
 8005492:	bf00      	nop
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	40010000 	.word	0x40010000
 80054a4:	40000400 	.word	0x40000400
 80054a8:	40000800 	.word	0x40000800
 80054ac:	40000c00 	.word	0x40000c00
 80054b0:	40010400 	.word	0x40010400
 80054b4:	40014000 	.word	0x40014000
 80054b8:	40014400 	.word	0x40014400
 80054bc:	40014800 	.word	0x40014800
 80054c0:	40001800 	.word	0x40001800
 80054c4:	40001c00 	.word	0x40001c00
 80054c8:	40002000 	.word	0x40002000

080054cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e042      	b.n	800558c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d106      	bne.n	8005520 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f7fd faf4 	bl	8002b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2224      	movs	r2, #36	@ 0x24
 8005524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68da      	ldr	r2, [r3, #12]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005536:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f973 	bl	8005824 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	691a      	ldr	r2, [r3, #16]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800554c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695a      	ldr	r2, [r3, #20]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800555c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800556c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3708      	adds	r7, #8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08a      	sub	sp, #40	@ 0x28
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	603b      	str	r3, [r7, #0]
 80055a0:	4613      	mov	r3, r2
 80055a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b20      	cmp	r3, #32
 80055b2:	d175      	bne.n	80056a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_UART_Transmit+0x2c>
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e06e      	b.n	80056a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2221      	movs	r2, #33	@ 0x21
 80055ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055d2:	f7fd fc01 	bl	8002dd8 <HAL_GetTick>
 80055d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	88fa      	ldrh	r2, [r7, #6]
 80055dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	88fa      	ldrh	r2, [r7, #6]
 80055e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ec:	d108      	bne.n	8005600 <HAL_UART_Transmit+0x6c>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d104      	bne.n	8005600 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055f6:	2300      	movs	r3, #0
 80055f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	61bb      	str	r3, [r7, #24]
 80055fe:	e003      	b.n	8005608 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005604:	2300      	movs	r3, #0
 8005606:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005608:	e02e      	b.n	8005668 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	9300      	str	r3, [sp, #0]
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2200      	movs	r2, #0
 8005612:	2180      	movs	r1, #128	@ 0x80
 8005614:	68f8      	ldr	r0, [r7, #12]
 8005616:	f000 f848 	bl	80056aa <UART_WaitOnFlagUntilTimeout>
 800561a:	4603      	mov	r3, r0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d005      	beq.n	800562c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2220      	movs	r2, #32
 8005624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e03a      	b.n	80056a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10b      	bne.n	800564a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	881b      	ldrh	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005640:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	3302      	adds	r3, #2
 8005646:	61bb      	str	r3, [r7, #24]
 8005648:	e007      	b.n	800565a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	781a      	ldrb	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	3301      	adds	r3, #1
 8005658:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800566c:	b29b      	uxth	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1cb      	bne.n	800560a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2200      	movs	r2, #0
 800567a:	2140      	movs	r1, #64	@ 0x40
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 f814 	bl	80056aa <UART_WaitOnFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2220      	movs	r2, #32
 800568c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e006      	b.n	80056a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	e000      	b.n	80056a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056a0:	2302      	movs	r3, #2
  }
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3720      	adds	r7, #32
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b086      	sub	sp, #24
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	603b      	str	r3, [r7, #0]
 80056b6:	4613      	mov	r3, r2
 80056b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ba:	e03b      	b.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c2:	d037      	beq.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c4:	f7fd fb88 	bl	8002dd8 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	6a3a      	ldr	r2, [r7, #32]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d302      	bcc.n	80056da <UART_WaitOnFlagUntilTimeout+0x30>
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e03a      	b.n	8005754 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f003 0304 	and.w	r3, r3, #4
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d023      	beq.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b80      	cmp	r3, #128	@ 0x80
 80056f0:	d020      	beq.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	2b40      	cmp	r3, #64	@ 0x40
 80056f6:	d01d      	beq.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b08      	cmp	r3, #8
 8005704:	d116      	bne.n	8005734 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	617b      	str	r3, [r7, #20]
 800571a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f81d 	bl	800575c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2208      	movs	r2, #8
 8005726:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e00f      	b.n	8005754 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	4013      	ands	r3, r2
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	429a      	cmp	r2, r3
 8005742:	bf0c      	ite	eq
 8005744:	2301      	moveq	r3, #1
 8005746:	2300      	movne	r3, #0
 8005748:	b2db      	uxtb	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	429a      	cmp	r2, r3
 8005750:	d0b4      	beq.n	80056bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800575c:	b480      	push	{r7}
 800575e:	b095      	sub	sp, #84	@ 0x54
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	330c      	adds	r3, #12
 800576a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800576e:	e853 3f00 	ldrex	r3, [r3]
 8005772:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800577a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	330c      	adds	r3, #12
 8005782:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005784:	643a      	str	r2, [r7, #64]	@ 0x40
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005788:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800578a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800578c:	e841 2300 	strex	r3, r2, [r1]
 8005790:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1e5      	bne.n	8005764 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3314      	adds	r3, #20
 800579e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	e853 3f00 	ldrex	r3, [r3]
 80057a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f023 0301 	bic.w	r3, r3, #1
 80057ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3314      	adds	r3, #20
 80057b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057c0:	e841 2300 	strex	r3, r2, [r1]
 80057c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1e5      	bne.n	8005798 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d119      	bne.n	8005808 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	e853 3f00 	ldrex	r3, [r3]
 80057e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f023 0310 	bic.w	r3, r3, #16
 80057ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	330c      	adds	r3, #12
 80057f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057f4:	61ba      	str	r2, [r7, #24]
 80057f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f8:	6979      	ldr	r1, [r7, #20]
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	e841 2300 	strex	r3, r2, [r1]
 8005800:	613b      	str	r3, [r7, #16]
   return(result);
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1e5      	bne.n	80057d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005816:	bf00      	nop
 8005818:	3754      	adds	r7, #84	@ 0x54
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
	...

08005824 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005828:	b0c0      	sub	sp, #256	@ 0x100
 800582a:	af00      	add	r7, sp, #0
 800582c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005840:	68d9      	ldr	r1, [r3, #12]
 8005842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	ea40 0301 	orr.w	r3, r0, r1
 800584c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800584e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	431a      	orrs	r2, r3
 800585c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	431a      	orrs	r2, r3
 8005864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800587c:	f021 010c 	bic.w	r1, r1, #12
 8005880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800588a:	430b      	orrs	r3, r1
 800588c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800588e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800589a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589e:	6999      	ldr	r1, [r3, #24]
 80058a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	ea40 0301 	orr.w	r3, r0, r1
 80058aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	4b8f      	ldr	r3, [pc, #572]	@ (8005af0 <UART_SetConfig+0x2cc>)
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d005      	beq.n	80058c4 <UART_SetConfig+0xa0>
 80058b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	4b8d      	ldr	r3, [pc, #564]	@ (8005af4 <UART_SetConfig+0x2d0>)
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d104      	bne.n	80058ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058c4:	f7fe f88e 	bl	80039e4 <HAL_RCC_GetPCLK2Freq>
 80058c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80058cc:	e003      	b.n	80058d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058ce:	f7fe f875 	bl	80039bc <HAL_RCC_GetPCLK1Freq>
 80058d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058e0:	f040 810c 	bne.w	8005afc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e8:	2200      	movs	r2, #0
 80058ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80058f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80058f6:	4622      	mov	r2, r4
 80058f8:	462b      	mov	r3, r5
 80058fa:	1891      	adds	r1, r2, r2
 80058fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80058fe:	415b      	adcs	r3, r3
 8005900:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005902:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005906:	4621      	mov	r1, r4
 8005908:	eb12 0801 	adds.w	r8, r2, r1
 800590c:	4629      	mov	r1, r5
 800590e:	eb43 0901 	adc.w	r9, r3, r1
 8005912:	f04f 0200 	mov.w	r2, #0
 8005916:	f04f 0300 	mov.w	r3, #0
 800591a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800591e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005922:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005926:	4690      	mov	r8, r2
 8005928:	4699      	mov	r9, r3
 800592a:	4623      	mov	r3, r4
 800592c:	eb18 0303 	adds.w	r3, r8, r3
 8005930:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005934:	462b      	mov	r3, r5
 8005936:	eb49 0303 	adc.w	r3, r9, r3
 800593a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800593e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800594a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800594e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005952:	460b      	mov	r3, r1
 8005954:	18db      	adds	r3, r3, r3
 8005956:	653b      	str	r3, [r7, #80]	@ 0x50
 8005958:	4613      	mov	r3, r2
 800595a:	eb42 0303 	adc.w	r3, r2, r3
 800595e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005960:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005964:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005968:	f7fb f98e 	bl	8000c88 <__aeabi_uldivmod>
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4b61      	ldr	r3, [pc, #388]	@ (8005af8 <UART_SetConfig+0x2d4>)
 8005972:	fba3 2302 	umull	r2, r3, r3, r2
 8005976:	095b      	lsrs	r3, r3, #5
 8005978:	011c      	lsls	r4, r3, #4
 800597a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800597e:	2200      	movs	r2, #0
 8005980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005984:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005988:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800598c:	4642      	mov	r2, r8
 800598e:	464b      	mov	r3, r9
 8005990:	1891      	adds	r1, r2, r2
 8005992:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005994:	415b      	adcs	r3, r3
 8005996:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005998:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800599c:	4641      	mov	r1, r8
 800599e:	eb12 0a01 	adds.w	sl, r2, r1
 80059a2:	4649      	mov	r1, r9
 80059a4:	eb43 0b01 	adc.w	fp, r3, r1
 80059a8:	f04f 0200 	mov.w	r2, #0
 80059ac:	f04f 0300 	mov.w	r3, #0
 80059b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059bc:	4692      	mov	sl, r2
 80059be:	469b      	mov	fp, r3
 80059c0:	4643      	mov	r3, r8
 80059c2:	eb1a 0303 	adds.w	r3, sl, r3
 80059c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059ca:	464b      	mov	r3, r9
 80059cc:	eb4b 0303 	adc.w	r3, fp, r3
 80059d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80059e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80059e8:	460b      	mov	r3, r1
 80059ea:	18db      	adds	r3, r3, r3
 80059ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ee:	4613      	mov	r3, r2
 80059f0:	eb42 0303 	adc.w	r3, r2, r3
 80059f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80059f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80059fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80059fe:	f7fb f943 	bl	8000c88 <__aeabi_uldivmod>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	4611      	mov	r1, r2
 8005a08:	4b3b      	ldr	r3, [pc, #236]	@ (8005af8 <UART_SetConfig+0x2d4>)
 8005a0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a0e:	095b      	lsrs	r3, r3, #5
 8005a10:	2264      	movs	r2, #100	@ 0x64
 8005a12:	fb02 f303 	mul.w	r3, r2, r3
 8005a16:	1acb      	subs	r3, r1, r3
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005a1e:	4b36      	ldr	r3, [pc, #216]	@ (8005af8 <UART_SetConfig+0x2d4>)
 8005a20:	fba3 2302 	umull	r2, r3, r3, r2
 8005a24:	095b      	lsrs	r3, r3, #5
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005a2c:	441c      	add	r4, r3
 8005a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a38:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a40:	4642      	mov	r2, r8
 8005a42:	464b      	mov	r3, r9
 8005a44:	1891      	adds	r1, r2, r2
 8005a46:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a48:	415b      	adcs	r3, r3
 8005a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a50:	4641      	mov	r1, r8
 8005a52:	1851      	adds	r1, r2, r1
 8005a54:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a56:	4649      	mov	r1, r9
 8005a58:	414b      	adcs	r3, r1
 8005a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a5c:	f04f 0200 	mov.w	r2, #0
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005a68:	4659      	mov	r1, fp
 8005a6a:	00cb      	lsls	r3, r1, #3
 8005a6c:	4651      	mov	r1, sl
 8005a6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a72:	4651      	mov	r1, sl
 8005a74:	00ca      	lsls	r2, r1, #3
 8005a76:	4610      	mov	r0, r2
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	4642      	mov	r2, r8
 8005a7e:	189b      	adds	r3, r3, r2
 8005a80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a84:	464b      	mov	r3, r9
 8005a86:	460a      	mov	r2, r1
 8005a88:	eb42 0303 	adc.w	r3, r2, r3
 8005a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a9c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005aa0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	18db      	adds	r3, r3, r3
 8005aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005aaa:	4613      	mov	r3, r2
 8005aac:	eb42 0303 	adc.w	r3, r2, r3
 8005ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ab2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ab6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005aba:	f7fb f8e5 	bl	8000c88 <__aeabi_uldivmod>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8005af8 <UART_SetConfig+0x2d4>)
 8005ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ac8:	095b      	lsrs	r3, r3, #5
 8005aca:	2164      	movs	r1, #100	@ 0x64
 8005acc:	fb01 f303 	mul.w	r3, r1, r3
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	3332      	adds	r3, #50	@ 0x32
 8005ad6:	4a08      	ldr	r2, [pc, #32]	@ (8005af8 <UART_SetConfig+0x2d4>)
 8005ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8005adc:	095b      	lsrs	r3, r3, #5
 8005ade:	f003 0207 	and.w	r2, r3, #7
 8005ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4422      	add	r2, r4
 8005aea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005aec:	e106      	b.n	8005cfc <UART_SetConfig+0x4d8>
 8005aee:	bf00      	nop
 8005af0:	40011000 	.word	0x40011000
 8005af4:	40011400 	.word	0x40011400
 8005af8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005afc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b00:	2200      	movs	r2, #0
 8005b02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b06:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005b0e:	4642      	mov	r2, r8
 8005b10:	464b      	mov	r3, r9
 8005b12:	1891      	adds	r1, r2, r2
 8005b14:	6239      	str	r1, [r7, #32]
 8005b16:	415b      	adcs	r3, r3
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b1e:	4641      	mov	r1, r8
 8005b20:	1854      	adds	r4, r2, r1
 8005b22:	4649      	mov	r1, r9
 8005b24:	eb43 0501 	adc.w	r5, r3, r1
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	f04f 0300 	mov.w	r3, #0
 8005b30:	00eb      	lsls	r3, r5, #3
 8005b32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b36:	00e2      	lsls	r2, r4, #3
 8005b38:	4614      	mov	r4, r2
 8005b3a:	461d      	mov	r5, r3
 8005b3c:	4643      	mov	r3, r8
 8005b3e:	18e3      	adds	r3, r4, r3
 8005b40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b44:	464b      	mov	r3, r9
 8005b46:	eb45 0303 	adc.w	r3, r5, r3
 8005b4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b5e:	f04f 0200 	mov.w	r2, #0
 8005b62:	f04f 0300 	mov.w	r3, #0
 8005b66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	008b      	lsls	r3, r1, #2
 8005b6e:	4621      	mov	r1, r4
 8005b70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b74:	4621      	mov	r1, r4
 8005b76:	008a      	lsls	r2, r1, #2
 8005b78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005b7c:	f7fb f884 	bl	8000c88 <__aeabi_uldivmod>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4b60      	ldr	r3, [pc, #384]	@ (8005d08 <UART_SetConfig+0x4e4>)
 8005b86:	fba3 2302 	umull	r2, r3, r3, r2
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	011c      	lsls	r4, r3, #4
 8005b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005b98:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005b9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	1891      	adds	r1, r2, r2
 8005ba6:	61b9      	str	r1, [r7, #24]
 8005ba8:	415b      	adcs	r3, r3
 8005baa:	61fb      	str	r3, [r7, #28]
 8005bac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bb0:	4641      	mov	r1, r8
 8005bb2:	1851      	adds	r1, r2, r1
 8005bb4:	6139      	str	r1, [r7, #16]
 8005bb6:	4649      	mov	r1, r9
 8005bb8:	414b      	adcs	r3, r1
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	f04f 0200 	mov.w	r2, #0
 8005bc0:	f04f 0300 	mov.w	r3, #0
 8005bc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bc8:	4659      	mov	r1, fp
 8005bca:	00cb      	lsls	r3, r1, #3
 8005bcc:	4651      	mov	r1, sl
 8005bce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bd2:	4651      	mov	r1, sl
 8005bd4:	00ca      	lsls	r2, r1, #3
 8005bd6:	4610      	mov	r0, r2
 8005bd8:	4619      	mov	r1, r3
 8005bda:	4603      	mov	r3, r0
 8005bdc:	4642      	mov	r2, r8
 8005bde:	189b      	adds	r3, r3, r2
 8005be0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005be4:	464b      	mov	r3, r9
 8005be6:	460a      	mov	r2, r1
 8005be8:	eb42 0303 	adc.w	r3, r2, r3
 8005bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005bfa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005c08:	4649      	mov	r1, r9
 8005c0a:	008b      	lsls	r3, r1, #2
 8005c0c:	4641      	mov	r1, r8
 8005c0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c12:	4641      	mov	r1, r8
 8005c14:	008a      	lsls	r2, r1, #2
 8005c16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005c1a:	f7fb f835 	bl	8000c88 <__aeabi_uldivmod>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4611      	mov	r1, r2
 8005c24:	4b38      	ldr	r3, [pc, #224]	@ (8005d08 <UART_SetConfig+0x4e4>)
 8005c26:	fba3 2301 	umull	r2, r3, r3, r1
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	2264      	movs	r2, #100	@ 0x64
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	1acb      	subs	r3, r1, r3
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	3332      	adds	r3, #50	@ 0x32
 8005c38:	4a33      	ldr	r2, [pc, #204]	@ (8005d08 <UART_SetConfig+0x4e4>)
 8005c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c44:	441c      	add	r4, r3
 8005c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c4e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c54:	4642      	mov	r2, r8
 8005c56:	464b      	mov	r3, r9
 8005c58:	1891      	adds	r1, r2, r2
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	415b      	adcs	r3, r3
 8005c5e:	60fb      	str	r3, [r7, #12]
 8005c60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c64:	4641      	mov	r1, r8
 8005c66:	1851      	adds	r1, r2, r1
 8005c68:	6039      	str	r1, [r7, #0]
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	414b      	adcs	r3, r1
 8005c6e:	607b      	str	r3, [r7, #4]
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	00cb      	lsls	r3, r1, #3
 8005c80:	4651      	mov	r1, sl
 8005c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c86:	4651      	mov	r1, sl
 8005c88:	00ca      	lsls	r2, r1, #3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4642      	mov	r2, r8
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c96:	464b      	mov	r3, r9
 8005c98:	460a      	mov	r2, r1
 8005c9a:	eb42 0303 	adc.w	r3, r2, r3
 8005c9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005caa:	667a      	str	r2, [r7, #100]	@ 0x64
 8005cac:	f04f 0200 	mov.w	r2, #0
 8005cb0:	f04f 0300 	mov.w	r3, #0
 8005cb4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005cb8:	4649      	mov	r1, r9
 8005cba:	008b      	lsls	r3, r1, #2
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cc2:	4641      	mov	r1, r8
 8005cc4:	008a      	lsls	r2, r1, #2
 8005cc6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005cca:	f7fa ffdd 	bl	8000c88 <__aeabi_uldivmod>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d08 <UART_SetConfig+0x4e4>)
 8005cd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cd8:	095b      	lsrs	r3, r3, #5
 8005cda:	2164      	movs	r1, #100	@ 0x64
 8005cdc:	fb01 f303 	mul.w	r3, r1, r3
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	011b      	lsls	r3, r3, #4
 8005ce4:	3332      	adds	r3, #50	@ 0x32
 8005ce6:	4a08      	ldr	r2, [pc, #32]	@ (8005d08 <UART_SetConfig+0x4e4>)
 8005ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cec:	095b      	lsrs	r3, r3, #5
 8005cee:	f003 020f 	and.w	r2, r3, #15
 8005cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4422      	add	r2, r4
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005d02:	46bd      	mov	sp, r7
 8005d04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d08:	51eb851f 	.word	0x51eb851f

08005d0c <malloc>:
 8005d0c:	4b02      	ldr	r3, [pc, #8]	@ (8005d18 <malloc+0xc>)
 8005d0e:	4601      	mov	r1, r0
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	f000 b82d 	b.w	8005d70 <_malloc_r>
 8005d16:	bf00      	nop
 8005d18:	20000028 	.word	0x20000028

08005d1c <free>:
 8005d1c:	4b02      	ldr	r3, [pc, #8]	@ (8005d28 <free+0xc>)
 8005d1e:	4601      	mov	r1, r0
 8005d20:	6818      	ldr	r0, [r3, #0]
 8005d22:	f001 bd15 	b.w	8007750 <_free_r>
 8005d26:	bf00      	nop
 8005d28:	20000028 	.word	0x20000028

08005d2c <sbrk_aligned>:
 8005d2c:	b570      	push	{r4, r5, r6, lr}
 8005d2e:	4e0f      	ldr	r6, [pc, #60]	@ (8005d6c <sbrk_aligned+0x40>)
 8005d30:	460c      	mov	r4, r1
 8005d32:	6831      	ldr	r1, [r6, #0]
 8005d34:	4605      	mov	r5, r0
 8005d36:	b911      	cbnz	r1, 8005d3e <sbrk_aligned+0x12>
 8005d38:	f000 fe64 	bl	8006a04 <_sbrk_r>
 8005d3c:	6030      	str	r0, [r6, #0]
 8005d3e:	4621      	mov	r1, r4
 8005d40:	4628      	mov	r0, r5
 8005d42:	f000 fe5f 	bl	8006a04 <_sbrk_r>
 8005d46:	1c43      	adds	r3, r0, #1
 8005d48:	d103      	bne.n	8005d52 <sbrk_aligned+0x26>
 8005d4a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d4e:	4620      	mov	r0, r4
 8005d50:	bd70      	pop	{r4, r5, r6, pc}
 8005d52:	1cc4      	adds	r4, r0, #3
 8005d54:	f024 0403 	bic.w	r4, r4, #3
 8005d58:	42a0      	cmp	r0, r4
 8005d5a:	d0f8      	beq.n	8005d4e <sbrk_aligned+0x22>
 8005d5c:	1a21      	subs	r1, r4, r0
 8005d5e:	4628      	mov	r0, r5
 8005d60:	f000 fe50 	bl	8006a04 <_sbrk_r>
 8005d64:	3001      	adds	r0, #1
 8005d66:	d1f2      	bne.n	8005d4e <sbrk_aligned+0x22>
 8005d68:	e7ef      	b.n	8005d4a <sbrk_aligned+0x1e>
 8005d6a:	bf00      	nop
 8005d6c:	20000834 	.word	0x20000834

08005d70 <_malloc_r>:
 8005d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d74:	1ccd      	adds	r5, r1, #3
 8005d76:	f025 0503 	bic.w	r5, r5, #3
 8005d7a:	3508      	adds	r5, #8
 8005d7c:	2d0c      	cmp	r5, #12
 8005d7e:	bf38      	it	cc
 8005d80:	250c      	movcc	r5, #12
 8005d82:	2d00      	cmp	r5, #0
 8005d84:	4606      	mov	r6, r0
 8005d86:	db01      	blt.n	8005d8c <_malloc_r+0x1c>
 8005d88:	42a9      	cmp	r1, r5
 8005d8a:	d904      	bls.n	8005d96 <_malloc_r+0x26>
 8005d8c:	230c      	movs	r3, #12
 8005d8e:	6033      	str	r3, [r6, #0]
 8005d90:	2000      	movs	r0, #0
 8005d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e6c <_malloc_r+0xfc>
 8005d9a:	f000 f869 	bl	8005e70 <__malloc_lock>
 8005d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8005da2:	461c      	mov	r4, r3
 8005da4:	bb44      	cbnz	r4, 8005df8 <_malloc_r+0x88>
 8005da6:	4629      	mov	r1, r5
 8005da8:	4630      	mov	r0, r6
 8005daa:	f7ff ffbf 	bl	8005d2c <sbrk_aligned>
 8005dae:	1c43      	adds	r3, r0, #1
 8005db0:	4604      	mov	r4, r0
 8005db2:	d158      	bne.n	8005e66 <_malloc_r+0xf6>
 8005db4:	f8d8 4000 	ldr.w	r4, [r8]
 8005db8:	4627      	mov	r7, r4
 8005dba:	2f00      	cmp	r7, #0
 8005dbc:	d143      	bne.n	8005e46 <_malloc_r+0xd6>
 8005dbe:	2c00      	cmp	r4, #0
 8005dc0:	d04b      	beq.n	8005e5a <_malloc_r+0xea>
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	4639      	mov	r1, r7
 8005dc6:	4630      	mov	r0, r6
 8005dc8:	eb04 0903 	add.w	r9, r4, r3
 8005dcc:	f000 fe1a 	bl	8006a04 <_sbrk_r>
 8005dd0:	4581      	cmp	r9, r0
 8005dd2:	d142      	bne.n	8005e5a <_malloc_r+0xea>
 8005dd4:	6821      	ldr	r1, [r4, #0]
 8005dd6:	1a6d      	subs	r5, r5, r1
 8005dd8:	4629      	mov	r1, r5
 8005dda:	4630      	mov	r0, r6
 8005ddc:	f7ff ffa6 	bl	8005d2c <sbrk_aligned>
 8005de0:	3001      	adds	r0, #1
 8005de2:	d03a      	beq.n	8005e5a <_malloc_r+0xea>
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	442b      	add	r3, r5
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	f8d8 3000 	ldr.w	r3, [r8]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	bb62      	cbnz	r2, 8005e4c <_malloc_r+0xdc>
 8005df2:	f8c8 7000 	str.w	r7, [r8]
 8005df6:	e00f      	b.n	8005e18 <_malloc_r+0xa8>
 8005df8:	6822      	ldr	r2, [r4, #0]
 8005dfa:	1b52      	subs	r2, r2, r5
 8005dfc:	d420      	bmi.n	8005e40 <_malloc_r+0xd0>
 8005dfe:	2a0b      	cmp	r2, #11
 8005e00:	d917      	bls.n	8005e32 <_malloc_r+0xc2>
 8005e02:	1961      	adds	r1, r4, r5
 8005e04:	42a3      	cmp	r3, r4
 8005e06:	6025      	str	r5, [r4, #0]
 8005e08:	bf18      	it	ne
 8005e0a:	6059      	strne	r1, [r3, #4]
 8005e0c:	6863      	ldr	r3, [r4, #4]
 8005e0e:	bf08      	it	eq
 8005e10:	f8c8 1000 	streq.w	r1, [r8]
 8005e14:	5162      	str	r2, [r4, r5]
 8005e16:	604b      	str	r3, [r1, #4]
 8005e18:	4630      	mov	r0, r6
 8005e1a:	f000 f82f 	bl	8005e7c <__malloc_unlock>
 8005e1e:	f104 000b 	add.w	r0, r4, #11
 8005e22:	1d23      	adds	r3, r4, #4
 8005e24:	f020 0007 	bic.w	r0, r0, #7
 8005e28:	1ac2      	subs	r2, r0, r3
 8005e2a:	bf1c      	itt	ne
 8005e2c:	1a1b      	subne	r3, r3, r0
 8005e2e:	50a3      	strne	r3, [r4, r2]
 8005e30:	e7af      	b.n	8005d92 <_malloc_r+0x22>
 8005e32:	6862      	ldr	r2, [r4, #4]
 8005e34:	42a3      	cmp	r3, r4
 8005e36:	bf0c      	ite	eq
 8005e38:	f8c8 2000 	streq.w	r2, [r8]
 8005e3c:	605a      	strne	r2, [r3, #4]
 8005e3e:	e7eb      	b.n	8005e18 <_malloc_r+0xa8>
 8005e40:	4623      	mov	r3, r4
 8005e42:	6864      	ldr	r4, [r4, #4]
 8005e44:	e7ae      	b.n	8005da4 <_malloc_r+0x34>
 8005e46:	463c      	mov	r4, r7
 8005e48:	687f      	ldr	r7, [r7, #4]
 8005e4a:	e7b6      	b.n	8005dba <_malloc_r+0x4a>
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	d1fb      	bne.n	8005e4c <_malloc_r+0xdc>
 8005e54:	2300      	movs	r3, #0
 8005e56:	6053      	str	r3, [r2, #4]
 8005e58:	e7de      	b.n	8005e18 <_malloc_r+0xa8>
 8005e5a:	230c      	movs	r3, #12
 8005e5c:	6033      	str	r3, [r6, #0]
 8005e5e:	4630      	mov	r0, r6
 8005e60:	f000 f80c 	bl	8005e7c <__malloc_unlock>
 8005e64:	e794      	b.n	8005d90 <_malloc_r+0x20>
 8005e66:	6005      	str	r5, [r0, #0]
 8005e68:	e7d6      	b.n	8005e18 <_malloc_r+0xa8>
 8005e6a:	bf00      	nop
 8005e6c:	20000838 	.word	0x20000838

08005e70 <__malloc_lock>:
 8005e70:	4801      	ldr	r0, [pc, #4]	@ (8005e78 <__malloc_lock+0x8>)
 8005e72:	f000 be0e 	b.w	8006a92 <__retarget_lock_acquire_recursive>
 8005e76:	bf00      	nop
 8005e78:	2000097c 	.word	0x2000097c

08005e7c <__malloc_unlock>:
 8005e7c:	4801      	ldr	r0, [pc, #4]	@ (8005e84 <__malloc_unlock+0x8>)
 8005e7e:	f000 be09 	b.w	8006a94 <__retarget_lock_release_recursive>
 8005e82:	bf00      	nop
 8005e84:	2000097c 	.word	0x2000097c

08005e88 <__cvt>:
 8005e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e8c:	ec57 6b10 	vmov	r6, r7, d0
 8005e90:	2f00      	cmp	r7, #0
 8005e92:	460c      	mov	r4, r1
 8005e94:	4619      	mov	r1, r3
 8005e96:	463b      	mov	r3, r7
 8005e98:	bfbb      	ittet	lt
 8005e9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e9e:	461f      	movlt	r7, r3
 8005ea0:	2300      	movge	r3, #0
 8005ea2:	232d      	movlt	r3, #45	@ 0x2d
 8005ea4:	700b      	strb	r3, [r1, #0]
 8005ea6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ea8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005eac:	4691      	mov	r9, r2
 8005eae:	f023 0820 	bic.w	r8, r3, #32
 8005eb2:	bfbc      	itt	lt
 8005eb4:	4632      	movlt	r2, r6
 8005eb6:	4616      	movlt	r6, r2
 8005eb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ebc:	d005      	beq.n	8005eca <__cvt+0x42>
 8005ebe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ec2:	d100      	bne.n	8005ec6 <__cvt+0x3e>
 8005ec4:	3401      	adds	r4, #1
 8005ec6:	2102      	movs	r1, #2
 8005ec8:	e000      	b.n	8005ecc <__cvt+0x44>
 8005eca:	2103      	movs	r1, #3
 8005ecc:	ab03      	add	r3, sp, #12
 8005ece:	9301      	str	r3, [sp, #4]
 8005ed0:	ab02      	add	r3, sp, #8
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	ec47 6b10 	vmov	d0, r6, r7
 8005ed8:	4653      	mov	r3, sl
 8005eda:	4622      	mov	r2, r4
 8005edc:	f000 fe74 	bl	8006bc8 <_dtoa_r>
 8005ee0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	d119      	bne.n	8005f1c <__cvt+0x94>
 8005ee8:	f019 0f01 	tst.w	r9, #1
 8005eec:	d00e      	beq.n	8005f0c <__cvt+0x84>
 8005eee:	eb00 0904 	add.w	r9, r0, r4
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	4639      	mov	r1, r7
 8005efa:	f7fa fe05 	bl	8000b08 <__aeabi_dcmpeq>
 8005efe:	b108      	cbz	r0, 8005f04 <__cvt+0x7c>
 8005f00:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f04:	2230      	movs	r2, #48	@ 0x30
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	454b      	cmp	r3, r9
 8005f0a:	d31e      	bcc.n	8005f4a <__cvt+0xc2>
 8005f0c:	9b03      	ldr	r3, [sp, #12]
 8005f0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f10:	1b5b      	subs	r3, r3, r5
 8005f12:	4628      	mov	r0, r5
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	b004      	add	sp, #16
 8005f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f20:	eb00 0904 	add.w	r9, r0, r4
 8005f24:	d1e5      	bne.n	8005ef2 <__cvt+0x6a>
 8005f26:	7803      	ldrb	r3, [r0, #0]
 8005f28:	2b30      	cmp	r3, #48	@ 0x30
 8005f2a:	d10a      	bne.n	8005f42 <__cvt+0xba>
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	2300      	movs	r3, #0
 8005f30:	4630      	mov	r0, r6
 8005f32:	4639      	mov	r1, r7
 8005f34:	f7fa fde8 	bl	8000b08 <__aeabi_dcmpeq>
 8005f38:	b918      	cbnz	r0, 8005f42 <__cvt+0xba>
 8005f3a:	f1c4 0401 	rsb	r4, r4, #1
 8005f3e:	f8ca 4000 	str.w	r4, [sl]
 8005f42:	f8da 3000 	ldr.w	r3, [sl]
 8005f46:	4499      	add	r9, r3
 8005f48:	e7d3      	b.n	8005ef2 <__cvt+0x6a>
 8005f4a:	1c59      	adds	r1, r3, #1
 8005f4c:	9103      	str	r1, [sp, #12]
 8005f4e:	701a      	strb	r2, [r3, #0]
 8005f50:	e7d9      	b.n	8005f06 <__cvt+0x7e>

08005f52 <__exponent>:
 8005f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f54:	2900      	cmp	r1, #0
 8005f56:	bfba      	itte	lt
 8005f58:	4249      	neglt	r1, r1
 8005f5a:	232d      	movlt	r3, #45	@ 0x2d
 8005f5c:	232b      	movge	r3, #43	@ 0x2b
 8005f5e:	2909      	cmp	r1, #9
 8005f60:	7002      	strb	r2, [r0, #0]
 8005f62:	7043      	strb	r3, [r0, #1]
 8005f64:	dd29      	ble.n	8005fba <__exponent+0x68>
 8005f66:	f10d 0307 	add.w	r3, sp, #7
 8005f6a:	461d      	mov	r5, r3
 8005f6c:	270a      	movs	r7, #10
 8005f6e:	461a      	mov	r2, r3
 8005f70:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f74:	fb07 1416 	mls	r4, r7, r6, r1
 8005f78:	3430      	adds	r4, #48	@ 0x30
 8005f7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f7e:	460c      	mov	r4, r1
 8005f80:	2c63      	cmp	r4, #99	@ 0x63
 8005f82:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f86:	4631      	mov	r1, r6
 8005f88:	dcf1      	bgt.n	8005f6e <__exponent+0x1c>
 8005f8a:	3130      	adds	r1, #48	@ 0x30
 8005f8c:	1e94      	subs	r4, r2, #2
 8005f8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f92:	1c41      	adds	r1, r0, #1
 8005f94:	4623      	mov	r3, r4
 8005f96:	42ab      	cmp	r3, r5
 8005f98:	d30a      	bcc.n	8005fb0 <__exponent+0x5e>
 8005f9a:	f10d 0309 	add.w	r3, sp, #9
 8005f9e:	1a9b      	subs	r3, r3, r2
 8005fa0:	42ac      	cmp	r4, r5
 8005fa2:	bf88      	it	hi
 8005fa4:	2300      	movhi	r3, #0
 8005fa6:	3302      	adds	r3, #2
 8005fa8:	4403      	add	r3, r0
 8005faa:	1a18      	subs	r0, r3, r0
 8005fac:	b003      	add	sp, #12
 8005fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005fb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005fb8:	e7ed      	b.n	8005f96 <__exponent+0x44>
 8005fba:	2330      	movs	r3, #48	@ 0x30
 8005fbc:	3130      	adds	r1, #48	@ 0x30
 8005fbe:	7083      	strb	r3, [r0, #2]
 8005fc0:	70c1      	strb	r1, [r0, #3]
 8005fc2:	1d03      	adds	r3, r0, #4
 8005fc4:	e7f1      	b.n	8005faa <__exponent+0x58>
	...

08005fc8 <_printf_float>:
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fcc:	b08d      	sub	sp, #52	@ 0x34
 8005fce:	460c      	mov	r4, r1
 8005fd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005fd4:	4616      	mov	r6, r2
 8005fd6:	461f      	mov	r7, r3
 8005fd8:	4605      	mov	r5, r0
 8005fda:	f000 fcdb 	bl	8006994 <_localeconv_r>
 8005fde:	6803      	ldr	r3, [r0, #0]
 8005fe0:	9304      	str	r3, [sp, #16]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7fa f964 	bl	80002b0 <strlen>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fec:	f8d8 3000 	ldr.w	r3, [r8]
 8005ff0:	9005      	str	r0, [sp, #20]
 8005ff2:	3307      	adds	r3, #7
 8005ff4:	f023 0307 	bic.w	r3, r3, #7
 8005ff8:	f103 0208 	add.w	r2, r3, #8
 8005ffc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006000:	f8d4 b000 	ldr.w	fp, [r4]
 8006004:	f8c8 2000 	str.w	r2, [r8]
 8006008:	e9d3 8900 	ldrd	r8, r9, [r3]
 800600c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006010:	9307      	str	r3, [sp, #28]
 8006012:	f8cd 8018 	str.w	r8, [sp, #24]
 8006016:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800601a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800601e:	4b9c      	ldr	r3, [pc, #624]	@ (8006290 <_printf_float+0x2c8>)
 8006020:	f04f 32ff 	mov.w	r2, #4294967295
 8006024:	f7fa fda2 	bl	8000b6c <__aeabi_dcmpun>
 8006028:	bb70      	cbnz	r0, 8006088 <_printf_float+0xc0>
 800602a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800602e:	4b98      	ldr	r3, [pc, #608]	@ (8006290 <_printf_float+0x2c8>)
 8006030:	f04f 32ff 	mov.w	r2, #4294967295
 8006034:	f7fa fd7c 	bl	8000b30 <__aeabi_dcmple>
 8006038:	bb30      	cbnz	r0, 8006088 <_printf_float+0xc0>
 800603a:	2200      	movs	r2, #0
 800603c:	2300      	movs	r3, #0
 800603e:	4640      	mov	r0, r8
 8006040:	4649      	mov	r1, r9
 8006042:	f7fa fd6b 	bl	8000b1c <__aeabi_dcmplt>
 8006046:	b110      	cbz	r0, 800604e <_printf_float+0x86>
 8006048:	232d      	movs	r3, #45	@ 0x2d
 800604a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800604e:	4a91      	ldr	r2, [pc, #580]	@ (8006294 <_printf_float+0x2cc>)
 8006050:	4b91      	ldr	r3, [pc, #580]	@ (8006298 <_printf_float+0x2d0>)
 8006052:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006056:	bf94      	ite	ls
 8006058:	4690      	movls	r8, r2
 800605a:	4698      	movhi	r8, r3
 800605c:	2303      	movs	r3, #3
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	f02b 0304 	bic.w	r3, fp, #4
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	f04f 0900 	mov.w	r9, #0
 800606a:	9700      	str	r7, [sp, #0]
 800606c:	4633      	mov	r3, r6
 800606e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006070:	4621      	mov	r1, r4
 8006072:	4628      	mov	r0, r5
 8006074:	f000 f9d2 	bl	800641c <_printf_common>
 8006078:	3001      	adds	r0, #1
 800607a:	f040 808d 	bne.w	8006198 <_printf_float+0x1d0>
 800607e:	f04f 30ff 	mov.w	r0, #4294967295
 8006082:	b00d      	add	sp, #52	@ 0x34
 8006084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006088:	4642      	mov	r2, r8
 800608a:	464b      	mov	r3, r9
 800608c:	4640      	mov	r0, r8
 800608e:	4649      	mov	r1, r9
 8006090:	f7fa fd6c 	bl	8000b6c <__aeabi_dcmpun>
 8006094:	b140      	cbz	r0, 80060a8 <_printf_float+0xe0>
 8006096:	464b      	mov	r3, r9
 8006098:	2b00      	cmp	r3, #0
 800609a:	bfbc      	itt	lt
 800609c:	232d      	movlt	r3, #45	@ 0x2d
 800609e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80060a2:	4a7e      	ldr	r2, [pc, #504]	@ (800629c <_printf_float+0x2d4>)
 80060a4:	4b7e      	ldr	r3, [pc, #504]	@ (80062a0 <_printf_float+0x2d8>)
 80060a6:	e7d4      	b.n	8006052 <_printf_float+0x8a>
 80060a8:	6863      	ldr	r3, [r4, #4]
 80060aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80060ae:	9206      	str	r2, [sp, #24]
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	d13b      	bne.n	800612c <_printf_float+0x164>
 80060b4:	2306      	movs	r3, #6
 80060b6:	6063      	str	r3, [r4, #4]
 80060b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80060bc:	2300      	movs	r3, #0
 80060be:	6022      	str	r2, [r4, #0]
 80060c0:	9303      	str	r3, [sp, #12]
 80060c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80060c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80060c8:	ab09      	add	r3, sp, #36	@ 0x24
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	6861      	ldr	r1, [r4, #4]
 80060ce:	ec49 8b10 	vmov	d0, r8, r9
 80060d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80060d6:	4628      	mov	r0, r5
 80060d8:	f7ff fed6 	bl	8005e88 <__cvt>
 80060dc:	9b06      	ldr	r3, [sp, #24]
 80060de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060e0:	2b47      	cmp	r3, #71	@ 0x47
 80060e2:	4680      	mov	r8, r0
 80060e4:	d129      	bne.n	800613a <_printf_float+0x172>
 80060e6:	1cc8      	adds	r0, r1, #3
 80060e8:	db02      	blt.n	80060f0 <_printf_float+0x128>
 80060ea:	6863      	ldr	r3, [r4, #4]
 80060ec:	4299      	cmp	r1, r3
 80060ee:	dd41      	ble.n	8006174 <_printf_float+0x1ac>
 80060f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80060f4:	fa5f fa8a 	uxtb.w	sl, sl
 80060f8:	3901      	subs	r1, #1
 80060fa:	4652      	mov	r2, sl
 80060fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006100:	9109      	str	r1, [sp, #36]	@ 0x24
 8006102:	f7ff ff26 	bl	8005f52 <__exponent>
 8006106:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006108:	1813      	adds	r3, r2, r0
 800610a:	2a01      	cmp	r2, #1
 800610c:	4681      	mov	r9, r0
 800610e:	6123      	str	r3, [r4, #16]
 8006110:	dc02      	bgt.n	8006118 <_printf_float+0x150>
 8006112:	6822      	ldr	r2, [r4, #0]
 8006114:	07d2      	lsls	r2, r2, #31
 8006116:	d501      	bpl.n	800611c <_printf_float+0x154>
 8006118:	3301      	adds	r3, #1
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006120:	2b00      	cmp	r3, #0
 8006122:	d0a2      	beq.n	800606a <_printf_float+0xa2>
 8006124:	232d      	movs	r3, #45	@ 0x2d
 8006126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800612a:	e79e      	b.n	800606a <_printf_float+0xa2>
 800612c:	9a06      	ldr	r2, [sp, #24]
 800612e:	2a47      	cmp	r2, #71	@ 0x47
 8006130:	d1c2      	bne.n	80060b8 <_printf_float+0xf0>
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1c0      	bne.n	80060b8 <_printf_float+0xf0>
 8006136:	2301      	movs	r3, #1
 8006138:	e7bd      	b.n	80060b6 <_printf_float+0xee>
 800613a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800613e:	d9db      	bls.n	80060f8 <_printf_float+0x130>
 8006140:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006144:	d118      	bne.n	8006178 <_printf_float+0x1b0>
 8006146:	2900      	cmp	r1, #0
 8006148:	6863      	ldr	r3, [r4, #4]
 800614a:	dd0b      	ble.n	8006164 <_printf_float+0x19c>
 800614c:	6121      	str	r1, [r4, #16]
 800614e:	b913      	cbnz	r3, 8006156 <_printf_float+0x18e>
 8006150:	6822      	ldr	r2, [r4, #0]
 8006152:	07d0      	lsls	r0, r2, #31
 8006154:	d502      	bpl.n	800615c <_printf_float+0x194>
 8006156:	3301      	adds	r3, #1
 8006158:	440b      	add	r3, r1
 800615a:	6123      	str	r3, [r4, #16]
 800615c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800615e:	f04f 0900 	mov.w	r9, #0
 8006162:	e7db      	b.n	800611c <_printf_float+0x154>
 8006164:	b913      	cbnz	r3, 800616c <_printf_float+0x1a4>
 8006166:	6822      	ldr	r2, [r4, #0]
 8006168:	07d2      	lsls	r2, r2, #31
 800616a:	d501      	bpl.n	8006170 <_printf_float+0x1a8>
 800616c:	3302      	adds	r3, #2
 800616e:	e7f4      	b.n	800615a <_printf_float+0x192>
 8006170:	2301      	movs	r3, #1
 8006172:	e7f2      	b.n	800615a <_printf_float+0x192>
 8006174:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006178:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800617a:	4299      	cmp	r1, r3
 800617c:	db05      	blt.n	800618a <_printf_float+0x1c2>
 800617e:	6823      	ldr	r3, [r4, #0]
 8006180:	6121      	str	r1, [r4, #16]
 8006182:	07d8      	lsls	r0, r3, #31
 8006184:	d5ea      	bpl.n	800615c <_printf_float+0x194>
 8006186:	1c4b      	adds	r3, r1, #1
 8006188:	e7e7      	b.n	800615a <_printf_float+0x192>
 800618a:	2900      	cmp	r1, #0
 800618c:	bfd4      	ite	le
 800618e:	f1c1 0202 	rsble	r2, r1, #2
 8006192:	2201      	movgt	r2, #1
 8006194:	4413      	add	r3, r2
 8006196:	e7e0      	b.n	800615a <_printf_float+0x192>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	055a      	lsls	r2, r3, #21
 800619c:	d407      	bmi.n	80061ae <_printf_float+0x1e6>
 800619e:	6923      	ldr	r3, [r4, #16]
 80061a0:	4642      	mov	r2, r8
 80061a2:	4631      	mov	r1, r6
 80061a4:	4628      	mov	r0, r5
 80061a6:	47b8      	blx	r7
 80061a8:	3001      	adds	r0, #1
 80061aa:	d12b      	bne.n	8006204 <_printf_float+0x23c>
 80061ac:	e767      	b.n	800607e <_printf_float+0xb6>
 80061ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061b2:	f240 80dd 	bls.w	8006370 <_printf_float+0x3a8>
 80061b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061ba:	2200      	movs	r2, #0
 80061bc:	2300      	movs	r3, #0
 80061be:	f7fa fca3 	bl	8000b08 <__aeabi_dcmpeq>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	d033      	beq.n	800622e <_printf_float+0x266>
 80061c6:	4a37      	ldr	r2, [pc, #220]	@ (80062a4 <_printf_float+0x2dc>)
 80061c8:	2301      	movs	r3, #1
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f af54 	beq.w	800607e <_printf_float+0xb6>
 80061d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80061da:	4543      	cmp	r3, r8
 80061dc:	db02      	blt.n	80061e4 <_printf_float+0x21c>
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	07d8      	lsls	r0, r3, #31
 80061e2:	d50f      	bpl.n	8006204 <_printf_float+0x23c>
 80061e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f af45 	beq.w	800607e <_printf_float+0xb6>
 80061f4:	f04f 0900 	mov.w	r9, #0
 80061f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80061fc:	f104 0a1a 	add.w	sl, r4, #26
 8006200:	45c8      	cmp	r8, r9
 8006202:	dc09      	bgt.n	8006218 <_printf_float+0x250>
 8006204:	6823      	ldr	r3, [r4, #0]
 8006206:	079b      	lsls	r3, r3, #30
 8006208:	f100 8103 	bmi.w	8006412 <_printf_float+0x44a>
 800620c:	68e0      	ldr	r0, [r4, #12]
 800620e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006210:	4298      	cmp	r0, r3
 8006212:	bfb8      	it	lt
 8006214:	4618      	movlt	r0, r3
 8006216:	e734      	b.n	8006082 <_printf_float+0xba>
 8006218:	2301      	movs	r3, #1
 800621a:	4652      	mov	r2, sl
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	f43f af2b 	beq.w	800607e <_printf_float+0xb6>
 8006228:	f109 0901 	add.w	r9, r9, #1
 800622c:	e7e8      	b.n	8006200 <_printf_float+0x238>
 800622e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006230:	2b00      	cmp	r3, #0
 8006232:	dc39      	bgt.n	80062a8 <_printf_float+0x2e0>
 8006234:	4a1b      	ldr	r2, [pc, #108]	@ (80062a4 <_printf_float+0x2dc>)
 8006236:	2301      	movs	r3, #1
 8006238:	4631      	mov	r1, r6
 800623a:	4628      	mov	r0, r5
 800623c:	47b8      	blx	r7
 800623e:	3001      	adds	r0, #1
 8006240:	f43f af1d 	beq.w	800607e <_printf_float+0xb6>
 8006244:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006248:	ea59 0303 	orrs.w	r3, r9, r3
 800624c:	d102      	bne.n	8006254 <_printf_float+0x28c>
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	07d9      	lsls	r1, r3, #31
 8006252:	d5d7      	bpl.n	8006204 <_printf_float+0x23c>
 8006254:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006258:	4631      	mov	r1, r6
 800625a:	4628      	mov	r0, r5
 800625c:	47b8      	blx	r7
 800625e:	3001      	adds	r0, #1
 8006260:	f43f af0d 	beq.w	800607e <_printf_float+0xb6>
 8006264:	f04f 0a00 	mov.w	sl, #0
 8006268:	f104 0b1a 	add.w	fp, r4, #26
 800626c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626e:	425b      	negs	r3, r3
 8006270:	4553      	cmp	r3, sl
 8006272:	dc01      	bgt.n	8006278 <_printf_float+0x2b0>
 8006274:	464b      	mov	r3, r9
 8006276:	e793      	b.n	80061a0 <_printf_float+0x1d8>
 8006278:	2301      	movs	r3, #1
 800627a:	465a      	mov	r2, fp
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	f43f aefb 	beq.w	800607e <_printf_float+0xb6>
 8006288:	f10a 0a01 	add.w	sl, sl, #1
 800628c:	e7ee      	b.n	800626c <_printf_float+0x2a4>
 800628e:	bf00      	nop
 8006290:	7fefffff 	.word	0x7fefffff
 8006294:	0800907c 	.word	0x0800907c
 8006298:	08009080 	.word	0x08009080
 800629c:	08009084 	.word	0x08009084
 80062a0:	08009088 	.word	0x08009088
 80062a4:	0800908c 	.word	0x0800908c
 80062a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80062ae:	4553      	cmp	r3, sl
 80062b0:	bfa8      	it	ge
 80062b2:	4653      	movge	r3, sl
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	4699      	mov	r9, r3
 80062b8:	dc36      	bgt.n	8006328 <_printf_float+0x360>
 80062ba:	f04f 0b00 	mov.w	fp, #0
 80062be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062c2:	f104 021a 	add.w	r2, r4, #26
 80062c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062c8:	9306      	str	r3, [sp, #24]
 80062ca:	eba3 0309 	sub.w	r3, r3, r9
 80062ce:	455b      	cmp	r3, fp
 80062d0:	dc31      	bgt.n	8006336 <_printf_float+0x36e>
 80062d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d4:	459a      	cmp	sl, r3
 80062d6:	dc3a      	bgt.n	800634e <_printf_float+0x386>
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	07da      	lsls	r2, r3, #31
 80062dc:	d437      	bmi.n	800634e <_printf_float+0x386>
 80062de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e0:	ebaa 0903 	sub.w	r9, sl, r3
 80062e4:	9b06      	ldr	r3, [sp, #24]
 80062e6:	ebaa 0303 	sub.w	r3, sl, r3
 80062ea:	4599      	cmp	r9, r3
 80062ec:	bfa8      	it	ge
 80062ee:	4699      	movge	r9, r3
 80062f0:	f1b9 0f00 	cmp.w	r9, #0
 80062f4:	dc33      	bgt.n	800635e <_printf_float+0x396>
 80062f6:	f04f 0800 	mov.w	r8, #0
 80062fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062fe:	f104 0b1a 	add.w	fp, r4, #26
 8006302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006304:	ebaa 0303 	sub.w	r3, sl, r3
 8006308:	eba3 0309 	sub.w	r3, r3, r9
 800630c:	4543      	cmp	r3, r8
 800630e:	f77f af79 	ble.w	8006204 <_printf_float+0x23c>
 8006312:	2301      	movs	r3, #1
 8006314:	465a      	mov	r2, fp
 8006316:	4631      	mov	r1, r6
 8006318:	4628      	mov	r0, r5
 800631a:	47b8      	blx	r7
 800631c:	3001      	adds	r0, #1
 800631e:	f43f aeae 	beq.w	800607e <_printf_float+0xb6>
 8006322:	f108 0801 	add.w	r8, r8, #1
 8006326:	e7ec      	b.n	8006302 <_printf_float+0x33a>
 8006328:	4642      	mov	r2, r8
 800632a:	4631      	mov	r1, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	d1c2      	bne.n	80062ba <_printf_float+0x2f2>
 8006334:	e6a3      	b.n	800607e <_printf_float+0xb6>
 8006336:	2301      	movs	r3, #1
 8006338:	4631      	mov	r1, r6
 800633a:	4628      	mov	r0, r5
 800633c:	9206      	str	r2, [sp, #24]
 800633e:	47b8      	blx	r7
 8006340:	3001      	adds	r0, #1
 8006342:	f43f ae9c 	beq.w	800607e <_printf_float+0xb6>
 8006346:	9a06      	ldr	r2, [sp, #24]
 8006348:	f10b 0b01 	add.w	fp, fp, #1
 800634c:	e7bb      	b.n	80062c6 <_printf_float+0x2fe>
 800634e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006352:	4631      	mov	r1, r6
 8006354:	4628      	mov	r0, r5
 8006356:	47b8      	blx	r7
 8006358:	3001      	adds	r0, #1
 800635a:	d1c0      	bne.n	80062de <_printf_float+0x316>
 800635c:	e68f      	b.n	800607e <_printf_float+0xb6>
 800635e:	9a06      	ldr	r2, [sp, #24]
 8006360:	464b      	mov	r3, r9
 8006362:	4442      	add	r2, r8
 8006364:	4631      	mov	r1, r6
 8006366:	4628      	mov	r0, r5
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	d1c3      	bne.n	80062f6 <_printf_float+0x32e>
 800636e:	e686      	b.n	800607e <_printf_float+0xb6>
 8006370:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006374:	f1ba 0f01 	cmp.w	sl, #1
 8006378:	dc01      	bgt.n	800637e <_printf_float+0x3b6>
 800637a:	07db      	lsls	r3, r3, #31
 800637c:	d536      	bpl.n	80063ec <_printf_float+0x424>
 800637e:	2301      	movs	r3, #1
 8006380:	4642      	mov	r2, r8
 8006382:	4631      	mov	r1, r6
 8006384:	4628      	mov	r0, r5
 8006386:	47b8      	blx	r7
 8006388:	3001      	adds	r0, #1
 800638a:	f43f ae78 	beq.w	800607e <_printf_float+0xb6>
 800638e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006392:	4631      	mov	r1, r6
 8006394:	4628      	mov	r0, r5
 8006396:	47b8      	blx	r7
 8006398:	3001      	adds	r0, #1
 800639a:	f43f ae70 	beq.w	800607e <_printf_float+0xb6>
 800639e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063a2:	2200      	movs	r2, #0
 80063a4:	2300      	movs	r3, #0
 80063a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063aa:	f7fa fbad 	bl	8000b08 <__aeabi_dcmpeq>
 80063ae:	b9c0      	cbnz	r0, 80063e2 <_printf_float+0x41a>
 80063b0:	4653      	mov	r3, sl
 80063b2:	f108 0201 	add.w	r2, r8, #1
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	47b8      	blx	r7
 80063bc:	3001      	adds	r0, #1
 80063be:	d10c      	bne.n	80063da <_printf_float+0x412>
 80063c0:	e65d      	b.n	800607e <_printf_float+0xb6>
 80063c2:	2301      	movs	r3, #1
 80063c4:	465a      	mov	r2, fp
 80063c6:	4631      	mov	r1, r6
 80063c8:	4628      	mov	r0, r5
 80063ca:	47b8      	blx	r7
 80063cc:	3001      	adds	r0, #1
 80063ce:	f43f ae56 	beq.w	800607e <_printf_float+0xb6>
 80063d2:	f108 0801 	add.w	r8, r8, #1
 80063d6:	45d0      	cmp	r8, sl
 80063d8:	dbf3      	blt.n	80063c2 <_printf_float+0x3fa>
 80063da:	464b      	mov	r3, r9
 80063dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063e0:	e6df      	b.n	80061a2 <_printf_float+0x1da>
 80063e2:	f04f 0800 	mov.w	r8, #0
 80063e6:	f104 0b1a 	add.w	fp, r4, #26
 80063ea:	e7f4      	b.n	80063d6 <_printf_float+0x40e>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4642      	mov	r2, r8
 80063f0:	e7e1      	b.n	80063b6 <_printf_float+0x3ee>
 80063f2:	2301      	movs	r3, #1
 80063f4:	464a      	mov	r2, r9
 80063f6:	4631      	mov	r1, r6
 80063f8:	4628      	mov	r0, r5
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	f43f ae3e 	beq.w	800607e <_printf_float+0xb6>
 8006402:	f108 0801 	add.w	r8, r8, #1
 8006406:	68e3      	ldr	r3, [r4, #12]
 8006408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800640a:	1a5b      	subs	r3, r3, r1
 800640c:	4543      	cmp	r3, r8
 800640e:	dcf0      	bgt.n	80063f2 <_printf_float+0x42a>
 8006410:	e6fc      	b.n	800620c <_printf_float+0x244>
 8006412:	f04f 0800 	mov.w	r8, #0
 8006416:	f104 0919 	add.w	r9, r4, #25
 800641a:	e7f4      	b.n	8006406 <_printf_float+0x43e>

0800641c <_printf_common>:
 800641c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006420:	4616      	mov	r6, r2
 8006422:	4698      	mov	r8, r3
 8006424:	688a      	ldr	r2, [r1, #8]
 8006426:	690b      	ldr	r3, [r1, #16]
 8006428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800642c:	4293      	cmp	r3, r2
 800642e:	bfb8      	it	lt
 8006430:	4613      	movlt	r3, r2
 8006432:	6033      	str	r3, [r6, #0]
 8006434:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006438:	4607      	mov	r7, r0
 800643a:	460c      	mov	r4, r1
 800643c:	b10a      	cbz	r2, 8006442 <_printf_common+0x26>
 800643e:	3301      	adds	r3, #1
 8006440:	6033      	str	r3, [r6, #0]
 8006442:	6823      	ldr	r3, [r4, #0]
 8006444:	0699      	lsls	r1, r3, #26
 8006446:	bf42      	ittt	mi
 8006448:	6833      	ldrmi	r3, [r6, #0]
 800644a:	3302      	addmi	r3, #2
 800644c:	6033      	strmi	r3, [r6, #0]
 800644e:	6825      	ldr	r5, [r4, #0]
 8006450:	f015 0506 	ands.w	r5, r5, #6
 8006454:	d106      	bne.n	8006464 <_printf_common+0x48>
 8006456:	f104 0a19 	add.w	sl, r4, #25
 800645a:	68e3      	ldr	r3, [r4, #12]
 800645c:	6832      	ldr	r2, [r6, #0]
 800645e:	1a9b      	subs	r3, r3, r2
 8006460:	42ab      	cmp	r3, r5
 8006462:	dc26      	bgt.n	80064b2 <_printf_common+0x96>
 8006464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006468:	6822      	ldr	r2, [r4, #0]
 800646a:	3b00      	subs	r3, #0
 800646c:	bf18      	it	ne
 800646e:	2301      	movne	r3, #1
 8006470:	0692      	lsls	r2, r2, #26
 8006472:	d42b      	bmi.n	80064cc <_printf_common+0xb0>
 8006474:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006478:	4641      	mov	r1, r8
 800647a:	4638      	mov	r0, r7
 800647c:	47c8      	blx	r9
 800647e:	3001      	adds	r0, #1
 8006480:	d01e      	beq.n	80064c0 <_printf_common+0xa4>
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	6922      	ldr	r2, [r4, #16]
 8006486:	f003 0306 	and.w	r3, r3, #6
 800648a:	2b04      	cmp	r3, #4
 800648c:	bf02      	ittt	eq
 800648e:	68e5      	ldreq	r5, [r4, #12]
 8006490:	6833      	ldreq	r3, [r6, #0]
 8006492:	1aed      	subeq	r5, r5, r3
 8006494:	68a3      	ldr	r3, [r4, #8]
 8006496:	bf0c      	ite	eq
 8006498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800649c:	2500      	movne	r5, #0
 800649e:	4293      	cmp	r3, r2
 80064a0:	bfc4      	itt	gt
 80064a2:	1a9b      	subgt	r3, r3, r2
 80064a4:	18ed      	addgt	r5, r5, r3
 80064a6:	2600      	movs	r6, #0
 80064a8:	341a      	adds	r4, #26
 80064aa:	42b5      	cmp	r5, r6
 80064ac:	d11a      	bne.n	80064e4 <_printf_common+0xc8>
 80064ae:	2000      	movs	r0, #0
 80064b0:	e008      	b.n	80064c4 <_printf_common+0xa8>
 80064b2:	2301      	movs	r3, #1
 80064b4:	4652      	mov	r2, sl
 80064b6:	4641      	mov	r1, r8
 80064b8:	4638      	mov	r0, r7
 80064ba:	47c8      	blx	r9
 80064bc:	3001      	adds	r0, #1
 80064be:	d103      	bne.n	80064c8 <_printf_common+0xac>
 80064c0:	f04f 30ff 	mov.w	r0, #4294967295
 80064c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c8:	3501      	adds	r5, #1
 80064ca:	e7c6      	b.n	800645a <_printf_common+0x3e>
 80064cc:	18e1      	adds	r1, r4, r3
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	2030      	movs	r0, #48	@ 0x30
 80064d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064d6:	4422      	add	r2, r4
 80064d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064e0:	3302      	adds	r3, #2
 80064e2:	e7c7      	b.n	8006474 <_printf_common+0x58>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4622      	mov	r2, r4
 80064e8:	4641      	mov	r1, r8
 80064ea:	4638      	mov	r0, r7
 80064ec:	47c8      	blx	r9
 80064ee:	3001      	adds	r0, #1
 80064f0:	d0e6      	beq.n	80064c0 <_printf_common+0xa4>
 80064f2:	3601      	adds	r6, #1
 80064f4:	e7d9      	b.n	80064aa <_printf_common+0x8e>
	...

080064f8 <_printf_i>:
 80064f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064fc:	7e0f      	ldrb	r7, [r1, #24]
 80064fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006500:	2f78      	cmp	r7, #120	@ 0x78
 8006502:	4691      	mov	r9, r2
 8006504:	4680      	mov	r8, r0
 8006506:	460c      	mov	r4, r1
 8006508:	469a      	mov	sl, r3
 800650a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800650e:	d807      	bhi.n	8006520 <_printf_i+0x28>
 8006510:	2f62      	cmp	r7, #98	@ 0x62
 8006512:	d80a      	bhi.n	800652a <_printf_i+0x32>
 8006514:	2f00      	cmp	r7, #0
 8006516:	f000 80d2 	beq.w	80066be <_printf_i+0x1c6>
 800651a:	2f58      	cmp	r7, #88	@ 0x58
 800651c:	f000 80b9 	beq.w	8006692 <_printf_i+0x19a>
 8006520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006528:	e03a      	b.n	80065a0 <_printf_i+0xa8>
 800652a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800652e:	2b15      	cmp	r3, #21
 8006530:	d8f6      	bhi.n	8006520 <_printf_i+0x28>
 8006532:	a101      	add	r1, pc, #4	@ (adr r1, 8006538 <_printf_i+0x40>)
 8006534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006538:	08006591 	.word	0x08006591
 800653c:	080065a5 	.word	0x080065a5
 8006540:	08006521 	.word	0x08006521
 8006544:	08006521 	.word	0x08006521
 8006548:	08006521 	.word	0x08006521
 800654c:	08006521 	.word	0x08006521
 8006550:	080065a5 	.word	0x080065a5
 8006554:	08006521 	.word	0x08006521
 8006558:	08006521 	.word	0x08006521
 800655c:	08006521 	.word	0x08006521
 8006560:	08006521 	.word	0x08006521
 8006564:	080066a5 	.word	0x080066a5
 8006568:	080065cf 	.word	0x080065cf
 800656c:	0800665f 	.word	0x0800665f
 8006570:	08006521 	.word	0x08006521
 8006574:	08006521 	.word	0x08006521
 8006578:	080066c7 	.word	0x080066c7
 800657c:	08006521 	.word	0x08006521
 8006580:	080065cf 	.word	0x080065cf
 8006584:	08006521 	.word	0x08006521
 8006588:	08006521 	.word	0x08006521
 800658c:	08006667 	.word	0x08006667
 8006590:	6833      	ldr	r3, [r6, #0]
 8006592:	1d1a      	adds	r2, r3, #4
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6032      	str	r2, [r6, #0]
 8006598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800659c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065a0:	2301      	movs	r3, #1
 80065a2:	e09d      	b.n	80066e0 <_printf_i+0x1e8>
 80065a4:	6833      	ldr	r3, [r6, #0]
 80065a6:	6820      	ldr	r0, [r4, #0]
 80065a8:	1d19      	adds	r1, r3, #4
 80065aa:	6031      	str	r1, [r6, #0]
 80065ac:	0606      	lsls	r6, r0, #24
 80065ae:	d501      	bpl.n	80065b4 <_printf_i+0xbc>
 80065b0:	681d      	ldr	r5, [r3, #0]
 80065b2:	e003      	b.n	80065bc <_printf_i+0xc4>
 80065b4:	0645      	lsls	r5, r0, #25
 80065b6:	d5fb      	bpl.n	80065b0 <_printf_i+0xb8>
 80065b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065bc:	2d00      	cmp	r5, #0
 80065be:	da03      	bge.n	80065c8 <_printf_i+0xd0>
 80065c0:	232d      	movs	r3, #45	@ 0x2d
 80065c2:	426d      	negs	r5, r5
 80065c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065c8:	4859      	ldr	r0, [pc, #356]	@ (8006730 <_printf_i+0x238>)
 80065ca:	230a      	movs	r3, #10
 80065cc:	e011      	b.n	80065f2 <_printf_i+0xfa>
 80065ce:	6821      	ldr	r1, [r4, #0]
 80065d0:	6833      	ldr	r3, [r6, #0]
 80065d2:	0608      	lsls	r0, r1, #24
 80065d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80065d8:	d402      	bmi.n	80065e0 <_printf_i+0xe8>
 80065da:	0649      	lsls	r1, r1, #25
 80065dc:	bf48      	it	mi
 80065de:	b2ad      	uxthmi	r5, r5
 80065e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80065e2:	4853      	ldr	r0, [pc, #332]	@ (8006730 <_printf_i+0x238>)
 80065e4:	6033      	str	r3, [r6, #0]
 80065e6:	bf14      	ite	ne
 80065e8:	230a      	movne	r3, #10
 80065ea:	2308      	moveq	r3, #8
 80065ec:	2100      	movs	r1, #0
 80065ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065f2:	6866      	ldr	r6, [r4, #4]
 80065f4:	60a6      	str	r6, [r4, #8]
 80065f6:	2e00      	cmp	r6, #0
 80065f8:	bfa2      	ittt	ge
 80065fa:	6821      	ldrge	r1, [r4, #0]
 80065fc:	f021 0104 	bicge.w	r1, r1, #4
 8006600:	6021      	strge	r1, [r4, #0]
 8006602:	b90d      	cbnz	r5, 8006608 <_printf_i+0x110>
 8006604:	2e00      	cmp	r6, #0
 8006606:	d04b      	beq.n	80066a0 <_printf_i+0x1a8>
 8006608:	4616      	mov	r6, r2
 800660a:	fbb5 f1f3 	udiv	r1, r5, r3
 800660e:	fb03 5711 	mls	r7, r3, r1, r5
 8006612:	5dc7      	ldrb	r7, [r0, r7]
 8006614:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006618:	462f      	mov	r7, r5
 800661a:	42bb      	cmp	r3, r7
 800661c:	460d      	mov	r5, r1
 800661e:	d9f4      	bls.n	800660a <_printf_i+0x112>
 8006620:	2b08      	cmp	r3, #8
 8006622:	d10b      	bne.n	800663c <_printf_i+0x144>
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	07df      	lsls	r7, r3, #31
 8006628:	d508      	bpl.n	800663c <_printf_i+0x144>
 800662a:	6923      	ldr	r3, [r4, #16]
 800662c:	6861      	ldr	r1, [r4, #4]
 800662e:	4299      	cmp	r1, r3
 8006630:	bfde      	ittt	le
 8006632:	2330      	movle	r3, #48	@ 0x30
 8006634:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006638:	f106 36ff 	addle.w	r6, r6, #4294967295
 800663c:	1b92      	subs	r2, r2, r6
 800663e:	6122      	str	r2, [r4, #16]
 8006640:	f8cd a000 	str.w	sl, [sp]
 8006644:	464b      	mov	r3, r9
 8006646:	aa03      	add	r2, sp, #12
 8006648:	4621      	mov	r1, r4
 800664a:	4640      	mov	r0, r8
 800664c:	f7ff fee6 	bl	800641c <_printf_common>
 8006650:	3001      	adds	r0, #1
 8006652:	d14a      	bne.n	80066ea <_printf_i+0x1f2>
 8006654:	f04f 30ff 	mov.w	r0, #4294967295
 8006658:	b004      	add	sp, #16
 800665a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	f043 0320 	orr.w	r3, r3, #32
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	4833      	ldr	r0, [pc, #204]	@ (8006734 <_printf_i+0x23c>)
 8006668:	2778      	movs	r7, #120	@ 0x78
 800666a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800666e:	6823      	ldr	r3, [r4, #0]
 8006670:	6831      	ldr	r1, [r6, #0]
 8006672:	061f      	lsls	r7, r3, #24
 8006674:	f851 5b04 	ldr.w	r5, [r1], #4
 8006678:	d402      	bmi.n	8006680 <_printf_i+0x188>
 800667a:	065f      	lsls	r7, r3, #25
 800667c:	bf48      	it	mi
 800667e:	b2ad      	uxthmi	r5, r5
 8006680:	6031      	str	r1, [r6, #0]
 8006682:	07d9      	lsls	r1, r3, #31
 8006684:	bf44      	itt	mi
 8006686:	f043 0320 	orrmi.w	r3, r3, #32
 800668a:	6023      	strmi	r3, [r4, #0]
 800668c:	b11d      	cbz	r5, 8006696 <_printf_i+0x19e>
 800668e:	2310      	movs	r3, #16
 8006690:	e7ac      	b.n	80065ec <_printf_i+0xf4>
 8006692:	4827      	ldr	r0, [pc, #156]	@ (8006730 <_printf_i+0x238>)
 8006694:	e7e9      	b.n	800666a <_printf_i+0x172>
 8006696:	6823      	ldr	r3, [r4, #0]
 8006698:	f023 0320 	bic.w	r3, r3, #32
 800669c:	6023      	str	r3, [r4, #0]
 800669e:	e7f6      	b.n	800668e <_printf_i+0x196>
 80066a0:	4616      	mov	r6, r2
 80066a2:	e7bd      	b.n	8006620 <_printf_i+0x128>
 80066a4:	6833      	ldr	r3, [r6, #0]
 80066a6:	6825      	ldr	r5, [r4, #0]
 80066a8:	6961      	ldr	r1, [r4, #20]
 80066aa:	1d18      	adds	r0, r3, #4
 80066ac:	6030      	str	r0, [r6, #0]
 80066ae:	062e      	lsls	r6, r5, #24
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	d501      	bpl.n	80066b8 <_printf_i+0x1c0>
 80066b4:	6019      	str	r1, [r3, #0]
 80066b6:	e002      	b.n	80066be <_printf_i+0x1c6>
 80066b8:	0668      	lsls	r0, r5, #25
 80066ba:	d5fb      	bpl.n	80066b4 <_printf_i+0x1bc>
 80066bc:	8019      	strh	r1, [r3, #0]
 80066be:	2300      	movs	r3, #0
 80066c0:	6123      	str	r3, [r4, #16]
 80066c2:	4616      	mov	r6, r2
 80066c4:	e7bc      	b.n	8006640 <_printf_i+0x148>
 80066c6:	6833      	ldr	r3, [r6, #0]
 80066c8:	1d1a      	adds	r2, r3, #4
 80066ca:	6032      	str	r2, [r6, #0]
 80066cc:	681e      	ldr	r6, [r3, #0]
 80066ce:	6862      	ldr	r2, [r4, #4]
 80066d0:	2100      	movs	r1, #0
 80066d2:	4630      	mov	r0, r6
 80066d4:	f7f9 fd9c 	bl	8000210 <memchr>
 80066d8:	b108      	cbz	r0, 80066de <_printf_i+0x1e6>
 80066da:	1b80      	subs	r0, r0, r6
 80066dc:	6060      	str	r0, [r4, #4]
 80066de:	6863      	ldr	r3, [r4, #4]
 80066e0:	6123      	str	r3, [r4, #16]
 80066e2:	2300      	movs	r3, #0
 80066e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066e8:	e7aa      	b.n	8006640 <_printf_i+0x148>
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	4632      	mov	r2, r6
 80066ee:	4649      	mov	r1, r9
 80066f0:	4640      	mov	r0, r8
 80066f2:	47d0      	blx	sl
 80066f4:	3001      	adds	r0, #1
 80066f6:	d0ad      	beq.n	8006654 <_printf_i+0x15c>
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	079b      	lsls	r3, r3, #30
 80066fc:	d413      	bmi.n	8006726 <_printf_i+0x22e>
 80066fe:	68e0      	ldr	r0, [r4, #12]
 8006700:	9b03      	ldr	r3, [sp, #12]
 8006702:	4298      	cmp	r0, r3
 8006704:	bfb8      	it	lt
 8006706:	4618      	movlt	r0, r3
 8006708:	e7a6      	b.n	8006658 <_printf_i+0x160>
 800670a:	2301      	movs	r3, #1
 800670c:	4632      	mov	r2, r6
 800670e:	4649      	mov	r1, r9
 8006710:	4640      	mov	r0, r8
 8006712:	47d0      	blx	sl
 8006714:	3001      	adds	r0, #1
 8006716:	d09d      	beq.n	8006654 <_printf_i+0x15c>
 8006718:	3501      	adds	r5, #1
 800671a:	68e3      	ldr	r3, [r4, #12]
 800671c:	9903      	ldr	r1, [sp, #12]
 800671e:	1a5b      	subs	r3, r3, r1
 8006720:	42ab      	cmp	r3, r5
 8006722:	dcf2      	bgt.n	800670a <_printf_i+0x212>
 8006724:	e7eb      	b.n	80066fe <_printf_i+0x206>
 8006726:	2500      	movs	r5, #0
 8006728:	f104 0619 	add.w	r6, r4, #25
 800672c:	e7f5      	b.n	800671a <_printf_i+0x222>
 800672e:	bf00      	nop
 8006730:	0800908e 	.word	0x0800908e
 8006734:	0800909f 	.word	0x0800909f

08006738 <std>:
 8006738:	2300      	movs	r3, #0
 800673a:	b510      	push	{r4, lr}
 800673c:	4604      	mov	r4, r0
 800673e:	e9c0 3300 	strd	r3, r3, [r0]
 8006742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006746:	6083      	str	r3, [r0, #8]
 8006748:	8181      	strh	r1, [r0, #12]
 800674a:	6643      	str	r3, [r0, #100]	@ 0x64
 800674c:	81c2      	strh	r2, [r0, #14]
 800674e:	6183      	str	r3, [r0, #24]
 8006750:	4619      	mov	r1, r3
 8006752:	2208      	movs	r2, #8
 8006754:	305c      	adds	r0, #92	@ 0x5c
 8006756:	f000 f914 	bl	8006982 <memset>
 800675a:	4b0d      	ldr	r3, [pc, #52]	@ (8006790 <std+0x58>)
 800675c:	6263      	str	r3, [r4, #36]	@ 0x24
 800675e:	4b0d      	ldr	r3, [pc, #52]	@ (8006794 <std+0x5c>)
 8006760:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006762:	4b0d      	ldr	r3, [pc, #52]	@ (8006798 <std+0x60>)
 8006764:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006766:	4b0d      	ldr	r3, [pc, #52]	@ (800679c <std+0x64>)
 8006768:	6323      	str	r3, [r4, #48]	@ 0x30
 800676a:	4b0d      	ldr	r3, [pc, #52]	@ (80067a0 <std+0x68>)
 800676c:	6224      	str	r4, [r4, #32]
 800676e:	429c      	cmp	r4, r3
 8006770:	d006      	beq.n	8006780 <std+0x48>
 8006772:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006776:	4294      	cmp	r4, r2
 8006778:	d002      	beq.n	8006780 <std+0x48>
 800677a:	33d0      	adds	r3, #208	@ 0xd0
 800677c:	429c      	cmp	r4, r3
 800677e:	d105      	bne.n	800678c <std+0x54>
 8006780:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006788:	f000 b982 	b.w	8006a90 <__retarget_lock_init_recursive>
 800678c:	bd10      	pop	{r4, pc}
 800678e:	bf00      	nop
 8006790:	080068fd 	.word	0x080068fd
 8006794:	0800691f 	.word	0x0800691f
 8006798:	08006957 	.word	0x08006957
 800679c:	0800697b 	.word	0x0800697b
 80067a0:	2000083c 	.word	0x2000083c

080067a4 <stdio_exit_handler>:
 80067a4:	4a02      	ldr	r2, [pc, #8]	@ (80067b0 <stdio_exit_handler+0xc>)
 80067a6:	4903      	ldr	r1, [pc, #12]	@ (80067b4 <stdio_exit_handler+0x10>)
 80067a8:	4803      	ldr	r0, [pc, #12]	@ (80067b8 <stdio_exit_handler+0x14>)
 80067aa:	f000 b869 	b.w	8006880 <_fwalk_sglue>
 80067ae:	bf00      	nop
 80067b0:	2000001c 	.word	0x2000001c
 80067b4:	080082a1 	.word	0x080082a1
 80067b8:	2000002c 	.word	0x2000002c

080067bc <cleanup_stdio>:
 80067bc:	6841      	ldr	r1, [r0, #4]
 80067be:	4b0c      	ldr	r3, [pc, #48]	@ (80067f0 <cleanup_stdio+0x34>)
 80067c0:	4299      	cmp	r1, r3
 80067c2:	b510      	push	{r4, lr}
 80067c4:	4604      	mov	r4, r0
 80067c6:	d001      	beq.n	80067cc <cleanup_stdio+0x10>
 80067c8:	f001 fd6a 	bl	80082a0 <_fflush_r>
 80067cc:	68a1      	ldr	r1, [r4, #8]
 80067ce:	4b09      	ldr	r3, [pc, #36]	@ (80067f4 <cleanup_stdio+0x38>)
 80067d0:	4299      	cmp	r1, r3
 80067d2:	d002      	beq.n	80067da <cleanup_stdio+0x1e>
 80067d4:	4620      	mov	r0, r4
 80067d6:	f001 fd63 	bl	80082a0 <_fflush_r>
 80067da:	68e1      	ldr	r1, [r4, #12]
 80067dc:	4b06      	ldr	r3, [pc, #24]	@ (80067f8 <cleanup_stdio+0x3c>)
 80067de:	4299      	cmp	r1, r3
 80067e0:	d004      	beq.n	80067ec <cleanup_stdio+0x30>
 80067e2:	4620      	mov	r0, r4
 80067e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e8:	f001 bd5a 	b.w	80082a0 <_fflush_r>
 80067ec:	bd10      	pop	{r4, pc}
 80067ee:	bf00      	nop
 80067f0:	2000083c 	.word	0x2000083c
 80067f4:	200008a4 	.word	0x200008a4
 80067f8:	2000090c 	.word	0x2000090c

080067fc <global_stdio_init.part.0>:
 80067fc:	b510      	push	{r4, lr}
 80067fe:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <global_stdio_init.part.0+0x30>)
 8006800:	4c0b      	ldr	r4, [pc, #44]	@ (8006830 <global_stdio_init.part.0+0x34>)
 8006802:	4a0c      	ldr	r2, [pc, #48]	@ (8006834 <global_stdio_init.part.0+0x38>)
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	4620      	mov	r0, r4
 8006808:	2200      	movs	r2, #0
 800680a:	2104      	movs	r1, #4
 800680c:	f7ff ff94 	bl	8006738 <std>
 8006810:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006814:	2201      	movs	r2, #1
 8006816:	2109      	movs	r1, #9
 8006818:	f7ff ff8e 	bl	8006738 <std>
 800681c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006820:	2202      	movs	r2, #2
 8006822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006826:	2112      	movs	r1, #18
 8006828:	f7ff bf86 	b.w	8006738 <std>
 800682c:	20000974 	.word	0x20000974
 8006830:	2000083c 	.word	0x2000083c
 8006834:	080067a5 	.word	0x080067a5

08006838 <__sfp_lock_acquire>:
 8006838:	4801      	ldr	r0, [pc, #4]	@ (8006840 <__sfp_lock_acquire+0x8>)
 800683a:	f000 b92a 	b.w	8006a92 <__retarget_lock_acquire_recursive>
 800683e:	bf00      	nop
 8006840:	2000097d 	.word	0x2000097d

08006844 <__sfp_lock_release>:
 8006844:	4801      	ldr	r0, [pc, #4]	@ (800684c <__sfp_lock_release+0x8>)
 8006846:	f000 b925 	b.w	8006a94 <__retarget_lock_release_recursive>
 800684a:	bf00      	nop
 800684c:	2000097d 	.word	0x2000097d

08006850 <__sinit>:
 8006850:	b510      	push	{r4, lr}
 8006852:	4604      	mov	r4, r0
 8006854:	f7ff fff0 	bl	8006838 <__sfp_lock_acquire>
 8006858:	6a23      	ldr	r3, [r4, #32]
 800685a:	b11b      	cbz	r3, 8006864 <__sinit+0x14>
 800685c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006860:	f7ff bff0 	b.w	8006844 <__sfp_lock_release>
 8006864:	4b04      	ldr	r3, [pc, #16]	@ (8006878 <__sinit+0x28>)
 8006866:	6223      	str	r3, [r4, #32]
 8006868:	4b04      	ldr	r3, [pc, #16]	@ (800687c <__sinit+0x2c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f5      	bne.n	800685c <__sinit+0xc>
 8006870:	f7ff ffc4 	bl	80067fc <global_stdio_init.part.0>
 8006874:	e7f2      	b.n	800685c <__sinit+0xc>
 8006876:	bf00      	nop
 8006878:	080067bd 	.word	0x080067bd
 800687c:	20000974 	.word	0x20000974

08006880 <_fwalk_sglue>:
 8006880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006884:	4607      	mov	r7, r0
 8006886:	4688      	mov	r8, r1
 8006888:	4614      	mov	r4, r2
 800688a:	2600      	movs	r6, #0
 800688c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006890:	f1b9 0901 	subs.w	r9, r9, #1
 8006894:	d505      	bpl.n	80068a2 <_fwalk_sglue+0x22>
 8006896:	6824      	ldr	r4, [r4, #0]
 8006898:	2c00      	cmp	r4, #0
 800689a:	d1f7      	bne.n	800688c <_fwalk_sglue+0xc>
 800689c:	4630      	mov	r0, r6
 800689e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068a2:	89ab      	ldrh	r3, [r5, #12]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d907      	bls.n	80068b8 <_fwalk_sglue+0x38>
 80068a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068ac:	3301      	adds	r3, #1
 80068ae:	d003      	beq.n	80068b8 <_fwalk_sglue+0x38>
 80068b0:	4629      	mov	r1, r5
 80068b2:	4638      	mov	r0, r7
 80068b4:	47c0      	blx	r8
 80068b6:	4306      	orrs	r6, r0
 80068b8:	3568      	adds	r5, #104	@ 0x68
 80068ba:	e7e9      	b.n	8006890 <_fwalk_sglue+0x10>

080068bc <siprintf>:
 80068bc:	b40e      	push	{r1, r2, r3}
 80068be:	b500      	push	{lr}
 80068c0:	b09c      	sub	sp, #112	@ 0x70
 80068c2:	ab1d      	add	r3, sp, #116	@ 0x74
 80068c4:	9002      	str	r0, [sp, #8]
 80068c6:	9006      	str	r0, [sp, #24]
 80068c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80068cc:	4809      	ldr	r0, [pc, #36]	@ (80068f4 <siprintf+0x38>)
 80068ce:	9107      	str	r1, [sp, #28]
 80068d0:	9104      	str	r1, [sp, #16]
 80068d2:	4909      	ldr	r1, [pc, #36]	@ (80068f8 <siprintf+0x3c>)
 80068d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068d8:	9105      	str	r1, [sp, #20]
 80068da:	6800      	ldr	r0, [r0, #0]
 80068dc:	9301      	str	r3, [sp, #4]
 80068de:	a902      	add	r1, sp, #8
 80068e0:	f001 fb5e 	bl	8007fa0 <_svfiprintf_r>
 80068e4:	9b02      	ldr	r3, [sp, #8]
 80068e6:	2200      	movs	r2, #0
 80068e8:	701a      	strb	r2, [r3, #0]
 80068ea:	b01c      	add	sp, #112	@ 0x70
 80068ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80068f0:	b003      	add	sp, #12
 80068f2:	4770      	bx	lr
 80068f4:	20000028 	.word	0x20000028
 80068f8:	ffff0208 	.word	0xffff0208

080068fc <__sread>:
 80068fc:	b510      	push	{r4, lr}
 80068fe:	460c      	mov	r4, r1
 8006900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006904:	f000 f86c 	bl	80069e0 <_read_r>
 8006908:	2800      	cmp	r0, #0
 800690a:	bfab      	itete	ge
 800690c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800690e:	89a3      	ldrhlt	r3, [r4, #12]
 8006910:	181b      	addge	r3, r3, r0
 8006912:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006916:	bfac      	ite	ge
 8006918:	6563      	strge	r3, [r4, #84]	@ 0x54
 800691a:	81a3      	strhlt	r3, [r4, #12]
 800691c:	bd10      	pop	{r4, pc}

0800691e <__swrite>:
 800691e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006922:	461f      	mov	r7, r3
 8006924:	898b      	ldrh	r3, [r1, #12]
 8006926:	05db      	lsls	r3, r3, #23
 8006928:	4605      	mov	r5, r0
 800692a:	460c      	mov	r4, r1
 800692c:	4616      	mov	r6, r2
 800692e:	d505      	bpl.n	800693c <__swrite+0x1e>
 8006930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006934:	2302      	movs	r3, #2
 8006936:	2200      	movs	r2, #0
 8006938:	f000 f840 	bl	80069bc <_lseek_r>
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006942:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006946:	81a3      	strh	r3, [r4, #12]
 8006948:	4632      	mov	r2, r6
 800694a:	463b      	mov	r3, r7
 800694c:	4628      	mov	r0, r5
 800694e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006952:	f000 b867 	b.w	8006a24 <_write_r>

08006956 <__sseek>:
 8006956:	b510      	push	{r4, lr}
 8006958:	460c      	mov	r4, r1
 800695a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800695e:	f000 f82d 	bl	80069bc <_lseek_r>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	89a3      	ldrh	r3, [r4, #12]
 8006966:	bf15      	itete	ne
 8006968:	6560      	strne	r0, [r4, #84]	@ 0x54
 800696a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800696e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006972:	81a3      	strheq	r3, [r4, #12]
 8006974:	bf18      	it	ne
 8006976:	81a3      	strhne	r3, [r4, #12]
 8006978:	bd10      	pop	{r4, pc}

0800697a <__sclose>:
 800697a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800697e:	f000 b80d 	b.w	800699c <_close_r>

08006982 <memset>:
 8006982:	4402      	add	r2, r0
 8006984:	4603      	mov	r3, r0
 8006986:	4293      	cmp	r3, r2
 8006988:	d100      	bne.n	800698c <memset+0xa>
 800698a:	4770      	bx	lr
 800698c:	f803 1b01 	strb.w	r1, [r3], #1
 8006990:	e7f9      	b.n	8006986 <memset+0x4>
	...

08006994 <_localeconv_r>:
 8006994:	4800      	ldr	r0, [pc, #0]	@ (8006998 <_localeconv_r+0x4>)
 8006996:	4770      	bx	lr
 8006998:	20000168 	.word	0x20000168

0800699c <_close_r>:
 800699c:	b538      	push	{r3, r4, r5, lr}
 800699e:	4d06      	ldr	r5, [pc, #24]	@ (80069b8 <_close_r+0x1c>)
 80069a0:	2300      	movs	r3, #0
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	602b      	str	r3, [r5, #0]
 80069a8:	f001 fffa 	bl	80089a0 <_close>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_close_r+0x1a>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_close_r+0x1a>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	20000978 	.word	0x20000978

080069bc <_lseek_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4d07      	ldr	r5, [pc, #28]	@ (80069dc <_lseek_r+0x20>)
 80069c0:	4604      	mov	r4, r0
 80069c2:	4608      	mov	r0, r1
 80069c4:	4611      	mov	r1, r2
 80069c6:	2200      	movs	r2, #0
 80069c8:	602a      	str	r2, [r5, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	f002 f810 	bl	80089f0 <_lseek>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d102      	bne.n	80069da <_lseek_r+0x1e>
 80069d4:	682b      	ldr	r3, [r5, #0]
 80069d6:	b103      	cbz	r3, 80069da <_lseek_r+0x1e>
 80069d8:	6023      	str	r3, [r4, #0]
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	20000978 	.word	0x20000978

080069e0 <_read_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4d07      	ldr	r5, [pc, #28]	@ (8006a00 <_read_r+0x20>)
 80069e4:	4604      	mov	r4, r0
 80069e6:	4608      	mov	r0, r1
 80069e8:	4611      	mov	r1, r2
 80069ea:	2200      	movs	r2, #0
 80069ec:	602a      	str	r2, [r5, #0]
 80069ee:	461a      	mov	r2, r3
 80069f0:	f002 f806 	bl	8008a00 <_read>
 80069f4:	1c43      	adds	r3, r0, #1
 80069f6:	d102      	bne.n	80069fe <_read_r+0x1e>
 80069f8:	682b      	ldr	r3, [r5, #0]
 80069fa:	b103      	cbz	r3, 80069fe <_read_r+0x1e>
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	bd38      	pop	{r3, r4, r5, pc}
 8006a00:	20000978 	.word	0x20000978

08006a04 <_sbrk_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4d06      	ldr	r5, [pc, #24]	@ (8006a20 <_sbrk_r+0x1c>)
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	4608      	mov	r0, r1
 8006a0e:	602b      	str	r3, [r5, #0]
 8006a10:	f001 fffe 	bl	8008a10 <_sbrk>
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d102      	bne.n	8006a1e <_sbrk_r+0x1a>
 8006a18:	682b      	ldr	r3, [r5, #0]
 8006a1a:	b103      	cbz	r3, 8006a1e <_sbrk_r+0x1a>
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	bd38      	pop	{r3, r4, r5, pc}
 8006a20:	20000978 	.word	0x20000978

08006a24 <_write_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4d07      	ldr	r5, [pc, #28]	@ (8006a44 <_write_r+0x20>)
 8006a28:	4604      	mov	r4, r0
 8006a2a:	4608      	mov	r0, r1
 8006a2c:	4611      	mov	r1, r2
 8006a2e:	2200      	movs	r2, #0
 8006a30:	602a      	str	r2, [r5, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	f001 fffa 	bl	8008a2c <_write>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d102      	bne.n	8006a42 <_write_r+0x1e>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	b103      	cbz	r3, 8006a42 <_write_r+0x1e>
 8006a40:	6023      	str	r3, [r4, #0]
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	20000978 	.word	0x20000978

08006a48 <__libc_init_array>:
 8006a48:	b570      	push	{r4, r5, r6, lr}
 8006a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8006a80 <__libc_init_array+0x38>)
 8006a4c:	4c0d      	ldr	r4, [pc, #52]	@ (8006a84 <__libc_init_array+0x3c>)
 8006a4e:	1b64      	subs	r4, r4, r5
 8006a50:	10a4      	asrs	r4, r4, #2
 8006a52:	2600      	movs	r6, #0
 8006a54:	42a6      	cmp	r6, r4
 8006a56:	d109      	bne.n	8006a6c <__libc_init_array+0x24>
 8006a58:	4d0b      	ldr	r5, [pc, #44]	@ (8006a88 <__libc_init_array+0x40>)
 8006a5a:	4c0c      	ldr	r4, [pc, #48]	@ (8006a8c <__libc_init_array+0x44>)
 8006a5c:	f001 fff0 	bl	8008a40 <_init>
 8006a60:	1b64      	subs	r4, r4, r5
 8006a62:	10a4      	asrs	r4, r4, #2
 8006a64:	2600      	movs	r6, #0
 8006a66:	42a6      	cmp	r6, r4
 8006a68:	d105      	bne.n	8006a76 <__libc_init_array+0x2e>
 8006a6a:	bd70      	pop	{r4, r5, r6, pc}
 8006a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a70:	4798      	blx	r3
 8006a72:	3601      	adds	r6, #1
 8006a74:	e7ee      	b.n	8006a54 <__libc_init_array+0xc>
 8006a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a7a:	4798      	blx	r3
 8006a7c:	3601      	adds	r6, #1
 8006a7e:	e7f2      	b.n	8006a66 <__libc_init_array+0x1e>
 8006a80:	080093f8 	.word	0x080093f8
 8006a84:	080093f8 	.word	0x080093f8
 8006a88:	080093f8 	.word	0x080093f8
 8006a8c:	080093fc 	.word	0x080093fc

08006a90 <__retarget_lock_init_recursive>:
 8006a90:	4770      	bx	lr

08006a92 <__retarget_lock_acquire_recursive>:
 8006a92:	4770      	bx	lr

08006a94 <__retarget_lock_release_recursive>:
 8006a94:	4770      	bx	lr

08006a96 <memcpy>:
 8006a96:	440a      	add	r2, r1
 8006a98:	4291      	cmp	r1, r2
 8006a9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a9e:	d100      	bne.n	8006aa2 <memcpy+0xc>
 8006aa0:	4770      	bx	lr
 8006aa2:	b510      	push	{r4, lr}
 8006aa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aac:	4291      	cmp	r1, r2
 8006aae:	d1f9      	bne.n	8006aa4 <memcpy+0xe>
 8006ab0:	bd10      	pop	{r4, pc}

08006ab2 <quorem>:
 8006ab2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab6:	6903      	ldr	r3, [r0, #16]
 8006ab8:	690c      	ldr	r4, [r1, #16]
 8006aba:	42a3      	cmp	r3, r4
 8006abc:	4607      	mov	r7, r0
 8006abe:	db7e      	blt.n	8006bbe <quorem+0x10c>
 8006ac0:	3c01      	subs	r4, #1
 8006ac2:	f101 0814 	add.w	r8, r1, #20
 8006ac6:	00a3      	lsls	r3, r4, #2
 8006ac8:	f100 0514 	add.w	r5, r0, #20
 8006acc:	9300      	str	r3, [sp, #0]
 8006ace:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ad2:	9301      	str	r3, [sp, #4]
 8006ad4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ad8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006adc:	3301      	adds	r3, #1
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ae4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ae8:	d32e      	bcc.n	8006b48 <quorem+0x96>
 8006aea:	f04f 0a00 	mov.w	sl, #0
 8006aee:	46c4      	mov	ip, r8
 8006af0:	46ae      	mov	lr, r5
 8006af2:	46d3      	mov	fp, sl
 8006af4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006af8:	b298      	uxth	r0, r3
 8006afa:	fb06 a000 	mla	r0, r6, r0, sl
 8006afe:	0c02      	lsrs	r2, r0, #16
 8006b00:	0c1b      	lsrs	r3, r3, #16
 8006b02:	fb06 2303 	mla	r3, r6, r3, r2
 8006b06:	f8de 2000 	ldr.w	r2, [lr]
 8006b0a:	b280      	uxth	r0, r0
 8006b0c:	b292      	uxth	r2, r2
 8006b0e:	1a12      	subs	r2, r2, r0
 8006b10:	445a      	add	r2, fp
 8006b12:	f8de 0000 	ldr.w	r0, [lr]
 8006b16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b20:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b24:	b292      	uxth	r2, r2
 8006b26:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b2a:	45e1      	cmp	r9, ip
 8006b2c:	f84e 2b04 	str.w	r2, [lr], #4
 8006b30:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b34:	d2de      	bcs.n	8006af4 <quorem+0x42>
 8006b36:	9b00      	ldr	r3, [sp, #0]
 8006b38:	58eb      	ldr	r3, [r5, r3]
 8006b3a:	b92b      	cbnz	r3, 8006b48 <quorem+0x96>
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	3b04      	subs	r3, #4
 8006b40:	429d      	cmp	r5, r3
 8006b42:	461a      	mov	r2, r3
 8006b44:	d32f      	bcc.n	8006ba6 <quorem+0xf4>
 8006b46:	613c      	str	r4, [r7, #16]
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f001 f8c5 	bl	8007cd8 <__mcmp>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	db25      	blt.n	8006b9e <quorem+0xec>
 8006b52:	4629      	mov	r1, r5
 8006b54:	2000      	movs	r0, #0
 8006b56:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b5a:	f8d1 c000 	ldr.w	ip, [r1]
 8006b5e:	fa1f fe82 	uxth.w	lr, r2
 8006b62:	fa1f f38c 	uxth.w	r3, ip
 8006b66:	eba3 030e 	sub.w	r3, r3, lr
 8006b6a:	4403      	add	r3, r0
 8006b6c:	0c12      	lsrs	r2, r2, #16
 8006b6e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006b72:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b7c:	45c1      	cmp	r9, r8
 8006b7e:	f841 3b04 	str.w	r3, [r1], #4
 8006b82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b86:	d2e6      	bcs.n	8006b56 <quorem+0xa4>
 8006b88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b90:	b922      	cbnz	r2, 8006b9c <quorem+0xea>
 8006b92:	3b04      	subs	r3, #4
 8006b94:	429d      	cmp	r5, r3
 8006b96:	461a      	mov	r2, r3
 8006b98:	d30b      	bcc.n	8006bb2 <quorem+0x100>
 8006b9a:	613c      	str	r4, [r7, #16]
 8006b9c:	3601      	adds	r6, #1
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	b003      	add	sp, #12
 8006ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba6:	6812      	ldr	r2, [r2, #0]
 8006ba8:	3b04      	subs	r3, #4
 8006baa:	2a00      	cmp	r2, #0
 8006bac:	d1cb      	bne.n	8006b46 <quorem+0x94>
 8006bae:	3c01      	subs	r4, #1
 8006bb0:	e7c6      	b.n	8006b40 <quorem+0x8e>
 8006bb2:	6812      	ldr	r2, [r2, #0]
 8006bb4:	3b04      	subs	r3, #4
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	d1ef      	bne.n	8006b9a <quorem+0xe8>
 8006bba:	3c01      	subs	r4, #1
 8006bbc:	e7ea      	b.n	8006b94 <quorem+0xe2>
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	e7ee      	b.n	8006ba0 <quorem+0xee>
 8006bc2:	0000      	movs	r0, r0
 8006bc4:	0000      	movs	r0, r0
	...

08006bc8 <_dtoa_r>:
 8006bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bcc:	69c7      	ldr	r7, [r0, #28]
 8006bce:	b099      	sub	sp, #100	@ 0x64
 8006bd0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006bd4:	ec55 4b10 	vmov	r4, r5, d0
 8006bd8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006bda:	9109      	str	r1, [sp, #36]	@ 0x24
 8006bdc:	4683      	mov	fp, r0
 8006bde:	920e      	str	r2, [sp, #56]	@ 0x38
 8006be0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006be2:	b97f      	cbnz	r7, 8006c04 <_dtoa_r+0x3c>
 8006be4:	2010      	movs	r0, #16
 8006be6:	f7ff f891 	bl	8005d0c <malloc>
 8006bea:	4602      	mov	r2, r0
 8006bec:	f8cb 001c 	str.w	r0, [fp, #28]
 8006bf0:	b920      	cbnz	r0, 8006bfc <_dtoa_r+0x34>
 8006bf2:	4ba7      	ldr	r3, [pc, #668]	@ (8006e90 <_dtoa_r+0x2c8>)
 8006bf4:	21ef      	movs	r1, #239	@ 0xef
 8006bf6:	48a7      	ldr	r0, [pc, #668]	@ (8006e94 <_dtoa_r+0x2cc>)
 8006bf8:	f001 fb94 	bl	8008324 <__assert_func>
 8006bfc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c00:	6007      	str	r7, [r0, #0]
 8006c02:	60c7      	str	r7, [r0, #12]
 8006c04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c08:	6819      	ldr	r1, [r3, #0]
 8006c0a:	b159      	cbz	r1, 8006c24 <_dtoa_r+0x5c>
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	604a      	str	r2, [r1, #4]
 8006c10:	2301      	movs	r3, #1
 8006c12:	4093      	lsls	r3, r2
 8006c14:	608b      	str	r3, [r1, #8]
 8006c16:	4658      	mov	r0, fp
 8006c18:	f000 fe24 	bl	8007864 <_Bfree>
 8006c1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c20:	2200      	movs	r2, #0
 8006c22:	601a      	str	r2, [r3, #0]
 8006c24:	1e2b      	subs	r3, r5, #0
 8006c26:	bfb9      	ittee	lt
 8006c28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c2c:	9303      	strlt	r3, [sp, #12]
 8006c2e:	2300      	movge	r3, #0
 8006c30:	6033      	strge	r3, [r6, #0]
 8006c32:	9f03      	ldr	r7, [sp, #12]
 8006c34:	4b98      	ldr	r3, [pc, #608]	@ (8006e98 <_dtoa_r+0x2d0>)
 8006c36:	bfbc      	itt	lt
 8006c38:	2201      	movlt	r2, #1
 8006c3a:	6032      	strlt	r2, [r6, #0]
 8006c3c:	43bb      	bics	r3, r7
 8006c3e:	d112      	bne.n	8006c66 <_dtoa_r+0x9e>
 8006c40:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c46:	6013      	str	r3, [r2, #0]
 8006c48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c4c:	4323      	orrs	r3, r4
 8006c4e:	f000 854d 	beq.w	80076ec <_dtoa_r+0xb24>
 8006c52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006eac <_dtoa_r+0x2e4>
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 854f 	beq.w	80076fc <_dtoa_r+0xb34>
 8006c5e:	f10a 0303 	add.w	r3, sl, #3
 8006c62:	f000 bd49 	b.w	80076f8 <_dtoa_r+0xb30>
 8006c66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	ec51 0b17 	vmov	r0, r1, d7
 8006c70:	2300      	movs	r3, #0
 8006c72:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006c76:	f7f9 ff47 	bl	8000b08 <__aeabi_dcmpeq>
 8006c7a:	4680      	mov	r8, r0
 8006c7c:	b158      	cbz	r0, 8006c96 <_dtoa_r+0xce>
 8006c7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c80:	2301      	movs	r3, #1
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c86:	b113      	cbz	r3, 8006c8e <_dtoa_r+0xc6>
 8006c88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006c8a:	4b84      	ldr	r3, [pc, #528]	@ (8006e9c <_dtoa_r+0x2d4>)
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006eb0 <_dtoa_r+0x2e8>
 8006c92:	f000 bd33 	b.w	80076fc <_dtoa_r+0xb34>
 8006c96:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006c9a:	aa16      	add	r2, sp, #88	@ 0x58
 8006c9c:	a917      	add	r1, sp, #92	@ 0x5c
 8006c9e:	4658      	mov	r0, fp
 8006ca0:	f001 f8ca 	bl	8007e38 <__d2b>
 8006ca4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ca8:	4681      	mov	r9, r0
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	d077      	beq.n	8006d9e <_dtoa_r+0x1d6>
 8006cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cb0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006cb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006cc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cc8:	4619      	mov	r1, r3
 8006cca:	2200      	movs	r2, #0
 8006ccc:	4b74      	ldr	r3, [pc, #464]	@ (8006ea0 <_dtoa_r+0x2d8>)
 8006cce:	f7f9 fafb 	bl	80002c8 <__aeabi_dsub>
 8006cd2:	a369      	add	r3, pc, #420	@ (adr r3, 8006e78 <_dtoa_r+0x2b0>)
 8006cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd8:	f7f9 fcae 	bl	8000638 <__aeabi_dmul>
 8006cdc:	a368      	add	r3, pc, #416	@ (adr r3, 8006e80 <_dtoa_r+0x2b8>)
 8006cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce2:	f7f9 faf3 	bl	80002cc <__adddf3>
 8006ce6:	4604      	mov	r4, r0
 8006ce8:	4630      	mov	r0, r6
 8006cea:	460d      	mov	r5, r1
 8006cec:	f7f9 fc3a 	bl	8000564 <__aeabi_i2d>
 8006cf0:	a365      	add	r3, pc, #404	@ (adr r3, 8006e88 <_dtoa_r+0x2c0>)
 8006cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf6:	f7f9 fc9f 	bl	8000638 <__aeabi_dmul>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	4620      	mov	r0, r4
 8006d00:	4629      	mov	r1, r5
 8006d02:	f7f9 fae3 	bl	80002cc <__adddf3>
 8006d06:	4604      	mov	r4, r0
 8006d08:	460d      	mov	r5, r1
 8006d0a:	f7f9 ff45 	bl	8000b98 <__aeabi_d2iz>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	4607      	mov	r7, r0
 8006d12:	2300      	movs	r3, #0
 8006d14:	4620      	mov	r0, r4
 8006d16:	4629      	mov	r1, r5
 8006d18:	f7f9 ff00 	bl	8000b1c <__aeabi_dcmplt>
 8006d1c:	b140      	cbz	r0, 8006d30 <_dtoa_r+0x168>
 8006d1e:	4638      	mov	r0, r7
 8006d20:	f7f9 fc20 	bl	8000564 <__aeabi_i2d>
 8006d24:	4622      	mov	r2, r4
 8006d26:	462b      	mov	r3, r5
 8006d28:	f7f9 feee 	bl	8000b08 <__aeabi_dcmpeq>
 8006d2c:	b900      	cbnz	r0, 8006d30 <_dtoa_r+0x168>
 8006d2e:	3f01      	subs	r7, #1
 8006d30:	2f16      	cmp	r7, #22
 8006d32:	d851      	bhi.n	8006dd8 <_dtoa_r+0x210>
 8006d34:	4b5b      	ldr	r3, [pc, #364]	@ (8006ea4 <_dtoa_r+0x2dc>)
 8006d36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d42:	f7f9 feeb 	bl	8000b1c <__aeabi_dcmplt>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	d048      	beq.n	8006ddc <_dtoa_r+0x214>
 8006d4a:	3f01      	subs	r7, #1
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006d50:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d52:	1b9b      	subs	r3, r3, r6
 8006d54:	1e5a      	subs	r2, r3, #1
 8006d56:	bf44      	itt	mi
 8006d58:	f1c3 0801 	rsbmi	r8, r3, #1
 8006d5c:	2300      	movmi	r3, #0
 8006d5e:	9208      	str	r2, [sp, #32]
 8006d60:	bf54      	ite	pl
 8006d62:	f04f 0800 	movpl.w	r8, #0
 8006d66:	9308      	strmi	r3, [sp, #32]
 8006d68:	2f00      	cmp	r7, #0
 8006d6a:	db39      	blt.n	8006de0 <_dtoa_r+0x218>
 8006d6c:	9b08      	ldr	r3, [sp, #32]
 8006d6e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006d70:	443b      	add	r3, r7
 8006d72:	9308      	str	r3, [sp, #32]
 8006d74:	2300      	movs	r3, #0
 8006d76:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d7a:	2b09      	cmp	r3, #9
 8006d7c:	d864      	bhi.n	8006e48 <_dtoa_r+0x280>
 8006d7e:	2b05      	cmp	r3, #5
 8006d80:	bfc4      	itt	gt
 8006d82:	3b04      	subgt	r3, #4
 8006d84:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d88:	f1a3 0302 	sub.w	r3, r3, #2
 8006d8c:	bfcc      	ite	gt
 8006d8e:	2400      	movgt	r4, #0
 8006d90:	2401      	movle	r4, #1
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d863      	bhi.n	8006e5e <_dtoa_r+0x296>
 8006d96:	e8df f003 	tbb	[pc, r3]
 8006d9a:	372a      	.short	0x372a
 8006d9c:	5535      	.short	0x5535
 8006d9e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006da2:	441e      	add	r6, r3
 8006da4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	bfc1      	itttt	gt
 8006dac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006db0:	409f      	lslgt	r7, r3
 8006db2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006db6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006dba:	bfd6      	itet	le
 8006dbc:	f1c3 0320 	rsble	r3, r3, #32
 8006dc0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006dc4:	fa04 f003 	lslle.w	r0, r4, r3
 8006dc8:	f7f9 fbbc 	bl	8000544 <__aeabi_ui2d>
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006dd2:	3e01      	subs	r6, #1
 8006dd4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006dd6:	e777      	b.n	8006cc8 <_dtoa_r+0x100>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e7b8      	b.n	8006d4e <_dtoa_r+0x186>
 8006ddc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006dde:	e7b7      	b.n	8006d50 <_dtoa_r+0x188>
 8006de0:	427b      	negs	r3, r7
 8006de2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de4:	2300      	movs	r3, #0
 8006de6:	eba8 0807 	sub.w	r8, r8, r7
 8006dea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006dec:	e7c4      	b.n	8006d78 <_dtoa_r+0x1b0>
 8006dee:	2300      	movs	r3, #0
 8006df0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006df2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	dc35      	bgt.n	8006e64 <_dtoa_r+0x29c>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	9300      	str	r3, [sp, #0]
 8006dfc:	9307      	str	r3, [sp, #28]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e02:	e00b      	b.n	8006e1c <_dtoa_r+0x254>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e7f3      	b.n	8006df0 <_dtoa_r+0x228>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e0e:	18fb      	adds	r3, r7, r3
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	3301      	adds	r3, #1
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	9307      	str	r3, [sp, #28]
 8006e18:	bfb8      	it	lt
 8006e1a:	2301      	movlt	r3, #1
 8006e1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e20:	2100      	movs	r1, #0
 8006e22:	2204      	movs	r2, #4
 8006e24:	f102 0514 	add.w	r5, r2, #20
 8006e28:	429d      	cmp	r5, r3
 8006e2a:	d91f      	bls.n	8006e6c <_dtoa_r+0x2a4>
 8006e2c:	6041      	str	r1, [r0, #4]
 8006e2e:	4658      	mov	r0, fp
 8006e30:	f000 fcd8 	bl	80077e4 <_Balloc>
 8006e34:	4682      	mov	sl, r0
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d13c      	bne.n	8006eb4 <_dtoa_r+0x2ec>
 8006e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea8 <_dtoa_r+0x2e0>)
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e42:	e6d8      	b.n	8006bf6 <_dtoa_r+0x2e>
 8006e44:	2301      	movs	r3, #1
 8006e46:	e7e0      	b.n	8006e0a <_dtoa_r+0x242>
 8006e48:	2401      	movs	r4, #1
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e50:	f04f 33ff 	mov.w	r3, #4294967295
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	9307      	str	r3, [sp, #28]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	2312      	movs	r3, #18
 8006e5c:	e7d0      	b.n	8006e00 <_dtoa_r+0x238>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e62:	e7f5      	b.n	8006e50 <_dtoa_r+0x288>
 8006e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	9307      	str	r3, [sp, #28]
 8006e6a:	e7d7      	b.n	8006e1c <_dtoa_r+0x254>
 8006e6c:	3101      	adds	r1, #1
 8006e6e:	0052      	lsls	r2, r2, #1
 8006e70:	e7d8      	b.n	8006e24 <_dtoa_r+0x25c>
 8006e72:	bf00      	nop
 8006e74:	f3af 8000 	nop.w
 8006e78:	636f4361 	.word	0x636f4361
 8006e7c:	3fd287a7 	.word	0x3fd287a7
 8006e80:	8b60c8b3 	.word	0x8b60c8b3
 8006e84:	3fc68a28 	.word	0x3fc68a28
 8006e88:	509f79fb 	.word	0x509f79fb
 8006e8c:	3fd34413 	.word	0x3fd34413
 8006e90:	080090bd 	.word	0x080090bd
 8006e94:	080090d4 	.word	0x080090d4
 8006e98:	7ff00000 	.word	0x7ff00000
 8006e9c:	0800908d 	.word	0x0800908d
 8006ea0:	3ff80000 	.word	0x3ff80000
 8006ea4:	080091d0 	.word	0x080091d0
 8006ea8:	0800912c 	.word	0x0800912c
 8006eac:	080090b9 	.word	0x080090b9
 8006eb0:	0800908c 	.word	0x0800908c
 8006eb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	9b07      	ldr	r3, [sp, #28]
 8006ebc:	2b0e      	cmp	r3, #14
 8006ebe:	f200 80a4 	bhi.w	800700a <_dtoa_r+0x442>
 8006ec2:	2c00      	cmp	r4, #0
 8006ec4:	f000 80a1 	beq.w	800700a <_dtoa_r+0x442>
 8006ec8:	2f00      	cmp	r7, #0
 8006eca:	dd33      	ble.n	8006f34 <_dtoa_r+0x36c>
 8006ecc:	4bad      	ldr	r3, [pc, #692]	@ (8007184 <_dtoa_r+0x5bc>)
 8006ece:	f007 020f 	and.w	r2, r7, #15
 8006ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ed6:	ed93 7b00 	vldr	d7, [r3]
 8006eda:	05f8      	lsls	r0, r7, #23
 8006edc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ee0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ee4:	d516      	bpl.n	8006f14 <_dtoa_r+0x34c>
 8006ee6:	4ba8      	ldr	r3, [pc, #672]	@ (8007188 <_dtoa_r+0x5c0>)
 8006ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006eec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ef0:	f7f9 fccc 	bl	800088c <__aeabi_ddiv>
 8006ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ef8:	f004 040f 	and.w	r4, r4, #15
 8006efc:	2603      	movs	r6, #3
 8006efe:	4da2      	ldr	r5, [pc, #648]	@ (8007188 <_dtoa_r+0x5c0>)
 8006f00:	b954      	cbnz	r4, 8006f18 <_dtoa_r+0x350>
 8006f02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f0a:	f7f9 fcbf 	bl	800088c <__aeabi_ddiv>
 8006f0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f12:	e028      	b.n	8006f66 <_dtoa_r+0x39e>
 8006f14:	2602      	movs	r6, #2
 8006f16:	e7f2      	b.n	8006efe <_dtoa_r+0x336>
 8006f18:	07e1      	lsls	r1, r4, #31
 8006f1a:	d508      	bpl.n	8006f2e <_dtoa_r+0x366>
 8006f1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f24:	f7f9 fb88 	bl	8000638 <__aeabi_dmul>
 8006f28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f2c:	3601      	adds	r6, #1
 8006f2e:	1064      	asrs	r4, r4, #1
 8006f30:	3508      	adds	r5, #8
 8006f32:	e7e5      	b.n	8006f00 <_dtoa_r+0x338>
 8006f34:	f000 80d2 	beq.w	80070dc <_dtoa_r+0x514>
 8006f38:	427c      	negs	r4, r7
 8006f3a:	4b92      	ldr	r3, [pc, #584]	@ (8007184 <_dtoa_r+0x5bc>)
 8006f3c:	4d92      	ldr	r5, [pc, #584]	@ (8007188 <_dtoa_r+0x5c0>)
 8006f3e:	f004 020f 	and.w	r2, r4, #15
 8006f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f4e:	f7f9 fb73 	bl	8000638 <__aeabi_dmul>
 8006f52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f56:	1124      	asrs	r4, r4, #4
 8006f58:	2300      	movs	r3, #0
 8006f5a:	2602      	movs	r6, #2
 8006f5c:	2c00      	cmp	r4, #0
 8006f5e:	f040 80b2 	bne.w	80070c6 <_dtoa_r+0x4fe>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1d3      	bne.n	8006f0e <_dtoa_r+0x346>
 8006f66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 80b7 	beq.w	80070e0 <_dtoa_r+0x518>
 8006f72:	4b86      	ldr	r3, [pc, #536]	@ (800718c <_dtoa_r+0x5c4>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	4620      	mov	r0, r4
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f7f9 fdcf 	bl	8000b1c <__aeabi_dcmplt>
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f000 80ae 	beq.w	80070e0 <_dtoa_r+0x518>
 8006f84:	9b07      	ldr	r3, [sp, #28]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f000 80aa 	beq.w	80070e0 <_dtoa_r+0x518>
 8006f8c:	9b00      	ldr	r3, [sp, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	dd37      	ble.n	8007002 <_dtoa_r+0x43a>
 8006f92:	1e7b      	subs	r3, r7, #1
 8006f94:	9304      	str	r3, [sp, #16]
 8006f96:	4620      	mov	r0, r4
 8006f98:	4b7d      	ldr	r3, [pc, #500]	@ (8007190 <_dtoa_r+0x5c8>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	f7f9 fb4b 	bl	8000638 <__aeabi_dmul>
 8006fa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fa6:	9c00      	ldr	r4, [sp, #0]
 8006fa8:	3601      	adds	r6, #1
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7f9 fada 	bl	8000564 <__aeabi_i2d>
 8006fb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fb4:	f7f9 fb40 	bl	8000638 <__aeabi_dmul>
 8006fb8:	4b76      	ldr	r3, [pc, #472]	@ (8007194 <_dtoa_r+0x5cc>)
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f7f9 f986 	bl	80002cc <__adddf3>
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	f040 808d 	bne.w	80070e6 <_dtoa_r+0x51e>
 8006fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fd0:	4b71      	ldr	r3, [pc, #452]	@ (8007198 <_dtoa_r+0x5d0>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f7f9 f978 	bl	80002c8 <__aeabi_dsub>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
 8006fdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fe0:	462a      	mov	r2, r5
 8006fe2:	4633      	mov	r3, r6
 8006fe4:	f7f9 fdb8 	bl	8000b58 <__aeabi_dcmpgt>
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	f040 828b 	bne.w	8007504 <_dtoa_r+0x93c>
 8006fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ff2:	462a      	mov	r2, r5
 8006ff4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ff8:	f7f9 fd90 	bl	8000b1c <__aeabi_dcmplt>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	f040 8128 	bne.w	8007252 <_dtoa_r+0x68a>
 8007002:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007006:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800700a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800700c:	2b00      	cmp	r3, #0
 800700e:	f2c0 815a 	blt.w	80072c6 <_dtoa_r+0x6fe>
 8007012:	2f0e      	cmp	r7, #14
 8007014:	f300 8157 	bgt.w	80072c6 <_dtoa_r+0x6fe>
 8007018:	4b5a      	ldr	r3, [pc, #360]	@ (8007184 <_dtoa_r+0x5bc>)
 800701a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800701e:	ed93 7b00 	vldr	d7, [r3]
 8007022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007024:	2b00      	cmp	r3, #0
 8007026:	ed8d 7b00 	vstr	d7, [sp]
 800702a:	da03      	bge.n	8007034 <_dtoa_r+0x46c>
 800702c:	9b07      	ldr	r3, [sp, #28]
 800702e:	2b00      	cmp	r3, #0
 8007030:	f340 8101 	ble.w	8007236 <_dtoa_r+0x66e>
 8007034:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007038:	4656      	mov	r6, sl
 800703a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800703e:	4620      	mov	r0, r4
 8007040:	4629      	mov	r1, r5
 8007042:	f7f9 fc23 	bl	800088c <__aeabi_ddiv>
 8007046:	f7f9 fda7 	bl	8000b98 <__aeabi_d2iz>
 800704a:	4680      	mov	r8, r0
 800704c:	f7f9 fa8a 	bl	8000564 <__aeabi_i2d>
 8007050:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007054:	f7f9 faf0 	bl	8000638 <__aeabi_dmul>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	4620      	mov	r0, r4
 800705e:	4629      	mov	r1, r5
 8007060:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007064:	f7f9 f930 	bl	80002c8 <__aeabi_dsub>
 8007068:	f806 4b01 	strb.w	r4, [r6], #1
 800706c:	9d07      	ldr	r5, [sp, #28]
 800706e:	eba6 040a 	sub.w	r4, r6, sl
 8007072:	42a5      	cmp	r5, r4
 8007074:	4602      	mov	r2, r0
 8007076:	460b      	mov	r3, r1
 8007078:	f040 8117 	bne.w	80072aa <_dtoa_r+0x6e2>
 800707c:	f7f9 f926 	bl	80002cc <__adddf3>
 8007080:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007084:	4604      	mov	r4, r0
 8007086:	460d      	mov	r5, r1
 8007088:	f7f9 fd66 	bl	8000b58 <__aeabi_dcmpgt>
 800708c:	2800      	cmp	r0, #0
 800708e:	f040 80f9 	bne.w	8007284 <_dtoa_r+0x6bc>
 8007092:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007096:	4620      	mov	r0, r4
 8007098:	4629      	mov	r1, r5
 800709a:	f7f9 fd35 	bl	8000b08 <__aeabi_dcmpeq>
 800709e:	b118      	cbz	r0, 80070a8 <_dtoa_r+0x4e0>
 80070a0:	f018 0f01 	tst.w	r8, #1
 80070a4:	f040 80ee 	bne.w	8007284 <_dtoa_r+0x6bc>
 80070a8:	4649      	mov	r1, r9
 80070aa:	4658      	mov	r0, fp
 80070ac:	f000 fbda 	bl	8007864 <_Bfree>
 80070b0:	2300      	movs	r3, #0
 80070b2:	7033      	strb	r3, [r6, #0]
 80070b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80070b6:	3701      	adds	r7, #1
 80070b8:	601f      	str	r7, [r3, #0]
 80070ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80070bc:	2b00      	cmp	r3, #0
 80070be:	f000 831d 	beq.w	80076fc <_dtoa_r+0xb34>
 80070c2:	601e      	str	r6, [r3, #0]
 80070c4:	e31a      	b.n	80076fc <_dtoa_r+0xb34>
 80070c6:	07e2      	lsls	r2, r4, #31
 80070c8:	d505      	bpl.n	80070d6 <_dtoa_r+0x50e>
 80070ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070ce:	f7f9 fab3 	bl	8000638 <__aeabi_dmul>
 80070d2:	3601      	adds	r6, #1
 80070d4:	2301      	movs	r3, #1
 80070d6:	1064      	asrs	r4, r4, #1
 80070d8:	3508      	adds	r5, #8
 80070da:	e73f      	b.n	8006f5c <_dtoa_r+0x394>
 80070dc:	2602      	movs	r6, #2
 80070de:	e742      	b.n	8006f66 <_dtoa_r+0x39e>
 80070e0:	9c07      	ldr	r4, [sp, #28]
 80070e2:	9704      	str	r7, [sp, #16]
 80070e4:	e761      	b.n	8006faa <_dtoa_r+0x3e2>
 80070e6:	4b27      	ldr	r3, [pc, #156]	@ (8007184 <_dtoa_r+0x5bc>)
 80070e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80070ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070f2:	4454      	add	r4, sl
 80070f4:	2900      	cmp	r1, #0
 80070f6:	d053      	beq.n	80071a0 <_dtoa_r+0x5d8>
 80070f8:	4928      	ldr	r1, [pc, #160]	@ (800719c <_dtoa_r+0x5d4>)
 80070fa:	2000      	movs	r0, #0
 80070fc:	f7f9 fbc6 	bl	800088c <__aeabi_ddiv>
 8007100:	4633      	mov	r3, r6
 8007102:	462a      	mov	r2, r5
 8007104:	f7f9 f8e0 	bl	80002c8 <__aeabi_dsub>
 8007108:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800710c:	4656      	mov	r6, sl
 800710e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007112:	f7f9 fd41 	bl	8000b98 <__aeabi_d2iz>
 8007116:	4605      	mov	r5, r0
 8007118:	f7f9 fa24 	bl	8000564 <__aeabi_i2d>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007124:	f7f9 f8d0 	bl	80002c8 <__aeabi_dsub>
 8007128:	3530      	adds	r5, #48	@ 0x30
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007132:	f806 5b01 	strb.w	r5, [r6], #1
 8007136:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800713a:	f7f9 fcef 	bl	8000b1c <__aeabi_dcmplt>
 800713e:	2800      	cmp	r0, #0
 8007140:	d171      	bne.n	8007226 <_dtoa_r+0x65e>
 8007142:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007146:	4911      	ldr	r1, [pc, #68]	@ (800718c <_dtoa_r+0x5c4>)
 8007148:	2000      	movs	r0, #0
 800714a:	f7f9 f8bd 	bl	80002c8 <__aeabi_dsub>
 800714e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007152:	f7f9 fce3 	bl	8000b1c <__aeabi_dcmplt>
 8007156:	2800      	cmp	r0, #0
 8007158:	f040 8095 	bne.w	8007286 <_dtoa_r+0x6be>
 800715c:	42a6      	cmp	r6, r4
 800715e:	f43f af50 	beq.w	8007002 <_dtoa_r+0x43a>
 8007162:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007166:	4b0a      	ldr	r3, [pc, #40]	@ (8007190 <_dtoa_r+0x5c8>)
 8007168:	2200      	movs	r2, #0
 800716a:	f7f9 fa65 	bl	8000638 <__aeabi_dmul>
 800716e:	4b08      	ldr	r3, [pc, #32]	@ (8007190 <_dtoa_r+0x5c8>)
 8007170:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007174:	2200      	movs	r2, #0
 8007176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800717a:	f7f9 fa5d 	bl	8000638 <__aeabi_dmul>
 800717e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007182:	e7c4      	b.n	800710e <_dtoa_r+0x546>
 8007184:	080091d0 	.word	0x080091d0
 8007188:	080091a8 	.word	0x080091a8
 800718c:	3ff00000 	.word	0x3ff00000
 8007190:	40240000 	.word	0x40240000
 8007194:	401c0000 	.word	0x401c0000
 8007198:	40140000 	.word	0x40140000
 800719c:	3fe00000 	.word	0x3fe00000
 80071a0:	4631      	mov	r1, r6
 80071a2:	4628      	mov	r0, r5
 80071a4:	f7f9 fa48 	bl	8000638 <__aeabi_dmul>
 80071a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80071ae:	4656      	mov	r6, sl
 80071b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071b4:	f7f9 fcf0 	bl	8000b98 <__aeabi_d2iz>
 80071b8:	4605      	mov	r5, r0
 80071ba:	f7f9 f9d3 	bl	8000564 <__aeabi_i2d>
 80071be:	4602      	mov	r2, r0
 80071c0:	460b      	mov	r3, r1
 80071c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c6:	f7f9 f87f 	bl	80002c8 <__aeabi_dsub>
 80071ca:	3530      	adds	r5, #48	@ 0x30
 80071cc:	f806 5b01 	strb.w	r5, [r6], #1
 80071d0:	4602      	mov	r2, r0
 80071d2:	460b      	mov	r3, r1
 80071d4:	42a6      	cmp	r6, r4
 80071d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071da:	f04f 0200 	mov.w	r2, #0
 80071de:	d124      	bne.n	800722a <_dtoa_r+0x662>
 80071e0:	4bac      	ldr	r3, [pc, #688]	@ (8007494 <_dtoa_r+0x8cc>)
 80071e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071e6:	f7f9 f871 	bl	80002cc <__adddf3>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f2:	f7f9 fcb1 	bl	8000b58 <__aeabi_dcmpgt>
 80071f6:	2800      	cmp	r0, #0
 80071f8:	d145      	bne.n	8007286 <_dtoa_r+0x6be>
 80071fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071fe:	49a5      	ldr	r1, [pc, #660]	@ (8007494 <_dtoa_r+0x8cc>)
 8007200:	2000      	movs	r0, #0
 8007202:	f7f9 f861 	bl	80002c8 <__aeabi_dsub>
 8007206:	4602      	mov	r2, r0
 8007208:	460b      	mov	r3, r1
 800720a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800720e:	f7f9 fc85 	bl	8000b1c <__aeabi_dcmplt>
 8007212:	2800      	cmp	r0, #0
 8007214:	f43f aef5 	beq.w	8007002 <_dtoa_r+0x43a>
 8007218:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800721a:	1e73      	subs	r3, r6, #1
 800721c:	9315      	str	r3, [sp, #84]	@ 0x54
 800721e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007222:	2b30      	cmp	r3, #48	@ 0x30
 8007224:	d0f8      	beq.n	8007218 <_dtoa_r+0x650>
 8007226:	9f04      	ldr	r7, [sp, #16]
 8007228:	e73e      	b.n	80070a8 <_dtoa_r+0x4e0>
 800722a:	4b9b      	ldr	r3, [pc, #620]	@ (8007498 <_dtoa_r+0x8d0>)
 800722c:	f7f9 fa04 	bl	8000638 <__aeabi_dmul>
 8007230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007234:	e7bc      	b.n	80071b0 <_dtoa_r+0x5e8>
 8007236:	d10c      	bne.n	8007252 <_dtoa_r+0x68a>
 8007238:	4b98      	ldr	r3, [pc, #608]	@ (800749c <_dtoa_r+0x8d4>)
 800723a:	2200      	movs	r2, #0
 800723c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007240:	f7f9 f9fa 	bl	8000638 <__aeabi_dmul>
 8007244:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007248:	f7f9 fc7c 	bl	8000b44 <__aeabi_dcmpge>
 800724c:	2800      	cmp	r0, #0
 800724e:	f000 8157 	beq.w	8007500 <_dtoa_r+0x938>
 8007252:	2400      	movs	r4, #0
 8007254:	4625      	mov	r5, r4
 8007256:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007258:	43db      	mvns	r3, r3
 800725a:	9304      	str	r3, [sp, #16]
 800725c:	4656      	mov	r6, sl
 800725e:	2700      	movs	r7, #0
 8007260:	4621      	mov	r1, r4
 8007262:	4658      	mov	r0, fp
 8007264:	f000 fafe 	bl	8007864 <_Bfree>
 8007268:	2d00      	cmp	r5, #0
 800726a:	d0dc      	beq.n	8007226 <_dtoa_r+0x65e>
 800726c:	b12f      	cbz	r7, 800727a <_dtoa_r+0x6b2>
 800726e:	42af      	cmp	r7, r5
 8007270:	d003      	beq.n	800727a <_dtoa_r+0x6b2>
 8007272:	4639      	mov	r1, r7
 8007274:	4658      	mov	r0, fp
 8007276:	f000 faf5 	bl	8007864 <_Bfree>
 800727a:	4629      	mov	r1, r5
 800727c:	4658      	mov	r0, fp
 800727e:	f000 faf1 	bl	8007864 <_Bfree>
 8007282:	e7d0      	b.n	8007226 <_dtoa_r+0x65e>
 8007284:	9704      	str	r7, [sp, #16]
 8007286:	4633      	mov	r3, r6
 8007288:	461e      	mov	r6, r3
 800728a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800728e:	2a39      	cmp	r2, #57	@ 0x39
 8007290:	d107      	bne.n	80072a2 <_dtoa_r+0x6da>
 8007292:	459a      	cmp	sl, r3
 8007294:	d1f8      	bne.n	8007288 <_dtoa_r+0x6c0>
 8007296:	9a04      	ldr	r2, [sp, #16]
 8007298:	3201      	adds	r2, #1
 800729a:	9204      	str	r2, [sp, #16]
 800729c:	2230      	movs	r2, #48	@ 0x30
 800729e:	f88a 2000 	strb.w	r2, [sl]
 80072a2:	781a      	ldrb	r2, [r3, #0]
 80072a4:	3201      	adds	r2, #1
 80072a6:	701a      	strb	r2, [r3, #0]
 80072a8:	e7bd      	b.n	8007226 <_dtoa_r+0x65e>
 80072aa:	4b7b      	ldr	r3, [pc, #492]	@ (8007498 <_dtoa_r+0x8d0>)
 80072ac:	2200      	movs	r2, #0
 80072ae:	f7f9 f9c3 	bl	8000638 <__aeabi_dmul>
 80072b2:	2200      	movs	r2, #0
 80072b4:	2300      	movs	r3, #0
 80072b6:	4604      	mov	r4, r0
 80072b8:	460d      	mov	r5, r1
 80072ba:	f7f9 fc25 	bl	8000b08 <__aeabi_dcmpeq>
 80072be:	2800      	cmp	r0, #0
 80072c0:	f43f aebb 	beq.w	800703a <_dtoa_r+0x472>
 80072c4:	e6f0      	b.n	80070a8 <_dtoa_r+0x4e0>
 80072c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80072c8:	2a00      	cmp	r2, #0
 80072ca:	f000 80db 	beq.w	8007484 <_dtoa_r+0x8bc>
 80072ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072d0:	2a01      	cmp	r2, #1
 80072d2:	f300 80bf 	bgt.w	8007454 <_dtoa_r+0x88c>
 80072d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80072d8:	2a00      	cmp	r2, #0
 80072da:	f000 80b7 	beq.w	800744c <_dtoa_r+0x884>
 80072de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80072e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80072e4:	4646      	mov	r6, r8
 80072e6:	9a08      	ldr	r2, [sp, #32]
 80072e8:	2101      	movs	r1, #1
 80072ea:	441a      	add	r2, r3
 80072ec:	4658      	mov	r0, fp
 80072ee:	4498      	add	r8, r3
 80072f0:	9208      	str	r2, [sp, #32]
 80072f2:	f000 fb6b 	bl	80079cc <__i2b>
 80072f6:	4605      	mov	r5, r0
 80072f8:	b15e      	cbz	r6, 8007312 <_dtoa_r+0x74a>
 80072fa:	9b08      	ldr	r3, [sp, #32]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	dd08      	ble.n	8007312 <_dtoa_r+0x74a>
 8007300:	42b3      	cmp	r3, r6
 8007302:	9a08      	ldr	r2, [sp, #32]
 8007304:	bfa8      	it	ge
 8007306:	4633      	movge	r3, r6
 8007308:	eba8 0803 	sub.w	r8, r8, r3
 800730c:	1af6      	subs	r6, r6, r3
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	9308      	str	r3, [sp, #32]
 8007312:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007314:	b1f3      	cbz	r3, 8007354 <_dtoa_r+0x78c>
 8007316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007318:	2b00      	cmp	r3, #0
 800731a:	f000 80b7 	beq.w	800748c <_dtoa_r+0x8c4>
 800731e:	b18c      	cbz	r4, 8007344 <_dtoa_r+0x77c>
 8007320:	4629      	mov	r1, r5
 8007322:	4622      	mov	r2, r4
 8007324:	4658      	mov	r0, fp
 8007326:	f000 fc11 	bl	8007b4c <__pow5mult>
 800732a:	464a      	mov	r2, r9
 800732c:	4601      	mov	r1, r0
 800732e:	4605      	mov	r5, r0
 8007330:	4658      	mov	r0, fp
 8007332:	f000 fb61 	bl	80079f8 <__multiply>
 8007336:	4649      	mov	r1, r9
 8007338:	9004      	str	r0, [sp, #16]
 800733a:	4658      	mov	r0, fp
 800733c:	f000 fa92 	bl	8007864 <_Bfree>
 8007340:	9b04      	ldr	r3, [sp, #16]
 8007342:	4699      	mov	r9, r3
 8007344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007346:	1b1a      	subs	r2, r3, r4
 8007348:	d004      	beq.n	8007354 <_dtoa_r+0x78c>
 800734a:	4649      	mov	r1, r9
 800734c:	4658      	mov	r0, fp
 800734e:	f000 fbfd 	bl	8007b4c <__pow5mult>
 8007352:	4681      	mov	r9, r0
 8007354:	2101      	movs	r1, #1
 8007356:	4658      	mov	r0, fp
 8007358:	f000 fb38 	bl	80079cc <__i2b>
 800735c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800735e:	4604      	mov	r4, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 81cf 	beq.w	8007704 <_dtoa_r+0xb3c>
 8007366:	461a      	mov	r2, r3
 8007368:	4601      	mov	r1, r0
 800736a:	4658      	mov	r0, fp
 800736c:	f000 fbee 	bl	8007b4c <__pow5mult>
 8007370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007372:	2b01      	cmp	r3, #1
 8007374:	4604      	mov	r4, r0
 8007376:	f300 8095 	bgt.w	80074a4 <_dtoa_r+0x8dc>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f040 8087 	bne.w	8007490 <_dtoa_r+0x8c8>
 8007382:	9b03      	ldr	r3, [sp, #12]
 8007384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007388:	2b00      	cmp	r3, #0
 800738a:	f040 8089 	bne.w	80074a0 <_dtoa_r+0x8d8>
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007394:	0d1b      	lsrs	r3, r3, #20
 8007396:	051b      	lsls	r3, r3, #20
 8007398:	b12b      	cbz	r3, 80073a6 <_dtoa_r+0x7de>
 800739a:	9b08      	ldr	r3, [sp, #32]
 800739c:	3301      	adds	r3, #1
 800739e:	9308      	str	r3, [sp, #32]
 80073a0:	f108 0801 	add.w	r8, r8, #1
 80073a4:	2301      	movs	r3, #1
 80073a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80073a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 81b0 	beq.w	8007710 <_dtoa_r+0xb48>
 80073b0:	6923      	ldr	r3, [r4, #16]
 80073b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073b6:	6918      	ldr	r0, [r3, #16]
 80073b8:	f000 fabc 	bl	8007934 <__hi0bits>
 80073bc:	f1c0 0020 	rsb	r0, r0, #32
 80073c0:	9b08      	ldr	r3, [sp, #32]
 80073c2:	4418      	add	r0, r3
 80073c4:	f010 001f 	ands.w	r0, r0, #31
 80073c8:	d077      	beq.n	80074ba <_dtoa_r+0x8f2>
 80073ca:	f1c0 0320 	rsb	r3, r0, #32
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	dd6b      	ble.n	80074aa <_dtoa_r+0x8e2>
 80073d2:	9b08      	ldr	r3, [sp, #32]
 80073d4:	f1c0 001c 	rsb	r0, r0, #28
 80073d8:	4403      	add	r3, r0
 80073da:	4480      	add	r8, r0
 80073dc:	4406      	add	r6, r0
 80073de:	9308      	str	r3, [sp, #32]
 80073e0:	f1b8 0f00 	cmp.w	r8, #0
 80073e4:	dd05      	ble.n	80073f2 <_dtoa_r+0x82a>
 80073e6:	4649      	mov	r1, r9
 80073e8:	4642      	mov	r2, r8
 80073ea:	4658      	mov	r0, fp
 80073ec:	f000 fc08 	bl	8007c00 <__lshift>
 80073f0:	4681      	mov	r9, r0
 80073f2:	9b08      	ldr	r3, [sp, #32]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	dd05      	ble.n	8007404 <_dtoa_r+0x83c>
 80073f8:	4621      	mov	r1, r4
 80073fa:	461a      	mov	r2, r3
 80073fc:	4658      	mov	r0, fp
 80073fe:	f000 fbff 	bl	8007c00 <__lshift>
 8007402:	4604      	mov	r4, r0
 8007404:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007406:	2b00      	cmp	r3, #0
 8007408:	d059      	beq.n	80074be <_dtoa_r+0x8f6>
 800740a:	4621      	mov	r1, r4
 800740c:	4648      	mov	r0, r9
 800740e:	f000 fc63 	bl	8007cd8 <__mcmp>
 8007412:	2800      	cmp	r0, #0
 8007414:	da53      	bge.n	80074be <_dtoa_r+0x8f6>
 8007416:	1e7b      	subs	r3, r7, #1
 8007418:	9304      	str	r3, [sp, #16]
 800741a:	4649      	mov	r1, r9
 800741c:	2300      	movs	r3, #0
 800741e:	220a      	movs	r2, #10
 8007420:	4658      	mov	r0, fp
 8007422:	f000 fa41 	bl	80078a8 <__multadd>
 8007426:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007428:	4681      	mov	r9, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 8172 	beq.w	8007714 <_dtoa_r+0xb4c>
 8007430:	2300      	movs	r3, #0
 8007432:	4629      	mov	r1, r5
 8007434:	220a      	movs	r2, #10
 8007436:	4658      	mov	r0, fp
 8007438:	f000 fa36 	bl	80078a8 <__multadd>
 800743c:	9b00      	ldr	r3, [sp, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	4605      	mov	r5, r0
 8007442:	dc67      	bgt.n	8007514 <_dtoa_r+0x94c>
 8007444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007446:	2b02      	cmp	r3, #2
 8007448:	dc41      	bgt.n	80074ce <_dtoa_r+0x906>
 800744a:	e063      	b.n	8007514 <_dtoa_r+0x94c>
 800744c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800744e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007452:	e746      	b.n	80072e2 <_dtoa_r+0x71a>
 8007454:	9b07      	ldr	r3, [sp, #28]
 8007456:	1e5c      	subs	r4, r3, #1
 8007458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800745a:	42a3      	cmp	r3, r4
 800745c:	bfbf      	itttt	lt
 800745e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007460:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007462:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007464:	1ae3      	sublt	r3, r4, r3
 8007466:	bfb4      	ite	lt
 8007468:	18d2      	addlt	r2, r2, r3
 800746a:	1b1c      	subge	r4, r3, r4
 800746c:	9b07      	ldr	r3, [sp, #28]
 800746e:	bfbc      	itt	lt
 8007470:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007472:	2400      	movlt	r4, #0
 8007474:	2b00      	cmp	r3, #0
 8007476:	bfb5      	itete	lt
 8007478:	eba8 0603 	sublt.w	r6, r8, r3
 800747c:	9b07      	ldrge	r3, [sp, #28]
 800747e:	2300      	movlt	r3, #0
 8007480:	4646      	movge	r6, r8
 8007482:	e730      	b.n	80072e6 <_dtoa_r+0x71e>
 8007484:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007486:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007488:	4646      	mov	r6, r8
 800748a:	e735      	b.n	80072f8 <_dtoa_r+0x730>
 800748c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800748e:	e75c      	b.n	800734a <_dtoa_r+0x782>
 8007490:	2300      	movs	r3, #0
 8007492:	e788      	b.n	80073a6 <_dtoa_r+0x7de>
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	40240000 	.word	0x40240000
 800749c:	40140000 	.word	0x40140000
 80074a0:	9b02      	ldr	r3, [sp, #8]
 80074a2:	e780      	b.n	80073a6 <_dtoa_r+0x7de>
 80074a4:	2300      	movs	r3, #0
 80074a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80074a8:	e782      	b.n	80073b0 <_dtoa_r+0x7e8>
 80074aa:	d099      	beq.n	80073e0 <_dtoa_r+0x818>
 80074ac:	9a08      	ldr	r2, [sp, #32]
 80074ae:	331c      	adds	r3, #28
 80074b0:	441a      	add	r2, r3
 80074b2:	4498      	add	r8, r3
 80074b4:	441e      	add	r6, r3
 80074b6:	9208      	str	r2, [sp, #32]
 80074b8:	e792      	b.n	80073e0 <_dtoa_r+0x818>
 80074ba:	4603      	mov	r3, r0
 80074bc:	e7f6      	b.n	80074ac <_dtoa_r+0x8e4>
 80074be:	9b07      	ldr	r3, [sp, #28]
 80074c0:	9704      	str	r7, [sp, #16]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	dc20      	bgt.n	8007508 <_dtoa_r+0x940>
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	dd1e      	ble.n	800750c <_dtoa_r+0x944>
 80074ce:	9b00      	ldr	r3, [sp, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f47f aec0 	bne.w	8007256 <_dtoa_r+0x68e>
 80074d6:	4621      	mov	r1, r4
 80074d8:	2205      	movs	r2, #5
 80074da:	4658      	mov	r0, fp
 80074dc:	f000 f9e4 	bl	80078a8 <__multadd>
 80074e0:	4601      	mov	r1, r0
 80074e2:	4604      	mov	r4, r0
 80074e4:	4648      	mov	r0, r9
 80074e6:	f000 fbf7 	bl	8007cd8 <__mcmp>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	f77f aeb3 	ble.w	8007256 <_dtoa_r+0x68e>
 80074f0:	4656      	mov	r6, sl
 80074f2:	2331      	movs	r3, #49	@ 0x31
 80074f4:	f806 3b01 	strb.w	r3, [r6], #1
 80074f8:	9b04      	ldr	r3, [sp, #16]
 80074fa:	3301      	adds	r3, #1
 80074fc:	9304      	str	r3, [sp, #16]
 80074fe:	e6ae      	b.n	800725e <_dtoa_r+0x696>
 8007500:	9c07      	ldr	r4, [sp, #28]
 8007502:	9704      	str	r7, [sp, #16]
 8007504:	4625      	mov	r5, r4
 8007506:	e7f3      	b.n	80074f0 <_dtoa_r+0x928>
 8007508:	9b07      	ldr	r3, [sp, #28]
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 8104 	beq.w	800771c <_dtoa_r+0xb54>
 8007514:	2e00      	cmp	r6, #0
 8007516:	dd05      	ble.n	8007524 <_dtoa_r+0x95c>
 8007518:	4629      	mov	r1, r5
 800751a:	4632      	mov	r2, r6
 800751c:	4658      	mov	r0, fp
 800751e:	f000 fb6f 	bl	8007c00 <__lshift>
 8007522:	4605      	mov	r5, r0
 8007524:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007526:	2b00      	cmp	r3, #0
 8007528:	d05a      	beq.n	80075e0 <_dtoa_r+0xa18>
 800752a:	6869      	ldr	r1, [r5, #4]
 800752c:	4658      	mov	r0, fp
 800752e:	f000 f959 	bl	80077e4 <_Balloc>
 8007532:	4606      	mov	r6, r0
 8007534:	b928      	cbnz	r0, 8007542 <_dtoa_r+0x97a>
 8007536:	4b84      	ldr	r3, [pc, #528]	@ (8007748 <_dtoa_r+0xb80>)
 8007538:	4602      	mov	r2, r0
 800753a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800753e:	f7ff bb5a 	b.w	8006bf6 <_dtoa_r+0x2e>
 8007542:	692a      	ldr	r2, [r5, #16]
 8007544:	3202      	adds	r2, #2
 8007546:	0092      	lsls	r2, r2, #2
 8007548:	f105 010c 	add.w	r1, r5, #12
 800754c:	300c      	adds	r0, #12
 800754e:	f7ff faa2 	bl	8006a96 <memcpy>
 8007552:	2201      	movs	r2, #1
 8007554:	4631      	mov	r1, r6
 8007556:	4658      	mov	r0, fp
 8007558:	f000 fb52 	bl	8007c00 <__lshift>
 800755c:	f10a 0301 	add.w	r3, sl, #1
 8007560:	9307      	str	r3, [sp, #28]
 8007562:	9b00      	ldr	r3, [sp, #0]
 8007564:	4453      	add	r3, sl
 8007566:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007568:	9b02      	ldr	r3, [sp, #8]
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	462f      	mov	r7, r5
 8007570:	930a      	str	r3, [sp, #40]	@ 0x28
 8007572:	4605      	mov	r5, r0
 8007574:	9b07      	ldr	r3, [sp, #28]
 8007576:	4621      	mov	r1, r4
 8007578:	3b01      	subs	r3, #1
 800757a:	4648      	mov	r0, r9
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	f7ff fa98 	bl	8006ab2 <quorem>
 8007582:	4639      	mov	r1, r7
 8007584:	9002      	str	r0, [sp, #8]
 8007586:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800758a:	4648      	mov	r0, r9
 800758c:	f000 fba4 	bl	8007cd8 <__mcmp>
 8007590:	462a      	mov	r2, r5
 8007592:	9008      	str	r0, [sp, #32]
 8007594:	4621      	mov	r1, r4
 8007596:	4658      	mov	r0, fp
 8007598:	f000 fbba 	bl	8007d10 <__mdiff>
 800759c:	68c2      	ldr	r2, [r0, #12]
 800759e:	4606      	mov	r6, r0
 80075a0:	bb02      	cbnz	r2, 80075e4 <_dtoa_r+0xa1c>
 80075a2:	4601      	mov	r1, r0
 80075a4:	4648      	mov	r0, r9
 80075a6:	f000 fb97 	bl	8007cd8 <__mcmp>
 80075aa:	4602      	mov	r2, r0
 80075ac:	4631      	mov	r1, r6
 80075ae:	4658      	mov	r0, fp
 80075b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80075b2:	f000 f957 	bl	8007864 <_Bfree>
 80075b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075ba:	9e07      	ldr	r6, [sp, #28]
 80075bc:	ea43 0102 	orr.w	r1, r3, r2
 80075c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075c2:	4319      	orrs	r1, r3
 80075c4:	d110      	bne.n	80075e8 <_dtoa_r+0xa20>
 80075c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80075ca:	d029      	beq.n	8007620 <_dtoa_r+0xa58>
 80075cc:	9b08      	ldr	r3, [sp, #32]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	dd02      	ble.n	80075d8 <_dtoa_r+0xa10>
 80075d2:	9b02      	ldr	r3, [sp, #8]
 80075d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80075d8:	9b00      	ldr	r3, [sp, #0]
 80075da:	f883 8000 	strb.w	r8, [r3]
 80075de:	e63f      	b.n	8007260 <_dtoa_r+0x698>
 80075e0:	4628      	mov	r0, r5
 80075e2:	e7bb      	b.n	800755c <_dtoa_r+0x994>
 80075e4:	2201      	movs	r2, #1
 80075e6:	e7e1      	b.n	80075ac <_dtoa_r+0x9e4>
 80075e8:	9b08      	ldr	r3, [sp, #32]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	db04      	blt.n	80075f8 <_dtoa_r+0xa30>
 80075ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075f0:	430b      	orrs	r3, r1
 80075f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075f4:	430b      	orrs	r3, r1
 80075f6:	d120      	bne.n	800763a <_dtoa_r+0xa72>
 80075f8:	2a00      	cmp	r2, #0
 80075fa:	dded      	ble.n	80075d8 <_dtoa_r+0xa10>
 80075fc:	4649      	mov	r1, r9
 80075fe:	2201      	movs	r2, #1
 8007600:	4658      	mov	r0, fp
 8007602:	f000 fafd 	bl	8007c00 <__lshift>
 8007606:	4621      	mov	r1, r4
 8007608:	4681      	mov	r9, r0
 800760a:	f000 fb65 	bl	8007cd8 <__mcmp>
 800760e:	2800      	cmp	r0, #0
 8007610:	dc03      	bgt.n	800761a <_dtoa_r+0xa52>
 8007612:	d1e1      	bne.n	80075d8 <_dtoa_r+0xa10>
 8007614:	f018 0f01 	tst.w	r8, #1
 8007618:	d0de      	beq.n	80075d8 <_dtoa_r+0xa10>
 800761a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800761e:	d1d8      	bne.n	80075d2 <_dtoa_r+0xa0a>
 8007620:	9a00      	ldr	r2, [sp, #0]
 8007622:	2339      	movs	r3, #57	@ 0x39
 8007624:	7013      	strb	r3, [r2, #0]
 8007626:	4633      	mov	r3, r6
 8007628:	461e      	mov	r6, r3
 800762a:	3b01      	subs	r3, #1
 800762c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007630:	2a39      	cmp	r2, #57	@ 0x39
 8007632:	d052      	beq.n	80076da <_dtoa_r+0xb12>
 8007634:	3201      	adds	r2, #1
 8007636:	701a      	strb	r2, [r3, #0]
 8007638:	e612      	b.n	8007260 <_dtoa_r+0x698>
 800763a:	2a00      	cmp	r2, #0
 800763c:	dd07      	ble.n	800764e <_dtoa_r+0xa86>
 800763e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007642:	d0ed      	beq.n	8007620 <_dtoa_r+0xa58>
 8007644:	9a00      	ldr	r2, [sp, #0]
 8007646:	f108 0301 	add.w	r3, r8, #1
 800764a:	7013      	strb	r3, [r2, #0]
 800764c:	e608      	b.n	8007260 <_dtoa_r+0x698>
 800764e:	9b07      	ldr	r3, [sp, #28]
 8007650:	9a07      	ldr	r2, [sp, #28]
 8007652:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007658:	4293      	cmp	r3, r2
 800765a:	d028      	beq.n	80076ae <_dtoa_r+0xae6>
 800765c:	4649      	mov	r1, r9
 800765e:	2300      	movs	r3, #0
 8007660:	220a      	movs	r2, #10
 8007662:	4658      	mov	r0, fp
 8007664:	f000 f920 	bl	80078a8 <__multadd>
 8007668:	42af      	cmp	r7, r5
 800766a:	4681      	mov	r9, r0
 800766c:	f04f 0300 	mov.w	r3, #0
 8007670:	f04f 020a 	mov.w	r2, #10
 8007674:	4639      	mov	r1, r7
 8007676:	4658      	mov	r0, fp
 8007678:	d107      	bne.n	800768a <_dtoa_r+0xac2>
 800767a:	f000 f915 	bl	80078a8 <__multadd>
 800767e:	4607      	mov	r7, r0
 8007680:	4605      	mov	r5, r0
 8007682:	9b07      	ldr	r3, [sp, #28]
 8007684:	3301      	adds	r3, #1
 8007686:	9307      	str	r3, [sp, #28]
 8007688:	e774      	b.n	8007574 <_dtoa_r+0x9ac>
 800768a:	f000 f90d 	bl	80078a8 <__multadd>
 800768e:	4629      	mov	r1, r5
 8007690:	4607      	mov	r7, r0
 8007692:	2300      	movs	r3, #0
 8007694:	220a      	movs	r2, #10
 8007696:	4658      	mov	r0, fp
 8007698:	f000 f906 	bl	80078a8 <__multadd>
 800769c:	4605      	mov	r5, r0
 800769e:	e7f0      	b.n	8007682 <_dtoa_r+0xaba>
 80076a0:	9b00      	ldr	r3, [sp, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	bfcc      	ite	gt
 80076a6:	461e      	movgt	r6, r3
 80076a8:	2601      	movle	r6, #1
 80076aa:	4456      	add	r6, sl
 80076ac:	2700      	movs	r7, #0
 80076ae:	4649      	mov	r1, r9
 80076b0:	2201      	movs	r2, #1
 80076b2:	4658      	mov	r0, fp
 80076b4:	f000 faa4 	bl	8007c00 <__lshift>
 80076b8:	4621      	mov	r1, r4
 80076ba:	4681      	mov	r9, r0
 80076bc:	f000 fb0c 	bl	8007cd8 <__mcmp>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	dcb0      	bgt.n	8007626 <_dtoa_r+0xa5e>
 80076c4:	d102      	bne.n	80076cc <_dtoa_r+0xb04>
 80076c6:	f018 0f01 	tst.w	r8, #1
 80076ca:	d1ac      	bne.n	8007626 <_dtoa_r+0xa5e>
 80076cc:	4633      	mov	r3, r6
 80076ce:	461e      	mov	r6, r3
 80076d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076d4:	2a30      	cmp	r2, #48	@ 0x30
 80076d6:	d0fa      	beq.n	80076ce <_dtoa_r+0xb06>
 80076d8:	e5c2      	b.n	8007260 <_dtoa_r+0x698>
 80076da:	459a      	cmp	sl, r3
 80076dc:	d1a4      	bne.n	8007628 <_dtoa_r+0xa60>
 80076de:	9b04      	ldr	r3, [sp, #16]
 80076e0:	3301      	adds	r3, #1
 80076e2:	9304      	str	r3, [sp, #16]
 80076e4:	2331      	movs	r3, #49	@ 0x31
 80076e6:	f88a 3000 	strb.w	r3, [sl]
 80076ea:	e5b9      	b.n	8007260 <_dtoa_r+0x698>
 80076ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800774c <_dtoa_r+0xb84>
 80076f2:	b11b      	cbz	r3, 80076fc <_dtoa_r+0xb34>
 80076f4:	f10a 0308 	add.w	r3, sl, #8
 80076f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	4650      	mov	r0, sl
 80076fe:	b019      	add	sp, #100	@ 0x64
 8007700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007706:	2b01      	cmp	r3, #1
 8007708:	f77f ae37 	ble.w	800737a <_dtoa_r+0x7b2>
 800770c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800770e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007710:	2001      	movs	r0, #1
 8007712:	e655      	b.n	80073c0 <_dtoa_r+0x7f8>
 8007714:	9b00      	ldr	r3, [sp, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	f77f aed6 	ble.w	80074c8 <_dtoa_r+0x900>
 800771c:	4656      	mov	r6, sl
 800771e:	4621      	mov	r1, r4
 8007720:	4648      	mov	r0, r9
 8007722:	f7ff f9c6 	bl	8006ab2 <quorem>
 8007726:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800772a:	f806 8b01 	strb.w	r8, [r6], #1
 800772e:	9b00      	ldr	r3, [sp, #0]
 8007730:	eba6 020a 	sub.w	r2, r6, sl
 8007734:	4293      	cmp	r3, r2
 8007736:	ddb3      	ble.n	80076a0 <_dtoa_r+0xad8>
 8007738:	4649      	mov	r1, r9
 800773a:	2300      	movs	r3, #0
 800773c:	220a      	movs	r2, #10
 800773e:	4658      	mov	r0, fp
 8007740:	f000 f8b2 	bl	80078a8 <__multadd>
 8007744:	4681      	mov	r9, r0
 8007746:	e7ea      	b.n	800771e <_dtoa_r+0xb56>
 8007748:	0800912c 	.word	0x0800912c
 800774c:	080090b0 	.word	0x080090b0

08007750 <_free_r>:
 8007750:	b538      	push	{r3, r4, r5, lr}
 8007752:	4605      	mov	r5, r0
 8007754:	2900      	cmp	r1, #0
 8007756:	d041      	beq.n	80077dc <_free_r+0x8c>
 8007758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800775c:	1f0c      	subs	r4, r1, #4
 800775e:	2b00      	cmp	r3, #0
 8007760:	bfb8      	it	lt
 8007762:	18e4      	addlt	r4, r4, r3
 8007764:	f7fe fb84 	bl	8005e70 <__malloc_lock>
 8007768:	4a1d      	ldr	r2, [pc, #116]	@ (80077e0 <_free_r+0x90>)
 800776a:	6813      	ldr	r3, [r2, #0]
 800776c:	b933      	cbnz	r3, 800777c <_free_r+0x2c>
 800776e:	6063      	str	r3, [r4, #4]
 8007770:	6014      	str	r4, [r2, #0]
 8007772:	4628      	mov	r0, r5
 8007774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007778:	f7fe bb80 	b.w	8005e7c <__malloc_unlock>
 800777c:	42a3      	cmp	r3, r4
 800777e:	d908      	bls.n	8007792 <_free_r+0x42>
 8007780:	6820      	ldr	r0, [r4, #0]
 8007782:	1821      	adds	r1, r4, r0
 8007784:	428b      	cmp	r3, r1
 8007786:	bf01      	itttt	eq
 8007788:	6819      	ldreq	r1, [r3, #0]
 800778a:	685b      	ldreq	r3, [r3, #4]
 800778c:	1809      	addeq	r1, r1, r0
 800778e:	6021      	streq	r1, [r4, #0]
 8007790:	e7ed      	b.n	800776e <_free_r+0x1e>
 8007792:	461a      	mov	r2, r3
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	b10b      	cbz	r3, 800779c <_free_r+0x4c>
 8007798:	42a3      	cmp	r3, r4
 800779a:	d9fa      	bls.n	8007792 <_free_r+0x42>
 800779c:	6811      	ldr	r1, [r2, #0]
 800779e:	1850      	adds	r0, r2, r1
 80077a0:	42a0      	cmp	r0, r4
 80077a2:	d10b      	bne.n	80077bc <_free_r+0x6c>
 80077a4:	6820      	ldr	r0, [r4, #0]
 80077a6:	4401      	add	r1, r0
 80077a8:	1850      	adds	r0, r2, r1
 80077aa:	4283      	cmp	r3, r0
 80077ac:	6011      	str	r1, [r2, #0]
 80077ae:	d1e0      	bne.n	8007772 <_free_r+0x22>
 80077b0:	6818      	ldr	r0, [r3, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	6053      	str	r3, [r2, #4]
 80077b6:	4408      	add	r0, r1
 80077b8:	6010      	str	r0, [r2, #0]
 80077ba:	e7da      	b.n	8007772 <_free_r+0x22>
 80077bc:	d902      	bls.n	80077c4 <_free_r+0x74>
 80077be:	230c      	movs	r3, #12
 80077c0:	602b      	str	r3, [r5, #0]
 80077c2:	e7d6      	b.n	8007772 <_free_r+0x22>
 80077c4:	6820      	ldr	r0, [r4, #0]
 80077c6:	1821      	adds	r1, r4, r0
 80077c8:	428b      	cmp	r3, r1
 80077ca:	bf04      	itt	eq
 80077cc:	6819      	ldreq	r1, [r3, #0]
 80077ce:	685b      	ldreq	r3, [r3, #4]
 80077d0:	6063      	str	r3, [r4, #4]
 80077d2:	bf04      	itt	eq
 80077d4:	1809      	addeq	r1, r1, r0
 80077d6:	6021      	streq	r1, [r4, #0]
 80077d8:	6054      	str	r4, [r2, #4]
 80077da:	e7ca      	b.n	8007772 <_free_r+0x22>
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	20000838 	.word	0x20000838

080077e4 <_Balloc>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	69c6      	ldr	r6, [r0, #28]
 80077e8:	4604      	mov	r4, r0
 80077ea:	460d      	mov	r5, r1
 80077ec:	b976      	cbnz	r6, 800780c <_Balloc+0x28>
 80077ee:	2010      	movs	r0, #16
 80077f0:	f7fe fa8c 	bl	8005d0c <malloc>
 80077f4:	4602      	mov	r2, r0
 80077f6:	61e0      	str	r0, [r4, #28]
 80077f8:	b920      	cbnz	r0, 8007804 <_Balloc+0x20>
 80077fa:	4b18      	ldr	r3, [pc, #96]	@ (800785c <_Balloc+0x78>)
 80077fc:	4818      	ldr	r0, [pc, #96]	@ (8007860 <_Balloc+0x7c>)
 80077fe:	216b      	movs	r1, #107	@ 0x6b
 8007800:	f000 fd90 	bl	8008324 <__assert_func>
 8007804:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007808:	6006      	str	r6, [r0, #0]
 800780a:	60c6      	str	r6, [r0, #12]
 800780c:	69e6      	ldr	r6, [r4, #28]
 800780e:	68f3      	ldr	r3, [r6, #12]
 8007810:	b183      	cbz	r3, 8007834 <_Balloc+0x50>
 8007812:	69e3      	ldr	r3, [r4, #28]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800781a:	b9b8      	cbnz	r0, 800784c <_Balloc+0x68>
 800781c:	2101      	movs	r1, #1
 800781e:	fa01 f605 	lsl.w	r6, r1, r5
 8007822:	1d72      	adds	r2, r6, #5
 8007824:	0092      	lsls	r2, r2, #2
 8007826:	4620      	mov	r0, r4
 8007828:	f000 fd9a 	bl	8008360 <_calloc_r>
 800782c:	b160      	cbz	r0, 8007848 <_Balloc+0x64>
 800782e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007832:	e00e      	b.n	8007852 <_Balloc+0x6e>
 8007834:	2221      	movs	r2, #33	@ 0x21
 8007836:	2104      	movs	r1, #4
 8007838:	4620      	mov	r0, r4
 800783a:	f000 fd91 	bl	8008360 <_calloc_r>
 800783e:	69e3      	ldr	r3, [r4, #28]
 8007840:	60f0      	str	r0, [r6, #12]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1e4      	bne.n	8007812 <_Balloc+0x2e>
 8007848:	2000      	movs	r0, #0
 800784a:	bd70      	pop	{r4, r5, r6, pc}
 800784c:	6802      	ldr	r2, [r0, #0]
 800784e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007852:	2300      	movs	r3, #0
 8007854:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007858:	e7f7      	b.n	800784a <_Balloc+0x66>
 800785a:	bf00      	nop
 800785c:	080090bd 	.word	0x080090bd
 8007860:	0800913d 	.word	0x0800913d

08007864 <_Bfree>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	69c6      	ldr	r6, [r0, #28]
 8007868:	4605      	mov	r5, r0
 800786a:	460c      	mov	r4, r1
 800786c:	b976      	cbnz	r6, 800788c <_Bfree+0x28>
 800786e:	2010      	movs	r0, #16
 8007870:	f7fe fa4c 	bl	8005d0c <malloc>
 8007874:	4602      	mov	r2, r0
 8007876:	61e8      	str	r0, [r5, #28]
 8007878:	b920      	cbnz	r0, 8007884 <_Bfree+0x20>
 800787a:	4b09      	ldr	r3, [pc, #36]	@ (80078a0 <_Bfree+0x3c>)
 800787c:	4809      	ldr	r0, [pc, #36]	@ (80078a4 <_Bfree+0x40>)
 800787e:	218f      	movs	r1, #143	@ 0x8f
 8007880:	f000 fd50 	bl	8008324 <__assert_func>
 8007884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007888:	6006      	str	r6, [r0, #0]
 800788a:	60c6      	str	r6, [r0, #12]
 800788c:	b13c      	cbz	r4, 800789e <_Bfree+0x3a>
 800788e:	69eb      	ldr	r3, [r5, #28]
 8007890:	6862      	ldr	r2, [r4, #4]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007898:	6021      	str	r1, [r4, #0]
 800789a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800789e:	bd70      	pop	{r4, r5, r6, pc}
 80078a0:	080090bd 	.word	0x080090bd
 80078a4:	0800913d 	.word	0x0800913d

080078a8 <__multadd>:
 80078a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078ac:	690d      	ldr	r5, [r1, #16]
 80078ae:	4607      	mov	r7, r0
 80078b0:	460c      	mov	r4, r1
 80078b2:	461e      	mov	r6, r3
 80078b4:	f101 0c14 	add.w	ip, r1, #20
 80078b8:	2000      	movs	r0, #0
 80078ba:	f8dc 3000 	ldr.w	r3, [ip]
 80078be:	b299      	uxth	r1, r3
 80078c0:	fb02 6101 	mla	r1, r2, r1, r6
 80078c4:	0c1e      	lsrs	r6, r3, #16
 80078c6:	0c0b      	lsrs	r3, r1, #16
 80078c8:	fb02 3306 	mla	r3, r2, r6, r3
 80078cc:	b289      	uxth	r1, r1
 80078ce:	3001      	adds	r0, #1
 80078d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078d4:	4285      	cmp	r5, r0
 80078d6:	f84c 1b04 	str.w	r1, [ip], #4
 80078da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078de:	dcec      	bgt.n	80078ba <__multadd+0x12>
 80078e0:	b30e      	cbz	r6, 8007926 <__multadd+0x7e>
 80078e2:	68a3      	ldr	r3, [r4, #8]
 80078e4:	42ab      	cmp	r3, r5
 80078e6:	dc19      	bgt.n	800791c <__multadd+0x74>
 80078e8:	6861      	ldr	r1, [r4, #4]
 80078ea:	4638      	mov	r0, r7
 80078ec:	3101      	adds	r1, #1
 80078ee:	f7ff ff79 	bl	80077e4 <_Balloc>
 80078f2:	4680      	mov	r8, r0
 80078f4:	b928      	cbnz	r0, 8007902 <__multadd+0x5a>
 80078f6:	4602      	mov	r2, r0
 80078f8:	4b0c      	ldr	r3, [pc, #48]	@ (800792c <__multadd+0x84>)
 80078fa:	480d      	ldr	r0, [pc, #52]	@ (8007930 <__multadd+0x88>)
 80078fc:	21ba      	movs	r1, #186	@ 0xba
 80078fe:	f000 fd11 	bl	8008324 <__assert_func>
 8007902:	6922      	ldr	r2, [r4, #16]
 8007904:	3202      	adds	r2, #2
 8007906:	f104 010c 	add.w	r1, r4, #12
 800790a:	0092      	lsls	r2, r2, #2
 800790c:	300c      	adds	r0, #12
 800790e:	f7ff f8c2 	bl	8006a96 <memcpy>
 8007912:	4621      	mov	r1, r4
 8007914:	4638      	mov	r0, r7
 8007916:	f7ff ffa5 	bl	8007864 <_Bfree>
 800791a:	4644      	mov	r4, r8
 800791c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007920:	3501      	adds	r5, #1
 8007922:	615e      	str	r6, [r3, #20]
 8007924:	6125      	str	r5, [r4, #16]
 8007926:	4620      	mov	r0, r4
 8007928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800792c:	0800912c 	.word	0x0800912c
 8007930:	0800913d 	.word	0x0800913d

08007934 <__hi0bits>:
 8007934:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007938:	4603      	mov	r3, r0
 800793a:	bf36      	itet	cc
 800793c:	0403      	lslcc	r3, r0, #16
 800793e:	2000      	movcs	r0, #0
 8007940:	2010      	movcc	r0, #16
 8007942:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007946:	bf3c      	itt	cc
 8007948:	021b      	lslcc	r3, r3, #8
 800794a:	3008      	addcc	r0, #8
 800794c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007950:	bf3c      	itt	cc
 8007952:	011b      	lslcc	r3, r3, #4
 8007954:	3004      	addcc	r0, #4
 8007956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795a:	bf3c      	itt	cc
 800795c:	009b      	lslcc	r3, r3, #2
 800795e:	3002      	addcc	r0, #2
 8007960:	2b00      	cmp	r3, #0
 8007962:	db05      	blt.n	8007970 <__hi0bits+0x3c>
 8007964:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007968:	f100 0001 	add.w	r0, r0, #1
 800796c:	bf08      	it	eq
 800796e:	2020      	moveq	r0, #32
 8007970:	4770      	bx	lr

08007972 <__lo0bits>:
 8007972:	6803      	ldr	r3, [r0, #0]
 8007974:	4602      	mov	r2, r0
 8007976:	f013 0007 	ands.w	r0, r3, #7
 800797a:	d00b      	beq.n	8007994 <__lo0bits+0x22>
 800797c:	07d9      	lsls	r1, r3, #31
 800797e:	d421      	bmi.n	80079c4 <__lo0bits+0x52>
 8007980:	0798      	lsls	r0, r3, #30
 8007982:	bf49      	itett	mi
 8007984:	085b      	lsrmi	r3, r3, #1
 8007986:	089b      	lsrpl	r3, r3, #2
 8007988:	2001      	movmi	r0, #1
 800798a:	6013      	strmi	r3, [r2, #0]
 800798c:	bf5c      	itt	pl
 800798e:	6013      	strpl	r3, [r2, #0]
 8007990:	2002      	movpl	r0, #2
 8007992:	4770      	bx	lr
 8007994:	b299      	uxth	r1, r3
 8007996:	b909      	cbnz	r1, 800799c <__lo0bits+0x2a>
 8007998:	0c1b      	lsrs	r3, r3, #16
 800799a:	2010      	movs	r0, #16
 800799c:	b2d9      	uxtb	r1, r3
 800799e:	b909      	cbnz	r1, 80079a4 <__lo0bits+0x32>
 80079a0:	3008      	adds	r0, #8
 80079a2:	0a1b      	lsrs	r3, r3, #8
 80079a4:	0719      	lsls	r1, r3, #28
 80079a6:	bf04      	itt	eq
 80079a8:	091b      	lsreq	r3, r3, #4
 80079aa:	3004      	addeq	r0, #4
 80079ac:	0799      	lsls	r1, r3, #30
 80079ae:	bf04      	itt	eq
 80079b0:	089b      	lsreq	r3, r3, #2
 80079b2:	3002      	addeq	r0, #2
 80079b4:	07d9      	lsls	r1, r3, #31
 80079b6:	d403      	bmi.n	80079c0 <__lo0bits+0x4e>
 80079b8:	085b      	lsrs	r3, r3, #1
 80079ba:	f100 0001 	add.w	r0, r0, #1
 80079be:	d003      	beq.n	80079c8 <__lo0bits+0x56>
 80079c0:	6013      	str	r3, [r2, #0]
 80079c2:	4770      	bx	lr
 80079c4:	2000      	movs	r0, #0
 80079c6:	4770      	bx	lr
 80079c8:	2020      	movs	r0, #32
 80079ca:	4770      	bx	lr

080079cc <__i2b>:
 80079cc:	b510      	push	{r4, lr}
 80079ce:	460c      	mov	r4, r1
 80079d0:	2101      	movs	r1, #1
 80079d2:	f7ff ff07 	bl	80077e4 <_Balloc>
 80079d6:	4602      	mov	r2, r0
 80079d8:	b928      	cbnz	r0, 80079e6 <__i2b+0x1a>
 80079da:	4b05      	ldr	r3, [pc, #20]	@ (80079f0 <__i2b+0x24>)
 80079dc:	4805      	ldr	r0, [pc, #20]	@ (80079f4 <__i2b+0x28>)
 80079de:	f240 1145 	movw	r1, #325	@ 0x145
 80079e2:	f000 fc9f 	bl	8008324 <__assert_func>
 80079e6:	2301      	movs	r3, #1
 80079e8:	6144      	str	r4, [r0, #20]
 80079ea:	6103      	str	r3, [r0, #16]
 80079ec:	bd10      	pop	{r4, pc}
 80079ee:	bf00      	nop
 80079f0:	0800912c 	.word	0x0800912c
 80079f4:	0800913d 	.word	0x0800913d

080079f8 <__multiply>:
 80079f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	4614      	mov	r4, r2
 80079fe:	690a      	ldr	r2, [r1, #16]
 8007a00:	6923      	ldr	r3, [r4, #16]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	bfa8      	it	ge
 8007a06:	4623      	movge	r3, r4
 8007a08:	460f      	mov	r7, r1
 8007a0a:	bfa4      	itt	ge
 8007a0c:	460c      	movge	r4, r1
 8007a0e:	461f      	movge	r7, r3
 8007a10:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a14:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a18:	68a3      	ldr	r3, [r4, #8]
 8007a1a:	6861      	ldr	r1, [r4, #4]
 8007a1c:	eb0a 0609 	add.w	r6, sl, r9
 8007a20:	42b3      	cmp	r3, r6
 8007a22:	b085      	sub	sp, #20
 8007a24:	bfb8      	it	lt
 8007a26:	3101      	addlt	r1, #1
 8007a28:	f7ff fedc 	bl	80077e4 <_Balloc>
 8007a2c:	b930      	cbnz	r0, 8007a3c <__multiply+0x44>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	4b44      	ldr	r3, [pc, #272]	@ (8007b44 <__multiply+0x14c>)
 8007a32:	4845      	ldr	r0, [pc, #276]	@ (8007b48 <__multiply+0x150>)
 8007a34:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a38:	f000 fc74 	bl	8008324 <__assert_func>
 8007a3c:	f100 0514 	add.w	r5, r0, #20
 8007a40:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a44:	462b      	mov	r3, r5
 8007a46:	2200      	movs	r2, #0
 8007a48:	4543      	cmp	r3, r8
 8007a4a:	d321      	bcc.n	8007a90 <__multiply+0x98>
 8007a4c:	f107 0114 	add.w	r1, r7, #20
 8007a50:	f104 0214 	add.w	r2, r4, #20
 8007a54:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a58:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a5c:	9302      	str	r3, [sp, #8]
 8007a5e:	1b13      	subs	r3, r2, r4
 8007a60:	3b15      	subs	r3, #21
 8007a62:	f023 0303 	bic.w	r3, r3, #3
 8007a66:	3304      	adds	r3, #4
 8007a68:	f104 0715 	add.w	r7, r4, #21
 8007a6c:	42ba      	cmp	r2, r7
 8007a6e:	bf38      	it	cc
 8007a70:	2304      	movcc	r3, #4
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	9b02      	ldr	r3, [sp, #8]
 8007a76:	9103      	str	r1, [sp, #12]
 8007a78:	428b      	cmp	r3, r1
 8007a7a:	d80c      	bhi.n	8007a96 <__multiply+0x9e>
 8007a7c:	2e00      	cmp	r6, #0
 8007a7e:	dd03      	ble.n	8007a88 <__multiply+0x90>
 8007a80:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d05b      	beq.n	8007b40 <__multiply+0x148>
 8007a88:	6106      	str	r6, [r0, #16]
 8007a8a:	b005      	add	sp, #20
 8007a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a90:	f843 2b04 	str.w	r2, [r3], #4
 8007a94:	e7d8      	b.n	8007a48 <__multiply+0x50>
 8007a96:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a9a:	f1ba 0f00 	cmp.w	sl, #0
 8007a9e:	d024      	beq.n	8007aea <__multiply+0xf2>
 8007aa0:	f104 0e14 	add.w	lr, r4, #20
 8007aa4:	46a9      	mov	r9, r5
 8007aa6:	f04f 0c00 	mov.w	ip, #0
 8007aaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007aae:	f8d9 3000 	ldr.w	r3, [r9]
 8007ab2:	fa1f fb87 	uxth.w	fp, r7
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	fb0a 330b 	mla	r3, sl, fp, r3
 8007abc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007ac0:	f8d9 7000 	ldr.w	r7, [r9]
 8007ac4:	4463      	add	r3, ip
 8007ac6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007aca:	fb0a c70b 	mla	r7, sl, fp, ip
 8007ace:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ad8:	4572      	cmp	r2, lr
 8007ada:	f849 3b04 	str.w	r3, [r9], #4
 8007ade:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ae2:	d8e2      	bhi.n	8007aaa <__multiply+0xb2>
 8007ae4:	9b01      	ldr	r3, [sp, #4]
 8007ae6:	f845 c003 	str.w	ip, [r5, r3]
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007af0:	3104      	adds	r1, #4
 8007af2:	f1b9 0f00 	cmp.w	r9, #0
 8007af6:	d021      	beq.n	8007b3c <__multiply+0x144>
 8007af8:	682b      	ldr	r3, [r5, #0]
 8007afa:	f104 0c14 	add.w	ip, r4, #20
 8007afe:	46ae      	mov	lr, r5
 8007b00:	f04f 0a00 	mov.w	sl, #0
 8007b04:	f8bc b000 	ldrh.w	fp, [ip]
 8007b08:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b0c:	fb09 770b 	mla	r7, r9, fp, r7
 8007b10:	4457      	add	r7, sl
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b18:	f84e 3b04 	str.w	r3, [lr], #4
 8007b1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b24:	f8be 3000 	ldrh.w	r3, [lr]
 8007b28:	fb09 330a 	mla	r3, r9, sl, r3
 8007b2c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b30:	4562      	cmp	r2, ip
 8007b32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b36:	d8e5      	bhi.n	8007b04 <__multiply+0x10c>
 8007b38:	9f01      	ldr	r7, [sp, #4]
 8007b3a:	51eb      	str	r3, [r5, r7]
 8007b3c:	3504      	adds	r5, #4
 8007b3e:	e799      	b.n	8007a74 <__multiply+0x7c>
 8007b40:	3e01      	subs	r6, #1
 8007b42:	e79b      	b.n	8007a7c <__multiply+0x84>
 8007b44:	0800912c 	.word	0x0800912c
 8007b48:	0800913d 	.word	0x0800913d

08007b4c <__pow5mult>:
 8007b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b50:	4615      	mov	r5, r2
 8007b52:	f012 0203 	ands.w	r2, r2, #3
 8007b56:	4607      	mov	r7, r0
 8007b58:	460e      	mov	r6, r1
 8007b5a:	d007      	beq.n	8007b6c <__pow5mult+0x20>
 8007b5c:	4c25      	ldr	r4, [pc, #148]	@ (8007bf4 <__pow5mult+0xa8>)
 8007b5e:	3a01      	subs	r2, #1
 8007b60:	2300      	movs	r3, #0
 8007b62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b66:	f7ff fe9f 	bl	80078a8 <__multadd>
 8007b6a:	4606      	mov	r6, r0
 8007b6c:	10ad      	asrs	r5, r5, #2
 8007b6e:	d03d      	beq.n	8007bec <__pow5mult+0xa0>
 8007b70:	69fc      	ldr	r4, [r7, #28]
 8007b72:	b97c      	cbnz	r4, 8007b94 <__pow5mult+0x48>
 8007b74:	2010      	movs	r0, #16
 8007b76:	f7fe f8c9 	bl	8005d0c <malloc>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	61f8      	str	r0, [r7, #28]
 8007b7e:	b928      	cbnz	r0, 8007b8c <__pow5mult+0x40>
 8007b80:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf8 <__pow5mult+0xac>)
 8007b82:	481e      	ldr	r0, [pc, #120]	@ (8007bfc <__pow5mult+0xb0>)
 8007b84:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b88:	f000 fbcc 	bl	8008324 <__assert_func>
 8007b8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b90:	6004      	str	r4, [r0, #0]
 8007b92:	60c4      	str	r4, [r0, #12]
 8007b94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b9c:	b94c      	cbnz	r4, 8007bb2 <__pow5mult+0x66>
 8007b9e:	f240 2171 	movw	r1, #625	@ 0x271
 8007ba2:	4638      	mov	r0, r7
 8007ba4:	f7ff ff12 	bl	80079cc <__i2b>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bae:	4604      	mov	r4, r0
 8007bb0:	6003      	str	r3, [r0, #0]
 8007bb2:	f04f 0900 	mov.w	r9, #0
 8007bb6:	07eb      	lsls	r3, r5, #31
 8007bb8:	d50a      	bpl.n	8007bd0 <__pow5mult+0x84>
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4622      	mov	r2, r4
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	f7ff ff1a 	bl	80079f8 <__multiply>
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4680      	mov	r8, r0
 8007bc8:	4638      	mov	r0, r7
 8007bca:	f7ff fe4b 	bl	8007864 <_Bfree>
 8007bce:	4646      	mov	r6, r8
 8007bd0:	106d      	asrs	r5, r5, #1
 8007bd2:	d00b      	beq.n	8007bec <__pow5mult+0xa0>
 8007bd4:	6820      	ldr	r0, [r4, #0]
 8007bd6:	b938      	cbnz	r0, 8007be8 <__pow5mult+0x9c>
 8007bd8:	4622      	mov	r2, r4
 8007bda:	4621      	mov	r1, r4
 8007bdc:	4638      	mov	r0, r7
 8007bde:	f7ff ff0b 	bl	80079f8 <__multiply>
 8007be2:	6020      	str	r0, [r4, #0]
 8007be4:	f8c0 9000 	str.w	r9, [r0]
 8007be8:	4604      	mov	r4, r0
 8007bea:	e7e4      	b.n	8007bb6 <__pow5mult+0x6a>
 8007bec:	4630      	mov	r0, r6
 8007bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf2:	bf00      	nop
 8007bf4:	08009198 	.word	0x08009198
 8007bf8:	080090bd 	.word	0x080090bd
 8007bfc:	0800913d 	.word	0x0800913d

08007c00 <__lshift>:
 8007c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c04:	460c      	mov	r4, r1
 8007c06:	6849      	ldr	r1, [r1, #4]
 8007c08:	6923      	ldr	r3, [r4, #16]
 8007c0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c0e:	68a3      	ldr	r3, [r4, #8]
 8007c10:	4607      	mov	r7, r0
 8007c12:	4691      	mov	r9, r2
 8007c14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c18:	f108 0601 	add.w	r6, r8, #1
 8007c1c:	42b3      	cmp	r3, r6
 8007c1e:	db0b      	blt.n	8007c38 <__lshift+0x38>
 8007c20:	4638      	mov	r0, r7
 8007c22:	f7ff fddf 	bl	80077e4 <_Balloc>
 8007c26:	4605      	mov	r5, r0
 8007c28:	b948      	cbnz	r0, 8007c3e <__lshift+0x3e>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	4b28      	ldr	r3, [pc, #160]	@ (8007cd0 <__lshift+0xd0>)
 8007c2e:	4829      	ldr	r0, [pc, #164]	@ (8007cd4 <__lshift+0xd4>)
 8007c30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c34:	f000 fb76 	bl	8008324 <__assert_func>
 8007c38:	3101      	adds	r1, #1
 8007c3a:	005b      	lsls	r3, r3, #1
 8007c3c:	e7ee      	b.n	8007c1c <__lshift+0x1c>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f100 0114 	add.w	r1, r0, #20
 8007c44:	f100 0210 	add.w	r2, r0, #16
 8007c48:	4618      	mov	r0, r3
 8007c4a:	4553      	cmp	r3, sl
 8007c4c:	db33      	blt.n	8007cb6 <__lshift+0xb6>
 8007c4e:	6920      	ldr	r0, [r4, #16]
 8007c50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c54:	f104 0314 	add.w	r3, r4, #20
 8007c58:	f019 091f 	ands.w	r9, r9, #31
 8007c5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c64:	d02b      	beq.n	8007cbe <__lshift+0xbe>
 8007c66:	f1c9 0e20 	rsb	lr, r9, #32
 8007c6a:	468a      	mov	sl, r1
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	6818      	ldr	r0, [r3, #0]
 8007c70:	fa00 f009 	lsl.w	r0, r0, r9
 8007c74:	4310      	orrs	r0, r2
 8007c76:	f84a 0b04 	str.w	r0, [sl], #4
 8007c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c7e:	459c      	cmp	ip, r3
 8007c80:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c84:	d8f3      	bhi.n	8007c6e <__lshift+0x6e>
 8007c86:	ebac 0304 	sub.w	r3, ip, r4
 8007c8a:	3b15      	subs	r3, #21
 8007c8c:	f023 0303 	bic.w	r3, r3, #3
 8007c90:	3304      	adds	r3, #4
 8007c92:	f104 0015 	add.w	r0, r4, #21
 8007c96:	4584      	cmp	ip, r0
 8007c98:	bf38      	it	cc
 8007c9a:	2304      	movcc	r3, #4
 8007c9c:	50ca      	str	r2, [r1, r3]
 8007c9e:	b10a      	cbz	r2, 8007ca4 <__lshift+0xa4>
 8007ca0:	f108 0602 	add.w	r6, r8, #2
 8007ca4:	3e01      	subs	r6, #1
 8007ca6:	4638      	mov	r0, r7
 8007ca8:	612e      	str	r6, [r5, #16]
 8007caa:	4621      	mov	r1, r4
 8007cac:	f7ff fdda 	bl	8007864 <_Bfree>
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cba:	3301      	adds	r3, #1
 8007cbc:	e7c5      	b.n	8007c4a <__lshift+0x4a>
 8007cbe:	3904      	subs	r1, #4
 8007cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc4:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cc8:	459c      	cmp	ip, r3
 8007cca:	d8f9      	bhi.n	8007cc0 <__lshift+0xc0>
 8007ccc:	e7ea      	b.n	8007ca4 <__lshift+0xa4>
 8007cce:	bf00      	nop
 8007cd0:	0800912c 	.word	0x0800912c
 8007cd4:	0800913d 	.word	0x0800913d

08007cd8 <__mcmp>:
 8007cd8:	690a      	ldr	r2, [r1, #16]
 8007cda:	4603      	mov	r3, r0
 8007cdc:	6900      	ldr	r0, [r0, #16]
 8007cde:	1a80      	subs	r0, r0, r2
 8007ce0:	b530      	push	{r4, r5, lr}
 8007ce2:	d10e      	bne.n	8007d02 <__mcmp+0x2a>
 8007ce4:	3314      	adds	r3, #20
 8007ce6:	3114      	adds	r1, #20
 8007ce8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007cec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cf8:	4295      	cmp	r5, r2
 8007cfa:	d003      	beq.n	8007d04 <__mcmp+0x2c>
 8007cfc:	d205      	bcs.n	8007d0a <__mcmp+0x32>
 8007cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007d02:	bd30      	pop	{r4, r5, pc}
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	d3f3      	bcc.n	8007cf0 <__mcmp+0x18>
 8007d08:	e7fb      	b.n	8007d02 <__mcmp+0x2a>
 8007d0a:	2001      	movs	r0, #1
 8007d0c:	e7f9      	b.n	8007d02 <__mcmp+0x2a>
	...

08007d10 <__mdiff>:
 8007d10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d14:	4689      	mov	r9, r1
 8007d16:	4606      	mov	r6, r0
 8007d18:	4611      	mov	r1, r2
 8007d1a:	4648      	mov	r0, r9
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	f7ff ffdb 	bl	8007cd8 <__mcmp>
 8007d22:	1e05      	subs	r5, r0, #0
 8007d24:	d112      	bne.n	8007d4c <__mdiff+0x3c>
 8007d26:	4629      	mov	r1, r5
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f7ff fd5b 	bl	80077e4 <_Balloc>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	b928      	cbnz	r0, 8007d3e <__mdiff+0x2e>
 8007d32:	4b3f      	ldr	r3, [pc, #252]	@ (8007e30 <__mdiff+0x120>)
 8007d34:	f240 2137 	movw	r1, #567	@ 0x237
 8007d38:	483e      	ldr	r0, [pc, #248]	@ (8007e34 <__mdiff+0x124>)
 8007d3a:	f000 faf3 	bl	8008324 <__assert_func>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d44:	4610      	mov	r0, r2
 8007d46:	b003      	add	sp, #12
 8007d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d4c:	bfbc      	itt	lt
 8007d4e:	464b      	movlt	r3, r9
 8007d50:	46a1      	movlt	r9, r4
 8007d52:	4630      	mov	r0, r6
 8007d54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d58:	bfba      	itte	lt
 8007d5a:	461c      	movlt	r4, r3
 8007d5c:	2501      	movlt	r5, #1
 8007d5e:	2500      	movge	r5, #0
 8007d60:	f7ff fd40 	bl	80077e4 <_Balloc>
 8007d64:	4602      	mov	r2, r0
 8007d66:	b918      	cbnz	r0, 8007d70 <__mdiff+0x60>
 8007d68:	4b31      	ldr	r3, [pc, #196]	@ (8007e30 <__mdiff+0x120>)
 8007d6a:	f240 2145 	movw	r1, #581	@ 0x245
 8007d6e:	e7e3      	b.n	8007d38 <__mdiff+0x28>
 8007d70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d74:	6926      	ldr	r6, [r4, #16]
 8007d76:	60c5      	str	r5, [r0, #12]
 8007d78:	f109 0310 	add.w	r3, r9, #16
 8007d7c:	f109 0514 	add.w	r5, r9, #20
 8007d80:	f104 0e14 	add.w	lr, r4, #20
 8007d84:	f100 0b14 	add.w	fp, r0, #20
 8007d88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d90:	9301      	str	r3, [sp, #4]
 8007d92:	46d9      	mov	r9, fp
 8007d94:	f04f 0c00 	mov.w	ip, #0
 8007d98:	9b01      	ldr	r3, [sp, #4]
 8007d9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007da2:	9301      	str	r3, [sp, #4]
 8007da4:	fa1f f38a 	uxth.w	r3, sl
 8007da8:	4619      	mov	r1, r3
 8007daa:	b283      	uxth	r3, r0
 8007dac:	1acb      	subs	r3, r1, r3
 8007dae:	0c00      	lsrs	r0, r0, #16
 8007db0:	4463      	add	r3, ip
 8007db2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007db6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007dc0:	4576      	cmp	r6, lr
 8007dc2:	f849 3b04 	str.w	r3, [r9], #4
 8007dc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dca:	d8e5      	bhi.n	8007d98 <__mdiff+0x88>
 8007dcc:	1b33      	subs	r3, r6, r4
 8007dce:	3b15      	subs	r3, #21
 8007dd0:	f023 0303 	bic.w	r3, r3, #3
 8007dd4:	3415      	adds	r4, #21
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	42a6      	cmp	r6, r4
 8007dda:	bf38      	it	cc
 8007ddc:	2304      	movcc	r3, #4
 8007dde:	441d      	add	r5, r3
 8007de0:	445b      	add	r3, fp
 8007de2:	461e      	mov	r6, r3
 8007de4:	462c      	mov	r4, r5
 8007de6:	4544      	cmp	r4, r8
 8007de8:	d30e      	bcc.n	8007e08 <__mdiff+0xf8>
 8007dea:	f108 0103 	add.w	r1, r8, #3
 8007dee:	1b49      	subs	r1, r1, r5
 8007df0:	f021 0103 	bic.w	r1, r1, #3
 8007df4:	3d03      	subs	r5, #3
 8007df6:	45a8      	cmp	r8, r5
 8007df8:	bf38      	it	cc
 8007dfa:	2100      	movcc	r1, #0
 8007dfc:	440b      	add	r3, r1
 8007dfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e02:	b191      	cbz	r1, 8007e2a <__mdiff+0x11a>
 8007e04:	6117      	str	r7, [r2, #16]
 8007e06:	e79d      	b.n	8007d44 <__mdiff+0x34>
 8007e08:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e0c:	46e6      	mov	lr, ip
 8007e0e:	0c08      	lsrs	r0, r1, #16
 8007e10:	fa1c fc81 	uxtah	ip, ip, r1
 8007e14:	4471      	add	r1, lr
 8007e16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e1a:	b289      	uxth	r1, r1
 8007e1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e20:	f846 1b04 	str.w	r1, [r6], #4
 8007e24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e28:	e7dd      	b.n	8007de6 <__mdiff+0xd6>
 8007e2a:	3f01      	subs	r7, #1
 8007e2c:	e7e7      	b.n	8007dfe <__mdiff+0xee>
 8007e2e:	bf00      	nop
 8007e30:	0800912c 	.word	0x0800912c
 8007e34:	0800913d 	.word	0x0800913d

08007e38 <__d2b>:
 8007e38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e3c:	460f      	mov	r7, r1
 8007e3e:	2101      	movs	r1, #1
 8007e40:	ec59 8b10 	vmov	r8, r9, d0
 8007e44:	4616      	mov	r6, r2
 8007e46:	f7ff fccd 	bl	80077e4 <_Balloc>
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	b930      	cbnz	r0, 8007e5c <__d2b+0x24>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	4b23      	ldr	r3, [pc, #140]	@ (8007ee0 <__d2b+0xa8>)
 8007e52:	4824      	ldr	r0, [pc, #144]	@ (8007ee4 <__d2b+0xac>)
 8007e54:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e58:	f000 fa64 	bl	8008324 <__assert_func>
 8007e5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e64:	b10d      	cbz	r5, 8007e6a <__d2b+0x32>
 8007e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e6a:	9301      	str	r3, [sp, #4]
 8007e6c:	f1b8 0300 	subs.w	r3, r8, #0
 8007e70:	d023      	beq.n	8007eba <__d2b+0x82>
 8007e72:	4668      	mov	r0, sp
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	f7ff fd7c 	bl	8007972 <__lo0bits>
 8007e7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e7e:	b1d0      	cbz	r0, 8007eb6 <__d2b+0x7e>
 8007e80:	f1c0 0320 	rsb	r3, r0, #32
 8007e84:	fa02 f303 	lsl.w	r3, r2, r3
 8007e88:	430b      	orrs	r3, r1
 8007e8a:	40c2      	lsrs	r2, r0
 8007e8c:	6163      	str	r3, [r4, #20]
 8007e8e:	9201      	str	r2, [sp, #4]
 8007e90:	9b01      	ldr	r3, [sp, #4]
 8007e92:	61a3      	str	r3, [r4, #24]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	bf0c      	ite	eq
 8007e98:	2201      	moveq	r2, #1
 8007e9a:	2202      	movne	r2, #2
 8007e9c:	6122      	str	r2, [r4, #16]
 8007e9e:	b1a5      	cbz	r5, 8007eca <__d2b+0x92>
 8007ea0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ea4:	4405      	add	r5, r0
 8007ea6:	603d      	str	r5, [r7, #0]
 8007ea8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007eac:	6030      	str	r0, [r6, #0]
 8007eae:	4620      	mov	r0, r4
 8007eb0:	b003      	add	sp, #12
 8007eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eb6:	6161      	str	r1, [r4, #20]
 8007eb8:	e7ea      	b.n	8007e90 <__d2b+0x58>
 8007eba:	a801      	add	r0, sp, #4
 8007ebc:	f7ff fd59 	bl	8007972 <__lo0bits>
 8007ec0:	9b01      	ldr	r3, [sp, #4]
 8007ec2:	6163      	str	r3, [r4, #20]
 8007ec4:	3020      	adds	r0, #32
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	e7e8      	b.n	8007e9c <__d2b+0x64>
 8007eca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ece:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ed2:	6038      	str	r0, [r7, #0]
 8007ed4:	6918      	ldr	r0, [r3, #16]
 8007ed6:	f7ff fd2d 	bl	8007934 <__hi0bits>
 8007eda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ede:	e7e5      	b.n	8007eac <__d2b+0x74>
 8007ee0:	0800912c 	.word	0x0800912c
 8007ee4:	0800913d 	.word	0x0800913d

08007ee8 <__ssputs_r>:
 8007ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eec:	688e      	ldr	r6, [r1, #8]
 8007eee:	461f      	mov	r7, r3
 8007ef0:	42be      	cmp	r6, r7
 8007ef2:	680b      	ldr	r3, [r1, #0]
 8007ef4:	4682      	mov	sl, r0
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	4690      	mov	r8, r2
 8007efa:	d82d      	bhi.n	8007f58 <__ssputs_r+0x70>
 8007efc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f04:	d026      	beq.n	8007f54 <__ssputs_r+0x6c>
 8007f06:	6965      	ldr	r5, [r4, #20]
 8007f08:	6909      	ldr	r1, [r1, #16]
 8007f0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f0e:	eba3 0901 	sub.w	r9, r3, r1
 8007f12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f16:	1c7b      	adds	r3, r7, #1
 8007f18:	444b      	add	r3, r9
 8007f1a:	106d      	asrs	r5, r5, #1
 8007f1c:	429d      	cmp	r5, r3
 8007f1e:	bf38      	it	cc
 8007f20:	461d      	movcc	r5, r3
 8007f22:	0553      	lsls	r3, r2, #21
 8007f24:	d527      	bpl.n	8007f76 <__ssputs_r+0x8e>
 8007f26:	4629      	mov	r1, r5
 8007f28:	f7fd ff22 	bl	8005d70 <_malloc_r>
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	b360      	cbz	r0, 8007f8a <__ssputs_r+0xa2>
 8007f30:	6921      	ldr	r1, [r4, #16]
 8007f32:	464a      	mov	r2, r9
 8007f34:	f7fe fdaf 	bl	8006a96 <memcpy>
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f42:	81a3      	strh	r3, [r4, #12]
 8007f44:	6126      	str	r6, [r4, #16]
 8007f46:	6165      	str	r5, [r4, #20]
 8007f48:	444e      	add	r6, r9
 8007f4a:	eba5 0509 	sub.w	r5, r5, r9
 8007f4e:	6026      	str	r6, [r4, #0]
 8007f50:	60a5      	str	r5, [r4, #8]
 8007f52:	463e      	mov	r6, r7
 8007f54:	42be      	cmp	r6, r7
 8007f56:	d900      	bls.n	8007f5a <__ssputs_r+0x72>
 8007f58:	463e      	mov	r6, r7
 8007f5a:	6820      	ldr	r0, [r4, #0]
 8007f5c:	4632      	mov	r2, r6
 8007f5e:	4641      	mov	r1, r8
 8007f60:	f000 f9c6 	bl	80082f0 <memmove>
 8007f64:	68a3      	ldr	r3, [r4, #8]
 8007f66:	1b9b      	subs	r3, r3, r6
 8007f68:	60a3      	str	r3, [r4, #8]
 8007f6a:	6823      	ldr	r3, [r4, #0]
 8007f6c:	4433      	add	r3, r6
 8007f6e:	6023      	str	r3, [r4, #0]
 8007f70:	2000      	movs	r0, #0
 8007f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f76:	462a      	mov	r2, r5
 8007f78:	f000 fa18 	bl	80083ac <_realloc_r>
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	d1e0      	bne.n	8007f44 <__ssputs_r+0x5c>
 8007f82:	6921      	ldr	r1, [r4, #16]
 8007f84:	4650      	mov	r0, sl
 8007f86:	f7ff fbe3 	bl	8007750 <_free_r>
 8007f8a:	230c      	movs	r3, #12
 8007f8c:	f8ca 3000 	str.w	r3, [sl]
 8007f90:	89a3      	ldrh	r3, [r4, #12]
 8007f92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f96:	81a3      	strh	r3, [r4, #12]
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9c:	e7e9      	b.n	8007f72 <__ssputs_r+0x8a>
	...

08007fa0 <_svfiprintf_r>:
 8007fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa4:	4698      	mov	r8, r3
 8007fa6:	898b      	ldrh	r3, [r1, #12]
 8007fa8:	061b      	lsls	r3, r3, #24
 8007faa:	b09d      	sub	sp, #116	@ 0x74
 8007fac:	4607      	mov	r7, r0
 8007fae:	460d      	mov	r5, r1
 8007fb0:	4614      	mov	r4, r2
 8007fb2:	d510      	bpl.n	8007fd6 <_svfiprintf_r+0x36>
 8007fb4:	690b      	ldr	r3, [r1, #16]
 8007fb6:	b973      	cbnz	r3, 8007fd6 <_svfiprintf_r+0x36>
 8007fb8:	2140      	movs	r1, #64	@ 0x40
 8007fba:	f7fd fed9 	bl	8005d70 <_malloc_r>
 8007fbe:	6028      	str	r0, [r5, #0]
 8007fc0:	6128      	str	r0, [r5, #16]
 8007fc2:	b930      	cbnz	r0, 8007fd2 <_svfiprintf_r+0x32>
 8007fc4:	230c      	movs	r3, #12
 8007fc6:	603b      	str	r3, [r7, #0]
 8007fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007fcc:	b01d      	add	sp, #116	@ 0x74
 8007fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd2:	2340      	movs	r3, #64	@ 0x40
 8007fd4:	616b      	str	r3, [r5, #20]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fda:	2320      	movs	r3, #32
 8007fdc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fe4:	2330      	movs	r3, #48	@ 0x30
 8007fe6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008184 <_svfiprintf_r+0x1e4>
 8007fea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fee:	f04f 0901 	mov.w	r9, #1
 8007ff2:	4623      	mov	r3, r4
 8007ff4:	469a      	mov	sl, r3
 8007ff6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ffa:	b10a      	cbz	r2, 8008000 <_svfiprintf_r+0x60>
 8007ffc:	2a25      	cmp	r2, #37	@ 0x25
 8007ffe:	d1f9      	bne.n	8007ff4 <_svfiprintf_r+0x54>
 8008000:	ebba 0b04 	subs.w	fp, sl, r4
 8008004:	d00b      	beq.n	800801e <_svfiprintf_r+0x7e>
 8008006:	465b      	mov	r3, fp
 8008008:	4622      	mov	r2, r4
 800800a:	4629      	mov	r1, r5
 800800c:	4638      	mov	r0, r7
 800800e:	f7ff ff6b 	bl	8007ee8 <__ssputs_r>
 8008012:	3001      	adds	r0, #1
 8008014:	f000 80a7 	beq.w	8008166 <_svfiprintf_r+0x1c6>
 8008018:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800801a:	445a      	add	r2, fp
 800801c:	9209      	str	r2, [sp, #36]	@ 0x24
 800801e:	f89a 3000 	ldrb.w	r3, [sl]
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 809f 	beq.w	8008166 <_svfiprintf_r+0x1c6>
 8008028:	2300      	movs	r3, #0
 800802a:	f04f 32ff 	mov.w	r2, #4294967295
 800802e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008032:	f10a 0a01 	add.w	sl, sl, #1
 8008036:	9304      	str	r3, [sp, #16]
 8008038:	9307      	str	r3, [sp, #28]
 800803a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800803e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008040:	4654      	mov	r4, sl
 8008042:	2205      	movs	r2, #5
 8008044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008048:	484e      	ldr	r0, [pc, #312]	@ (8008184 <_svfiprintf_r+0x1e4>)
 800804a:	f7f8 f8e1 	bl	8000210 <memchr>
 800804e:	9a04      	ldr	r2, [sp, #16]
 8008050:	b9d8      	cbnz	r0, 800808a <_svfiprintf_r+0xea>
 8008052:	06d0      	lsls	r0, r2, #27
 8008054:	bf44      	itt	mi
 8008056:	2320      	movmi	r3, #32
 8008058:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800805c:	0711      	lsls	r1, r2, #28
 800805e:	bf44      	itt	mi
 8008060:	232b      	movmi	r3, #43	@ 0x2b
 8008062:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008066:	f89a 3000 	ldrb.w	r3, [sl]
 800806a:	2b2a      	cmp	r3, #42	@ 0x2a
 800806c:	d015      	beq.n	800809a <_svfiprintf_r+0xfa>
 800806e:	9a07      	ldr	r2, [sp, #28]
 8008070:	4654      	mov	r4, sl
 8008072:	2000      	movs	r0, #0
 8008074:	f04f 0c0a 	mov.w	ip, #10
 8008078:	4621      	mov	r1, r4
 800807a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800807e:	3b30      	subs	r3, #48	@ 0x30
 8008080:	2b09      	cmp	r3, #9
 8008082:	d94b      	bls.n	800811c <_svfiprintf_r+0x17c>
 8008084:	b1b0      	cbz	r0, 80080b4 <_svfiprintf_r+0x114>
 8008086:	9207      	str	r2, [sp, #28]
 8008088:	e014      	b.n	80080b4 <_svfiprintf_r+0x114>
 800808a:	eba0 0308 	sub.w	r3, r0, r8
 800808e:	fa09 f303 	lsl.w	r3, r9, r3
 8008092:	4313      	orrs	r3, r2
 8008094:	9304      	str	r3, [sp, #16]
 8008096:	46a2      	mov	sl, r4
 8008098:	e7d2      	b.n	8008040 <_svfiprintf_r+0xa0>
 800809a:	9b03      	ldr	r3, [sp, #12]
 800809c:	1d19      	adds	r1, r3, #4
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	9103      	str	r1, [sp, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	bfbb      	ittet	lt
 80080a6:	425b      	neglt	r3, r3
 80080a8:	f042 0202 	orrlt.w	r2, r2, #2
 80080ac:	9307      	strge	r3, [sp, #28]
 80080ae:	9307      	strlt	r3, [sp, #28]
 80080b0:	bfb8      	it	lt
 80080b2:	9204      	strlt	r2, [sp, #16]
 80080b4:	7823      	ldrb	r3, [r4, #0]
 80080b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80080b8:	d10a      	bne.n	80080d0 <_svfiprintf_r+0x130>
 80080ba:	7863      	ldrb	r3, [r4, #1]
 80080bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80080be:	d132      	bne.n	8008126 <_svfiprintf_r+0x186>
 80080c0:	9b03      	ldr	r3, [sp, #12]
 80080c2:	1d1a      	adds	r2, r3, #4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	9203      	str	r2, [sp, #12]
 80080c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080cc:	3402      	adds	r4, #2
 80080ce:	9305      	str	r3, [sp, #20]
 80080d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008194 <_svfiprintf_r+0x1f4>
 80080d4:	7821      	ldrb	r1, [r4, #0]
 80080d6:	2203      	movs	r2, #3
 80080d8:	4650      	mov	r0, sl
 80080da:	f7f8 f899 	bl	8000210 <memchr>
 80080de:	b138      	cbz	r0, 80080f0 <_svfiprintf_r+0x150>
 80080e0:	9b04      	ldr	r3, [sp, #16]
 80080e2:	eba0 000a 	sub.w	r0, r0, sl
 80080e6:	2240      	movs	r2, #64	@ 0x40
 80080e8:	4082      	lsls	r2, r0
 80080ea:	4313      	orrs	r3, r2
 80080ec:	3401      	adds	r4, #1
 80080ee:	9304      	str	r3, [sp, #16]
 80080f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080f4:	4824      	ldr	r0, [pc, #144]	@ (8008188 <_svfiprintf_r+0x1e8>)
 80080f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080fa:	2206      	movs	r2, #6
 80080fc:	f7f8 f888 	bl	8000210 <memchr>
 8008100:	2800      	cmp	r0, #0
 8008102:	d036      	beq.n	8008172 <_svfiprintf_r+0x1d2>
 8008104:	4b21      	ldr	r3, [pc, #132]	@ (800818c <_svfiprintf_r+0x1ec>)
 8008106:	bb1b      	cbnz	r3, 8008150 <_svfiprintf_r+0x1b0>
 8008108:	9b03      	ldr	r3, [sp, #12]
 800810a:	3307      	adds	r3, #7
 800810c:	f023 0307 	bic.w	r3, r3, #7
 8008110:	3308      	adds	r3, #8
 8008112:	9303      	str	r3, [sp, #12]
 8008114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008116:	4433      	add	r3, r6
 8008118:	9309      	str	r3, [sp, #36]	@ 0x24
 800811a:	e76a      	b.n	8007ff2 <_svfiprintf_r+0x52>
 800811c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008120:	460c      	mov	r4, r1
 8008122:	2001      	movs	r0, #1
 8008124:	e7a8      	b.n	8008078 <_svfiprintf_r+0xd8>
 8008126:	2300      	movs	r3, #0
 8008128:	3401      	adds	r4, #1
 800812a:	9305      	str	r3, [sp, #20]
 800812c:	4619      	mov	r1, r3
 800812e:	f04f 0c0a 	mov.w	ip, #10
 8008132:	4620      	mov	r0, r4
 8008134:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008138:	3a30      	subs	r2, #48	@ 0x30
 800813a:	2a09      	cmp	r2, #9
 800813c:	d903      	bls.n	8008146 <_svfiprintf_r+0x1a6>
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0c6      	beq.n	80080d0 <_svfiprintf_r+0x130>
 8008142:	9105      	str	r1, [sp, #20]
 8008144:	e7c4      	b.n	80080d0 <_svfiprintf_r+0x130>
 8008146:	fb0c 2101 	mla	r1, ip, r1, r2
 800814a:	4604      	mov	r4, r0
 800814c:	2301      	movs	r3, #1
 800814e:	e7f0      	b.n	8008132 <_svfiprintf_r+0x192>
 8008150:	ab03      	add	r3, sp, #12
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	462a      	mov	r2, r5
 8008156:	4b0e      	ldr	r3, [pc, #56]	@ (8008190 <_svfiprintf_r+0x1f0>)
 8008158:	a904      	add	r1, sp, #16
 800815a:	4638      	mov	r0, r7
 800815c:	f7fd ff34 	bl	8005fc8 <_printf_float>
 8008160:	1c42      	adds	r2, r0, #1
 8008162:	4606      	mov	r6, r0
 8008164:	d1d6      	bne.n	8008114 <_svfiprintf_r+0x174>
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	065b      	lsls	r3, r3, #25
 800816a:	f53f af2d 	bmi.w	8007fc8 <_svfiprintf_r+0x28>
 800816e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008170:	e72c      	b.n	8007fcc <_svfiprintf_r+0x2c>
 8008172:	ab03      	add	r3, sp, #12
 8008174:	9300      	str	r3, [sp, #0]
 8008176:	462a      	mov	r2, r5
 8008178:	4b05      	ldr	r3, [pc, #20]	@ (8008190 <_svfiprintf_r+0x1f0>)
 800817a:	a904      	add	r1, sp, #16
 800817c:	4638      	mov	r0, r7
 800817e:	f7fe f9bb 	bl	80064f8 <_printf_i>
 8008182:	e7ed      	b.n	8008160 <_svfiprintf_r+0x1c0>
 8008184:	08009298 	.word	0x08009298
 8008188:	080092a2 	.word	0x080092a2
 800818c:	08005fc9 	.word	0x08005fc9
 8008190:	08007ee9 	.word	0x08007ee9
 8008194:	0800929e 	.word	0x0800929e

08008198 <__sflush_r>:
 8008198:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800819c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a0:	0716      	lsls	r6, r2, #28
 80081a2:	4605      	mov	r5, r0
 80081a4:	460c      	mov	r4, r1
 80081a6:	d454      	bmi.n	8008252 <__sflush_r+0xba>
 80081a8:	684b      	ldr	r3, [r1, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	dc02      	bgt.n	80081b4 <__sflush_r+0x1c>
 80081ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	dd48      	ble.n	8008246 <__sflush_r+0xae>
 80081b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081b6:	2e00      	cmp	r6, #0
 80081b8:	d045      	beq.n	8008246 <__sflush_r+0xae>
 80081ba:	2300      	movs	r3, #0
 80081bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081c0:	682f      	ldr	r7, [r5, #0]
 80081c2:	6a21      	ldr	r1, [r4, #32]
 80081c4:	602b      	str	r3, [r5, #0]
 80081c6:	d030      	beq.n	800822a <__sflush_r+0x92>
 80081c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	0759      	lsls	r1, r3, #29
 80081ce:	d505      	bpl.n	80081dc <__sflush_r+0x44>
 80081d0:	6863      	ldr	r3, [r4, #4]
 80081d2:	1ad2      	subs	r2, r2, r3
 80081d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081d6:	b10b      	cbz	r3, 80081dc <__sflush_r+0x44>
 80081d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081da:	1ad2      	subs	r2, r2, r3
 80081dc:	2300      	movs	r3, #0
 80081de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081e0:	6a21      	ldr	r1, [r4, #32]
 80081e2:	4628      	mov	r0, r5
 80081e4:	47b0      	blx	r6
 80081e6:	1c43      	adds	r3, r0, #1
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	d106      	bne.n	80081fa <__sflush_r+0x62>
 80081ec:	6829      	ldr	r1, [r5, #0]
 80081ee:	291d      	cmp	r1, #29
 80081f0:	d82b      	bhi.n	800824a <__sflush_r+0xb2>
 80081f2:	4a2a      	ldr	r2, [pc, #168]	@ (800829c <__sflush_r+0x104>)
 80081f4:	410a      	asrs	r2, r1
 80081f6:	07d6      	lsls	r6, r2, #31
 80081f8:	d427      	bmi.n	800824a <__sflush_r+0xb2>
 80081fa:	2200      	movs	r2, #0
 80081fc:	6062      	str	r2, [r4, #4]
 80081fe:	04d9      	lsls	r1, r3, #19
 8008200:	6922      	ldr	r2, [r4, #16]
 8008202:	6022      	str	r2, [r4, #0]
 8008204:	d504      	bpl.n	8008210 <__sflush_r+0x78>
 8008206:	1c42      	adds	r2, r0, #1
 8008208:	d101      	bne.n	800820e <__sflush_r+0x76>
 800820a:	682b      	ldr	r3, [r5, #0]
 800820c:	b903      	cbnz	r3, 8008210 <__sflush_r+0x78>
 800820e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008212:	602f      	str	r7, [r5, #0]
 8008214:	b1b9      	cbz	r1, 8008246 <__sflush_r+0xae>
 8008216:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800821a:	4299      	cmp	r1, r3
 800821c:	d002      	beq.n	8008224 <__sflush_r+0x8c>
 800821e:	4628      	mov	r0, r5
 8008220:	f7ff fa96 	bl	8007750 <_free_r>
 8008224:	2300      	movs	r3, #0
 8008226:	6363      	str	r3, [r4, #52]	@ 0x34
 8008228:	e00d      	b.n	8008246 <__sflush_r+0xae>
 800822a:	2301      	movs	r3, #1
 800822c:	4628      	mov	r0, r5
 800822e:	47b0      	blx	r6
 8008230:	4602      	mov	r2, r0
 8008232:	1c50      	adds	r0, r2, #1
 8008234:	d1c9      	bne.n	80081ca <__sflush_r+0x32>
 8008236:	682b      	ldr	r3, [r5, #0]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d0c6      	beq.n	80081ca <__sflush_r+0x32>
 800823c:	2b1d      	cmp	r3, #29
 800823e:	d001      	beq.n	8008244 <__sflush_r+0xac>
 8008240:	2b16      	cmp	r3, #22
 8008242:	d11e      	bne.n	8008282 <__sflush_r+0xea>
 8008244:	602f      	str	r7, [r5, #0]
 8008246:	2000      	movs	r0, #0
 8008248:	e022      	b.n	8008290 <__sflush_r+0xf8>
 800824a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800824e:	b21b      	sxth	r3, r3
 8008250:	e01b      	b.n	800828a <__sflush_r+0xf2>
 8008252:	690f      	ldr	r7, [r1, #16]
 8008254:	2f00      	cmp	r7, #0
 8008256:	d0f6      	beq.n	8008246 <__sflush_r+0xae>
 8008258:	0793      	lsls	r3, r2, #30
 800825a:	680e      	ldr	r6, [r1, #0]
 800825c:	bf08      	it	eq
 800825e:	694b      	ldreq	r3, [r1, #20]
 8008260:	600f      	str	r7, [r1, #0]
 8008262:	bf18      	it	ne
 8008264:	2300      	movne	r3, #0
 8008266:	eba6 0807 	sub.w	r8, r6, r7
 800826a:	608b      	str	r3, [r1, #8]
 800826c:	f1b8 0f00 	cmp.w	r8, #0
 8008270:	dde9      	ble.n	8008246 <__sflush_r+0xae>
 8008272:	6a21      	ldr	r1, [r4, #32]
 8008274:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008276:	4643      	mov	r3, r8
 8008278:	463a      	mov	r2, r7
 800827a:	4628      	mov	r0, r5
 800827c:	47b0      	blx	r6
 800827e:	2800      	cmp	r0, #0
 8008280:	dc08      	bgt.n	8008294 <__sflush_r+0xfc>
 8008282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	f04f 30ff 	mov.w	r0, #4294967295
 8008290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008294:	4407      	add	r7, r0
 8008296:	eba8 0800 	sub.w	r8, r8, r0
 800829a:	e7e7      	b.n	800826c <__sflush_r+0xd4>
 800829c:	dfbffffe 	.word	0xdfbffffe

080082a0 <_fflush_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	690b      	ldr	r3, [r1, #16]
 80082a4:	4605      	mov	r5, r0
 80082a6:	460c      	mov	r4, r1
 80082a8:	b913      	cbnz	r3, 80082b0 <_fflush_r+0x10>
 80082aa:	2500      	movs	r5, #0
 80082ac:	4628      	mov	r0, r5
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	b118      	cbz	r0, 80082ba <_fflush_r+0x1a>
 80082b2:	6a03      	ldr	r3, [r0, #32]
 80082b4:	b90b      	cbnz	r3, 80082ba <_fflush_r+0x1a>
 80082b6:	f7fe facb 	bl	8006850 <__sinit>
 80082ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0f3      	beq.n	80082aa <_fflush_r+0xa>
 80082c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082c4:	07d0      	lsls	r0, r2, #31
 80082c6:	d404      	bmi.n	80082d2 <_fflush_r+0x32>
 80082c8:	0599      	lsls	r1, r3, #22
 80082ca:	d402      	bmi.n	80082d2 <_fflush_r+0x32>
 80082cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ce:	f7fe fbe0 	bl	8006a92 <__retarget_lock_acquire_recursive>
 80082d2:	4628      	mov	r0, r5
 80082d4:	4621      	mov	r1, r4
 80082d6:	f7ff ff5f 	bl	8008198 <__sflush_r>
 80082da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082dc:	07da      	lsls	r2, r3, #31
 80082de:	4605      	mov	r5, r0
 80082e0:	d4e4      	bmi.n	80082ac <_fflush_r+0xc>
 80082e2:	89a3      	ldrh	r3, [r4, #12]
 80082e4:	059b      	lsls	r3, r3, #22
 80082e6:	d4e1      	bmi.n	80082ac <_fflush_r+0xc>
 80082e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ea:	f7fe fbd3 	bl	8006a94 <__retarget_lock_release_recursive>
 80082ee:	e7dd      	b.n	80082ac <_fflush_r+0xc>

080082f0 <memmove>:
 80082f0:	4288      	cmp	r0, r1
 80082f2:	b510      	push	{r4, lr}
 80082f4:	eb01 0402 	add.w	r4, r1, r2
 80082f8:	d902      	bls.n	8008300 <memmove+0x10>
 80082fa:	4284      	cmp	r4, r0
 80082fc:	4623      	mov	r3, r4
 80082fe:	d807      	bhi.n	8008310 <memmove+0x20>
 8008300:	1e43      	subs	r3, r0, #1
 8008302:	42a1      	cmp	r1, r4
 8008304:	d008      	beq.n	8008318 <memmove+0x28>
 8008306:	f811 2b01 	ldrb.w	r2, [r1], #1
 800830a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800830e:	e7f8      	b.n	8008302 <memmove+0x12>
 8008310:	4402      	add	r2, r0
 8008312:	4601      	mov	r1, r0
 8008314:	428a      	cmp	r2, r1
 8008316:	d100      	bne.n	800831a <memmove+0x2a>
 8008318:	bd10      	pop	{r4, pc}
 800831a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800831e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008322:	e7f7      	b.n	8008314 <memmove+0x24>

08008324 <__assert_func>:
 8008324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008326:	4614      	mov	r4, r2
 8008328:	461a      	mov	r2, r3
 800832a:	4b09      	ldr	r3, [pc, #36]	@ (8008350 <__assert_func+0x2c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4605      	mov	r5, r0
 8008330:	68d8      	ldr	r0, [r3, #12]
 8008332:	b954      	cbnz	r4, 800834a <__assert_func+0x26>
 8008334:	4b07      	ldr	r3, [pc, #28]	@ (8008354 <__assert_func+0x30>)
 8008336:	461c      	mov	r4, r3
 8008338:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800833c:	9100      	str	r1, [sp, #0]
 800833e:	462b      	mov	r3, r5
 8008340:	4905      	ldr	r1, [pc, #20]	@ (8008358 <__assert_func+0x34>)
 8008342:	f000 f86f 	bl	8008424 <fiprintf>
 8008346:	f000 f87f 	bl	8008448 <abort>
 800834a:	4b04      	ldr	r3, [pc, #16]	@ (800835c <__assert_func+0x38>)
 800834c:	e7f4      	b.n	8008338 <__assert_func+0x14>
 800834e:	bf00      	nop
 8008350:	20000028 	.word	0x20000028
 8008354:	080092ee 	.word	0x080092ee
 8008358:	080092c0 	.word	0x080092c0
 800835c:	080092b3 	.word	0x080092b3

08008360 <_calloc_r>:
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	fba1 5402 	umull	r5, r4, r1, r2
 8008366:	b93c      	cbnz	r4, 8008378 <_calloc_r+0x18>
 8008368:	4629      	mov	r1, r5
 800836a:	f7fd fd01 	bl	8005d70 <_malloc_r>
 800836e:	4606      	mov	r6, r0
 8008370:	b928      	cbnz	r0, 800837e <_calloc_r+0x1e>
 8008372:	2600      	movs	r6, #0
 8008374:	4630      	mov	r0, r6
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	220c      	movs	r2, #12
 800837a:	6002      	str	r2, [r0, #0]
 800837c:	e7f9      	b.n	8008372 <_calloc_r+0x12>
 800837e:	462a      	mov	r2, r5
 8008380:	4621      	mov	r1, r4
 8008382:	f7fe fafe 	bl	8006982 <memset>
 8008386:	e7f5      	b.n	8008374 <_calloc_r+0x14>

08008388 <__ascii_mbtowc>:
 8008388:	b082      	sub	sp, #8
 800838a:	b901      	cbnz	r1, 800838e <__ascii_mbtowc+0x6>
 800838c:	a901      	add	r1, sp, #4
 800838e:	b142      	cbz	r2, 80083a2 <__ascii_mbtowc+0x1a>
 8008390:	b14b      	cbz	r3, 80083a6 <__ascii_mbtowc+0x1e>
 8008392:	7813      	ldrb	r3, [r2, #0]
 8008394:	600b      	str	r3, [r1, #0]
 8008396:	7812      	ldrb	r2, [r2, #0]
 8008398:	1e10      	subs	r0, r2, #0
 800839a:	bf18      	it	ne
 800839c:	2001      	movne	r0, #1
 800839e:	b002      	add	sp, #8
 80083a0:	4770      	bx	lr
 80083a2:	4610      	mov	r0, r2
 80083a4:	e7fb      	b.n	800839e <__ascii_mbtowc+0x16>
 80083a6:	f06f 0001 	mvn.w	r0, #1
 80083aa:	e7f8      	b.n	800839e <__ascii_mbtowc+0x16>

080083ac <_realloc_r>:
 80083ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b0:	4680      	mov	r8, r0
 80083b2:	4615      	mov	r5, r2
 80083b4:	460c      	mov	r4, r1
 80083b6:	b921      	cbnz	r1, 80083c2 <_realloc_r+0x16>
 80083b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083bc:	4611      	mov	r1, r2
 80083be:	f7fd bcd7 	b.w	8005d70 <_malloc_r>
 80083c2:	b92a      	cbnz	r2, 80083d0 <_realloc_r+0x24>
 80083c4:	f7ff f9c4 	bl	8007750 <_free_r>
 80083c8:	2400      	movs	r4, #0
 80083ca:	4620      	mov	r0, r4
 80083cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083d0:	f000 f841 	bl	8008456 <_malloc_usable_size_r>
 80083d4:	4285      	cmp	r5, r0
 80083d6:	4606      	mov	r6, r0
 80083d8:	d802      	bhi.n	80083e0 <_realloc_r+0x34>
 80083da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80083de:	d8f4      	bhi.n	80083ca <_realloc_r+0x1e>
 80083e0:	4629      	mov	r1, r5
 80083e2:	4640      	mov	r0, r8
 80083e4:	f7fd fcc4 	bl	8005d70 <_malloc_r>
 80083e8:	4607      	mov	r7, r0
 80083ea:	2800      	cmp	r0, #0
 80083ec:	d0ec      	beq.n	80083c8 <_realloc_r+0x1c>
 80083ee:	42b5      	cmp	r5, r6
 80083f0:	462a      	mov	r2, r5
 80083f2:	4621      	mov	r1, r4
 80083f4:	bf28      	it	cs
 80083f6:	4632      	movcs	r2, r6
 80083f8:	f7fe fb4d 	bl	8006a96 <memcpy>
 80083fc:	4621      	mov	r1, r4
 80083fe:	4640      	mov	r0, r8
 8008400:	f7ff f9a6 	bl	8007750 <_free_r>
 8008404:	463c      	mov	r4, r7
 8008406:	e7e0      	b.n	80083ca <_realloc_r+0x1e>

08008408 <__ascii_wctomb>:
 8008408:	4603      	mov	r3, r0
 800840a:	4608      	mov	r0, r1
 800840c:	b141      	cbz	r1, 8008420 <__ascii_wctomb+0x18>
 800840e:	2aff      	cmp	r2, #255	@ 0xff
 8008410:	d904      	bls.n	800841c <__ascii_wctomb+0x14>
 8008412:	228a      	movs	r2, #138	@ 0x8a
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	f04f 30ff 	mov.w	r0, #4294967295
 800841a:	4770      	bx	lr
 800841c:	700a      	strb	r2, [r1, #0]
 800841e:	2001      	movs	r0, #1
 8008420:	4770      	bx	lr
	...

08008424 <fiprintf>:
 8008424:	b40e      	push	{r1, r2, r3}
 8008426:	b503      	push	{r0, r1, lr}
 8008428:	4601      	mov	r1, r0
 800842a:	ab03      	add	r3, sp, #12
 800842c:	4805      	ldr	r0, [pc, #20]	@ (8008444 <fiprintf+0x20>)
 800842e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008432:	6800      	ldr	r0, [r0, #0]
 8008434:	9301      	str	r3, [sp, #4]
 8008436:	f000 f83f 	bl	80084b8 <_vfiprintf_r>
 800843a:	b002      	add	sp, #8
 800843c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008440:	b003      	add	sp, #12
 8008442:	4770      	bx	lr
 8008444:	20000028 	.word	0x20000028

08008448 <abort>:
 8008448:	b508      	push	{r3, lr}
 800844a:	2006      	movs	r0, #6
 800844c:	f000 fa08 	bl	8008860 <raise>
 8008450:	2001      	movs	r0, #1
 8008452:	f000 faf3 	bl	8008a3c <_exit>

08008456 <_malloc_usable_size_r>:
 8008456:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800845a:	1f18      	subs	r0, r3, #4
 800845c:	2b00      	cmp	r3, #0
 800845e:	bfbc      	itt	lt
 8008460:	580b      	ldrlt	r3, [r1, r0]
 8008462:	18c0      	addlt	r0, r0, r3
 8008464:	4770      	bx	lr

08008466 <__sfputc_r>:
 8008466:	6893      	ldr	r3, [r2, #8]
 8008468:	3b01      	subs	r3, #1
 800846a:	2b00      	cmp	r3, #0
 800846c:	b410      	push	{r4}
 800846e:	6093      	str	r3, [r2, #8]
 8008470:	da08      	bge.n	8008484 <__sfputc_r+0x1e>
 8008472:	6994      	ldr	r4, [r2, #24]
 8008474:	42a3      	cmp	r3, r4
 8008476:	db01      	blt.n	800847c <__sfputc_r+0x16>
 8008478:	290a      	cmp	r1, #10
 800847a:	d103      	bne.n	8008484 <__sfputc_r+0x1e>
 800847c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008480:	f000 b932 	b.w	80086e8 <__swbuf_r>
 8008484:	6813      	ldr	r3, [r2, #0]
 8008486:	1c58      	adds	r0, r3, #1
 8008488:	6010      	str	r0, [r2, #0]
 800848a:	7019      	strb	r1, [r3, #0]
 800848c:	4608      	mov	r0, r1
 800848e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008492:	4770      	bx	lr

08008494 <__sfputs_r>:
 8008494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008496:	4606      	mov	r6, r0
 8008498:	460f      	mov	r7, r1
 800849a:	4614      	mov	r4, r2
 800849c:	18d5      	adds	r5, r2, r3
 800849e:	42ac      	cmp	r4, r5
 80084a0:	d101      	bne.n	80084a6 <__sfputs_r+0x12>
 80084a2:	2000      	movs	r0, #0
 80084a4:	e007      	b.n	80084b6 <__sfputs_r+0x22>
 80084a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084aa:	463a      	mov	r2, r7
 80084ac:	4630      	mov	r0, r6
 80084ae:	f7ff ffda 	bl	8008466 <__sfputc_r>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	d1f3      	bne.n	800849e <__sfputs_r+0xa>
 80084b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080084b8 <_vfiprintf_r>:
 80084b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084bc:	460d      	mov	r5, r1
 80084be:	b09d      	sub	sp, #116	@ 0x74
 80084c0:	4614      	mov	r4, r2
 80084c2:	4698      	mov	r8, r3
 80084c4:	4606      	mov	r6, r0
 80084c6:	b118      	cbz	r0, 80084d0 <_vfiprintf_r+0x18>
 80084c8:	6a03      	ldr	r3, [r0, #32]
 80084ca:	b90b      	cbnz	r3, 80084d0 <_vfiprintf_r+0x18>
 80084cc:	f7fe f9c0 	bl	8006850 <__sinit>
 80084d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084d2:	07d9      	lsls	r1, r3, #31
 80084d4:	d405      	bmi.n	80084e2 <_vfiprintf_r+0x2a>
 80084d6:	89ab      	ldrh	r3, [r5, #12]
 80084d8:	059a      	lsls	r2, r3, #22
 80084da:	d402      	bmi.n	80084e2 <_vfiprintf_r+0x2a>
 80084dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084de:	f7fe fad8 	bl	8006a92 <__retarget_lock_acquire_recursive>
 80084e2:	89ab      	ldrh	r3, [r5, #12]
 80084e4:	071b      	lsls	r3, r3, #28
 80084e6:	d501      	bpl.n	80084ec <_vfiprintf_r+0x34>
 80084e8:	692b      	ldr	r3, [r5, #16]
 80084ea:	b99b      	cbnz	r3, 8008514 <_vfiprintf_r+0x5c>
 80084ec:	4629      	mov	r1, r5
 80084ee:	4630      	mov	r0, r6
 80084f0:	f000 f938 	bl	8008764 <__swsetup_r>
 80084f4:	b170      	cbz	r0, 8008514 <_vfiprintf_r+0x5c>
 80084f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084f8:	07dc      	lsls	r4, r3, #31
 80084fa:	d504      	bpl.n	8008506 <_vfiprintf_r+0x4e>
 80084fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008500:	b01d      	add	sp, #116	@ 0x74
 8008502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008506:	89ab      	ldrh	r3, [r5, #12]
 8008508:	0598      	lsls	r0, r3, #22
 800850a:	d4f7      	bmi.n	80084fc <_vfiprintf_r+0x44>
 800850c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800850e:	f7fe fac1 	bl	8006a94 <__retarget_lock_release_recursive>
 8008512:	e7f3      	b.n	80084fc <_vfiprintf_r+0x44>
 8008514:	2300      	movs	r3, #0
 8008516:	9309      	str	r3, [sp, #36]	@ 0x24
 8008518:	2320      	movs	r3, #32
 800851a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800851e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008522:	2330      	movs	r3, #48	@ 0x30
 8008524:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80086d4 <_vfiprintf_r+0x21c>
 8008528:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800852c:	f04f 0901 	mov.w	r9, #1
 8008530:	4623      	mov	r3, r4
 8008532:	469a      	mov	sl, r3
 8008534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008538:	b10a      	cbz	r2, 800853e <_vfiprintf_r+0x86>
 800853a:	2a25      	cmp	r2, #37	@ 0x25
 800853c:	d1f9      	bne.n	8008532 <_vfiprintf_r+0x7a>
 800853e:	ebba 0b04 	subs.w	fp, sl, r4
 8008542:	d00b      	beq.n	800855c <_vfiprintf_r+0xa4>
 8008544:	465b      	mov	r3, fp
 8008546:	4622      	mov	r2, r4
 8008548:	4629      	mov	r1, r5
 800854a:	4630      	mov	r0, r6
 800854c:	f7ff ffa2 	bl	8008494 <__sfputs_r>
 8008550:	3001      	adds	r0, #1
 8008552:	f000 80a7 	beq.w	80086a4 <_vfiprintf_r+0x1ec>
 8008556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008558:	445a      	add	r2, fp
 800855a:	9209      	str	r2, [sp, #36]	@ 0x24
 800855c:	f89a 3000 	ldrb.w	r3, [sl]
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 809f 	beq.w	80086a4 <_vfiprintf_r+0x1ec>
 8008566:	2300      	movs	r3, #0
 8008568:	f04f 32ff 	mov.w	r2, #4294967295
 800856c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008570:	f10a 0a01 	add.w	sl, sl, #1
 8008574:	9304      	str	r3, [sp, #16]
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800857c:	931a      	str	r3, [sp, #104]	@ 0x68
 800857e:	4654      	mov	r4, sl
 8008580:	2205      	movs	r2, #5
 8008582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008586:	4853      	ldr	r0, [pc, #332]	@ (80086d4 <_vfiprintf_r+0x21c>)
 8008588:	f7f7 fe42 	bl	8000210 <memchr>
 800858c:	9a04      	ldr	r2, [sp, #16]
 800858e:	b9d8      	cbnz	r0, 80085c8 <_vfiprintf_r+0x110>
 8008590:	06d1      	lsls	r1, r2, #27
 8008592:	bf44      	itt	mi
 8008594:	2320      	movmi	r3, #32
 8008596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800859a:	0713      	lsls	r3, r2, #28
 800859c:	bf44      	itt	mi
 800859e:	232b      	movmi	r3, #43	@ 0x2b
 80085a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085a4:	f89a 3000 	ldrb.w	r3, [sl]
 80085a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80085aa:	d015      	beq.n	80085d8 <_vfiprintf_r+0x120>
 80085ac:	9a07      	ldr	r2, [sp, #28]
 80085ae:	4654      	mov	r4, sl
 80085b0:	2000      	movs	r0, #0
 80085b2:	f04f 0c0a 	mov.w	ip, #10
 80085b6:	4621      	mov	r1, r4
 80085b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085bc:	3b30      	subs	r3, #48	@ 0x30
 80085be:	2b09      	cmp	r3, #9
 80085c0:	d94b      	bls.n	800865a <_vfiprintf_r+0x1a2>
 80085c2:	b1b0      	cbz	r0, 80085f2 <_vfiprintf_r+0x13a>
 80085c4:	9207      	str	r2, [sp, #28]
 80085c6:	e014      	b.n	80085f2 <_vfiprintf_r+0x13a>
 80085c8:	eba0 0308 	sub.w	r3, r0, r8
 80085cc:	fa09 f303 	lsl.w	r3, r9, r3
 80085d0:	4313      	orrs	r3, r2
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	46a2      	mov	sl, r4
 80085d6:	e7d2      	b.n	800857e <_vfiprintf_r+0xc6>
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	1d19      	adds	r1, r3, #4
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	9103      	str	r1, [sp, #12]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	bfbb      	ittet	lt
 80085e4:	425b      	neglt	r3, r3
 80085e6:	f042 0202 	orrlt.w	r2, r2, #2
 80085ea:	9307      	strge	r3, [sp, #28]
 80085ec:	9307      	strlt	r3, [sp, #28]
 80085ee:	bfb8      	it	lt
 80085f0:	9204      	strlt	r2, [sp, #16]
 80085f2:	7823      	ldrb	r3, [r4, #0]
 80085f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80085f6:	d10a      	bne.n	800860e <_vfiprintf_r+0x156>
 80085f8:	7863      	ldrb	r3, [r4, #1]
 80085fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80085fc:	d132      	bne.n	8008664 <_vfiprintf_r+0x1ac>
 80085fe:	9b03      	ldr	r3, [sp, #12]
 8008600:	1d1a      	adds	r2, r3, #4
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	9203      	str	r2, [sp, #12]
 8008606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800860a:	3402      	adds	r4, #2
 800860c:	9305      	str	r3, [sp, #20]
 800860e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80086e4 <_vfiprintf_r+0x22c>
 8008612:	7821      	ldrb	r1, [r4, #0]
 8008614:	2203      	movs	r2, #3
 8008616:	4650      	mov	r0, sl
 8008618:	f7f7 fdfa 	bl	8000210 <memchr>
 800861c:	b138      	cbz	r0, 800862e <_vfiprintf_r+0x176>
 800861e:	9b04      	ldr	r3, [sp, #16]
 8008620:	eba0 000a 	sub.w	r0, r0, sl
 8008624:	2240      	movs	r2, #64	@ 0x40
 8008626:	4082      	lsls	r2, r0
 8008628:	4313      	orrs	r3, r2
 800862a:	3401      	adds	r4, #1
 800862c:	9304      	str	r3, [sp, #16]
 800862e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008632:	4829      	ldr	r0, [pc, #164]	@ (80086d8 <_vfiprintf_r+0x220>)
 8008634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008638:	2206      	movs	r2, #6
 800863a:	f7f7 fde9 	bl	8000210 <memchr>
 800863e:	2800      	cmp	r0, #0
 8008640:	d03f      	beq.n	80086c2 <_vfiprintf_r+0x20a>
 8008642:	4b26      	ldr	r3, [pc, #152]	@ (80086dc <_vfiprintf_r+0x224>)
 8008644:	bb1b      	cbnz	r3, 800868e <_vfiprintf_r+0x1d6>
 8008646:	9b03      	ldr	r3, [sp, #12]
 8008648:	3307      	adds	r3, #7
 800864a:	f023 0307 	bic.w	r3, r3, #7
 800864e:	3308      	adds	r3, #8
 8008650:	9303      	str	r3, [sp, #12]
 8008652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008654:	443b      	add	r3, r7
 8008656:	9309      	str	r3, [sp, #36]	@ 0x24
 8008658:	e76a      	b.n	8008530 <_vfiprintf_r+0x78>
 800865a:	fb0c 3202 	mla	r2, ip, r2, r3
 800865e:	460c      	mov	r4, r1
 8008660:	2001      	movs	r0, #1
 8008662:	e7a8      	b.n	80085b6 <_vfiprintf_r+0xfe>
 8008664:	2300      	movs	r3, #0
 8008666:	3401      	adds	r4, #1
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	4619      	mov	r1, r3
 800866c:	f04f 0c0a 	mov.w	ip, #10
 8008670:	4620      	mov	r0, r4
 8008672:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008676:	3a30      	subs	r2, #48	@ 0x30
 8008678:	2a09      	cmp	r2, #9
 800867a:	d903      	bls.n	8008684 <_vfiprintf_r+0x1cc>
 800867c:	2b00      	cmp	r3, #0
 800867e:	d0c6      	beq.n	800860e <_vfiprintf_r+0x156>
 8008680:	9105      	str	r1, [sp, #20]
 8008682:	e7c4      	b.n	800860e <_vfiprintf_r+0x156>
 8008684:	fb0c 2101 	mla	r1, ip, r1, r2
 8008688:	4604      	mov	r4, r0
 800868a:	2301      	movs	r3, #1
 800868c:	e7f0      	b.n	8008670 <_vfiprintf_r+0x1b8>
 800868e:	ab03      	add	r3, sp, #12
 8008690:	9300      	str	r3, [sp, #0]
 8008692:	462a      	mov	r2, r5
 8008694:	4b12      	ldr	r3, [pc, #72]	@ (80086e0 <_vfiprintf_r+0x228>)
 8008696:	a904      	add	r1, sp, #16
 8008698:	4630      	mov	r0, r6
 800869a:	f7fd fc95 	bl	8005fc8 <_printf_float>
 800869e:	4607      	mov	r7, r0
 80086a0:	1c78      	adds	r0, r7, #1
 80086a2:	d1d6      	bne.n	8008652 <_vfiprintf_r+0x19a>
 80086a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086a6:	07d9      	lsls	r1, r3, #31
 80086a8:	d405      	bmi.n	80086b6 <_vfiprintf_r+0x1fe>
 80086aa:	89ab      	ldrh	r3, [r5, #12]
 80086ac:	059a      	lsls	r2, r3, #22
 80086ae:	d402      	bmi.n	80086b6 <_vfiprintf_r+0x1fe>
 80086b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086b2:	f7fe f9ef 	bl	8006a94 <__retarget_lock_release_recursive>
 80086b6:	89ab      	ldrh	r3, [r5, #12]
 80086b8:	065b      	lsls	r3, r3, #25
 80086ba:	f53f af1f 	bmi.w	80084fc <_vfiprintf_r+0x44>
 80086be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086c0:	e71e      	b.n	8008500 <_vfiprintf_r+0x48>
 80086c2:	ab03      	add	r3, sp, #12
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	462a      	mov	r2, r5
 80086c8:	4b05      	ldr	r3, [pc, #20]	@ (80086e0 <_vfiprintf_r+0x228>)
 80086ca:	a904      	add	r1, sp, #16
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7fd ff13 	bl	80064f8 <_printf_i>
 80086d2:	e7e4      	b.n	800869e <_vfiprintf_r+0x1e6>
 80086d4:	08009298 	.word	0x08009298
 80086d8:	080092a2 	.word	0x080092a2
 80086dc:	08005fc9 	.word	0x08005fc9
 80086e0:	08008495 	.word	0x08008495
 80086e4:	0800929e 	.word	0x0800929e

080086e8 <__swbuf_r>:
 80086e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ea:	460e      	mov	r6, r1
 80086ec:	4614      	mov	r4, r2
 80086ee:	4605      	mov	r5, r0
 80086f0:	b118      	cbz	r0, 80086fa <__swbuf_r+0x12>
 80086f2:	6a03      	ldr	r3, [r0, #32]
 80086f4:	b90b      	cbnz	r3, 80086fa <__swbuf_r+0x12>
 80086f6:	f7fe f8ab 	bl	8006850 <__sinit>
 80086fa:	69a3      	ldr	r3, [r4, #24]
 80086fc:	60a3      	str	r3, [r4, #8]
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	071a      	lsls	r2, r3, #28
 8008702:	d501      	bpl.n	8008708 <__swbuf_r+0x20>
 8008704:	6923      	ldr	r3, [r4, #16]
 8008706:	b943      	cbnz	r3, 800871a <__swbuf_r+0x32>
 8008708:	4621      	mov	r1, r4
 800870a:	4628      	mov	r0, r5
 800870c:	f000 f82a 	bl	8008764 <__swsetup_r>
 8008710:	b118      	cbz	r0, 800871a <__swbuf_r+0x32>
 8008712:	f04f 37ff 	mov.w	r7, #4294967295
 8008716:	4638      	mov	r0, r7
 8008718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800871a:	6823      	ldr	r3, [r4, #0]
 800871c:	6922      	ldr	r2, [r4, #16]
 800871e:	1a98      	subs	r0, r3, r2
 8008720:	6963      	ldr	r3, [r4, #20]
 8008722:	b2f6      	uxtb	r6, r6
 8008724:	4283      	cmp	r3, r0
 8008726:	4637      	mov	r7, r6
 8008728:	dc05      	bgt.n	8008736 <__swbuf_r+0x4e>
 800872a:	4621      	mov	r1, r4
 800872c:	4628      	mov	r0, r5
 800872e:	f7ff fdb7 	bl	80082a0 <_fflush_r>
 8008732:	2800      	cmp	r0, #0
 8008734:	d1ed      	bne.n	8008712 <__swbuf_r+0x2a>
 8008736:	68a3      	ldr	r3, [r4, #8]
 8008738:	3b01      	subs	r3, #1
 800873a:	60a3      	str	r3, [r4, #8]
 800873c:	6823      	ldr	r3, [r4, #0]
 800873e:	1c5a      	adds	r2, r3, #1
 8008740:	6022      	str	r2, [r4, #0]
 8008742:	701e      	strb	r6, [r3, #0]
 8008744:	6962      	ldr	r2, [r4, #20]
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	429a      	cmp	r2, r3
 800874a:	d004      	beq.n	8008756 <__swbuf_r+0x6e>
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	07db      	lsls	r3, r3, #31
 8008750:	d5e1      	bpl.n	8008716 <__swbuf_r+0x2e>
 8008752:	2e0a      	cmp	r6, #10
 8008754:	d1df      	bne.n	8008716 <__swbuf_r+0x2e>
 8008756:	4621      	mov	r1, r4
 8008758:	4628      	mov	r0, r5
 800875a:	f7ff fda1 	bl	80082a0 <_fflush_r>
 800875e:	2800      	cmp	r0, #0
 8008760:	d0d9      	beq.n	8008716 <__swbuf_r+0x2e>
 8008762:	e7d6      	b.n	8008712 <__swbuf_r+0x2a>

08008764 <__swsetup_r>:
 8008764:	b538      	push	{r3, r4, r5, lr}
 8008766:	4b29      	ldr	r3, [pc, #164]	@ (800880c <__swsetup_r+0xa8>)
 8008768:	4605      	mov	r5, r0
 800876a:	6818      	ldr	r0, [r3, #0]
 800876c:	460c      	mov	r4, r1
 800876e:	b118      	cbz	r0, 8008778 <__swsetup_r+0x14>
 8008770:	6a03      	ldr	r3, [r0, #32]
 8008772:	b90b      	cbnz	r3, 8008778 <__swsetup_r+0x14>
 8008774:	f7fe f86c 	bl	8006850 <__sinit>
 8008778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800877c:	0719      	lsls	r1, r3, #28
 800877e:	d422      	bmi.n	80087c6 <__swsetup_r+0x62>
 8008780:	06da      	lsls	r2, r3, #27
 8008782:	d407      	bmi.n	8008794 <__swsetup_r+0x30>
 8008784:	2209      	movs	r2, #9
 8008786:	602a      	str	r2, [r5, #0]
 8008788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800878c:	81a3      	strh	r3, [r4, #12]
 800878e:	f04f 30ff 	mov.w	r0, #4294967295
 8008792:	e033      	b.n	80087fc <__swsetup_r+0x98>
 8008794:	0758      	lsls	r0, r3, #29
 8008796:	d512      	bpl.n	80087be <__swsetup_r+0x5a>
 8008798:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800879a:	b141      	cbz	r1, 80087ae <__swsetup_r+0x4a>
 800879c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087a0:	4299      	cmp	r1, r3
 80087a2:	d002      	beq.n	80087aa <__swsetup_r+0x46>
 80087a4:	4628      	mov	r0, r5
 80087a6:	f7fe ffd3 	bl	8007750 <_free_r>
 80087aa:	2300      	movs	r3, #0
 80087ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ae:	89a3      	ldrh	r3, [r4, #12]
 80087b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087b4:	81a3      	strh	r3, [r4, #12]
 80087b6:	2300      	movs	r3, #0
 80087b8:	6063      	str	r3, [r4, #4]
 80087ba:	6923      	ldr	r3, [r4, #16]
 80087bc:	6023      	str	r3, [r4, #0]
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	f043 0308 	orr.w	r3, r3, #8
 80087c4:	81a3      	strh	r3, [r4, #12]
 80087c6:	6923      	ldr	r3, [r4, #16]
 80087c8:	b94b      	cbnz	r3, 80087de <__swsetup_r+0x7a>
 80087ca:	89a3      	ldrh	r3, [r4, #12]
 80087cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087d4:	d003      	beq.n	80087de <__swsetup_r+0x7a>
 80087d6:	4621      	mov	r1, r4
 80087d8:	4628      	mov	r0, r5
 80087da:	f000 f883 	bl	80088e4 <__smakebuf_r>
 80087de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e2:	f013 0201 	ands.w	r2, r3, #1
 80087e6:	d00a      	beq.n	80087fe <__swsetup_r+0x9a>
 80087e8:	2200      	movs	r2, #0
 80087ea:	60a2      	str	r2, [r4, #8]
 80087ec:	6962      	ldr	r2, [r4, #20]
 80087ee:	4252      	negs	r2, r2
 80087f0:	61a2      	str	r2, [r4, #24]
 80087f2:	6922      	ldr	r2, [r4, #16]
 80087f4:	b942      	cbnz	r2, 8008808 <__swsetup_r+0xa4>
 80087f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087fa:	d1c5      	bne.n	8008788 <__swsetup_r+0x24>
 80087fc:	bd38      	pop	{r3, r4, r5, pc}
 80087fe:	0799      	lsls	r1, r3, #30
 8008800:	bf58      	it	pl
 8008802:	6962      	ldrpl	r2, [r4, #20]
 8008804:	60a2      	str	r2, [r4, #8]
 8008806:	e7f4      	b.n	80087f2 <__swsetup_r+0x8e>
 8008808:	2000      	movs	r0, #0
 800880a:	e7f7      	b.n	80087fc <__swsetup_r+0x98>
 800880c:	20000028 	.word	0x20000028

08008810 <_raise_r>:
 8008810:	291f      	cmp	r1, #31
 8008812:	b538      	push	{r3, r4, r5, lr}
 8008814:	4605      	mov	r5, r0
 8008816:	460c      	mov	r4, r1
 8008818:	d904      	bls.n	8008824 <_raise_r+0x14>
 800881a:	2316      	movs	r3, #22
 800881c:	6003      	str	r3, [r0, #0]
 800881e:	f04f 30ff 	mov.w	r0, #4294967295
 8008822:	bd38      	pop	{r3, r4, r5, pc}
 8008824:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008826:	b112      	cbz	r2, 800882e <_raise_r+0x1e>
 8008828:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800882c:	b94b      	cbnz	r3, 8008842 <_raise_r+0x32>
 800882e:	4628      	mov	r0, r5
 8008830:	f000 f830 	bl	8008894 <_getpid_r>
 8008834:	4622      	mov	r2, r4
 8008836:	4601      	mov	r1, r0
 8008838:	4628      	mov	r0, r5
 800883a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800883e:	f000 b817 	b.w	8008870 <_kill_r>
 8008842:	2b01      	cmp	r3, #1
 8008844:	d00a      	beq.n	800885c <_raise_r+0x4c>
 8008846:	1c59      	adds	r1, r3, #1
 8008848:	d103      	bne.n	8008852 <_raise_r+0x42>
 800884a:	2316      	movs	r3, #22
 800884c:	6003      	str	r3, [r0, #0]
 800884e:	2001      	movs	r0, #1
 8008850:	e7e7      	b.n	8008822 <_raise_r+0x12>
 8008852:	2100      	movs	r1, #0
 8008854:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008858:	4620      	mov	r0, r4
 800885a:	4798      	blx	r3
 800885c:	2000      	movs	r0, #0
 800885e:	e7e0      	b.n	8008822 <_raise_r+0x12>

08008860 <raise>:
 8008860:	4b02      	ldr	r3, [pc, #8]	@ (800886c <raise+0xc>)
 8008862:	4601      	mov	r1, r0
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	f7ff bfd3 	b.w	8008810 <_raise_r>
 800886a:	bf00      	nop
 800886c:	20000028 	.word	0x20000028

08008870 <_kill_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4d07      	ldr	r5, [pc, #28]	@ (8008890 <_kill_r+0x20>)
 8008874:	2300      	movs	r3, #0
 8008876:	4604      	mov	r4, r0
 8008878:	4608      	mov	r0, r1
 800887a:	4611      	mov	r1, r2
 800887c:	602b      	str	r3, [r5, #0]
 800887e:	f000 f8af 	bl	80089e0 <_kill>
 8008882:	1c43      	adds	r3, r0, #1
 8008884:	d102      	bne.n	800888c <_kill_r+0x1c>
 8008886:	682b      	ldr	r3, [r5, #0]
 8008888:	b103      	cbz	r3, 800888c <_kill_r+0x1c>
 800888a:	6023      	str	r3, [r4, #0]
 800888c:	bd38      	pop	{r3, r4, r5, pc}
 800888e:	bf00      	nop
 8008890:	20000978 	.word	0x20000978

08008894 <_getpid_r>:
 8008894:	f000 b894 	b.w	80089c0 <_getpid>

08008898 <__swhatbuf_r>:
 8008898:	b570      	push	{r4, r5, r6, lr}
 800889a:	460c      	mov	r4, r1
 800889c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088a0:	2900      	cmp	r1, #0
 80088a2:	b096      	sub	sp, #88	@ 0x58
 80088a4:	4615      	mov	r5, r2
 80088a6:	461e      	mov	r6, r3
 80088a8:	da0d      	bge.n	80088c6 <__swhatbuf_r+0x2e>
 80088aa:	89a3      	ldrh	r3, [r4, #12]
 80088ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088b0:	f04f 0100 	mov.w	r1, #0
 80088b4:	bf14      	ite	ne
 80088b6:	2340      	movne	r3, #64	@ 0x40
 80088b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80088bc:	2000      	movs	r0, #0
 80088be:	6031      	str	r1, [r6, #0]
 80088c0:	602b      	str	r3, [r5, #0]
 80088c2:	b016      	add	sp, #88	@ 0x58
 80088c4:	bd70      	pop	{r4, r5, r6, pc}
 80088c6:	466a      	mov	r2, sp
 80088c8:	f000 f848 	bl	800895c <_fstat_r>
 80088cc:	2800      	cmp	r0, #0
 80088ce:	dbec      	blt.n	80088aa <__swhatbuf_r+0x12>
 80088d0:	9901      	ldr	r1, [sp, #4]
 80088d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80088d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80088da:	4259      	negs	r1, r3
 80088dc:	4159      	adcs	r1, r3
 80088de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088e2:	e7eb      	b.n	80088bc <__swhatbuf_r+0x24>

080088e4 <__smakebuf_r>:
 80088e4:	898b      	ldrh	r3, [r1, #12]
 80088e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088e8:	079d      	lsls	r5, r3, #30
 80088ea:	4606      	mov	r6, r0
 80088ec:	460c      	mov	r4, r1
 80088ee:	d507      	bpl.n	8008900 <__smakebuf_r+0x1c>
 80088f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	6123      	str	r3, [r4, #16]
 80088f8:	2301      	movs	r3, #1
 80088fa:	6163      	str	r3, [r4, #20]
 80088fc:	b003      	add	sp, #12
 80088fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008900:	ab01      	add	r3, sp, #4
 8008902:	466a      	mov	r2, sp
 8008904:	f7ff ffc8 	bl	8008898 <__swhatbuf_r>
 8008908:	9f00      	ldr	r7, [sp, #0]
 800890a:	4605      	mov	r5, r0
 800890c:	4639      	mov	r1, r7
 800890e:	4630      	mov	r0, r6
 8008910:	f7fd fa2e 	bl	8005d70 <_malloc_r>
 8008914:	b948      	cbnz	r0, 800892a <__smakebuf_r+0x46>
 8008916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800891a:	059a      	lsls	r2, r3, #22
 800891c:	d4ee      	bmi.n	80088fc <__smakebuf_r+0x18>
 800891e:	f023 0303 	bic.w	r3, r3, #3
 8008922:	f043 0302 	orr.w	r3, r3, #2
 8008926:	81a3      	strh	r3, [r4, #12]
 8008928:	e7e2      	b.n	80088f0 <__smakebuf_r+0xc>
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	6020      	str	r0, [r4, #0]
 800892e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008932:	81a3      	strh	r3, [r4, #12]
 8008934:	9b01      	ldr	r3, [sp, #4]
 8008936:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800893a:	b15b      	cbz	r3, 8008954 <__smakebuf_r+0x70>
 800893c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008940:	4630      	mov	r0, r6
 8008942:	f000 f81d 	bl	8008980 <_isatty_r>
 8008946:	b128      	cbz	r0, 8008954 <__smakebuf_r+0x70>
 8008948:	89a3      	ldrh	r3, [r4, #12]
 800894a:	f023 0303 	bic.w	r3, r3, #3
 800894e:	f043 0301 	orr.w	r3, r3, #1
 8008952:	81a3      	strh	r3, [r4, #12]
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	431d      	orrs	r5, r3
 8008958:	81a5      	strh	r5, [r4, #12]
 800895a:	e7cf      	b.n	80088fc <__smakebuf_r+0x18>

0800895c <_fstat_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d07      	ldr	r5, [pc, #28]	@ (800897c <_fstat_r+0x20>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	4611      	mov	r1, r2
 8008968:	602b      	str	r3, [r5, #0]
 800896a:	f000 f821 	bl	80089b0 <_fstat>
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	d102      	bne.n	8008978 <_fstat_r+0x1c>
 8008972:	682b      	ldr	r3, [r5, #0]
 8008974:	b103      	cbz	r3, 8008978 <_fstat_r+0x1c>
 8008976:	6023      	str	r3, [r4, #0]
 8008978:	bd38      	pop	{r3, r4, r5, pc}
 800897a:	bf00      	nop
 800897c:	20000978 	.word	0x20000978

08008980 <_isatty_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	4d06      	ldr	r5, [pc, #24]	@ (800899c <_isatty_r+0x1c>)
 8008984:	2300      	movs	r3, #0
 8008986:	4604      	mov	r4, r0
 8008988:	4608      	mov	r0, r1
 800898a:	602b      	str	r3, [r5, #0]
 800898c:	f000 f820 	bl	80089d0 <_isatty>
 8008990:	1c43      	adds	r3, r0, #1
 8008992:	d102      	bne.n	800899a <_isatty_r+0x1a>
 8008994:	682b      	ldr	r3, [r5, #0]
 8008996:	b103      	cbz	r3, 800899a <_isatty_r+0x1a>
 8008998:	6023      	str	r3, [r4, #0]
 800899a:	bd38      	pop	{r3, r4, r5, pc}
 800899c:	20000978 	.word	0x20000978

080089a0 <_close>:
 80089a0:	4b02      	ldr	r3, [pc, #8]	@ (80089ac <_close+0xc>)
 80089a2:	2258      	movs	r2, #88	@ 0x58
 80089a4:	601a      	str	r2, [r3, #0]
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	4770      	bx	lr
 80089ac:	20000978 	.word	0x20000978

080089b0 <_fstat>:
 80089b0:	4b02      	ldr	r3, [pc, #8]	@ (80089bc <_fstat+0xc>)
 80089b2:	2258      	movs	r2, #88	@ 0x58
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ba:	4770      	bx	lr
 80089bc:	20000978 	.word	0x20000978

080089c0 <_getpid>:
 80089c0:	4b02      	ldr	r3, [pc, #8]	@ (80089cc <_getpid+0xc>)
 80089c2:	2258      	movs	r2, #88	@ 0x58
 80089c4:	601a      	str	r2, [r3, #0]
 80089c6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ca:	4770      	bx	lr
 80089cc:	20000978 	.word	0x20000978

080089d0 <_isatty>:
 80089d0:	4b02      	ldr	r3, [pc, #8]	@ (80089dc <_isatty+0xc>)
 80089d2:	2258      	movs	r2, #88	@ 0x58
 80089d4:	601a      	str	r2, [r3, #0]
 80089d6:	2000      	movs	r0, #0
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	20000978 	.word	0x20000978

080089e0 <_kill>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	@ (80089ec <_kill+0xc>)
 80089e2:	2258      	movs	r2, #88	@ 0x58
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ea:	4770      	bx	lr
 80089ec:	20000978 	.word	0x20000978

080089f0 <_lseek>:
 80089f0:	4b02      	ldr	r3, [pc, #8]	@ (80089fc <_lseek+0xc>)
 80089f2:	2258      	movs	r2, #88	@ 0x58
 80089f4:	601a      	str	r2, [r3, #0]
 80089f6:	f04f 30ff 	mov.w	r0, #4294967295
 80089fa:	4770      	bx	lr
 80089fc:	20000978 	.word	0x20000978

08008a00 <_read>:
 8008a00:	4b02      	ldr	r3, [pc, #8]	@ (8008a0c <_read+0xc>)
 8008a02:	2258      	movs	r2, #88	@ 0x58
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0a:	4770      	bx	lr
 8008a0c:	20000978 	.word	0x20000978

08008a10 <_sbrk>:
 8008a10:	4a04      	ldr	r2, [pc, #16]	@ (8008a24 <_sbrk+0x14>)
 8008a12:	6811      	ldr	r1, [r2, #0]
 8008a14:	4603      	mov	r3, r0
 8008a16:	b909      	cbnz	r1, 8008a1c <_sbrk+0xc>
 8008a18:	4903      	ldr	r1, [pc, #12]	@ (8008a28 <_sbrk+0x18>)
 8008a1a:	6011      	str	r1, [r2, #0]
 8008a1c:	6810      	ldr	r0, [r2, #0]
 8008a1e:	4403      	add	r3, r0
 8008a20:	6013      	str	r3, [r2, #0]
 8008a22:	4770      	bx	lr
 8008a24:	20000980 	.word	0x20000980
 8008a28:	20000988 	.word	0x20000988

08008a2c <_write>:
 8008a2c:	4b02      	ldr	r3, [pc, #8]	@ (8008a38 <_write+0xc>)
 8008a2e:	2258      	movs	r2, #88	@ 0x58
 8008a30:	601a      	str	r2, [r3, #0]
 8008a32:	f04f 30ff 	mov.w	r0, #4294967295
 8008a36:	4770      	bx	lr
 8008a38:	20000978 	.word	0x20000978

08008a3c <_exit>:
 8008a3c:	e7fe      	b.n	8008a3c <_exit>
	...

08008a40 <_init>:
 8008a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a42:	bf00      	nop
 8008a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a46:	bc08      	pop	{r3}
 8008a48:	469e      	mov	lr, r3
 8008a4a:	4770      	bx	lr

08008a4c <_fini>:
 8008a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4e:	bf00      	nop
 8008a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a52:	bc08      	pop	{r3}
 8008a54:	469e      	mov	lr, r3
 8008a56:	4770      	bx	lr
