

module i2c_master_core_tb();
    reg i2c_core_clock_i                                                                ;
    reg reset_bit_i                                                                     ;
    reg enable_bit_i                                                                    ;
    reg repeat_start_bit_i                                                              ;
    reg trans_fifo_empty_i                                                              ;
    reg rev_fifo_full_i                                                                 ;
    reg [7:0]state_done_time_i                                                          ;
    reg [7:0]prescaler_i                                                                ;
    reg read_almost_empty_i                                                             ;
    reg sda_i                                                                           ;
    reg ack_bit_i                                                                       ;
    reg [7:0]data_i                                                                     ;
    reg [7:0]addr_rw_i                                                                  ;

    wire sda_o                                                                          ;
    wire scl_o                                                                          ;
    
    i2c_master_core_block master_core(
        .i2c_core_clock_i(i2c_core_clock_i)                                             ,
        .reset_bit_i(reset_bit_i)                                                       ,
        .enable_bit_i(enable_bit_i)                                                     ,
        .repeat_start_bit_i(repeat_start_bit_i)                                         ,
        .trans_fifo_empty_i(trans_fifo_empty_i)                                         ,
        .rev_fifo_full_i(rev_fifo_full_i)                                               ,
        .state_done_time_i(state_done_time_i)                                           ,
        .prescaler_i(prescaler_i)                                                       ,
        .read_almost_empty_i(read_almost_empty_i)                                       ,
        .sda_i(sda_i)                                                                   ,
        .ack_bit_i(ack_bit_i)                                                           ,
        .data_i(data_i)                                                                 ,
        .addr_rw_i(addr_rw_i)                                                           ,

        .sda_o(sda_o)                                                                   ,
        .scl_o(scl_o)                                                          
    );
    
    initial 
    begin
            i2c_core_clock_i = 0                                                        ;
            reset_bit_i = 0                                                             ;
            enable_bit_i = 0                                                            ;
            repeat_start_bit_i = 0                                                      ;
            trans_fifo_empty_i = 0                                                      ;
            rev_fifo_full_i = 1                                                         ;
            state_done_time_i = 4                                                       ;
            prescaler_i = 4                                                             ;
            read_almost_empty_i = 0                                                     ;
            sda_i = 0                                                                   ;
            ack_bit_i = 1                                                               ;
            data_i = 0                                                                  ;
            addr_rw_i = 0                                                               ;

            #20 
            reset_bit_i = 1                                                             ;
            #17
            enable_bit_i = 1                                                            ; //30
            data_i = 8'b10101011                                                        ;
            addr_rw_i = 8'b10101011                                                     ;
            #283
            addr_rw_i = 8'b10101011                                                     ;
            repeat_start_bit_i = 0                                                      ;
            trans_fifo_empty_i = 1                                                      ;
            
            #100
            enable_bit_i = 0                                                            ;
            repeat_start_bit_i = 0                                                      ;
            rev_fifo_full_i = 1                                                         ;
            
    end

    always #1 i2c_core_clock_i = ~i2c_core_clock_i                                      ;
endmodule
