set_max_delay 10 -to port1 -fall_to clk1 -ignore_clock_latency -probe -reset_path
