/* Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C5T144) Path("G:/大西瓜FPGA开发板资料（待发布）/Verilog例程和教程/开发板进阶实验/任意波形频率、相位、幅值可调输出/") File("DDS_sin.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
