// Seed: 1723116304
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10,
    input uwire id_11,
    output wor id_12,
    input wire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    input supply0 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    output wor id_22
);
  wire id_24;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input logic id_2,
    output supply1 id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    output supply0 id_7,
    output logic id_8,
    input uwire id_9,
    output wand id_10,
    input tri1 id_11,
    output supply0 id_12,
    output tri0 id_13,
    input wire id_14,
    output wire id_15,
    output wire id_16
    , id_19,
    output supply1 id_17
);
  always @(id_11 - id_11) begin
    #1;
    id_8 <= id_2;
  end
  module_0(
      id_4,
      id_11,
      id_0,
      id_5,
      id_0,
      id_11,
      id_11,
      id_10,
      id_9,
      id_3,
      id_4,
      id_9,
      id_13,
      id_9,
      id_11,
      id_9,
      id_5,
      id_11,
      id_11,
      id_4,
      id_14,
      id_5,
      id_10
  );
endmodule
