
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -214.12

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.35    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.59    0.48    0.92 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.92   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.92    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.01    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.18    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.35    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.59    0.48    0.92 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.92   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.08    2.12   library recovery time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.48    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.56    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.99    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   47.57    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.84    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.89    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.45    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.16    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.15    0.06    0.09    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    2.50    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.03    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   37.14    0.18    0.20    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.70    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   18.33    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.61    0.02    0.03    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    2.95    0.01    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.73    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.85    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.94    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.12    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.92    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.02    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    2.46    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.41    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.77    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.57    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    6.80    0.04    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.06    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    2.06    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.09    0.05    0.06    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.44    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23879_/B (XNOR2_X1)
     1    5.64    0.03    0.06    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.95    0.01    0.07    2.22 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.22 v _23881_/B1 (AOI21_X1)
     2    8.77    0.05    0.06    2.29 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.29 ^ _23890_/A1 (AOI22_X1)
     1    1.67    0.02    0.02    2.31 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.31 v _23891_/A3 (NAND3_X1)
     1    1.76    0.01    0.03    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.27    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   15.06    0.02    0.09    2.44 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.44 v _23894_/A (BUF_X2)
    10   23.44    0.01    0.04    2.49 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.49 v _24288_/B2 (OAI21_X1)
     1    1.52    0.02    0.03    2.52 ^ _24288_/ZN (OAI21_X1)
                                         _01414_ (net)
                  0.02    0.00    2.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.35    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.59    0.48    0.92 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.92   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.08    2.12   library recovery time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.48    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.56    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   57.99    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   47.57    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.84    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.89    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.45    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   26.16    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.15    0.06    0.09    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    2.50    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.03    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   37.14    0.18    0.20    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.70    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   18.33    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.61    0.02    0.03    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    2.95    0.01    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.73    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.85    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.94    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.12    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.92    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.02    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    2.46    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.41    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.77    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.57    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    6.80    0.04    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.06    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    2.06    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.09    0.05    0.06    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.44    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23879_/B (XNOR2_X1)
     1    5.64    0.03    0.06    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.95    0.01    0.07    2.22 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.22 v _23881_/B1 (AOI21_X1)
     2    8.77    0.05    0.06    2.29 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.29 ^ _23890_/A1 (AOI22_X1)
     1    1.67    0.02    0.02    2.31 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.31 v _23891_/A3 (NAND3_X1)
     1    1.76    0.01    0.03    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.27    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   15.06    0.02    0.09    2.44 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.44 v _23894_/A (BUF_X2)
    10   23.44    0.01    0.04    2.49 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.49 v _24288_/B2 (OAI21_X1)
     1    1.52    0.02    0.03    2.52 ^ _24288_/ZN (OAI21_X1)
                                         _01414_ (net)
                  0.02    0.00    2.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.30   -0.10 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   29.74  -19.27 (VIOLATED)
_17048_/Z                              25.33   43.24  -17.91 (VIOLATED)
_22176_/ZN                             23.23   39.40  -16.17 (VIOLATED)
_27512_/ZN                             23.23   37.90  -14.67 (VIOLATED)
_22344_/ZN                             23.23   37.67  -14.44 (VIOLATED)
_18225_/ZN                             26.02   40.20  -14.18 (VIOLATED)
_22217_/ZN                             23.23   37.37  -14.14 (VIOLATED)
_22284_/ZN                             23.23   36.95  -13.72 (VIOLATED)
_20328_/ZN                             16.02   28.63  -12.60 (VIOLATED)
_27504_/ZN                             23.23   35.74  -12.50 (VIOLATED)
_22073_/ZN                             23.23   35.73  -12.50 (VIOLATED)
_20319_/Z                              25.33   37.71  -12.38 (VIOLATED)
_22089_/ZN                             23.23   35.57  -12.34 (VIOLATED)
_19183_/ZN                             26.70   38.97  -12.27 (VIOLATED)
_20318_/Z                              25.33   37.23  -11.90 (VIOLATED)
_27522_/ZN                             23.23   35.08  -11.85 (VIOLATED)
_18358_/ZN                             25.33   37.14  -11.81 (VIOLATED)
_18215_/ZN                             26.02   37.78  -11.77 (VIOLATED)
_22133_/ZN                             23.23   34.87  -11.64 (VIOLATED)
_24776_/ZN                             16.02   27.42  -11.40 (VIOLATED)
_19553_/ZN                             26.02   36.33  -10.32 (VIOLATED)
_18977_/ZN                             26.02   35.97   -9.95 (VIOLATED)
_19731_/ZN                             26.02   35.96   -9.94 (VIOLATED)
_18303_/ZN                             25.33   35.14   -9.81 (VIOLATED)
_19924_/ZN                             25.33   35.07   -9.74 (VIOLATED)
_18055_/ZN                             28.99   38.69   -9.70 (VIOLATED)
_22363_/ZN                             26.05   35.55   -9.50 (VIOLATED)
_18429_/ZN                             26.02   35.11   -9.09 (VIOLATED)
_18471_/ZN                             25.33   34.33   -9.00 (VIOLATED)
_18417_/ZN                             26.02   34.95   -8.93 (VIOLATED)
_22911_/ZN                             10.47   19.20   -8.73 (VIOLATED)
_18028_/ZN                             26.02   34.70   -8.69 (VIOLATED)
_22052_/ZN                             23.23   31.81   -8.58 (VIOLATED)
_19370_/ZN                             26.02   34.48   -8.46 (VIOLATED)
_20890_/ZN                             16.02   23.90   -7.88 (VIOLATED)
_20147_/ZN                             10.47   18.28   -7.81 (VIOLATED)
_19863_/ZN                             25.33   32.41   -7.08 (VIOLATED)
_18615_/ZN                             28.99   35.85   -6.86 (VIOLATED)
_19965_/ZN                             25.33   31.61   -6.28 (VIOLATED)
_19781_/ZN                             25.33   31.37   -6.04 (VIOLATED)
_19681_/ZN                             25.33   31.04   -5.71 (VIOLATED)
_25831_/ZN                             10.47   16.05   -5.58 (VIOLATED)
_20148_/ZN                             10.47   14.63   -4.16 (VIOLATED)
_23322_/ZN                             10.47   14.19   -3.71 (VIOLATED)
_20352_/ZN                             16.02   19.67   -3.65 (VIOLATED)
_22301_/ZN                             10.47   14.09   -3.62 (VIOLATED)
_22868_/ZN                             10.47   14.08   -3.61 (VIOLATED)
_22831_/ZN                             10.47   14.05   -3.58 (VIOLATED)
_18603_/ZN                             26.02   29.44   -3.43 (VIOLATED)
_19421_/ZN                             25.33   28.49   -3.16 (VIOLATED)
_17534_/ZN                             13.81   16.87   -3.06 (VIOLATED)
_23367_/ZN                             16.02   18.50   -2.48 (VIOLATED)
_17229_/ZN                             16.02   18.28   -2.26 (VIOLATED)
_21836_/ZN                             10.47   12.56   -2.09 (VIOLATED)
_19384_/ZN                             26.70   28.67   -1.97 (VIOLATED)
_22360_/ZN                             10.47   12.37   -1.90 (VIOLATED)
_17600_/ZN                             16.02   17.83   -1.81 (VIOLATED)
_17619_/ZN                             16.02   17.61   -1.59 (VIOLATED)
_23513_/ZN                             13.81   15.24   -1.43 (VIOLATED)
_27336_/ZN                             25.33   26.72   -1.39 (VIOLATED)
_17872_/ZN                             25.33   26.47   -1.14 (VIOLATED)
_21844_/ZN                             10.47   11.35   -0.88 (VIOLATED)
_22195_/ZN                             16.02   16.45   -0.43 (VIOLATED)
_17917_/ZN                             25.33   25.71   -0.38 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09752462804317474

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4912

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.26653289794922

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.8399

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 6

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1142

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.10    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.20    0.93 ^ _18358_/ZN (AOI21_X1)
   0.07    1.00 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.06    1.07 ^ _20603_/ZN (INV_X1)
   0.03    1.10 v _20604_/ZN (NAND2_X1)
   0.08    1.18 v _30153_/CO (FA_X1)
   0.11    1.29 ^ _30168_/S (FA_X1)
   0.01    1.30 v _21493_/ZN (INV_X1)
   0.09    1.39 v _30169_/S (FA_X1)
   0.12    1.51 ^ _30174_/S (FA_X1)
   0.01    1.52 v _21168_/ZN (INV_X1)
   0.12    1.64 ^ _30178_/S (FA_X1)
   0.09    1.73 v _30179_/S (FA_X1)
   0.02    1.75 ^ _21495_/ZN (INV_X1)
   0.06    1.81 ^ _30534_/S (HA_X1)
   0.03    1.84 v _23568_/ZN (AOI21_X1)
   0.07    1.91 ^ _23570_/ZN (AOI21_X1)
   0.07    1.98 ^ _23655_/ZN (AND4_X1)
   0.01    1.99 v _23717_/ZN (NOR2_X1)
   0.06    2.06 ^ _23718_/ZN (AOI21_X1)
   0.04    2.10 v _23878_/ZN (AOI221_X1)
   0.06    2.16 v _23879_/ZN (XNOR2_X1)
   0.07    2.22 v _23880_/Z (MUX2_X1)
   0.06    2.29 ^ _23881_/ZN (AOI21_X1)
   0.02    2.31 v _23890_/ZN (AOI22_X1)
   0.03    2.33 ^ _23891_/ZN (NAND3_X1)
   0.02    2.35 v _23892_/ZN (OAI21_X1)
   0.09    2.44 v _23893_/Z (MUX2_X1)
   0.05    2.49 v _23894_/Z (BUF_X2)
   0.04    2.52 ^ _24288_/ZN (OAI21_X1)
   0.00    2.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5241

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3601

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.266471

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.46e-03   1.56e-04   1.27e-02  16.2%
Combinational          2.99e-02   3.48e-02   4.29e-04   6.52e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.67e-02   5.85e-04   7.82e-02 100.0%
                          52.4%      46.9%       0.7%
