 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:30:19 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[7]/CK (DFF_X2)                               0.0000     0.0000 r
  row1_reg[7]/Q (DFF_X2)                                0.6293     0.6293 f
  U1207/ZN (XNOR2_X2)                                   0.3086     0.9379 f
  U1072/ZN (XNOR2_X2)                                   0.2989     1.2368 f
  U1071/ZN (XNOR2_X2)                                   0.2624     1.4992 f
  U964/ZN (INV_X1)                                      0.1990     1.6982 r
  U714/ZN (NAND4_X2)                                    0.0922     1.7904 f
  U712/ZN (NAND2_X2)                                    0.0984     1.8889 r
  U708/ZN (NAND2_X2)                                    0.0592     1.9481 f
  U707/ZN (NAND2_X2)                                    0.0829     2.0310 r
  U846/ZN (NAND2_X2)                                    0.0589     2.0899 f
  dut_sram_write_data_reg[6]/D (DFF_X2)                 0.0000     2.0899 f
  data arrival time                                                2.0899

  clock clk (rise edge)                                 2.4380     2.4380
  clock network delay (ideal)                           0.0000     2.4380
  clock uncertainty                                    -0.0500     2.3880
  dut_sram_write_data_reg[6]/CK (DFF_X2)                0.0000     2.3880 r
  library setup time                                   -0.2978     2.0902
  data required time                                               2.0902
  --------------------------------------------------------------------------
  data required time                                               2.0902
  data arrival time                                               -2.0899
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0003


1
