/*
 * Copywight 2017 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __IWQSWCS_DCN_1_0_H__
#define __IWQSWCS_DCN_1_0_H__


#define DCN_1_0__SWCID__DC_I2C_SW_DONE	            1	// DC_I2C SW done	DC_I2C_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_I2C_SW_DONE	            0

#define DCN_1_0__SWCID__DC_I2C_DDC1_HW_DONE	        1	// DC_I2C DDC1 HW done	DOUT_IHC_I2C_DDC1_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC1_HW_DONE	        1

#define DCN_1_0__SWCID__DC_I2C_DDC2_HW_DONE	        1	// DC_I2C DDC2 HW done	DOUT_IHC_I2C_DDC2_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC2_HW_DONE	        2

#define DCN_1_0__SWCID__DC_I2C_DDC3_HW_DONE	        1	// DC_I2C DDC3 HW done	DOUT_IHC_I2C_DDC3_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC3_HW_DONE	        3

#define DCN_1_0__SWCID__DC_I2C_DDC4_HW_DONE	        1	// DC_I2C_DDC4 HW done	DOUT_IHC_I2C_DDC4_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC4_HW_DONE         4

#define DCN_1_0__SWCID__DC_I2C_DDC5_HW_DONE	        1	// DC_I2C_DDC5 HW done	DOUT_IHC_I2C_DDC5_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC5_HW_DONE	        5

#define DCN_1_0__SWCID__DC_I2C_DDC6_HW_DONE	        1	// DC_I2C_DDC6 HW done	DOUT_IHC_I2C_DDC6_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDC6_HW_DONE	        6

#define DCN_1_0__SWCID__DC_I2C_DDCVGA_HW_DONE	    1	// DC_I2C_DDCVGA HW done	DOUT_IHC_I2C_DDCVGA_HW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_I2C_DDCVGA_HW_DONE	    7

#define DCN_1_0__SWCID__DC_I2C_DDC1_WEAD_WEQUEST	1   // DC_I2C DDC1 wead wequest	DC_I2C_DDC1_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC1_WEAD_WEQUEST	8

#define DCN_1_0__SWCID__DC_I2C_DDC2_WEAD_WEQUEST	1	// DC_I2C DDC2 wead wequest	DC_I2C_DDC2_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC2_WEAD_WEQUEST	9

#define DCN_1_0__SWCID__DC_I2C_DDC3_WEAD_WEQUEST	1	// DC_I2C DDC3 wead wequest	DC_I2C_DDC3_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC3_WEAD_WEQUEST	10

#define DCN_1_0__SWCID__DC_I2C_DDC4_WEAD_WEQUEST	1	// DC_I2C_DDC4 wead wequest	DC_I2C_DDC4_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC4_WEAD_WEQUEST	11

#define DCN_1_0__SWCID__DC_I2C_DDC5_WEAD_WEQUEST	1	// DC_I2C_DDC5 wead wequest	DC_I2C_DDC5_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC5_WEAD_WEQUEST	12

#define DCN_1_0__SWCID__DC_I2C_DDC6_WEAD_WEQUEST	1	// DC_I2C_DDC6 wead wequest	DC_I2C_DDC6_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDC6_WEAD_WEQUEST	13

#define DCN_1_0__SWCID__DC_I2C_DDCVGA_WEAD_WEQUEST	1	// DC_I2C_DDCVGA wead wequest	DC_I2C_VGA_WEAD_WEQUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_I2C_DDCVGA_WEAD_WEQUEST	14

#define DCN_1_0__SWCID__GENEWIC_I2C_DDC_WEAD_WEQUEST	1	// GENEWIC_I2C_DDC wead wequest	GENEWIC_I2C_DDC_WEAD_WEUEST_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__GENEWIC_I2C_DDC_WEAD_WEQUEST	15

#define DCN_1_0__SWCID__DCCG_PEWFCOUNTEW_INT0_STATUS	2	// DCCG pewfmon countew0 intewwupt	DCCG_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew / Puwse	
#define DCN_1_0__CTXID__DCCG_PEWFCOUNTEW_INT0_STATUS	7

#define DCN_1_0__SWCID__DCCG_PEWFCOUNTEW_INT1_STATUS	2	// DCCG pewfmon countew1 intewwupt	DCCG_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew	
#define DCN_1_0__CTXID__DCCG_PEWFCOUNTEW_INT1_STATUS	8

#define DCN_1_0__SWCID__DMU_PEWFCOUNTEW_INT0_STATUS	3	// DMU pewfmon countew0 intewwupt	DMU_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew / Puwse	
#define DCN_1_0__CTXID__DMU_PEWFCOUNTEW_INT0_STATUS	7

#define DCN_1_0__SWCID__DMU_PEWFCOUNTEW_INT1_STATUS	3	// DMU pewfmon countew1 intewwupt	DMU_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew	
#define DCN_1_0__CTXID__DMU_PEWFCOUNTEW_INT1_STATUS	8

#define DCN_1_0__SWCID__DIO_PEWFCOUNTEW_INT0_STATUS	4	// DIO pewfmon countew0 intewwupt	DIO_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew / Puwse	
#define DCN_1_0__CTXID__DIO_PEWFCOUNTEW_INT0_STATUS	7

#define DCN_1_0__SWCID__DIO_PEWFCOUNTEW_INT1_STATUS	4	// DIO pewfmon countew1 intewwupt	DIO_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew	
#define DCN_1_0__CTXID__DIO_PEWFCOUNTEW_INT1_STATUS	8

#define DCN_1_0__SWCID__WBBMIF_TIMEOUT_INT	        5	// WBBMIF timeout intewwupt	WBBMIF_IHC_TIMEOUT_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__WBBMIF_TIMEOUT_INT	        12

#define DCN_1_0__SWCID__DMCU_INTEWNAW_INT	        5	// DMCU execution exception	DMCU_UC_INTEWNAW_INT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DMCU_INTEWNAW_INT	        13

#define DCN_1_0__SWCID__DMCU_SCP_INT	            5	// DMCU  Swave Communication Powt Intewwupt	DMCU_SCP_INT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DMCU_SCP_INT	            14

#define DCN_1_0__SWCID__DMCU_ABM0_HG_WEADY_INT	    6	// ABM histogwam weady intewwupt	ABM0_HG_WEADY_INT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM0_HG_WEADY_INT	    0

#define DCN_1_0__SWCID__DMCU_ABM0_WS_WEADY_INT	    6	// ABM wuma stat weady intewwupt	ABM0_WS_WEADY_INT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM0_WS_WEADY_INT	    1

#define DCN_1_0__SWCID__DMCU_ABM0_BW_UPDATE_INT	    6	// ABM Backwight update intewwupt  	ABM0_BW_UPDATE_INT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM0_BW_UPDATE_INT	    2

#define DCN_1_0__SWCID__DMCU_ABM1_HG_WEADY_INT	    6	// ABM histogwam weady intewwupt	ABM1_HG_WEADY_INT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM1_HG_WEADY_INT	    3

#define DCN_1_0__SWCID__DMCU_ABM1_WS_WEADY_INT	    6	// ABM wuma stat weady intewwupt	ABM1_WS_WEADY_INT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM1_WS_WEADY_INT	    4

#define DCN_1_0__SWCID__DMCU_ABM1_BW_UPDATE_INT	    6	// ABM Backwight update intewwupt  	ABM1_BW_UPDATE_INT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DMCU_ABM1_BW_UPDATE_INT	    5

#define DCN_1_0__SWCID__WB0_PEWFCOUNTEW_INT0_STATUS	6	// WB0 pewfmon countew0 intewwupt	WB0_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew / Puwse	
#define DCN_1_0__CTXID__WB0_PEWFCOUNTEW_INT0_STATUS	6

#define DCN_1_0__SWCID__WB0_PEWFCOUNTEW_INT1_STATUS	6	// WB0 pewfmon countew1 intewwupt	WB0_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE7	Wevew	
#define DCN_1_0__CTXID__WB0_PEWFCOUNTEW_INT1_STATUS	7

#define DCN_1_0__SWCID__DPDBG_FIFO_OVEWFWOW_INT	    7	// DP debug FIFO ovewfwow intewwupt	DPDBG_IHC_FIFO_OVEWFWOW_INT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew / Puwse	
#define DCN_1_0__CTXID__DPDBG_FIFO_OVEWFWOW_INT	    1

#define DCN_1_0__SWCID__DCIO_DPCS_TXA_EWWOW_INT	    8	// DPCS TXA ewwow intewwupt	DCIO_DPCS_TXA_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXA_EWWOW_INT	    0

#define DCN_1_0__SWCID__DCIO_DPCS_TXB_EWWOW_INT	    8	// DPCS TXB ewwow intewwupt	DCIO_DPCS_TXB_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXB_EWWOW_INT	    1

#define DCN_1_0__SWCID__DCIO_DPCS_TXC_EWWOW_INT	    8	// DPCS TXC ewwow intewwupt	DCIO_DPCS_TXC_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXC_EWWOW_INT	    2

#define DCN_1_0__SWCID__DCIO_DPCS_TXD_EWWOW_INT	    8	// DPCS TXD ewwow intewwupt	DCIO_DPCS_TXD_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXD_EWWOW_INT	    3

#define DCN_1_0__SWCID__DCIO_DPCS_TXE_EWWOW_INT	    8	// DPCS TXE ewwow intewwupt	DCIO_DPCS_TXE_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXE_EWWOW_INT	    4

#define DCN_1_0__SWCID__DCIO_DPCS_TXF_EWWOW_INT	    8	// DPCS TXF ewwow intewwupt	DCIO_DPCS_TXF_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXF_EWWOW_INT	    5

#define DCN_1_0__SWCID__DCIO_DPCS_TXG_EWWOW_INT	    8	// DPCS TXG ewwow intewwupt	DCIO_DPCS_TXG_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_TXG_EWWOW_INT	    6

#define DCN_1_0__SWCID__DCIO_DPCS_WXA_EWWOW_INT	    8	// DPCS WXA ewwow intewwupt	DCIO_DPCS_WXA_IHC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__DCIO_DPCS_WXA_EWWOW_INT	    7

#define DCN_1_0__SWCID__DC_HPD1_INT	                9	// Hot Pwug Detection 1	DC_HPD1_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_HPD1_INT	                0

#define DCN_1_0__SWCID__DC_HPD2_INT	                9	// Hot Pwug Detection 2	DC_HPD2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_HPD2_INT	                1

#define DCN_1_0__SWCID__DC_HPD3_INT	                9	// Hot Pwug Detection 3	DC_HPD3_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_HPD3_INT	                2

#define DCN_1_0__SWCID__DC_HPD4_INT	                9	// Hot Pwug Detection 4	DC_HPD4_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_HPD4_INT	                3

#define DCN_1_0__SWCID__DC_HPD5_INT	                9	// Hot Pwug Detection 5	DC_HPD5_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_HPD5_INT	                4

#define DCN_1_0__SWCID__DC_HPD6_INT	                9	// Hot Pwug Detection 6	DC_HPD6_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_HPD6_INT	                5 

#define DCN_1_0__SWCID__DC_HPD1_WX_INT	            9	// Hot Pwug Detection WX intewwupt 1	DC_HPD1_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_HPD1_WX_INT	            6

#define DCN_1_0__SWCID__DC_HPD2_WX_INT	            9	// Hot Pwug Detection WX intewwupt 2	DC_HPD2_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_HPD2_WX_INT	            7

#define DCN_1_0__SWCID__DC_HPD3_WX_INT	            9	// Hot Pwug Detection WX intewwupt 3	DC_HPD3_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_HPD3_WX_INT	            8

#define DCN_1_0__SWCID__DC_HPD4_WX_INT	            9	// Hot Pwug Detection WX intewwupt 4	DC_HPD4_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_HPD4_WX_INT	            9

#define DCN_1_0__SWCID__DC_HPD5_WX_INT	            9	// Hot Pwug Detection WX intewwupt 5	DC_HPD5_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_HPD5_WX_INT	            10

#define DCN_1_0__SWCID__DC_HPD6_WX_INT	            9	// Hot Pwug Detection WX intewwupt 6	DC_HPD6_WX_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_HPD6_WX_INT	            11

#define DCN_1_0__SWCID__DC_DAC_A_AUTO_DET	        0xA	// DAC A auto - detection	DACA_AUTODETECT_GENEWITE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_DAC_A_AUTO_DET	        0

#define DCN_1_0__SWCID__AZ_ENDPOINT0_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint0 fowmat changed	AZ_IHC_ENDPOINT0_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_FMT_CHANGED_INT	2

#define DCN_1_0__SWCID__AZ_ENDPOINT1_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint1 fowmat changed	AZ_IHC_ENDPOINT1_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_FMT_CHANGED_INT	3

#define DCN_1_0__SWCID__AZ_ENDPOINT2_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint2 fowmat changed	AZ_IHC_ENDPOINT2_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_FMT_CHANGED_INT	4

#define DCN_1_0__SWCID__AZ_ENDPOINT3_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint3 fowmat changed	AZ_IHC_ENDPOINT3_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_FMT_CHANGED_INT	5

#define DCN_1_0__SWCID__AZ_ENDPOINT4_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint4 fowmat changed	AZ_IHC_ENDPOINT4_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_FMT_CHANGED_INT	6

#define DCN_1_0__SWCID__AZ_ENDPOINT5_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint5 fowmat changed	AZ_IHC_ENDPOINT5_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_FMT_CHANGED_INT	7

#define DCN_1_0__SWCID__AZ_ENDPOINT6_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint6 fowmat changed	AZ_IHC_ENDPOINT6_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_FMT_CHANGED_INT	8

#define DCN_1_0__SWCID__AZ_ENDPOINT7_AUDIO_FMT_CHANGED_INT	0xA	// AZ Endpoint7 fowmat changed	AZ_IHC_ENDPOINT7_AUDIO_FOWMAT_CHANGED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_FMT_CHANGED_INT	9

#define DCN_1_0__SWCID__AZ_ENDPOINT0_AUDIO_ENABWED_INT	0xB	// AZ Endpoint0 enabwed	AZ_IHC_ENDPOINT0_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_ENABWED_INT	0

#define DCN_1_0__SWCID__AZ_ENDPOINT1_AUDIO_ENABWED_INT	0xB	// AZ Endpoint1 enabwed	AZ_IHC_ENDPOINT1_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_ENABWED_INT	1

#define DCN_1_0__SWCID__AZ_ENDPOINT2_AUDIO_ENABWED_INT	0xB	// AZ Endpoint2 enabwed	AZ_IHC_ENDPOINT2_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_ENABWED_INT	2

#define DCN_1_0__SWCID__AZ_ENDPOINT3_AUDIO_ENABWED_INT	0xB	// AZ Endpoint3 enabwed	AZ_IHC_ENDPOINT3_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_ENABWED_INT	3

#define DCN_1_0__SWCID__AZ_ENDPOINT4_AUDIO_ENABWED_INT	0xB	// AZ Endpoint4 enabwed	AZ_IHC_ENDPOINT4_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_ENABWED_INT	4

#define DCN_1_0__SWCID__AZ_ENDPOINT5_AUDIO_ENABWED_INT	0xB	// AZ Endpoint5 enabwed	AZ_IHC_ENDPOINT5_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_ENABWED_INT	5

#define DCN_1_0__SWCID__AZ_ENDPOINT6_AUDIO_ENABWED_INT	0xB	// AZ Endpoint6 enabwed	AZ_IHC_ENDPOINT6_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_ENABWED_INT	6

#define DCN_1_0__SWCID__AZ_ENDPOINT7_AUDIO_ENABWED_INT	0xB	// AZ Endpoint7 enabwed	AZ_IHC_ENDPOINT7_AUDIO_ENABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_ENABWED_INT	7

#define DCN_1_0__SWCID__AZ_ENDPOINT0_AUDIO_DISABWED_INT	0xC	// AZ Endpoint0 disabwed	AZ_IHC_ENDPOINT0_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_DISABWED_INT	0

#define DCN_1_0__SWCID__AZ_ENDPOINT1_AUDIO_DISABWED_INT	0xC	// AZ Endpoint1 disabwed	AZ_IHC_ENDPOINT1_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_DISABWED_INT	1

#define DCN_1_0__SWCID__AZ_ENDPOINT2_AUDIO_DISABWED_INT	0xC	// AZ Endpoint2 disabwed	AZ_IHC_ENDPOINT2_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_DISABWED_INT	2

#define DCN_1_0__SWCID__AZ_ENDPOINT3_AUDIO_DISABWED_INT	0xC	// AZ Endpoint3 disabwed	AZ_IHC_ENDPOINT3_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_DISABWED_INT	3

#define DCN_1_0__SWCID__AZ_ENDPOINT4_AUDIO_DISABWED_INT	0xC	// AZ Endpoint4 disabwed	AZ_IHC_ENDPOINT4_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_DISABWED_INT	4

#define DCN_1_0__SWCID__AZ_ENDPOINT5_AUDIO_DISABWED_INT	0xC	// AZ Endpoint5 disabwed	AZ_IHC_ENDPOINT5_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_DISABWED_INT	5

#define DCN_1_0__SWCID__AZ_ENDPOINT6_AUDIO_DISABWED_INT	0xC	// AZ Endpoint6 disabwed	AZ_IHC_ENDPOINT6_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_DISABWED_INT	6

#define DCN_1_0__SWCID__AZ_ENDPOINT7_AUDIO_DISABWED_INT	0xC	// AZ Endpoint7 disabwed	AZ_IHC_ENDPOINT7_AUDIO_DISABWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_DISABWED_INT	7

#define DCN_1_0__SWCID__DC_AUX1_GTC_SYNC_WOCK_DONE	0xD	    // AUX1 GTC sync wock compwete 	AUX1_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX1_GTC_SYNC_WOCK_DONE	0

#define DCN_1_0__SWCID__DC_AUX1_GTC_SYNC_EWWOW	    0xD	    // AUX1 GTC sync ewwow occuwwed	AUX1_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX1_GTC_SYNC_EWWOW	    1

#define DCN_1_0__SWCID__DC_AUX2_GTC_SYNC_WOCK_DONE	0xD	    // AUX2 GTC sync wock compwete 	AUX2_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX2_GTC_SYNC_WOCK_DONE	2

#define DCN_1_0__SWCID__DC_AUX2_GTC_SYNC_EWWOW	    0xD	    // AUX2 GTC sync ewwow occuwwed	AUX2_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX2_GTC_SYNC_EWWOW	    3

#define DCN_1_0__SWCID__DC_AUX3_GTC_SYNC_WOCK_DONE	0xD	    // AUX3 GTC sync wock compwete 	AUX3_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX3_GTC_SYNC_WOCK_DONE	4

#define DCN_1_0__SWCID__DC_AUX3_GTC_SYNC_EWWOW	    0xD	    // AUX3 GTC sync ewwow occuwwed	AUX3_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX3_GTC_SYNC_EWWOW	    5

#define DCN_1_0__SWCID__DC_DIGA_VID_STWM_DISABWE	    0xE	    // DIGA vid stweam disabwe	DIGA_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_DIGA_VID_STWM_DISABWE	    0

#define DCN_1_0__SWCID__DC_DIGB_VID_STWM_DISABWE	    0xE	    // DIGB vid stweam disabwe	DIGB_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_DIGB_VID_STWM_DISABWE	    1

#define DCN_1_0__SWCID__DC_DIGC_VID_STWM_DISABWE	    0xE	    // DIGC vid stweam disabwe	DIGC_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_DIGC_VID_STWM_DISABWE	    2

#define DCN_1_0__SWCID__DC_DIGD_VID_STWM_DISABWE	    0xE	    // DIGD vid stweam disabwe	DIGD_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_DIGD_VID_STWM_DISABWE	    3

#define DCN_1_0__SWCID__DC_DIGE_VID_STWM_DISABWE	    0xE	    // DIGE vid stweam disabwe	DIGE_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_DIGE_VID_STWM_DISABWE	    4

#define DCN_1_0__SWCID__DC_DIGF_VID_STWM_DISABWE	    0xE	    // DIGF vid stweam disabwe	DIGF_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_DIGF_VID_STWM_DISABWE	    5

#define DCN_1_0__SWCID__DC_DIGG_VID_STWM_DISABWE	    0xE	    // DIGF vid stweam disabwe	DIGG_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew	
#define DCN_1_0__CTXID__DC_DIGG_VID_STWM_DISABWE	    6

#define DCN_1_0__SWCID__DC_DIGH_VID_STWM_DISABWE	    0xE	    // DIGH_DP_VID_STWEAM_DISABWE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_DIGH_VID_STWM_DISABWE	    7

#define DCN_1_0__SWCID__DC_DIGA_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGA - Fast Twaining Compwete	DIGA_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_DIGA_FAST_TWAINING_COMPWETE_INT	0

#define DCN_1_0__SWCID__DC_DIGB_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGB - Fast Twaining Compwete	DIGB_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_DIGB_FAST_TWAINING_COMPWETE_INT	1

#define DCN_1_0__SWCID__DC_DIGC_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGC - Fast Twaining Compwete	DIGC_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_DIGC_FAST_TWAINING_COMPWETE_INT	2

#define DCN_1_0__SWCID__DC_DIGD_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGD - Fast Twaining Compwete	DIGD_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_DIGD_FAST_TWAINING_COMPWETE_INT	3

#define DCN_1_0__SWCID__DC_DIGE_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGE - Fast Twaining Compwete	DIGE_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_DIGE_FAST_TWAINING_COMPWETE_INT	4

#define DCN_1_0__SWCID__DC_DIGF_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGF - Fast Twaining Compwete	DIGF_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_DIGF_FAST_TWAINING_COMPWETE_INT	5

#define DCN_1_0__SWCID__DC_DIGG_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGG_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE19	Wevew	
#define DCN_1_0__CTXID__DC_DIGG_FAST_TWAINING_COMPWETE_INT	6

#define DCN_1_0__SWCID__DC_DIGH_FAST_TWAINING_COMPWETE_INT	0xF	    // DIGH_DP_FAST_TWAINING_COMPWETE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE21	Wevew	
#define DCN_1_0__CTXID__DC_DIGH_FAST_TWAINING_COMPWETE_INT	7

#define DCN_1_0__SWCID__DC_AUX1_SW_DONE	                0x10	// AUX1 sw done	AUX1_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_AUX1_SW_DONE	                0

#define DCN_1_0__SWCID__DC_AUX1_WS_DONE	                0x10	// AUX1 ws done	AUX1_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__DC_AUX1_WS_DONE	                1

#define DCN_1_0__SWCID__DC_AUX2_SW_DONE	                0x10	// AUX2 sw done	AUX2_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_AUX2_SW_DONE	                2

#define DCN_1_0__SWCID__DC_AUX2_WS_DONE	                0x10	// AUX2 ws done	AUX2_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__DC_AUX2_WS_DONE	                3

#define DCN_1_0__SWCID__DC_AUX3_SW_DONE	                0x10	// AUX3 sw done	AUX3_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_AUX3_SW_DONE	                4

#define DCN_1_0__SWCID__DC_AUX3_WS_DONE	                0x10	// AUX3 ws done	AUX3_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__DC_AUX3_WS_DONE	                5

#define DCN_1_0__SWCID__DC_AUX4_SW_DONE	                0x10	// AUX4 sw done	AUX4_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_AUX4_SW_DONE	                6

#define DCN_1_0__SWCID__DC_AUX4_WS_DONE	                0x10	// AUX4 ws done	AUX4_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__DC_AUX4_WS_DONE	                7

#define DCN_1_0__SWCID__DC_AUX5_SW_DONE	                0x10	// AUX5 sw done	AUX5_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_AUX5_SW_DONE	                8

#define DCN_1_0__SWCID__DC_AUX5_WS_DONE	                0x10	// AUX5 ws done	AUX5_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__DC_AUX5_WS_DONE	                9

#define DCN_1_0__SWCID__DC_AUX6_SW_DONE	                0x10	// AUX6 sw done	AUX6_SW_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_AUX6_SW_DONE	                10

#define DCN_1_0__SWCID__DC_AUX6_WS_DONE	                0x10	// AUX6 ws done	AUX6_WS_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew	
#define DCN_1_0__CTXID__DC_AUX6_WS_DONE	                11

#define DCN_1_0__SWCID__VGA_CWT_INT	                    0x10	// VGA Vbwank 	VGA_IHC_VGA_CWT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__VGA_CWT_INT	                    12

#define DCN_1_0__SWCID__DCCG_PEWFCOUNTEW2_INT0_STATUS	0x11	// DCCG pewfmon2 countew0 intewwupt	DCCG_PEWFMON2_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__DCCG_PEWFCOUNTEW2_INT0_STATUS	0

#define DCN_1_0__SWCID__DCCG_PEWFCOUNTEW2_INT1_STATUS	0x11	// DCCG pewfmon2 countew1 intewwupt	DCCG_PEWFMON2_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_PEWFCOUNTEW2_INT1_STATUS	1

#define DCN_1_0__SWCID__BUFMGW_CWB0_IHIF_intewwupt	    0x12	// mcif_wb_cwient(buffew managew)	MCIF_CWB0_IHIF_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__BUFMGW_CWB0_IHIF_intewwupt	    0

#define DCN_1_0__SWCID__BUFMGW_CWB1_IHIF_intewwupt	    0x12	// mcif_wb_cwient(buffew managew)	MCIF_CWB1_IHIF_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__BUFMGW_CWB1_IHIF_intewwupt	    1

#define DCN_1_0__SWCID__MCIF0_BUFMGW_SW_CONTWOW_MCIF_BUFMGW_SW_INT	0x12	// MCIF WB cwient(buffew managew)	MCIF_DWB0_IHIF_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__MCIF0_BUFMGW_SW_CONTWOW_MCIF_BUFMGW_SW_INT	2

#define DCN_1_0__SWCID__MCIF1_BUFMGW_SW_CONTWOW_MCIF_BUFMGW_SW_INT	0x12	// MCIF WB cwient(buffew managew)	MCIF_DWB1_IHIF_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__MCIF1_BUFMGW_SW_CONTWOW_MCIF_BUFMGW_SW_INT	3

#define DCN_1_0__SWCID__SISCW0_COEF_WAM_CONFWICT_STATUS	            0x12	// WB host confwict intewwupt	WBSCW0_HOST_CONFWICT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__SISCW0_COEF_WAM_CONFWICT_STATUS	            4

#define DCN_1_0__SWCID__SISCW0_OVEWFWOW_STATUS	        0x12	// WB data ovewfwow intewwupt	WBSCW0_DATA_OVEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__SISCW0_OVEWFWOW_STATUS	        5

#define DCN_1_0__SWCID__SISCW1_COEF_WAM_CONFWICT_STATUS	0x12	// WB host confwict intewwupt	WBSCW1_HOST_CONFWICT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew	
#define DCN_1_0__CTXID__SISCW1_COEF_WAM_CONFWICT_STATUS	6

#define DCN_1_0__SWCID__SISCW1_OVEWFWOW_STATUS	        0x12	// WB data ovewfwow intewwupt	WBSCW1_DATA_OVEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew	
#define DCN_1_0__CTXID__SISCW1_OVEWFWOW_STATUS	        7

#define DCN_1_0__SWCID__DC_AUX4_GTC_SYNC_WOCK_DONE	    0x13	// AUX4 GTC sync wock compwete 	AUX4_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew
#define DCN_1_0__CTXID__DC_AUX4_GTC_SYNC_WOCK_DONE	    0

#define DCN_1_0__SWCID__DC_AUX4_GTC_SYNC_EWWOW	        0x13	// AUX4 GTC sync ewwow occuwwed	AUX4_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX4_GTC_SYNC_EWWOW	        1

#define DCN_1_0__SWCID__DC_AUX5_GTC_SYNC_WOCK_DONE	    0x13	// AUX5 GTC sync wock compwete 	AUX5_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX5_GTC_SYNC_WOCK_DONE	    2

#define DCN_1_0__SWCID__DC_AUX5_GTC_SYNC_EWWOW	        0x13	// AUX5 GTC sync ewwow occuwwed	AUX5_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX5_GTC_SYNC_EWWOW	        3

#define DCN_1_0__SWCID__DC_AUX6_GTC_SYNC_WOCK_DONE	    0x13	// AUX6 GTC sync wock compwete 	AUX6_GTC_SYNC_WOCK_DONE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX6_GTC_SYNC_WOCK_DONE	    4

#define DCN_1_0__SWCID__DC_AUX6_GTC_SYNC_EWWOW	        0x13	// AUX6 GTC sync ewwow occuwwed	AUX6_GTC_SYNC_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE6	Wevew	
#define DCN_1_0__CTXID__DC_AUX6_GTC_SYNC_EWWOW	        5

#define DCN_1_0__SWCID__DCPG_DCFE0_POWEW_UP_INT	        0x14	// Dispway pipe0 powew up intewwupt 	DCPG_IHC_DOMAIN0_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE0_POWEW_UP_INT	        0

#define DCN_1_0__SWCID__DCPG_DCFE1_POWEW_UP_INT	        0x14	// Dispway pipe1 powew up intewwupt 	DCPG_IHC_DOMAIN1_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE1_POWEW_UP_INT	        1

#define DCN_1_0__SWCID__DCPG_DCFE2_POWEW_UP_INT	        0x14	// Dispway pipe2 powew up intewwupt 	DCPG_IHC_DOMAIN2_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE2_POWEW_UP_INT	        2

#define DCN_1_0__SWCID__DCPG_DCFE3_POWEW_UP_INT	        0x14	// Dispway pipe3 powew up intewwupt 	DCPG_IHC_DOMAIN3_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE3_POWEW_UP_INT	        3

#define DCN_1_0__SWCID__DCPG_DCFE4_POWEW_UP_INT	        0x14	// Dispway pipe4 powew up intewwupt 	DCPG_IHC_DOMAIN4_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE4_POWEW_UP_INT	        4

#define DCN_1_0__SWCID__DCPG_DCFE5_POWEW_UP_INT	        0x14	// Dispway pipe5 powew up intewwupt 	DCPG_IHC_DOMAIN5_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE5_POWEW_UP_INT	        5

#define DCN_1_0__SWCID__DCPG_DCFE6_POWEW_UP_INT	        0x14	// Dispway pipe6 powew up intewwupt 	DCPG_IHC_DOMAIN6_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE6_POWEW_UP_INT	        6

#define DCN_1_0__SWCID__DCPG_DCFE7_POWEW_UP_INT	        0x14	// Dispway pipe7 powew up intewwupt 	DCPG_IHC_DOMAIN7_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE7_POWEW_UP_INT	        7

#define DCN_1_0__SWCID__DCPG_DCFE0_POWEW_DOWN_INT	    0x14	// Dispway pipe0 powew down intewwupt 	DCPG_IHC_DOMAIN0_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE0_POWEW_DOWN_INT	    8

#define DCN_1_0__SWCID__DCPG_DCFE1_POWEW_DOWN_INT	    0x14	// Dispway pipe1 powew down intewwupt 	DCPG_IHC_DOMAIN1_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE1_POWEW_DOWN_INT	    9

#define DCN_1_0__SWCID__DCPG_DCFE2_POWEW_DOWN_INT	    0x14	// Dispway pipe2 powew down intewwupt 	DCPG_IHC_DOMAIN2_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE2_POWEW_DOWN_INT	    10

#define DCN_1_0__SWCID__DCPG_DCFE3_POWEW_DOWN_INT   	0x14	// Dispway pipe3 powew down intewwupt 	DCPG_IHC_DOMAIN3_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE3_POWEW_DOWN_INT	    11

#define DCN_1_0__SWCID__DCPG_DCFE4_POWEW_DOWN_INT	    0x14	// Dispway pipe4 powew down intewwupt 	DCPG_IHC_DOMAIN4_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE4_POWEW_DOWN_INT	    12

#define DCN_1_0__SWCID__DCPG_DCFE5_POWEW_DOWN_INT	    0x14	// Dispway pipe5 powew down intewwupt 	DCPG_IHC_DOMAIN5_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE5_POWEW_DOWN_INT	    13

#define DCN_1_0__SWCID__DCPG_DCFE6_POWEW_DOWN_INT	    0x14	// Dispway pipe6 powew down intewwupt 	DCPG_IHC_DOMAIN6_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE6_POWEW_DOWN_INT	    14

#define DCN_1_0__SWCID__DCPG_DCFE7_POWEW_DOWN_INT	    0x14	// Dispway pipe7 powew down intewwupt 	DCPG_IHC_DOMAIN7_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE7_POWEW_DOWN_INT	    15

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg0_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG0_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg0_watch_int	0

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg1_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG1_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg1_watch_int	1

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg2_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG2_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg2_watch_int	2

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg3_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG3_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg3_watch_int	3

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg4_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG4_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg4_watch_int	4

#define DCN_1_0__SWCID__DCCG_IHC_VSYNC_otg5_watch_int	0x15	// an intewwupt that is twiggewed when the time(numbew of wefcwk cycwes) of a pwogwammabwe numbew of fwames is counted.The counting stawts / end at VSYNC wising edge ow fawwing edge.DCCG_IHC_VSYNC_OTG5_WATCH_INT	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew	
#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg5_watch_int	5

#define DCN_1_0__SWCID__OPTC0_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC1_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew	
#define DCN_1_0__CTXID__OPTC0_DATA_UNDEWFWOW_INT	    6

#define DCN_1_0__SWCID__OPTC1_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC2_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew	
#define DCN_1_0__CTXID__OPTC1_DATA_UNDEWFWOW_INT	    7

#define DCN_1_0__SWCID__OPTC2_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC3_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew	
#define DCN_1_0__CTXID__OPTC2_DATA_UNDEWFWOW_INT	    8

#define DCN_1_0__SWCID__OPTC3_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC4_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew	
#define DCN_1_0__CTXID__OPTC3_DATA_UNDEWFWOW_INT	    9

#define DCN_1_0__SWCID__OPTC4_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC5_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__OPTC4_DATA_UNDEWFWOW_INT	    10

#define DCN_1_0__SWCID__OPTC5_DATA_UNDEWFWOW_INT	    0x15	// D0 ODM data undewfwow intewwupt 	OPTC6_DATA_UNDEWFWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew	
#define DCN_1_0__CTXID__OPTC5_DATA_UNDEWFWOW_INT	    11

#define DCN_1_0__SWCID__MPCC0_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC0_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC0_STAWW_INTEWWUPT	        0

#define DCN_1_0__SWCID__MPCC1_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC1_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC1_STAWW_INTEWWUPT	        1

#define DCN_1_0__SWCID__MPCC2_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC2_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC2_STAWW_INTEWWUPT	        2

#define DCN_1_0__SWCID__MPCC3_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC3_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC3_STAWW_INTEWWUPT	        3

#define DCN_1_0__SWCID__MPCC4_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC4_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC4_STAWW_INTEWWUPT	        4

#define DCN_1_0__SWCID__MPCC5_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC5_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC5_STAWW_INTEWWUPT	        5

#define DCN_1_0__SWCID__MPCC6_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC6_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC6_STAWW_INTEWWUPT	        6

#define DCN_1_0__SWCID__MPCC7_STAWW_INTEWWUPT	        0x16	// Indicate no pixew was avaiwabwe to be sent when OPP asked fow	MPCC7_STAWW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__MPCC7_STAWW_INTEWWUPT	        7

#define DCN_1_0__SWCID__OTG1_CPU_SS_INT	                0x17	// D1: OTG Static Scween intewwupt	OTG1_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_CPU_SS_INT	                0

#define DCN_1_0__SWCID__OTG1_WANGE_TIMING_UPDATE	    0x17	// D1 : OTG wange timing	OTG1_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_WANGE_TIMING_UPDATE	    1

#define DCN_1_0__SWCID__OTG2_CPU_SS_INT	0x17	// D2 : OTG Static Scween intewwupt	OTG2_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_CPU_SS_INT	2

#define DCN_1_0__SWCID__OTG2_WANGE_TIMING_UPDATE	0x17	// D2 : OTG wange timing	OTG2_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_WANGE_TIMING_UPDATE	3

#define DCN_1_0__SWCID__OTG3_CPU_SS_INT	0x17	// D3 : OTG Static Scween intewwupt	OTG3_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_CPU_SS_INT	4

#define DCN_1_0__SWCID__OTG3_WANGE_TIMING_UPDATE	0x17	// D3 : OTG wange timing	OTG3_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_WANGE_TIMING_UPDATE	5

#define DCN_1_0__SWCID__OTG4_CPU_SS_INT	0x17	// D4 : OTG Static Scween intewwupt	OTG4_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_CPU_SS_INT	6

#define DCN_1_0__SWCID__OTG4_WANGE_TIMING_UPDATE	0x17	// D4 : OTG wange timing	OTG4_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_WANGE_TIMING_UPDATE	7

#define DCN_1_0__SWCID__OTG5_CPU_SS_INT	0x17	// D5 : OTG Static Scween intewwupt	OTG5_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_CPU_SS_INT	8

#define DCN_1_0__SWCID__OTG5_WANGE_TIMING_UPDATE	0x17	// D5 : OTG wange timing	OTG5_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_WANGE_TIMING_UPDATE	9

#define DCN_1_0__SWCID__OTG6_CPU_SS_INT	0x17	// D6 : OTG Static Scween intewwupt	OTG6_IHC_CPU_SS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_CPU_SS_INT	10

#define DCN_1_0__SWCID__OTG6_WANGE_TIMING_UPDATE	0x17	// D6 : OTG wange timing	OTG6_IHC_WANGE_TIMING_UPDATE	DISP_INTEWWUPT_STATUS_CONTINUE10	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_WANGE_TIMING_UPDATE	11

#define DCN_1_0__SWCID__DC_D1_OTG_V_UPDATE	0x18	// D1 : OTG V_update	OTG1_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D2_OTG_V_UPDATE	0x19	// D2 : OTG V_update	OTG2_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D3_OTG_V_UPDATE	0x1A	// D3 : OTG V_update	OTG3_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D4_OTG_V_UPDATE	0x1B	// D4 : OTG V_update	OTG4_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D5_OTG_V_UPDATE	0x1C	// D5 : OTG V_update	OTG5_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D6_OTG_V_UPDATE	0x1D	// D6 : OTG V_update	OTG6_IHC_V_UPDATE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse

#define DCN_1_0__SWCID__DC_D1_OTG_SNAPSHOT	0x1E	// D1 : OTG snapshot	OTG1_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D1_FOWCE_CNT_W	0x1E	// D1 : Fowce - count--w	OTG1_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D1_FOWCE_VSYNC_NXT_WINE	0x1E	// D1 : Fowce - Vsync - next - wine	OTG1_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D1_OTG_EXTT_TWG_A	0x1E	// D1 : OTG extewnaw twiggew A	OTG1_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D1_OTG_EXTT_TWG_B	0x1E	// D1 : OTG extewnaw twiggew B	OTG1_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D1_OTG_GSW_VSYNC_GAP	0x1E	// D1 : gsw_vsync_gap_intewwupt_fwame_deway	OTG1_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG1_VEWTICAW_INTEWWUPT0_CONTWOW	0x1E	// D1 : OTG vewticaw intewwupt 0	OTG1_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG1_VEWTICAW_INTEWWUPT1_CONTWOW	0x1E	// D1 : OTG vewticaw intewwupt 1	OTG1_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG1_VEWTICAW_INTEWWUPT2_CONTWOW	0x1E	// D1 : OTG vewticaw intewwupt 2	OTG1_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG1_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x1E	// D1 : OTG ext sync woss intewwupt	OTG1_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG1_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x1E	// D1 : OTG ext sync intewwupt	OTG1_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG1_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x1E	// D1 : OTG ext sync signaw intewwupt	OTG1_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG1_SET_VTOTAW_MIN_EVENT_INT	0x1E	// D1 : OTG DWW event occuwwed intewwupt	OTG1_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG1_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__DC_D2_OTG_SNAPSHOT	0x1F	// D2 : OTG snapshot	OTG2_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D2_FOWCE_CNT_W	0x1F	// D2 : Fowce - count--w	OTG2_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D2_FOWCE_VSYNC_NXT_WINE	0x1F	// D2 : Fowce - Vsync - next - wine	OTG2_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D2_OTG_EXTT_TWG_A	0x1F	// D2 : OTG extewnaw twiggew A	OTG2_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D2_OTG_EXTT_TWG_B	0x1F	// D2 : OTG extewnaw twiggew B	OTG2_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D2_OTG_GSW_VSYNC_GAP	0x1F	// D2 : gsw_vsync_gap_intewwupt_fwame_deway	OTG2_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG2_VEWTICAW_INTEWWUPT0_CONTWOW	0x1F	// D2 : OTG vewticaw intewwupt 0	OTG2_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG2_VEWTICAW_INTEWWUPT1_CONTWOW	0x1F	// D2 : OTG vewticaw intewwupt 1	OTG2_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG2_VEWTICAW_INTEWWUPT2_CONTWOW	0x1F	// D2 : OTG vewticaw intewwupt 2	OTG2_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG2_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x1F	// D2 : OTG ext sync woss intewwupt	OTG2_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG2_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x1F	// D2 : OTG ext sync intewwupt	OTG2_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG2_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x1F	// D2 : OTG ext sync signaw intewwupt	OTG2_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG2_SET_VTOTAW_MIN_EVENT_INT	0x1F	// D2 : OTG DWW event occuwwed intewwupt	OTG2_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG2_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__DC_D3_OTG_SNAPSHOT	0x20	// D3 : OTG snapshot	OTG3_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D3_FOWCE_CNT_W	0x20	// D3 : Fowce - count--w	OTG3_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D3_FOWCE_VSYNC_NXT_WINE	0x20	// D3 : Fowce - Vsync - next - wine	OTG3_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D3_OTG_EXTT_TWG_A	0x20	// D3 : OTG extewnaw twiggew A	OTG3_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D3_OTG_EXTT_TWG_B	0x20	// D3 : OTG extewnaw twiggew B	OTG3_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D3_OTG_GSW_VSYNC_GAP	0x20	// D3 : gsw_vsync_gap_intewwupt_fwame_deway	OTG3_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG3_VEWTICAW_INTEWWUPT0_CONTWOW	0x20	// D3 : OTG vewticaw intewwupt 0	OTG3_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG3_VEWTICAW_INTEWWUPT1_CONTWOW	0x20	// D3 : OTG vewticaw intewwupt 1	OTG3_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG3_VEWTICAW_INTEWWUPT2_CONTWOW	0x20	// D3 : OTG vewticaw intewwupt 2	OTG3_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG3_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x20	// D3 : OTG ext sync woss intewwupt	OTG3_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG3_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x20	// D3 : OTG ext sync intewwupt	OTG3_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG3_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x20	// D3 : OTG ext sync signaw intewwupt	OTG3_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG3_SET_VTOTAW_MIN_EVENT_INT	0x20	// D3 : OTG DWW event occuwwed intewwupt	OTG3_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG3_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__DC_D4_OTG_SNAPSHOT	0x21	// D4 : OTG snapshot	OTG4_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D4_FOWCE_CNT_W	0x21	// D4 : Fowce - count--w	OTG4_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D4_FOWCE_VSYNC_NXT_WINE	0x21	// D4 : Fowce - Vsync - next - wine	OTG4_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D4_OTG_EXTT_TWG_A	0x21	// D4 : OTG extewnaw twiggew A	OTG4_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D4_OTG_EXTT_TWG_B	0x21	// D4 : OTG extewnaw twiggew B	OTG4_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D4_OTG_GSW_VSYNC_GAP	0x21	// D4 : gsw_vsync_gap_intewwupt_fwame_deway	OTG4_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG4_VEWTICAW_INTEWWUPT0_CONTWOW	0x21	// D4 : OTG vewticaw intewwupt 0	OTG4_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG4_VEWTICAW_INTEWWUPT1_CONTWOW	0x21	// D4 : OTG vewticaw intewwupt 1	OTG4_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG4_VEWTICAW_INTEWWUPT2_CONTWOW	0x21	// D4 : OTG vewticaw intewwupt 2	OTG4_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG4_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x21	// D4 : OTG ext sync woss intewwupt	OTG4_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG4_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x21	// D4 : OTG ext sync intewwupt	OTG4_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG4_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x21	// D4 : OTG ext sync signaw intewwupt	OTG4_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG4_SET_VTOTAW_MIN_EVENT_INT	0x21	// D4 : OTG DWW event occuwwed intewwupt	OTG4_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG4_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__DC_D5_OTG_SNAPSHOT	0x22	// D5 : OTG snapshot	OTG5_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D5_FOWCE_CNT_W	0x22	// D5 : Fowce - count--w	OTG5_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D5_FOWCE_VSYNC_NXT_WINE	0x22	// D5 : Fowce - Vsync - next - wine	OTG5_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D5_OTG_EXTT_TWG_A	0x22	// D5 : OTG extewnaw twiggew A	OTG5_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D5_OTG_EXTT_TWG_B	0x22	// D5 : OTG extewnaw twiggew B	OTG5_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D5_OTG_GSW_VSYNC_GAP	0x22	// D5 : gsw_vsync_gap_intewwupt_fwame_deway	OTG5_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG5_VEWTICAW_INTEWWUPT0_CONTWOW	0x22	// D5 : OTG vewticaw intewwupt 0	OTG5_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG5_VEWTICAW_INTEWWUPT1_CONTWOW	0x22	// D5 : OTG vewticaw intewwupt 1	OTG5_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG5_VEWTICAW_INTEWWUPT2_CONTWOW	0x22	// D5 : OTG vewticaw intewwupt 2	OTG5_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG5_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x22	// D5 : OTG ext sync woss intewwupt	OTG5_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG5_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x22	// D5 : OTG ext sync intewwupt	OTG5_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG5_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x22	// D5 : OTG ext sync signaw intewwupt	OTG5_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG5_SET_VTOTAW_MIN_EVENT_INT	0x22	// D5 : OTG DWW event occuwwed intewwupt	OTG5_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG5_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__DC_D1_VBWANK	0x23	// D1 : VBwank	HUBP0_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_VBWANK	0

#define DCN_1_0__SWCID__DC_D1_VWINE1	0x23	// D1 : Vwine	HUBP0_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_VWINE1	1

#define DCN_1_0__SWCID__DC_D1_VWINE2	0x23	// D1 : Vwine2	HUBP0_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D1_VWINE2	2

#define DCN_1_0__SWCID__DC_D2_VBWANK	0x23	// D2 : Vbwank	HUBP1_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_VBWANK	3

#define DCN_1_0__SWCID__DC_D2_VWINE1	0x23	// D2 : Vwine	HUBP1_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_VWINE1	4

#define DCN_1_0__SWCID__DC_D2_VWINE2	0x23	// D2 : Vwine2	HUBP1_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D2_VWINE2	5

#define DCN_1_0__SWCID__HUBP0_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP0_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__HUBP0_IHC_VM_CONTEXT_EWWOW	6

#define DCN_1_0__SWCID__HUBP1_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP1_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew	
#define DCN_1_0__CTXID__HUBP1_IHC_VM_CONTEXT_EWWOW	7

#define DCN_1_0__SWCID__HUBP2_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP2_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew	
#define DCN_1_0__CTXID__HUBP2_IHC_VM_CONTEXT_EWWOW	8

#define DCN_1_0__SWCID__HUBP3_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP3_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP3_IHC_VM_CONTEXT_EWWOW	9

#define DCN_1_0__SWCID__HUBP4_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP4_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP4_IHC_VM_CONTEXT_EWWOW	10

#define DCN_1_0__SWCID__HUBP5_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP5_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP5_IHC_VM_CONTEXT_EWWOW	11

#define DCN_1_0__SWCID__HUBP6_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP6_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP6_IHC_VM_CONTEXT_EWWOW	12

#define DCN_1_0__SWCID__HUBP7_IHC_VM_CONTEXT_EWWOW	0x23	// "Wepowts thwee types of fauwt that may occuw duwing memowy addwess twanswation in HUBPWEQ:	HUBP7_IHC_VM_CONTEXT_EWWOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP7_IHC_VM_CONTEXT_EWWOW	13

#define DCN_1_0__SWCID__DPP0_PEWFCOUNTEW_INT0_STATUS	0x24	// DPP0 pewfmon countew0 intewwupt	DPP0_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP0_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP0_PEWFCOUNTEW_INT1_STATUS	0x24	// DPP0 pewfmon countew1 intewwupt	DPP0_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew	
#define DCN_1_0__CTXID__DPP0_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DC_D3_VBWANK	0x24	// D3 : VBwank	HUBP2_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_VBWANK	9

#define DCN_1_0__SWCID__DC_D3_VWINE1	0x24	// D3 : Vwine	HUBP2_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_VWINE1	10

#define DCN_1_0__SWCID__DC_D3_VWINE2	0x24	// D3 : Vwine2	HUBP2_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D3_VWINE2	11

#define DCN_1_0__SWCID__DC_D4_VBWANK	0x24	// D4 : Vbwank	HUBP3_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_VBWANK	12

#define DCN_1_0__SWCID__DC_D4_VWINE1	0x24	// D4 : Vwine	HUBP3_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_VWINE1	13

#define DCN_1_0__SWCID__DC_D4_VWINE2	0x24	// D4 : Vwine2	HUBP3_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D4_VWINE2	14

#define DCN_1_0__SWCID__DPP1_PEWFCOUNTEW_INT0_STATUS	0x25	// DPP1 pewfmon countew0 intewwupt	DPP1_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP1_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP1_PEWFCOUNTEW_INT1_STATUS	0x25	// DPP1 pewfmon countew1 intewwupt	DPP1_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew	
#define DCN_1_0__CTXID__DPP1_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DC_D5_VBWANK	0x25	// D5 : VBwank	HUBP4_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_VBWANK	9

#define DCN_1_0__SWCID__DC_D5_VWINE1	0x25	// D5 : Vwine	HUBP4_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_VWINE1	10

#define DCN_1_0__SWCID__DC_D5_VWINE2	0x25	// D5 : Vwine2	HUBP4_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D5_VWINE2	11

#define DCN_1_0__SWCID__DC_D6_VBWANK	0x25	// D6 : Vbwank	HUBP5_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_VBWANK	12

#define DCN_1_0__SWCID__DC_D6_VWINE1	0x25	// D6 : Vwine	HUBP5_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_VWINE1	13

#define DCN_1_0__SWCID__DC_D6_VWINE2	0x25	// D6 : Vwine2	HUBP5_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_VWINE2	14

#define DCN_1_0__SWCID__DPP2_PEWFCOUNTEW_INT0_STATUS	0x26	// DPP2 pewfmon countew0 intewwupt	DPP2_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP2_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP2_PEWFCOUNTEW_INT1_STATUS	0x26	// DPP2 pewfmon countew1 intewwupt	DPP2_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE8	Wevew	
#define DCN_1_0__CTXID__DPP2_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DC_D7_VBWANK	0x26	// D7 : VBwank	HUBP6_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D7_VBWANK	9

#define DCN_1_0__SWCID__DC_D7_VWINE1	0x26	// D7 : Vwine	HUBP6_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D7_VWINE1	10

#define DCN_1_0__SWCID__DC_D7_VWINE2	0x26	// D7 : Vwine2	HUBP6_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D7_VWINE2	11

#define DCN_1_0__SWCID__DC_D8_VBWANK	0x26	// D8 : Vbwank	HUBP7_IHC_VBWANK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D8_VBWANK	12

#define DCN_1_0__SWCID__DC_D8_VWINE1	0x26	// D8 : Vwine	HUBP7_IHC_VWINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D8_VWINE1	13

#define DCN_1_0__SWCID__DC_D8_VWINE2	0x26	// D8 : Vwine2	HUBP7_IHC_VWINE2_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D8_VWINE2	14

#define DCN_1_0__SWCID__DPP3_PEWFCOUNTEW_INT0_STATUS	0x27	// DPP3 pewfmon countew0 intewwupt	DPP3_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP3_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP3_PEWFCOUNTEW_INT1_STATUS	0x27	// DPP3 pewfmon countew1 intewwupt	DPP3_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew	
#define DCN_1_0__CTXID__DPP3_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DPP4_PEWFCOUNTEW_INT0_STATUS	0x28	// DPP4 pewfmon countew0 intewwupt	DPP4_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP4_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP4_PEWFCOUNTEW_INT1_STATUS	0x28	// DPP4 pewfmon countew1 intewwupt	DPP4_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew	
#define DCN_1_0__CTXID__DPP4_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DPP5_PEWFCOUNTEW_INT0_STATUS	0x29	// DPP5 pewfmon countew0 intewwupt	DPP5_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP5_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP5_PEWFCOUNTEW_INT1_STATUS	0x29	// DPP5 pewfmon countew1 intewwupt	DPP5_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE9	Wevew	
#define DCN_1_0__CTXID__DPP5_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DPP6_PEWFCOUNTEW_INT0_STATUS	0x2A	// DPP6 pewfmon countew0 intewwupt	DPP6_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP6_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP6_PEWFCOUNTEW_INT1_STATUS	0x2A	// DPP6 pewfmon countew1 intewwupt	DPP6_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew	
#define DCN_1_0__CTXID__DPP6_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DPP7_PEWFCOUNTEW_INT0_STATUS	0x2B	// DPP7 pewfmon countew0 intewwupt	DPP7_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew / Puwse	
#define DCN_1_0__CTXID__DPP7_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__DPP7_PEWFCOUNTEW_INT1_STATUS	0x2B	// DPP7 pewfmon countew1 intewwupt	DPP7_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew	
#define DCN_1_0__CTXID__DPP7_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP0_PEWFCOUNTEW_INT0_STATUS	0x2C	// HUBP0 pewfmon countew0 intewwupt	HUBP0_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP0_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP0_PEWFCOUNTEW_INT1_STATUS	0x2C	// HUBP0 pewfmon countew1 intewwupt	HUBP0_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__HUBP0_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP1_PEWFCOUNTEW_INT0_STATUS	0x2D	// HUBP1 pewfmon countew0 intewwupt	HUBP1_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP1_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP1_PEWFCOUNTEW_INT1_STATUS	0x2D	// HUBP1 pewfmon countew1 intewwupt	HUBP1_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew	
#define DCN_1_0__CTXID__HUBP1_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP2_PEWFCOUNTEW_INT0_STATUS	0x2E	// HUBP2 pewfmon countew0 intewwupt	HUBP2_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP2_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP2_PEWFCOUNTEW_INT1_STATUS	0x2E	// HUBP2 pewfmon countew1 intewwupt	HUBP2_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew	
#define DCN_1_0__CTXID__HUBP2_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP3_PEWFCOUNTEW_INT0_STATUS	0x2F	// HUBP3 pewfmon countew0 intewwupt	HUBP3_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP3_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP3_PEWFCOUNTEW_INT1_STATUS	0x2F	// HUBP3 pewfmon countew1 intewwupt	HUBP3_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE14	Wevew	
#define DCN_1_0__CTXID__HUBP3_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP4_PEWFCOUNTEW_INT0_STATUS	0x30	// HUBP4 pewfmon countew0 intewwupt	HUBP4_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP4_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP4_PEWFCOUNTEW_INT1_STATUS	0x30	// HUBP4 pewfmon countew1 intewwupt	HUBP4_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew	
#define DCN_1_0__CTXID__HUBP4_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP5_PEWFCOUNTEW_INT0_STATUS	0x31	// HUBP5 pewfmon countew0 intewwupt	HUBP5_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP5_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP5_PEWFCOUNTEW_INT1_STATUS	0x31	// HUBP5 pewfmon countew1 intewwupt	HUBP5_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew	
#define DCN_1_0__CTXID__HUBP5_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP6_PEWFCOUNTEW_INT0_STATUS	0x32	// HUBP6 pewfmon countew0 intewwupt	HUBP6_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP6_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP6_PEWFCOUNTEW_INT1_STATUS	0x32	// HUBP6 pewfmon countew1 intewwupt	HUBP6_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE15	Wevew	
#define DCN_1_0__CTXID__HUBP6_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBP7_PEWFCOUNTEW_INT0_STATUS	0x33	// HUBP7 pewfmon countew0 intewwupt	HUBP7_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBP7_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBP7_PEWFCOUNTEW_INT1_STATUS	0x33	// HUBP7 pewfmon countew1 intewwupt	HUBP7_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE16	Wevew	
#define DCN_1_0__CTXID__HUBP7_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__WB1_PEWFCOUNTEW_INT0_STATUS	0x34	// WB1 pewfmon countew0 intewwupt	WB1_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew / Puwse	
#define DCN_1_0__CTXID__WB1_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__WB1_PEWFCOUNTEW_INT1_STATUS	0x34	// WB1 pewfmon countew1 intewwupt	WB1_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE11	Wevew	
#define DCN_1_0__CTXID__WB1_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__HUBBUB_PEWFCOUNTEW_INT0_STATUS	0x35	// HUBBUB pewfmon countew0 intewwupt	HUBBUB_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew / Puwse	
#define DCN_1_0__CTXID__HUBBUB_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__HUBBUB_PEWFCOUNTEW_INT1_STATUS	0x35	// HUBBUB pewfmon countew1 intewwupt	HUBBUB_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE13	Wevew	
#define DCN_1_0__CTXID__HUBBUB_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__MPC_PEWFCOUNTEW_INT0_STATUS	0x36	// MPC pewfmon countew0 intewwupt	MPC_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew / Puwse	
#define DCN_1_0__CTXID__MPC_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__MPC_PEWFCOUNTEW_INT1_STATUS	0x36	// MPC pewfmon countew1 intewwupt	MPC_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE12	Wevew	
#define DCN_1_0__CTXID__MPC_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__OPP_PEWFCOUNTEW_INT0_STATUS	0x37	// OPP pewfmon countew0 intewwupt	OPP_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse	
#define DCN_1_0__CTXID__OPP_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__OPP_PEWFCOUNTEW_INT1_STATUS	0x37	// OPP pewfmon countew1 intewwupt	OPP_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew	
#define DCN_1_0__CTXID__OPP_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DC_D6_OTG_SNAPSHOT	0x38	// D6: OTG snapshot	OTG6_IHC_SNAPSHOT_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_OTG_SNAPSHOT	0

#define DCN_1_0__SWCID__DC_D6_FOWCE_CNT_W	0x38	// D6 : Fowce - count--w	OTG6_IHC_FOWCE_COUNT_NOW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_FOWCE_CNT_W	1

#define DCN_1_0__SWCID__DC_D6_FOWCE_VSYNC_NXT_WINE	0x38	// D6 : Fowce - Vsync - next - wine	OTG6_IHC_FOWCE_VSYNC_NEXT_WINE_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_FOWCE_VSYNC_NXT_WINE	2

#define DCN_1_0__SWCID__DC_D6_OTG_EXTT_TWG_A	0x38	// D6 : OTG extewnaw twiggew A	OTG6_IHC_TWIGA_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_OTG_EXTT_TWG_A	3

#define DCN_1_0__SWCID__DC_D6_OTG_EXTT_TWG_B	0x38	// D6 : OTG extewnaw twiggew B	OTG6_IHC_TWIGB_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_OTG_EXTT_TWG_B	4

#define DCN_1_0__SWCID__DC_D6_OTG_GSW_VSYNC_GAP	0x38	// D6 : gsw_vsync_gap_intewwupt_fwame_deway	OTG6_IHC_GSW_VSYNC_GAP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse	
#define DCN_1_0__CTXID__DC_D6_OTG_GSW_VSYNC_GAP	5

#define DCN_1_0__SWCID__OTG6_VEWTICAW_INTEWWUPT0_CONTWOW	0x38	// D6 : OTG vewticaw intewwupt 0	OTG6_IHC_VEWTICAW_INTEWWUPT0	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_VEWTICAW_INTEWWUPT0_CONTWOW	6

#define DCN_1_0__SWCID__OTG6_VEWTICAW_INTEWWUPT1_CONTWOW	0x38	// D6 : OTG vewticaw intewwupt 1	OTG6_IHC_VEWTICAW_INTEWWUPT1	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_VEWTICAW_INTEWWUPT1_CONTWOW	7

#define DCN_1_0__SWCID__OTG6_VEWTICAW_INTEWWUPT2_CONTWOW	0x38	// D6 : OTG vewticaw intewwupt 2	OTG6_IHC_VEWTICAW_INTEWWUPT2	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_VEWTICAW_INTEWWUPT2_CONTWOW	8

#define DCN_1_0__SWCID__OTG6_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	0x38	// D6 : OTG ext sync woss intewwupt	OTG6_IHC_EXT_TIMING_SYNC_WOSS_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_WOSS_INTEWWUPT_CONTWOW	9

#define DCN_1_0__SWCID__OTG6_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	0x38	// D6 : OTG ext sync intewwupt	OTG6_IHC_EXT_TIMING_SYNC_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_INTEWWUPT_CONTWOW	10

#define DCN_1_0__SWCID__OTG6_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	0x38	// D6 : OTG ext sync signaw intewwupt	OTG6_IHC_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_SIGNAW_INTEWWUPT_CONTWOW	11

#define DCN_1_0__SWCID__OTG6_SET_VTOTAW_MIN_EVENT_INT	0x38	// D : OTG DWW event occuwwed intewwupt	OTG6_IHC_SET_V_TOTAW_MIN_EVENT_OCCUWED_INT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse	
#define DCN_1_0__CTXID__OTG6_SET_VTOTAW_MIN_EVENT_INT	12

#define DCN_1_0__SWCID__OPTC_PEWFCOUNTEW_INT0_STATUS	0x39	// OPTC pewfmon countew0 intewwupt	OPTC_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse	
#define DCN_1_0__CTXID__OPTC_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__OPTC_PEWFCOUNTEW_INT1_STATUS	0x39	// OPTC pewfmon countew1 intewwupt	OPTC_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew	
#define DCN_1_0__CTXID__OPTC_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__MMHUBBUB_PEWFCOUNTEW_INT0_STATUS	0x3A	// MMHUBBUB pewfmon countew0 intewwupt	MMHUBBUB_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse	
#define DCN_1_0__CTXID__MMHUBBUB_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__MMHUBBUB_PEWFCOUNTEW_INT1_STATUS	0x3A	// MMHUBBUB pewfmon countew1 intewwupt	MMHUBBUB_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew	
#define DCN_1_0__CTXID__MMHUBBUB_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__AZ_PEWFCOUNTEW_INT0_STATUS	0x3B	// AZ pewfmon countew0 intewwupt	AZ_PEWFMON_COUNTEW0_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew / Puwse	
#define DCN_1_0__CTXID__AZ_PEWFCOUNTEW_INT0_STATUS	0

#define DCN_1_0__SWCID__AZ_PEWFCOUNTEW_INT1_STATUS	0x3B	// AZ pewfmon countew1 intewwupt	AZ_PEWFMON_COUNTEW1_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE18	Wevew	
#define DCN_1_0__CTXID__AZ_PEWFCOUNTEW_INT1_STATUS	1

#define DCN_1_0__SWCID__DC_D1_OTG_VSTAWTUP	0x3C	// "OTG0 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG1_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D2_OTG_VSTAWTUP	0x3D	// "OTG1 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG2_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D3_OTG_VSTAWTUP	0x3E	// "OTG2 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG3_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D4_OTG_VSTAWTUP	0x3F	// "OTG3 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG4_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D5_OTG_VSTAWTUP	0x40	// "OTG4 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG5_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D6_OTG_VSTAWTUP	0x41	// "OTG5 VSTAWTUP event occuwwed intewwupt, VSTAWTUP event indicates a stawt of new fwame"	OTG6_IHC_VSTAWTUP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse

#define DCN_1_0__SWCID__DC_D1_OTG_VWEADY	0x42	// "OTG0 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG1_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D2_OTG_VWEADY	0x43	// "OTG1 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG2_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D3_OTG_VWEADY	0x44	// "OTG2 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG3_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D4_OTG_VWEADY	0x45	// "OTG3 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG4_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D5_OTG_VWEADY	0x46	// "OTG4 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG5_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse
#define DCN_1_0__SWCID__DC_D6_OTG_VWEADY	0x47	// "OTG5 VWEADY event occuwwed intewwupt, VWEADY event, VWEADY event indicates the time DCHUB can stawt to wequest data fow new fwame"	OTG6_IHC_VWEADY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE20	Wevew / Puwse

#define DCN_1_0__SWCID__OTG0_VSYNC_NOM	0x48	// OTG0 vsync nom intewwupt	OTG1_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS	Wevew / Puwse
#define DCN_1_0__SWCID__OTG1_VSYNC_NOM	0x49	// OTG1 vsync nom intewwupt	OTG2_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE	Wevew / Puwse
#define DCN_1_0__SWCID__OTG2_VSYNC_NOM	0x4A	// OTG2 vsync nom intewwupt	OTG3_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE2	Wevew / Puwse
#define DCN_1_0__SWCID__OTG3_VSYNC_NOM	0x4B	// OTG3 vsync nom intewwupt	OTG4_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE3	Wevew / Puwse
#define DCN_1_0__SWCID__OTG4_VSYNC_NOM	0x4C	// OTG4 vsync nom intewwupt	OTG5_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE4	Wevew / Puwse
#define DCN_1_0__SWCID__OTG5_VSYNC_NOM	0x4D	// OTG5 vsync nom intewwupt	OTG6_IHC_VSYNC_NOM_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE5	Wevew / Puwse

#define DCN_1_0__SWCID__DCPG_DCFE8_POWEW_UP_INT	0x4E	// Dispway pipe0 powew up intewwupt 	DCPG_IHC_DOMAIN8_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE8_POWEW_UP_INT	0

#define DCN_1_0__SWCID__DCPG_DCFE9_POWEW_UP_INT	0x4E	// Dispway pipe1 powew up intewwupt 	DCPG_IHC_DOMAIN9_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE9_POWEW_UP_INT	1

#define DCN_1_0__SWCID__DCPG_DCFE10_POWEW_UP_INT	0x4E	// Dispway pipe2 powew up intewwupt 	DCPG_IHC_DOMAIN10_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE10_POWEW_UP_INT	2

#define DCN_1_0__SWCID__DCPG_DCFE11_POWEW_UP_INT	0x4E	// Dispway pipe3 powew up intewwupt 	DCPG_IHC_DOMAIN11_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE11_POWEW_UP_INT	3

#define DCN_1_0__SWCID__DCPG_DCFE12_POWEW_UP_INT	0x4E	// Dispway pipe4 powew up intewwupt 	DCPG_IHC_DOMAIN12_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE12_POWEW_UP_INT	4

#define DCN_1_0__SWCID__DCPG_DCFE13_POWEW_UP_INT	0x4E	// Dispway pipe5 powew up intewwupt 	DCPG_IHC_DOMAIN13_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE13_POWEW_UP_INT	5

#define DCN_1_0__SWCID__DCPG_DCFE14_POWEW_UP_INT	0x4E	// Dispway pipe6 powew up intewwupt 	DCPG_IHC_DOMAIN14_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE14_POWEW_UP_INT	6

#define DCN_1_0__SWCID__DCPG_DCFE15_POWEW_UP_INT	0x4E	// Dispway pipe7 powew up intewwupt 	DCPG_IHC_DOMAIN15_POWEW_UP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE15_POWEW_UP_INT	7

#define DCN_1_0__SWCID__DCPG_DCFE8_POWEW_DOWN_INT	0x4E	// Dispway pipe0 powew down intewwupt 	DCPG_IHC_DOMAIN8_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE8_POWEW_DOWN_INT	8

#define DCN_1_0__SWCID__DCPG_DCFE9_POWEW_DOWN_INT	0x4E	// Dispway pipe1 powew down intewwupt 	DCPG_IHC_DOMAIN9_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE9_POWEW_DOWN_INT	9

#define DCN_1_0__SWCID__DCPG_DCFE10_POWEW_DOWN_INT	0x4E	// Dispway pipe2 powew down intewwupt 	DCPG_IHC_DOMAIN10_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE10_POWEW_DOWN_INT	10

#define DCN_1_0__SWCID__DCPG_DCFE11_POWEW_DOWN_INT	0x4E	// Dispway pipe3 powew down intewwupt 	DCPG_IHC_DOMAIN11_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE11_POWEW_DOWN_INT	11

#define DCN_1_0__SWCID__DCPG_DCFE12_POWEW_DOWN_INT	0x4E	// Dispway pipe4 powew down intewwupt 	DCPG_IHC_DOMAIN12_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE12_POWEW_DOWN_INT	12

#define DCN_1_0__SWCID__DCPG_DCFE13_POWEW_DOWN_INT	0x4E	// Dispway pipe5 powew down intewwupt 	DCPG_IHC_DOMAIN13_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE13_POWEW_DOWN_INT	13

#define DCN_1_0__SWCID__DCPG_DCFE14_POWEW_DOWN_INT	0x4E	// Dispway pipe6 powew down intewwupt 	DCPG_IHC_DOMAIN14_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE14_POWEW_DOWN_INT	14

#define DCN_1_0__SWCID__DCPG_DCFE15_POWEW_DOWN_INT	0x4E	// Dispway pipe7 powew down intewwupt 	DCPG_IHC_DOMAIN15_POWEW_DOWN_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew	
#define DCN_1_0__CTXID__DCPG_DCFE15_POWEW_DOWN_INT	15

#define DCN_1_0__SWCID__HUBP0_FWIP_INTEWWUPT	0x4F	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP0_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP1_FWIP_INTEWWUPT	0x50	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP1_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP2_FWIP_INTEWWUPT	0x51	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP2_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP3_FWIP_INTEWWUPT	0x52	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP3_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP4_FWIP_INTEWWUPT	0x53	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP4_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP5_FWIP_INTEWWUPT	0x54	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP5_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP6_FWIP_INTEWWUPT	0x55	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP6_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP7_FWIP_INTEWWUPT	0x56	// Fwip intewwupt is genewated when fwip wequest is accepted by fwip wogic and suwface is fwipped fwom owd suwface to new suwface.HUBP7_IHC_FWIP_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse

#define DCN_1_0__SWCID__OTG0_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x57	// "OTG0 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG0_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse
#define DCN_1_0__SWCID__OTG1_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x58	// "OTG1 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG1_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse
#define DCN_1_0__SWCID__OTG2_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x59	// "OTG2 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG2_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse
#define DCN_1_0__SWCID__OTG3_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x5A	// "OTG3 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG3_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse
#define DCN_1_0__SWCID__OTG4_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x5B	// "OTG4 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG4_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse
#define DCN_1_0__SWCID__OTG5_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	0x5C	// "OTG5 VUPDATE event without wock intewwupt, VUPDATE is update event fow doubwe buffewed wegistews"	OTG5_IHC_V_UPDATE_NO_WOCK_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE22	Wevew / Puwse

#define DCN_1_0__SWCID__HUBP0_FWIP_AWAY_INTEWWUPT	0x5D	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP0_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP1_FWIP_AWAY_INTEWWUPT	0x5E	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP1_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP2_FWIP_AWAY_INTEWWUPT	0x5F	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP2_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP3_FWIP_AWAY_INTEWWUPT	0x60	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP3_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP4_FWIP_AWAY_INTEWWUPT	0x61	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP4_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP5_FWIP_AWAY_INTEWWUPT	0x62	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP5_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP6_FWIP_AWAY_INTEWWUPT	0x63	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP6_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse
#define DCN_1_0__SWCID__HUBP7_FWIP_AWAY_INTEWWUPT	0x64	// Fwip_away intewwupt is genewated when aww data fow owd suwface is wetuwned and owd suwface is not used again aftew the suwface fwip.HUBP7_IHC_FWIP_AWAY_INTEWWUPT	DISP_INTEWWUPT_STATUS_CONTINUE17	Wevew / Puwse

#define DCN_1_0__SWCID__DMCUB_OUTBOX_HIGH_PWIOWITY_WEADY_INT       0x68
#define DCN_1_0__CTXID__DMCUB_OUTBOX_HIGH_PWIOWITY_WEADY_INT       6
#define DCN_1_0__SWCID__DMCUB_OUTBOX_WOW_PWIOWITY_WEADY_INT        0x68 // DMCUB_IHC_outbox1_weady_int IHC_DMCUB_outbox1_weady_int_ack DMCUB_OUTBOX_WOW_PWIOWITY_WEADY_INTEWWUPT DISP_INTEWWUPT_STATUS_CONTINUE24 Wevew/Puwse
#define DCN_1_0__CTXID__DMCUB_OUTBOX_WOW_PWIOWITY_WEADY_INT        8

#endif // __IWQSWCS_DCN_1_0_H__
