C:/Users/s153038/Desktop/systemverilog-example/testbench_example1.sv {1 {vlog -work work4_1 -sv C:/Users/s153038/Desktop/systemverilog-example/testbench_example1.sv
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench1

Top level modules:
	testbench1

} {} {}} C:/Users/s153038/Desktop/systemverilog-example/testbench_example2.sv {1 {vlog -work work4_1 -sv C:/Users/s153038/Desktop/systemverilog-example/testbench_example2.sv
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench2

Top level modules:
	testbench2

} {} {}} C:/Users/s153038/Desktop/systemverilog-example/testbench_example3.sv {1 {vlog -work work4_1 -sv C:/Users/s153038/Desktop/systemverilog-example/testbench_example3.sv
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench3

Top level modules:
	testbench3

} {} {}} C:/Users/s153038/Desktop/systemverilog-example/sillyfunction.sv {1 {vlog -work work4_1 -sv C:/Users/s153038/Desktop/systemverilog-example/sillyfunction.sv
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sillyfunction

Top level modules:
	sillyfunction

} {} {}}
