#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 14 13:30:30 2025
# Process ID: 98034
# Current directory: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1
# Command line: vivado -log test_env.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace
# Log file: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env.vdi
# Journal file: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/vivado.jou
# Running On: Toni-HP-ProBook, OS: Linux, CPU Frequency: 3566.683 MHz, CPU Physical cores: 4, Host memory: 16652 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: link_design -top test_env -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1574.941 ; gain = 0.000 ; free physical = 2745 ; free virtual = 12612
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
Finished Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.469 ; gain = 0.000 ; free physical = 2653 ; free virtual = 12520
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1735.469 ; gain = 411.941 ; free physical = 2653 ; free virtual = 12520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1824.281 ; gain = 88.812 ; free physical = 2658 ; free virtual = 12525

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c8d9e3be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.102 ; gain = 459.820 ; free physical = 2305 ; free virtual = 12172

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c8d9e3be

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2563.023 ; gain = 0.000 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2293c891f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2563.023 ; gain = 0.000 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20aa73ab7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2563.023 ; gain = 0.000 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20aa73ab7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2595.039 ; gain = 32.016 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20aa73ab7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2595.039 ; gain = 32.016 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20aa73ab7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2595.039 ; gain = 32.016 ; free physical = 2057 ; free virtual = 11923
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.039 ; gain = 0.000 ; free physical = 2057 ; free virtual = 11923
Ending Logic Optimization Task | Checksum: 262626afc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2595.039 ; gain = 32.016 ; free physical = 2057 ; free virtual = 11923

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 262626afc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2595.039 ; gain = 0.000 ; free physical = 2056 ; free virtual = 11923

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 262626afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.039 ; gain = 0.000 ; free physical = 2056 ; free virtual = 11923

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.039 ; gain = 0.000 ; free physical = 2056 ; free virtual = 11923
Ending Netlist Obfuscation Task | Checksum: 262626afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.039 ; gain = 0.000 ; free physical = 2056 ; free virtual = 11923
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2595.039 ; gain = 859.570 ; free physical = 2056 ; free virtual = 11923
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2635.059 ; gain = 32.016 ; free physical = 2049 ; free virtual = 11917
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2021 ; free virtual = 11888
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e96518c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2021 ; free virtual = 11888
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2021 ; free virtual = 11888

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 854f2aa2

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1996 ; free virtual = 11863

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee05b91f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2010 ; free virtual = 11877

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee05b91f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2010 ; free virtual = 11877
Phase 1 Placer Initialization | Checksum: ee05b91f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2010 ; free virtual = 11877

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 166d16fd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2029 ; free virtual = 11896

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ac56fa7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2029 ; free virtual = 11896

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c894249c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2029 ; free virtual = 11896

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d15cda0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2053 ; free virtual = 11920

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 44 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 0, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 25 nets or LUTs. Breaked 4 LUTs, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2051 ; free virtual = 11918

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             21  |                    25  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             21  |                    25  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d0af0d53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2051 ; free virtual = 11918
Phase 2.4 Global Placement Core | Checksum: 11493f763

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2050 ; free virtual = 11917
Phase 2 Global Placement | Checksum: 11493f763

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2050 ; free virtual = 11917

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13ebc6133

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2050 ; free virtual = 11917

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: be19f2f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2049 ; free virtual = 11916

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14b5f58ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2049 ; free virtual = 11916

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 112d3fec3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2049 ; free virtual = 11916

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14adc2a4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2044 ; free virtual = 11911

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1643ea20a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11902

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: dee4aceb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11902

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 975856d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11902

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14a9048cb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2032 ; free virtual = 11899
Phase 3 Detail Placement | Checksum: 14a9048cb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2032 ; free virtual = 11899

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25d82e22e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.927 | TNS=-31.369 |
Phase 1 Physical Synthesis Initialization | Checksum: 2199e992a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2032 ; free virtual = 11899
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 227af5967

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2032 ; free virtual = 11899
Phase 4.1.1.1 BUFG Insertion | Checksum: 25d82e22e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2032 ; free virtual = 11899

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.803. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab4f1376

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2030 ; free virtual = 11896

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2030 ; free virtual = 11896
Phase 4.1 Post Commit Optimization | Checksum: 1ab4f1376

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2030 ; free virtual = 11896

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab4f1376

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab4f1376

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898
Phase 4.3 Placer Reporting | Checksum: 1ab4f1376

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cf334b55

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898
Ending Placer Task | Checksum: 8cf9214a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11898
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2052 ; free virtual = 11919
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2048 ; free virtual = 11917
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2039 ; free virtual = 11906
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2040 ; free virtual = 11907
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2015 ; free virtual = 11882
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.28s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2015 ; free virtual = 11882

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-4.700 |
Phase 1 Physical Synthesis Initialization | Checksum: c4d81397

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2013 ; free virtual = 11880
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-4.700 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c4d81397

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 2013 ; free virtual = 11880

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-4.700 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-4.662 |
INFO: [Physopt 32-571] Net connectIFetch/CONV_INTEGER[0] was not replicated.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_9_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_9_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-4.491 |
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-4.872 |
INFO: [Physopt 32-663] Processed net connectIFetch/CONV_INTEGER[2].  Re-placed instance connectIFetch/PCReg_reg[4]
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-4.729 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_11_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_11_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-4.687 |
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.766 | TNS=-4.411 |
INFO: [Physopt 32-710] Processed net connectIFetch/Zero. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.753 | TNS=-4.171 |
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-3.865 |
INFO: [Physopt 32-663] Processed net connectIFetch/plusOp_carry_i_14_n_0.  Re-placed instance connectIFetch/plusOp_carry_i_14
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-3.179 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-3.081 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_30_31_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.663 | TNS=-2.774 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-2.527 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.636 | TNS=-2.423 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.629 | TNS=-2.332 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-1.903 |
INFO: [Physopt 32-663] Processed net connectIFetch/CONV_INTEGER[1].  Re-placed instance connectIFetch/PCReg_reg[3]
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.559 | TNS=-1.620 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.552 | TNS=-1.578 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[2]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-1.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-1.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-1.554 |
INFO: [Physopt 32-702] Processed net connectIDecode/PCReg_reg[6]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/PCReg_reg[6]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-1.554 |
Phase 3 Critical Path Optimization | Checksum: c4d81397

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1985 ; free virtual = 11852

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-1.554 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_12_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_12_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-1.488 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.521 | TNS=-1.392 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.506 | TNS=-1.309 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_8[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-1.274 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/PCReg_reg[6]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/PCReg_reg[6]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-1.274 |
Phase 4 Critical Path Optimization | Checksum: c4d81397

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1963 ; free virtual = 11831
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1963 ; free virtual = 11831
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.499 | TNS=-1.274 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.304  |          3.426  |            2  |              0  |                    24  |           0  |           2  |  00:00:08  |
|  Total          |          0.304  |          3.426  |            2  |              0  |                    24  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1963 ; free virtual = 11831
Ending Physical Synthesis Task | Checksum: ce84e5a8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1963 ; free virtual = 11831
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1963 ; free virtual = 11831
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2707.094 ; gain = 0.000 ; free physical = 1964 ; free virtual = 11833
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 73bedfab ConstDB: 0 ShapeSum: 653185c RouteDB: 0
Post Restoration Checksum: NetGraph: c7064690 NumContArr: 35bde90d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fcc42f9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.613 ; gain = 60.957 ; free physical = 1935 ; free virtual = 11759

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fcc42f9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2801.613 ; gain = 93.957 ; free physical = 1904 ; free virtual = 11727

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fcc42f9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2801.613 ; gain = 93.957 ; free physical = 1904 ; free virtual = 11727
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23d4af3a7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2816.910 ; gain = 109.254 ; free physical = 1896 ; free virtual = 11715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.331 | TNS=-0.575 | WHS=-0.117 | THS=-0.388 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 559
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 559
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22b3967c2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1877 ; free virtual = 11696

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22b3967c2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1877 ; free virtual = 11696
Phase 3 Initial Routing | Checksum: 185305e53

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1856 ; free virtual = 11691
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| sys_clk_pin        | sys_clk_pin       | connectIFetch/PCReg_reg[16]/D |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.207 | TNS=-16.542| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d86d1fed

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1841 ; free virtual = 11682

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.012 | TNS=-16.685| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fc5bb3b3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1782 ; free virtual = 11675

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.797 | TNS=-10.645| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20e7e27ba

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1790 ; free virtual = 11667

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.253 | TNS=-24.760| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14193863e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1839 ; free virtual = 11656
Phase 4 Rip-up And Reroute | Checksum: 14193863e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1839 ; free virtual = 11656

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124d1ea90

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2823.363 ; gain = 115.707 ; free physical = 1839 ; free virtual = 11656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.718 | TNS=-8.178 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 116afd2a3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116afd2a3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650
Phase 5 Delay and Skew Optimization | Checksum: 116afd2a3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec5fbfcb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.698 | TNS=-7.638 | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ec5fbfcb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650
Phase 6 Post Hold Fix | Checksum: ec5fbfcb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.192062 %
  Global Horizontal Routing Utilization  = 0.214834 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15603caed

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2836.363 ; gain = 128.707 ; free physical = 1833 ; free virtual = 11650

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15603caed

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2838.363 ; gain = 130.707 ; free physical = 1829 ; free virtual = 11646

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17da3cafb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2854.371 ; gain = 146.715 ; free physical = 1829 ; free virtual = 11646

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.698 | TNS=-7.638 | WHS=0.213  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17da3cafb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2854.371 ; gain = 146.715 ; free physical = 1829 ; free virtual = 11646
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2854.371 ; gain = 146.715 ; free physical = 1864 ; free virtual = 11681

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2854.371 ; gain = 147.277 ; free physical = 1864 ; free virtual = 11681
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2854.371 ; gain = 0.000 ; free physical = 1864 ; free virtual = 11683
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
302 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 13:31:59 2025...
