Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb  3 21:46:47 2020
| Host         : Bootcamp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNNLayer_timing_summary_routed.rpt -pb CNNLayer_timing_summary_routed.pb -rpx CNNLayer_timing_summary_routed.rpx -warn_on_violation
| Design       : CNNLayer
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 278 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.121        0.000                      0                  442        0.132        0.000                      0                  442       19.500        0.000                       0                   503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_40  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_40             12.121        0.000                      0                  442        0.132        0.000                      0                  442       19.500        0.000                       0                   503  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_40
  To Clock:  clk_40

Setup :            0  Failing Endpoints,  Worst Slack       12.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        27.857ns  (logic 12.099ns (43.432%)  route 15.758ns (56.568%))
  Logic Levels:           40  (CARRY4=22 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.449 r  FltRegister/mem_data_s_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    14.449    FltRegister/mem_data_s_reg[3]_i_299_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.783 r  FltRegister/mem_data_s_reg[11]_i_401/O[1]
                         net (fo=2, routed)           0.455    15.239    FltRegister_n_60
    SLICE_X35Y121        LUT2 (Prop_lut2_I1_O)        0.303    15.542 r  mem_data_s[7]_i_106/O
                         net (fo=2, routed)           0.533    16.074    mem_data_s[7]_i_106_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.459 r  mem_data_s_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.459    mem_data_s_reg[7]_i_105_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.681 r  mem_data_s_reg[11]_i_354/O[0]
                         net (fo=1, routed)           0.664    17.345    mem_data_s_reg[11]_i_354_n_7
    SLICE_X31Y122        LUT2 (Prop_lut2_I1_O)        0.299    17.644 r  mem_data_s[7]_i_94/O
                         net (fo=1, routed)           0.000    17.644    mem_data_s[7]_i_94_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.045 r  mem_data_s_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    18.045    mem_data_s_reg[7]_i_92_n_0
    SLICE_X31Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.379 r  mem_data_s_reg[11]_i_303/O[1]
                         net (fo=1, routed)           0.621    19.000    mem_data_s_reg[11]_i_303_n_6
    SLICE_X30Y127        LUT2 (Prop_lut2_I1_O)        0.303    19.303 r  mem_data_s[11]_i_271/O
                         net (fo=1, routed)           0.000    19.303    mem_data_s[11]_i_271_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.836 r  mem_data_s_reg[11]_i_255/CO[3]
                         net (fo=1, routed)           0.000    19.836    mem_data_s_reg[11]_i_255_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.055 r  mem_data_s_reg[16]_i_275/O[0]
                         net (fo=1, routed)           0.858    20.914    mem_data_s_reg[16]_i_275_n_7
    SLICE_X32Y126        LUT2 (Prop_lut2_I1_O)        0.295    21.209 r  mem_data_s[16]_i_232/O
                         net (fo=1, routed)           0.000    21.209    mem_data_s[16]_i_232_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.636 r  mem_data_s_reg[16]_i_176/O[1]
                         net (fo=1, routed)           0.703    22.338    mem_data_s_reg[16]_i_176_n_6
    SLICE_X39Y126        LUT2 (Prop_lut2_I1_O)        0.306    22.644 r  mem_data_s[16]_i_148/O
                         net (fo=1, routed)           0.000    22.644    mem_data_s[16]_i_148_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.284 r  mem_data_s_reg[16]_i_105/O[3]
                         net (fo=3, routed)           0.910    24.195    mem_data_s_reg[16]_i_105_n_4
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.306    24.501 r  mem_data_s[16]_i_76/O
                         net (fo=1, routed)           0.000    24.501    mem_data_s[16]_i_76_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.756 r  mem_data_s_reg[16]_i_37/O[3]
                         net (fo=3, routed)           0.700    25.456    mem_data_s_reg[16]_i_37_n_4
    SLICE_X39Y132        LUT2 (Prop_lut2_I0_O)        0.307    25.763 r  mem_data_s[16]_i_26/O
                         net (fo=1, routed)           0.000    25.763    mem_data_s[16]_i_26_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.011 r  mem_data_s_reg[16]_i_13/O[3]
                         net (fo=3, routed)           0.560    26.570    mem_data_s_reg[16]_i_13_n_4
    SLICE_X43Y132        LUT2 (Prop_lut2_I0_O)        0.306    26.876 r  mem_data_s[16]_i_8/O
                         net (fo=1, routed)           0.000    26.876    mem_data_s[16]_i_8_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.124 r  mem_data_s_reg[16]_i_4/O[3]
                         net (fo=3, routed)           0.776    27.900    C[15]
    SLICE_X44Y138        LUT2 (Prop_lut2_I0_O)        0.306    28.206 r  mem_data_s[15]_i_4/O
                         net (fo=1, routed)           0.000    28.206    mem_data_s[15]_i_4_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.607 r  mem_data_s_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.607    mem_data_s_reg[15]_i_1_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.830 r  mem_data_s_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    28.830    multOp[16]
    SLICE_X44Y139        FDRE                                         r  mem_data_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y139        FDRE                                         r  mem_data_s_reg[16]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y139        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[16]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -28.830    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.497ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        27.481ns  (logic 11.723ns (42.658%)  route 15.758ns (57.342%))
  Logic Levels:           39  (CARRY4=21 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.449 r  FltRegister/mem_data_s_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    14.449    FltRegister/mem_data_s_reg[3]_i_299_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.783 r  FltRegister/mem_data_s_reg[11]_i_401/O[1]
                         net (fo=2, routed)           0.455    15.239    FltRegister_n_60
    SLICE_X35Y121        LUT2 (Prop_lut2_I1_O)        0.303    15.542 r  mem_data_s[7]_i_106/O
                         net (fo=2, routed)           0.533    16.074    mem_data_s[7]_i_106_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.459 r  mem_data_s_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.459    mem_data_s_reg[7]_i_105_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.681 r  mem_data_s_reg[11]_i_354/O[0]
                         net (fo=1, routed)           0.664    17.345    mem_data_s_reg[11]_i_354_n_7
    SLICE_X31Y122        LUT2 (Prop_lut2_I1_O)        0.299    17.644 r  mem_data_s[7]_i_94/O
                         net (fo=1, routed)           0.000    17.644    mem_data_s[7]_i_94_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.045 r  mem_data_s_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    18.045    mem_data_s_reg[7]_i_92_n_0
    SLICE_X31Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.379 r  mem_data_s_reg[11]_i_303/O[1]
                         net (fo=1, routed)           0.621    19.000    mem_data_s_reg[11]_i_303_n_6
    SLICE_X30Y127        LUT2 (Prop_lut2_I1_O)        0.303    19.303 r  mem_data_s[11]_i_271/O
                         net (fo=1, routed)           0.000    19.303    mem_data_s[11]_i_271_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.836 r  mem_data_s_reg[11]_i_255/CO[3]
                         net (fo=1, routed)           0.000    19.836    mem_data_s_reg[11]_i_255_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.055 r  mem_data_s_reg[16]_i_275/O[0]
                         net (fo=1, routed)           0.858    20.914    mem_data_s_reg[16]_i_275_n_7
    SLICE_X32Y126        LUT2 (Prop_lut2_I1_O)        0.295    21.209 r  mem_data_s[16]_i_232/O
                         net (fo=1, routed)           0.000    21.209    mem_data_s[16]_i_232_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.636 r  mem_data_s_reg[16]_i_176/O[1]
                         net (fo=1, routed)           0.703    22.338    mem_data_s_reg[16]_i_176_n_6
    SLICE_X39Y126        LUT2 (Prop_lut2_I1_O)        0.306    22.644 r  mem_data_s[16]_i_148/O
                         net (fo=1, routed)           0.000    22.644    mem_data_s[16]_i_148_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.284 r  mem_data_s_reg[16]_i_105/O[3]
                         net (fo=3, routed)           0.910    24.195    mem_data_s_reg[16]_i_105_n_4
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.306    24.501 r  mem_data_s[16]_i_76/O
                         net (fo=1, routed)           0.000    24.501    mem_data_s[16]_i_76_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.756 r  mem_data_s_reg[16]_i_37/O[3]
                         net (fo=3, routed)           0.700    25.456    mem_data_s_reg[16]_i_37_n_4
    SLICE_X39Y132        LUT2 (Prop_lut2_I0_O)        0.307    25.763 r  mem_data_s[16]_i_26/O
                         net (fo=1, routed)           0.000    25.763    mem_data_s[16]_i_26_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.011 r  mem_data_s_reg[16]_i_13/O[3]
                         net (fo=3, routed)           0.560    26.570    mem_data_s_reg[16]_i_13_n_4
    SLICE_X43Y132        LUT2 (Prop_lut2_I0_O)        0.306    26.876 r  mem_data_s[16]_i_8/O
                         net (fo=1, routed)           0.000    26.876    mem_data_s[16]_i_8_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.124 r  mem_data_s_reg[16]_i_4/O[3]
                         net (fo=3, routed)           0.776    27.900    C[15]
    SLICE_X44Y138        LUT2 (Prop_lut2_I0_O)        0.306    28.206 r  mem_data_s[15]_i_4/O
                         net (fo=1, routed)           0.000    28.206    mem_data_s[15]_i_4_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.454 r  mem_data_s_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    28.454    multOp[15]
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[15]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[15]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -28.454    
  -------------------------------------------------------------------
                         slack                                 12.497    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        26.895ns  (logic 11.733ns (43.625%)  route 15.162ns (56.375%))
  Logic Levels:           39  (CARRY4=21 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.449 r  FltRegister/mem_data_s_reg[3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    14.449    FltRegister/mem_data_s_reg[3]_i_299_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.783 r  FltRegister/mem_data_s_reg[11]_i_401/O[1]
                         net (fo=2, routed)           0.455    15.239    FltRegister_n_60
    SLICE_X35Y121        LUT2 (Prop_lut2_I1_O)        0.303    15.542 r  mem_data_s[7]_i_106/O
                         net (fo=2, routed)           0.533    16.074    mem_data_s[7]_i_106_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.459 r  mem_data_s_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.459    mem_data_s_reg[7]_i_105_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.681 r  mem_data_s_reg[11]_i_354/O[0]
                         net (fo=1, routed)           0.664    17.345    mem_data_s_reg[11]_i_354_n_7
    SLICE_X31Y122        LUT2 (Prop_lut2_I1_O)        0.299    17.644 r  mem_data_s[7]_i_94/O
                         net (fo=1, routed)           0.000    17.644    mem_data_s[7]_i_94_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.045 r  mem_data_s_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    18.045    mem_data_s_reg[7]_i_92_n_0
    SLICE_X31Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.379 r  mem_data_s_reg[11]_i_303/O[1]
                         net (fo=1, routed)           0.621    19.000    mem_data_s_reg[11]_i_303_n_6
    SLICE_X30Y127        LUT2 (Prop_lut2_I1_O)        0.303    19.303 r  mem_data_s[11]_i_271/O
                         net (fo=1, routed)           0.000    19.303    mem_data_s[11]_i_271_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    19.533 r  mem_data_s_reg[11]_i_255/O[1]
                         net (fo=1, routed)           0.683    20.217    mem_data_s_reg[11]_i_255_n_6
    SLICE_X32Y125        LUT2 (Prop_lut2_I1_O)        0.306    20.523 r  mem_data_s[11]_i_223/O
                         net (fo=1, routed)           0.000    20.523    mem_data_s[11]_i_223_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.101 r  mem_data_s_reg[11]_i_204/O[2]
                         net (fo=1, routed)           0.716    21.817    mem_data_s_reg[11]_i_204_n_5
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.301    22.118 r  mem_data_s[11]_i_171/O
                         net (fo=1, routed)           0.000    22.118    mem_data_s[11]_i_171_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.366 r  mem_data_s_reg[11]_i_153/O[2]
                         net (fo=1, routed)           0.570    22.936    mem_data_s_reg[11]_i_153_n_5
    SLICE_X38Y128        LUT2 (Prop_lut2_I1_O)        0.302    23.238 r  mem_data_s[11]_i_120/O
                         net (fo=1, routed)           0.000    23.238    mem_data_s[11]_i_120_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.618 r  mem_data_s_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    23.618    mem_data_s_reg[11]_i_105_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.941 r  mem_data_s_reg[16]_i_37/O[1]
                         net (fo=1, routed)           0.744    24.685    mem_data_s_reg[16]_i_37_n_6
    SLICE_X39Y132        LUT2 (Prop_lut2_I1_O)        0.306    24.991 r  mem_data_s[16]_i_28/O
                         net (fo=1, routed)           0.000    24.991    mem_data_s[16]_i_28_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.571 r  mem_data_s_reg[16]_i_13/O[2]
                         net (fo=1, routed)           0.559    26.130    mem_data_s_reg[16]_i_13_n_5
    SLICE_X43Y132        LUT2 (Prop_lut2_I1_O)        0.302    26.432 r  mem_data_s[16]_i_9/O
                         net (fo=1, routed)           0.000    26.432    mem_data_s[16]_i_9_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.680 r  mem_data_s_reg[16]_i_4/O[2]
                         net (fo=1, routed)           0.639    27.318    C[14]
    SLICE_X44Y138        LUT2 (Prop_lut2_I1_O)        0.302    27.620 r  mem_data_s[15]_i_5/O
                         net (fo=1, routed)           0.000    27.620    mem_data_s[15]_i_5_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.868 r  mem_data_s_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.868    multOp[14]
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[14]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[14]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -27.868    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        26.563ns  (logic 11.758ns (44.265%)  route 14.805ns (55.735%))
  Logic Levels:           38  (CARRY4=20 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.849 r  mem_data_s_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.849    mem_data_s_reg[7]_i_40_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.172 r  mem_data_s_reg[11]_i_105/O[1]
                         net (fo=1, routed)           0.578    23.750    mem_data_s_reg[11]_i_105_n_6
    SLICE_X39Y131        LUT2 (Prop_lut2_I1_O)        0.306    24.056 r  mem_data_s[11]_i_73/O
                         net (fo=1, routed)           0.000    24.056    mem_data_s[11]_i_73_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.636 r  mem_data_s_reg[11]_i_54/O[2]
                         net (fo=1, routed)           0.559    25.195    mem_data_s_reg[11]_i_54_n_5
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.302    25.497 r  mem_data_s[11]_i_21/O
                         net (fo=1, routed)           0.000    25.497    mem_data_s[11]_i_21_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.849 r  mem_data_s_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.645    26.495    C[11]
    SLICE_X44Y137        LUT2 (Prop_lut2_I1_O)        0.306    26.801 r  mem_data_s[11]_i_3/O
                         net (fo=1, routed)           0.000    26.801    mem_data_s[11]_i_3_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.202 r  mem_data_s_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.202    mem_data_s_reg[11]_i_1_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.536 r  mem_data_s_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.536    multOp[13]
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[13]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -27.536    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.526ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        26.452ns  (logic 11.647ns (44.031%)  route 14.805ns (55.969%))
  Logic Levels:           38  (CARRY4=20 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.849 r  mem_data_s_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.849    mem_data_s_reg[7]_i_40_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.172 r  mem_data_s_reg[11]_i_105/O[1]
                         net (fo=1, routed)           0.578    23.750    mem_data_s_reg[11]_i_105_n_6
    SLICE_X39Y131        LUT2 (Prop_lut2_I1_O)        0.306    24.056 r  mem_data_s[11]_i_73/O
                         net (fo=1, routed)           0.000    24.056    mem_data_s[11]_i_73_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.636 r  mem_data_s_reg[11]_i_54/O[2]
                         net (fo=1, routed)           0.559    25.195    mem_data_s_reg[11]_i_54_n_5
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.302    25.497 r  mem_data_s[11]_i_21/O
                         net (fo=1, routed)           0.000    25.497    mem_data_s[11]_i_21_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.849 r  mem_data_s_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.645    26.495    C[11]
    SLICE_X44Y137        LUT2 (Prop_lut2_I1_O)        0.306    26.801 r  mem_data_s[11]_i_3/O
                         net (fo=1, routed)           0.000    26.801    mem_data_s[11]_i_3_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.202 r  mem_data_s_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.202    mem_data_s_reg[11]_i_1_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.425 r  mem_data_s_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.425    multOp[12]
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[12]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[12]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -27.425    
  -------------------------------------------------------------------
                         slack                                 13.526    

Slack (MET) :             13.902ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        26.076ns  (logic 11.271ns (43.224%)  route 14.805ns (56.776%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.849 r  mem_data_s_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.849    mem_data_s_reg[7]_i_40_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.172 r  mem_data_s_reg[11]_i_105/O[1]
                         net (fo=1, routed)           0.578    23.750    mem_data_s_reg[11]_i_105_n_6
    SLICE_X39Y131        LUT2 (Prop_lut2_I1_O)        0.306    24.056 r  mem_data_s[11]_i_73/O
                         net (fo=1, routed)           0.000    24.056    mem_data_s[11]_i_73_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.636 r  mem_data_s_reg[11]_i_54/O[2]
                         net (fo=1, routed)           0.559    25.195    mem_data_s_reg[11]_i_54_n_5
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.302    25.497 r  mem_data_s[11]_i_21/O
                         net (fo=1, routed)           0.000    25.497    mem_data_s[11]_i_21_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.849 r  mem_data_s_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.645    26.495    C[11]
    SLICE_X44Y137        LUT2 (Prop_lut2_I1_O)        0.306    26.801 r  mem_data_s[11]_i_3/O
                         net (fo=1, routed)           0.000    26.801    mem_data_s[11]_i_3_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.049 r  mem_data_s_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.049    multOp[11]
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[11]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y137        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -27.049    
  -------------------------------------------------------------------
                         slack                                 13.902    

Slack (MET) :             14.017ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        25.961ns  (logic 11.163ns (42.999%)  route 14.798ns (57.001%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.849 r  mem_data_s_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.849    mem_data_s_reg[7]_i_40_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.172 r  mem_data_s_reg[11]_i_105/O[1]
                         net (fo=1, routed)           0.578    23.750    mem_data_s_reg[11]_i_105_n_6
    SLICE_X39Y131        LUT2 (Prop_lut2_I1_O)        0.306    24.056 r  mem_data_s[11]_i_73/O
                         net (fo=1, routed)           0.000    24.056    mem_data_s[11]_i_73_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.636 r  mem_data_s_reg[11]_i_54/O[2]
                         net (fo=1, routed)           0.559    25.195    mem_data_s_reg[11]_i_54_n_5
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.302    25.497 r  mem_data_s[11]_i_21/O
                         net (fo=1, routed)           0.000    25.497    mem_data_s[11]_i_21_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.745 r  mem_data_s_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.639    26.384    C[10]
    SLICE_X44Y137        LUT2 (Prop_lut2_I1_O)        0.302    26.686 r  mem_data_s[11]_i_4/O
                         net (fo=1, routed)           0.000    26.686    mem_data_s[11]_i_4_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    26.934 r  mem_data_s_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.934    multOp[10]
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[10]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y137        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -26.934    
  -------------------------------------------------------------------
                         slack                                 14.017    

Slack (MET) :             14.182ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        25.796ns  (logic 10.968ns (42.518%)  route 14.828ns (57.482%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.719 r  mem_data_s_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.603    23.323    mem_data_s_reg[7]_i_40_n_5
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.301    23.624 r  mem_data_s[7]_i_30/O
                         net (fo=1, routed)           0.000    23.624    mem_data_s[7]_i_30_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    23.872 r  mem_data_s_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.559    24.431    mem_data_s_reg[7]_i_27_n_5
    SLICE_X43Y130        LUT2 (Prop_lut2_I1_O)        0.302    24.733 r  mem_data_s[7]_i_17/O
                         net (fo=1, routed)           0.000    24.733    mem_data_s[7]_i_17_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.085 r  mem_data_s_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.643    25.728    C[7]
    SLICE_X44Y136        LUT2 (Prop_lut2_I1_O)        0.306    26.034 r  mem_data_s[7]_i_3/O
                         net (fo=1, routed)           0.000    26.034    mem_data_s[7]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.435 r  mem_data_s_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.435    mem_data_s_reg[7]_i_1_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.769 r  mem_data_s_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.769    multOp[9]
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[9]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y137        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -26.769    
  -------------------------------------------------------------------
                         slack                                 14.182    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        25.685ns  (logic 10.857ns (42.270%)  route 14.828ns (57.730%))
  Logic Levels:           37  (CARRY4=19 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.719 r  mem_data_s_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.603    23.323    mem_data_s_reg[7]_i_40_n_5
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.301    23.624 r  mem_data_s[7]_i_30/O
                         net (fo=1, routed)           0.000    23.624    mem_data_s[7]_i_30_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    23.872 r  mem_data_s_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.559    24.431    mem_data_s_reg[7]_i_27_n_5
    SLICE_X43Y130        LUT2 (Prop_lut2_I1_O)        0.302    24.733 r  mem_data_s[7]_i_17/O
                         net (fo=1, routed)           0.000    24.733    mem_data_s[7]_i_17_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.085 r  mem_data_s_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.643    25.728    C[7]
    SLICE_X44Y136        LUT2 (Prop_lut2_I1_O)        0.306    26.034 r  mem_data_s[7]_i_3/O
                         net (fo=1, routed)           0.000    26.034    mem_data_s[7]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.435 r  mem_data_s_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.435    mem_data_s_reg[7]_i_1_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.658 r  mem_data_s_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.658    multOp[8]
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[8]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y137        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[8]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -26.658    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.669ns  (required time - arrival time)
  Source:                 index_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_data_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_40 rise@40.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        25.309ns  (logic 10.481ns (41.412%)  route 14.828ns (58.588%))
  Logic Levels:           36  (CARRY4=18 LUT1=1 LUT2=9 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.973     0.973    clk
    SLICE_X46Y127        FDCE                                         r  index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.518     1.491 f  index_c_reg[1]/Q
                         net (fo=5, routed)           0.431     1.922    index_c_reg_n_0_[1]
    SLICE_X44Y127        LUT1 (Prop_lut1_I0_O)        0.124     2.046 r  index_c[30]_i_21/O
                         net (fo=1, routed)           0.000     2.046    index_c[30]_i_21_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.578 r  index_c_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.578    index_c_reg[30]_i_16_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  index_c_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.692    index_c_reg[30]_i_17_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.806 r  index_c_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.806    index_c_reg[30]_i_13_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.920 r  index_c_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.920    index_c_reg[30]_i_14_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.034 r  index_c_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.034    index_c_reg[30]_i_20_n_0
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.273 f  index_c_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.847     4.120    index_c2[23]
    SLICE_X42Y132        LUT4 (Prop_lut4_I0_O)        0.302     4.422 r  index_c[30]_i_11/O
                         net (fo=1, routed)           0.795     5.216    index_c[30]_i_11_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.340 r  index_c[30]_i_5/O
                         net (fo=61, routed)          0.840     6.180    index_c[30]_i_5_n_0
    SLICE_X35Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.304 r  mem_data_s[3]_i_75/O
                         net (fo=1, routed)           0.000     6.304    mem_data_s[3]_i_75_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.728 r  mem_data_s_reg[3]_i_42/O[1]
                         net (fo=81, routed)          1.223     7.951    CinRegister/mem_data_s[16]_i_294_0[1]
    SLICE_X29Y137        LUT6 (Prop_lut6_I2_O)        0.303     8.254 r  CinRegister/mem_data_s[3]_i_91/O
                         net (fo=1, routed)           0.806     9.060    CinRegister/mem_data_s[3]_i_91_n_0
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.152     9.212 r  CinRegister/mem_data_s[3]_i_63/O
                         net (fo=3, routed)           0.972    10.184    CinRegister/m[0,1][0]
    SLICE_X29Y138        LUT6 (Prop_lut6_I3_O)        0.326    10.510 r  CinRegister/mem_data_s[3]_i_326/O
                         net (fo=1, routed)           0.745    11.255    CinRegister/mem_data_s[3]_i_326_n_0
    SLICE_X27Y138        LUT3 (Prop_lut3_I2_O)        0.150    11.405 r  CinRegister/mem_data_s[3]_i_320/O
                         net (fo=13, routed)          1.941    13.346    FltRegister/mem_data_s_reg[11]_i_400_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I3_O)        0.326    13.672 r  FltRegister/mem_data_s[3]_i_307/O
                         net (fo=1, routed)           0.379    14.051    FltRegister/mem_data_s[3]_i_307_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.489 r  FltRegister/mem_data_s_reg[3]_i_299/O[3]
                         net (fo=3, routed)           0.593    15.082    FltRegister_n_54
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.306    15.388 r  mem_data_s[7]_i_112/O
                         net (fo=1, routed)           0.000    15.388    mem_data_s[7]_i_112_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.635 r  mem_data_s_reg[7]_i_105/O[0]
                         net (fo=1, routed)           0.664    16.299    mem_data_s_reg[7]_i_105_n_7
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.299    16.598 r  mem_data_s[3]_i_268/O
                         net (fo=1, routed)           0.000    16.598    mem_data_s[3]_i_268_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.999 r  mem_data_s_reg[3]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.999    mem_data_s_reg[3]_i_240_n_0
    SLICE_X31Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.221 r  mem_data_s_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.641    17.862    mem_data_s_reg[7]_i_92_n_7
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.299    18.161 r  mem_data_s[7]_i_84/O
                         net (fo=1, routed)           0.000    18.161    mem_data_s[7]_i_84_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.588 r  mem_data_s_reg[7]_i_79/O[1]
                         net (fo=1, routed)           0.710    19.298    mem_data_s_reg[7]_i_79_n_6
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.306    19.604 r  mem_data_s[7]_i_70/O
                         net (fo=1, routed)           0.000    19.604    mem_data_s[7]_i_70_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.182 r  mem_data_s_reg[7]_i_66/O[2]
                         net (fo=1, routed)           0.721    20.902    mem_data_s_reg[7]_i_66_n_5
    SLICE_X39Y124        LUT2 (Prop_lut2_I1_O)        0.301    21.203 r  mem_data_s[7]_i_56/O
                         net (fo=1, routed)           0.000    21.203    mem_data_s[7]_i_56_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.451 r  mem_data_s_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.716    22.167    mem_data_s_reg[7]_i_53_n_5
    SLICE_X38Y127        LUT2 (Prop_lut2_I1_O)        0.302    22.469 r  mem_data_s[7]_i_43/O
                         net (fo=1, routed)           0.000    22.469    mem_data_s[7]_i_43_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.719 r  mem_data_s_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.603    23.323    mem_data_s_reg[7]_i_40_n_5
    SLICE_X39Y130        LUT2 (Prop_lut2_I1_O)        0.301    23.624 r  mem_data_s[7]_i_30/O
                         net (fo=1, routed)           0.000    23.624    mem_data_s[7]_i_30_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    23.872 r  mem_data_s_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.559    24.431    mem_data_s_reg[7]_i_27_n_5
    SLICE_X43Y130        LUT2 (Prop_lut2_I1_O)        0.302    24.733 r  mem_data_s[7]_i_17/O
                         net (fo=1, routed)           0.000    24.733    mem_data_s[7]_i_17_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.085 r  mem_data_s_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.643    25.728    C[7]
    SLICE_X44Y136        LUT2 (Prop_lut2_I1_O)        0.306    26.034 r  mem_data_s[7]_i_3/O
                         net (fo=1, routed)           0.000    26.034    mem_data_s[7]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.282 r  mem_data_s_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.282    multOp[7]
    SLICE_X44Y136        FDRE                                         r  mem_data_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  clk (IN)
                         net (fo=502, unset)          0.924    40.924    clk
    SLICE_X44Y136        FDRE                                         r  mem_data_s_reg[7]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
    SLICE_X44Y136        FDRE (Setup_fdre_C_D)        0.062    40.951    mem_data_s_reg[7]
  -------------------------------------------------------------------
                         required time                         40.951    
                         arrival time                         -26.282    
  -------------------------------------------------------------------
                         slack                                 14.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RAM/RAM_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    RAM/clk
    SLICE_X53Y138        FDCE                                         r  RAM/RAM_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  RAM/RAM_reg[8][2]/Q
                         net (fo=1, routed)           0.058     0.610    RAM/RAM_reg[8][2]
    SLICE_X52Y138        LUT5 (Prop_lut5_I0_O)        0.045     0.655 r  RAM/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.655    RAM/RAM[0]_0[2]
    SLICE_X52Y138        FDCE                                         r  RAM/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X52Y138        FDCE                                         r  RAM/data_out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.091     0.523    RAM/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CinRegister/stbl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_wr_en_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    CinRegister/clk
    SLICE_X46Y141        FDCE                                         r  CinRegister/stbl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_fdce_C_Q)         0.148     0.558 r  CinRegister/stbl_reg/Q
                         net (fo=3, routed)           0.075     0.633    CinRegister/stbl_flt
    SLICE_X46Y141        LUT6 (Prop_lut6_I4_O)        0.098     0.731 r  CinRegister/mem_wr_en_s_i_1/O
                         net (fo=1, routed)           0.000     0.731    CinRegister_n_247
    SLICE_X46Y141        FDCE                                         r  mem_wr_en_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    clk
    SLICE_X46Y141        FDCE                                         r  mem_wr_en_s_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y141        FDCE (Hold_fdce_C_D)         0.120     0.552    mem_wr_en_s_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RAM/RAM_reg[8][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.476%)  route 0.107ns (36.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    RAM/clk
    SLICE_X48Y140        FDCE                                         r  RAM/RAM_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  RAM/RAM_reg[8][15]/Q
                         net (fo=1, routed)           0.107     0.658    RAM/RAM_reg[8][15]
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.045     0.703 r  RAM/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.703    RAM/RAM[0]_0[15]
    SLICE_X49Y139        FDCE                                         r  RAM/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X49Y139        FDCE                                         r  RAM/data_out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y139        FDCE (Hold_fdce_C_D)         0.092     0.524    RAM/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mem_data_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/RAM_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y138        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mem_data_s_reg[14]/Q
                         net (fo=9, routed)           0.131     0.682    RAM/Q[14]
    SLICE_X45Y138        FDCE                                         r  RAM/RAM_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X45Y138        FDCE                                         r  RAM/RAM_reg[2][14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y138        FDCE (Hold_fdce_C_D)         0.066     0.498    RAM/RAM_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RAM/RAM_reg[8][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.328%)  route 0.112ns (37.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    RAM/clk
    SLICE_X49Y135        FDCE                                         r  RAM/RAM_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  RAM/RAM_reg[8][13]/Q
                         net (fo=1, routed)           0.112     0.664    RAM/RAM_reg[8][13]
    SLICE_X51Y135        LUT5 (Prop_lut5_I0_O)        0.045     0.709 r  RAM/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.709    RAM/RAM[0]_0[13]
    SLICE_X51Y135        FDCE                                         r  RAM/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X51Y135        FDCE                                         r  RAM/data_out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y135        FDCE (Hold_fdce_C_D)         0.092     0.524    RAM/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 index_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            index_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    clk
    SLICE_X35Y133        FDCE                                         r  index_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  index_r_reg[0]/Q
                         net (fo=4, routed)           0.079     0.630    index_r_reg[0]
    SLICE_X35Y133        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.754 r  index_r_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.754    index_r_reg[0]_i_1_n_6
    SLICE_X35Y133        FDCE                                         r  index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    clk
    SLICE_X35Y133        FDCE                                         r  index_r_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y133        FDCE (Hold_fdce_C_D)         0.105     0.537    index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 RAM/RAM_reg[8][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    RAM/clk
    SLICE_X53Y141        FDCE                                         r  RAM/RAM_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  RAM/RAM_reg[8][9]/Q
                         net (fo=1, routed)           0.146     0.697    RAM/RAM_reg[8][9]
    SLICE_X52Y141        LUT5 (Prop_lut5_I0_O)        0.045     0.742 r  RAM/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.742    RAM/RAM[0]_0[9]
    SLICE_X52Y141        FDCE                                         r  RAM/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X52Y141        FDCE                                         r  RAM/data_out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y141        FDCE (Hold_fdce_C_D)         0.091     0.523    RAM/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mem_data_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/RAM_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.207%)  route 0.185ns (56.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y138        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mem_data_s_reg[12]/Q
                         net (fo=9, routed)           0.185     0.736    RAM/Q[12]
    SLICE_X49Y140        FDCE                                         r  RAM/RAM_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X49Y140        FDCE                                         r  RAM/RAM_reg[4][12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y140        FDCE (Hold_fdce_C_D)         0.070     0.502    RAM/RAM_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mem_data_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/RAM_reg[6][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.889%)  route 0.188ns (57.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    clk
    SLICE_X44Y137        FDRE                                         r  mem_data_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mem_data_s_reg[10]/Q
                         net (fo=9, routed)           0.188     0.739    RAM/Q[10]
    SLICE_X47Y138        FDCE                                         r  RAM/RAM_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X47Y138        FDCE                                         r  RAM/RAM_reg[6][10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y138        FDCE (Hold_fdce_C_D)         0.070     0.502    RAM/RAM_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mem_data_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM/RAM_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40 rise@0.000ns - clk_40 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.210%)  route 0.185ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.410     0.410    clk
    SLICE_X44Y138        FDRE                                         r  mem_data_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y138        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mem_data_s_reg[14]/Q
                         net (fo=9, routed)           0.185     0.736    RAM/Q[14]
    SLICE_X49Y140        FDCE                                         r  RAM/RAM_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40 rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=502, unset)          0.432     0.432    RAM/clk
    SLICE_X49Y140        FDCE                                         r  RAM/RAM_reg[4][14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y140        FDCE (Hold_fdce_C_D)         0.066     0.498    RAM/RAM_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X27Y138  CinRegister/d_out_reg[0,0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X38Y137  CinRegister/d_out_reg[0,0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y135  CinRegister/d_out_reg[0,0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y136  CinRegister/d_out_reg[0,0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X36Y139  CinRegister/d_out_reg[0,0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X39Y139  CinRegister/d_out_reg[0,0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X41Y141  CinRegister/d_out_reg[0,0][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y137  CinRegister/d_out_reg[0,0][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X29Y137  CinRegister/d_out_reg[0,1][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X36Y136  CinRegister/d_out_reg[0,1][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y138  CinRegister/d_out_reg[0,0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y138  CinRegister/d_out_reg[0,0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y137  CinRegister/d_out_reg[0,0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y137  CinRegister/d_out_reg[0,0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y135  CinRegister/d_out_reg[0,0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y135  CinRegister/d_out_reg[0,0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y136  CinRegister/d_out_reg[0,0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y136  CinRegister/d_out_reg[0,0][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y139  CinRegister/d_out_reg[0,0][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y139  CinRegister/d_out_reg[0,0][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y138  CinRegister/d_out_reg[0,0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X27Y138  CinRegister/d_out_reg[0,0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y137  CinRegister/d_out_reg[0,0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y137  CinRegister/d_out_reg[0,0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y135  CinRegister/d_out_reg[0,0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y135  CinRegister/d_out_reg[0,0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y136  CinRegister/d_out_reg[0,0][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y136  CinRegister/d_out_reg[0,0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y139  CinRegister/d_out_reg[0,0][4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y139  CinRegister/d_out_reg[0,0][4]/C



