#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 29 04:18:00 2024
# Process ID: 4060
# Current directory: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1
# Command line: vivado.exe -log mbdesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mbdesign_wrapper.tcl -notrace
# Log file: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper.vdi
# Journal file: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1\vivado.jou
# Running On: DESKTOP-LG2R7V4, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17073 MB
#-----------------------------------------------------------
source mbdesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/ip_repo/dig_stopwatch_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.cache/ip 
Command: link_design -top mbdesign_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_timer_0_1/mbdesign_axi_timer_0_1.dcp' for cell 'mbdesign_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_uartlite_0_2/mbdesign_axi_uartlite_0_2.dcp' for cell 'mbdesign_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0.dcp' for cell 'mbdesign_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_dig_stopwatch_0_0/mbdesign_dig_stopwatch_0_0.dcp' for cell 'mbdesign_i/dig_stopwatch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_mdm_1_0/mbdesign_mdm_1_0.dcp' for cell 'mbdesign_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_microblaze_0_0/mbdesign_microblaze_0_0.dcp' for cell 'mbdesign_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/mbdesign_rst_clk_wiz_1_100M_0.dcp' for cell 'mbdesign_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_xbar_0/mbdesign_xbar_0.dcp' for cell 'mbdesign_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_dlmb_bram_if_cntlr_0/mbdesign_dlmb_bram_if_cntlr_0.dcp' for cell 'mbdesign_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_dlmb_v10_0/mbdesign_dlmb_v10_0.dcp' for cell 'mbdesign_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_ilmb_bram_if_cntlr_0/mbdesign_ilmb_bram_if_cntlr_0.dcp' for cell 'mbdesign_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_ilmb_v10_0/mbdesign_ilmb_v10_0.dcp' for cell 'mbdesign_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_lmb_bram_0/mbdesign_lmb_bram_0.dcp' for cell 'mbdesign_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1391.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_microblaze_0_0/mbdesign_microblaze_0_0.xdc] for cell 'mbdesign_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_microblaze_0_0/mbdesign_microblaze_0_0.xdc] for cell 'mbdesign_i/microblaze_0/U0'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0_board.xdc] for cell 'mbdesign_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0_board.xdc] for cell 'mbdesign_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0.xdc] for cell 'mbdesign_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2100.387 ; gain = 580.242
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_clk_wiz_1_0/mbdesign_clk_wiz_1_0.xdc] for cell 'mbdesign_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/mbdesign_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mbdesign_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/mbdesign_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mbdesign_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/mbdesign_rst_clk_wiz_1_100M_0.xdc] for cell 'mbdesign_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/mbdesign_rst_clk_wiz_1_100M_0.xdc] for cell 'mbdesign_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_uartlite_0_2/mbdesign_axi_uartlite_0_2_board.xdc] for cell 'mbdesign_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_uartlite_0_2/mbdesign_axi_uartlite_0_2_board.xdc] for cell 'mbdesign_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_uartlite_0_2/mbdesign_axi_uartlite_0_2.xdc] for cell 'mbdesign_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_uartlite_0_2/mbdesign_axi_uartlite_0_2.xdc] for cell 'mbdesign_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_timer_0_1/mbdesign_axi_timer_0_1.xdc] for cell 'mbdesign_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_axi_timer_0_1/mbdesign_axi_timer_0_1.xdc] for cell 'mbdesign_i/axi_timer_0/U0'
Parsing XDC File [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'EN[0]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[1]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[2]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[3]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[4]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[5]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[6]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EN[7]'. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/Nexys4DDR_Master.xdc]
Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_mdm_1_0/mbdesign_mdm_1_0.xdc] for cell 'mbdesign_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_mdm_1_0/mbdesign_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_mdm_1_0/mbdesign_mdm_1_0.xdc] for cell 'mbdesign_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mbdesign_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.gen/sources_1/bd/mbdesign/ip/mbdesign_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2100.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

27 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2100.387 ; gain = 1168.848
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.387 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 147a4b234

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2119.418 ; gain = 19.031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mbdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ab75e04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 80 cells and removed 136 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b6186a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11beca08c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.584 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net mbdesign_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: eda9bc9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.677 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eda9bc9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.693 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eda9bc9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2451.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              80  |             136  |                                              3  |
|  Constant propagation         |               5  |              32  |                                              1  |
|  Sweep                        |               0  |              88  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2451.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 130af23e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2451.660 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: b4c9aa0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2533.809 ; gain = 0.000
Ending Power Optimization Task | Checksum: b4c9aa0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2533.809 ; gain = 82.148

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a4285251

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 2533.809 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1a4285251

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.809 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2533.809 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a4285251

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 433.422
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mbdesign_wrapper_drc_opted.rpt -pb mbdesign_wrapper_drc_opted.pb -rpx mbdesign_wrapper_drc_opted.rpx
Command: report_drc -file mbdesign_wrapper_drc_opted.rpt -pb mbdesign_wrapper_drc_opted.pb -rpx mbdesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1b09576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2533.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db1a323f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12bc32b90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12bc32b90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12bc32b90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fdf8d95a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 531e2760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 531e2760

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19bd57431

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 134 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 64 nets or LUTs. Breaked 0 LUT, combined 64 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2533.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             64  |                    64  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             64  |                    64  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2cd71e53d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2d2d3144c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2d2d3144c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d914cdb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1812ac58a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 251525191

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23297fbfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2661ae054

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2b6fb52c5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 245e6469a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 245e6469a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 163c0e615

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.588 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1699bcf32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2119ae848

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 163c0e615

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.588. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b18a3e02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b18a3e02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b18a3e02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b18a3e02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b18a3e02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2533.809 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ff0b9f29

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000
Ending Placer Task | Checksum: 18ca48c94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.571 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mbdesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mbdesign_wrapper_utilization_placed.rpt -pb mbdesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mbdesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2533.809 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 2533.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cc9cd3be ConstDB: 0 ShapeSum: c007b8d6 RouteDB: 0
Post Restoration Checksum: NetGraph: 7d5a23 NumContArr: 2f8e5c8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 03763feb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2608.953 ; gain = 75.145

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 03763feb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2614.965 ; gain = 81.156

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 03763feb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2614.965 ; gain = 81.156
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cb120804

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2630.879 ; gain = 97.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.662  | TNS=0.000  | WHS=-0.313 | THS=-104.365|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00365583 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3204
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3204
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16073a9c5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16073a9c5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.758 ; gain = 102.949
Phase 3 Initial Routing | Checksum: 162b9803b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aa829801

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 7f8abfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949
Phase 4 Rip-up And Reroute | Checksum: 7f8abfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7f8abfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7f8abfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949
Phase 5 Delay and Skew Optimization | Checksum: 7f8abfa9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a2cf457

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.902  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cbf2ec1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949
Phase 6 Post Hold Fix | Checksum: cbf2ec1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.689254 %
  Global Horizontal Routing Utilization  = 0.711495 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142789382

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142789382

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1be5d3b5d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2636.758 ; gain = 102.949

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.902  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1be5d3b5d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2636.758 ; gain = 102.949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2636.758 ; gain = 102.949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2636.758 ; gain = 102.949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 2653.277 ; gain = 16.520
INFO: [Common 17-1381] The checkpoint 'C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mbdesign_wrapper_drc_routed.rpt -pb mbdesign_wrapper_drc_routed.pb -rpx mbdesign_wrapper_drc_routed.rpx
Command: report_drc -file mbdesign_wrapper_drc_routed.rpt -pb mbdesign_wrapper_drc_routed.pb -rpx mbdesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mbdesign_wrapper_methodology_drc_routed.rpt -pb mbdesign_wrapper_methodology_drc_routed.pb -rpx mbdesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mbdesign_wrapper_methodology_drc_routed.rpt -pb mbdesign_wrapper_methodology_drc_routed.pb -rpx mbdesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mbdesign_wrapper_power_routed.rpt -pb mbdesign_wrapper_power_summary_routed.pb -rpx mbdesign_wrapper_power_routed.rpx
Command: report_power -file mbdesign_wrapper_power_routed.rpt -pb mbdesign_wrapper_power_summary_routed.pb -rpx mbdesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mbdesign_wrapper_route_status.rpt -pb mbdesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mbdesign_wrapper_timing_summary_routed.rpt -pb mbdesign_wrapper_timing_summary_routed.pb -rpx mbdesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mbdesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mbdesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mbdesign_wrapper_bus_skew_routed.rpt -pb mbdesign_wrapper_bus_skew_routed.pb -rpx mbdesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 04:19:56 2024...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 29 04:21:52 2024
# Process ID: 21064
# Current directory: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1
# Command line: vivado.exe -log mbdesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mbdesign_wrapper.tcl -notrace
# Log file: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1/mbdesign_wrapper.vdi
# Journal file: C:/Users/tekpun/Desktop/Microblazedigitalstopwatch/microblazedigital/microblazedigital.runs/impl_1\vivado.jou
# Running On: DESKTOP-LG2R7V4, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17073 MB
#-----------------------------------------------------------
source mbdesign_wrapper.tcl -notrace
Command: open_checkpoint mbdesign_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 890.875 ; gain = 5.531
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1294.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2029.793 ; gain = 7.117
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2029.793 ; gain = 7.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2029.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 23ed856c4
----- Checksum: PlaceDB: b75dc568 ShapeSum: c007b8d6 RouteDB: c772d886 
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2029.793 ; gain = 1145.645
Command: write_bitstream -force mbdesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mbdesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2555.047 ; gain = 525.254
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 04:22:30 2024...
