-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity op_change_case is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    axis_s_3_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    axis_s_3_TVALID : IN STD_LOGIC;
    axis_s_3_TREADY : OUT STD_LOGIC;
    axis_s_3_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    axis_s_3_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_m_3_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    axis_m_3_TVALID : OUT STD_LOGIC;
    axis_m_3_TREADY : IN STD_LOGIC;
    axis_m_3_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    axis_m_3_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_mode : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of op_change_case is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_5B : STD_LOGIC_VECTOR (7 downto 0) := "01011011";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_7B : STD_LOGIC_VECTOR (7 downto 0) := "01111011";
    constant ap_const_lv8_E0 : STD_LOGIC_VECTOR (7 downto 0) := "11100000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal axis_s_3_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal axis_m_3_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_read_11_read_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_strb_V_reg_1148 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_1160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_1165 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_21_fu_438_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond1_i_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_fu_428_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_20_fu_478_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond_i_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_468_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_23_fu_524_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal or_cond1_1_i_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_25_fu_570_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_cond1_2_i_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_27_fu_616_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal or_cond1_3_i_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_29_fu_662_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal or_cond1_4_i_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_31_fu_708_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal or_cond1_5_i_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_34_fu_754_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal or_cond1_6_i_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_22_fu_894_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal or_cond_1_i_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_24_fu_940_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal or_cond_2_i_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_26_fu_986_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal or_cond_3_i_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_28_fu_1032_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal or_cond_4_i_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_30_fu_1078_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal or_cond_5_i_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_32_fu_1124_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal or_cond_6_i_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_33_reg_123 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_1_reg_135 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_2_reg_149 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_3_reg_163 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_4_reg_177 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_5_reg_191 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_6_reg_205 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_12_reg_218 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_36_fu_800_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_ioackin_axis_m_3_TREADY : STD_LOGIC;
    signal ap_block_state9_io : BOOLEAN;
    signal or_cond1_7_i_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_35_fu_847_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond_7_i_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_33_8_reg_251 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_9_reg_263 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_s_reg_277 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_7_reg_291 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_10_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_33_11_reg_319 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_axis_m_3_TREADY : STD_LOGIC := '0';
    signal tmp_fu_406_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_i_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_i_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_i_fu_432_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_i_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_i_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_i_fu_472_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_1_i_fu_490_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_1_i_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_1_i_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_1_i_fu_518_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_2_i_fu_536_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_2_i_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_2_i_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_2_i_fu_564_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_3_i_fu_582_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_3_i_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_3_i_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_3_i_fu_610_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_4_i_fu_628_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_4_i_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_4_i_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_4_i_fu_656_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_5_i_fu_674_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_5_i_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_5_i_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_5_i_fu_702_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_6_i_fu_720_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_6_i_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_6_i_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_6_i_fu_748_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_7_i_fu_766_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_7_i_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_7_i_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_7_i_fu_794_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_7_i_fu_813_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_7_i_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_7_i_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_7_i_fu_841_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_1_i_fu_860_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_1_i_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_1_i_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_i_fu_888_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_2_i_fu_906_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_2_i_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_2_i_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_2_i_fu_934_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_3_i_fu_952_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_3_i_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_3_i_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_i_fu_980_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_4_i_fu_998_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_4_i_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_4_i_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_4_i_fu_1026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_5_i_fu_1044_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_5_i_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_5_i_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_5_i_fu_1072_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_6_i_fu_1090_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_6_i_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_6_i_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_i_fu_1118_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state9_io) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((tmp_last_V_reg_1160 = ap_const_lv1_1) or (p_read_11_read_fu_94_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_axis_m_3_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_axis_m_3_TREADY <= ap_const_logic_0;
            else
                if (((p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    if ((ap_const_boolean_0 = ap_block_state9_io)) then 
                        ap_reg_ioackin_axis_m_3_TREADY <= ap_const_logic_0;
                    elsif ((axis_m_3_TREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_axis_m_3_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    tmp_data_V_33_10_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_4_i_fu_1020_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((grp_fu_356_p3 = ap_const_lv1_0) and (or_cond_4_i_fu_1020_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
                tmp_data_V_33_10_reg_305 <= tmp_data_V_33_7_reg_291;
            elsif (((or_cond_4_i_fu_1020_p2 = ap_const_lv1_1) and (grp_fu_356_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                tmp_data_V_33_10_reg_305 <= tmp_data_V_28_fu_1032_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_11_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_5_i_fu_1066_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_fu_363_p3 = ap_const_lv1_0) and (or_cond_5_i_fu_1066_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                tmp_data_V_33_11_reg_319 <= tmp_data_V_33_10_reg_305;
            elsif (((or_cond_5_i_fu_1066_p2 = ap_const_lv1_1) and (grp_fu_363_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tmp_data_V_33_11_reg_319 <= tmp_data_V_30_fu_1078_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_12_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_6_i_fu_1112_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((grp_fu_370_p3 = ap_const_lv1_0) and (or_cond_6_i_fu_1112_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
                tmp_data_V_33_12_reg_218 <= tmp_data_V_33_11_reg_319;
            elsif (((or_cond_6_i_fu_1112_p2 = ap_const_lv1_1) and (grp_fu_370_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                tmp_data_V_33_12_reg_218 <= tmp_data_V_32_fu_1124_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_1_reg_135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_1_i_fu_512_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((grp_fu_335_p3 = ap_const_lv1_0) and (or_cond1_1_i_fu_512_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                tmp_data_V_33_1_reg_135 <= tmp_data_V_33_reg_123;
            elsif (((grp_fu_335_p3 = ap_const_lv1_1) and (or_cond1_1_i_fu_512_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_data_V_33_1_reg_135 <= tmp_data_V_23_fu_524_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_2_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_2_i_fu_558_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_fu_342_p3 = ap_const_lv1_0) and (or_cond1_2_i_fu_558_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                tmp_data_V_33_2_reg_149 <= tmp_data_V_33_1_reg_135;
            elsif (((grp_fu_342_p3 = ap_const_lv1_1) and (or_cond1_2_i_fu_558_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_data_V_33_2_reg_149 <= tmp_data_V_25_fu_570_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_3_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_3_i_fu_604_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((grp_fu_349_p3 = ap_const_lv1_0) and (or_cond1_3_i_fu_604_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                tmp_data_V_33_3_reg_163 <= tmp_data_V_33_2_reg_149;
            elsif (((grp_fu_349_p3 = ap_const_lv1_1) and (or_cond1_3_i_fu_604_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_data_V_33_3_reg_163 <= tmp_data_V_27_fu_616_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_4_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_4_i_fu_650_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_fu_356_p3 = ap_const_lv1_0) and (or_cond1_4_i_fu_650_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                tmp_data_V_33_4_reg_177 <= tmp_data_V_33_3_reg_163;
            elsif (((grp_fu_356_p3 = ap_const_lv1_1) and (or_cond1_4_i_fu_650_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tmp_data_V_33_4_reg_177 <= tmp_data_V_29_fu_662_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_5_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_5_i_fu_696_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((grp_fu_363_p3 = ap_const_lv1_0) and (or_cond1_5_i_fu_696_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                tmp_data_V_33_5_reg_191 <= tmp_data_V_33_4_reg_177;
            elsif (((grp_fu_363_p3 = ap_const_lv1_1) and (or_cond1_5_i_fu_696_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                tmp_data_V_33_5_reg_191 <= tmp_data_V_31_fu_708_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_6_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_6_i_fu_742_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((grp_fu_370_p3 = ap_const_lv1_0) and (or_cond1_6_i_fu_742_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                tmp_data_V_33_6_reg_205 <= tmp_data_V_33_5_reg_191;
            elsif (((grp_fu_370_p3 = ap_const_lv1_1) and (or_cond1_6_i_fu_742_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_data_V_33_6_reg_205 <= tmp_data_V_34_fu_754_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_7_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_3_i_fu_974_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((grp_fu_349_p3 = ap_const_lv1_0) and (or_cond_3_i_fu_974_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
                tmp_data_V_33_7_reg_291 <= tmp_data_V_33_s_reg_277;
            elsif (((or_cond_3_i_fu_974_p2 = ap_const_lv1_1) and (grp_fu_349_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_data_V_33_7_reg_291 <= tmp_data_V_26_fu_986_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_8_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_158_fu_468_p1 = ap_const_lv1_0) and (or_cond_i_fu_462_p2 = ap_const_lv1_1) and (tmp_i_fu_400_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((or_cond_i_fu_462_p2 = ap_const_lv1_0) and (tmp_i_fu_400_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                tmp_data_V_33_8_reg_251 <= axis_s_3_TDATA;
            elsif (((tmp_158_fu_468_p1 = ap_const_lv1_1) and (or_cond_i_fu_462_p2 = ap_const_lv1_1) and (tmp_i_fu_400_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_data_V_33_8_reg_251 <= tmp_data_V_20_fu_478_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_9_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_1_i_fu_882_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((grp_fu_335_p3 = ap_const_lv1_0) and (or_cond_1_i_fu_882_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
                tmp_data_V_33_9_reg_263 <= tmp_data_V_33_8_reg_251;
            elsif (((or_cond_1_i_fu_882_p2 = ap_const_lv1_1) and (grp_fu_335_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_data_V_33_9_reg_263 <= tmp_data_V_22_fu_894_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_159_fu_428_p1 = ap_const_lv1_0) and (tmp_i_fu_400_p2 = ap_const_lv1_0) and (or_cond1_i_fu_422_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((or_cond1_i_fu_422_p2 = ap_const_lv1_0) and (tmp_i_fu_400_p2 = ap_const_lv1_0) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                tmp_data_V_33_reg_123 <= axis_s_3_TDATA;
            elsif (((tmp_i_fu_400_p2 = ap_const_lv1_0) and (tmp_159_fu_428_p1 = ap_const_lv1_1) and (or_cond1_i_fu_422_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_data_V_33_reg_123 <= tmp_data_V_21_fu_438_p5;
            end if; 
        end if;
    end process;

    tmp_data_V_33_s_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_2_i_fu_928_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((grp_fu_342_p3 = ap_const_lv1_0) and (or_cond_2_i_fu_928_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_data_V_33_s_reg_277 <= tmp_data_V_33_9_reg_263;
            elsif (((or_cond_2_i_fu_928_p2 = ap_const_lv1_1) and (grp_fu_342_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_data_V_33_s_reg_277 <= tmp_data_V_24_fu_940_p5;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_i_reg_1165 <= tmp_i_fu_400_p2;
                tmp_last_V_reg_1160 <= axis_s_3_TLAST;
                tmp_strb_V_reg_1148 <= axis_s_3_TSTRB;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, axis_s_3_TVALID, p_read, ap_CS_fsm_state2, ap_CS_fsm_state9, p_read_11_read_fu_94_p2, tmp_last_V_reg_1160, tmp_i_fu_400_p2, ap_block_state9_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (p_read_11_read_fu_94_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_i_fu_400_p2 = ap_const_lv1_1) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((tmp_i_fu_400_p2 = ap_const_lv1_0) and (axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_boolean_0 = ap_block_state9_io) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((tmp_last_V_reg_1160 = ap_const_lv1_1) or (p_read_11_read_fu_94_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((tmp_last_V_reg_1160 = ap_const_lv1_0) and (p_read = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_io) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state9_io_assign_proc : process(p_read, ap_sig_ioackin_axis_m_3_TREADY)
    begin
                ap_block_state9_io <= ((p_read = ap_const_lv1_1) and (ap_sig_ioackin_axis_m_3_TREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state9, p_read_11_read_fu_94_p2, tmp_last_V_reg_1160, ap_block_state9_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state9_io) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((tmp_last_V_reg_1160 = ap_const_lv1_1) or (p_read_11_read_fu_94_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_tmp_data_V_37_phi_fu_232_p12_assign_proc : process(p_read, ap_CS_fsm_state9, tmp_i_reg_1165, tmp_data_V_33_6_reg_205, tmp_data_V_33_12_reg_218, tmp_data_V_36_fu_800_p5, or_cond1_7_i_fu_788_p2, grp_fu_377_p3, tmp_data_V_35_fu_847_p5, or_cond_7_i_fu_835_p2)
    begin
        if ((((or_cond_7_i_fu_835_p2 = ap_const_lv1_0) and (tmp_i_reg_1165 = ap_const_lv1_1) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_fu_377_p3 = ap_const_lv1_0) and (tmp_i_reg_1165 = ap_const_lv1_1) and (or_cond_7_i_fu_835_p2 = ap_const_lv1_1) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 <= tmp_data_V_33_12_reg_218;
        elsif (((tmp_i_reg_1165 = ap_const_lv1_1) and (or_cond_7_i_fu_835_p2 = ap_const_lv1_1) and (grp_fu_377_p3 = ap_const_lv1_1) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 <= tmp_data_V_35_fu_847_p5;
        elsif ((((or_cond1_7_i_fu_788_p2 = ap_const_lv1_0) and (tmp_i_reg_1165 = ap_const_lv1_0) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_fu_377_p3 = ap_const_lv1_0) and (tmp_i_reg_1165 = ap_const_lv1_0) and (or_cond1_7_i_fu_788_p2 = ap_const_lv1_1) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 <= tmp_data_V_33_6_reg_205;
        elsif (((tmp_i_reg_1165 = ap_const_lv1_0) and (grp_fu_377_p3 = ap_const_lv1_1) and (or_cond1_7_i_fu_788_p2 = ap_const_lv1_1) and (p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 <= tmp_data_V_36_fu_800_p5;
        else 
            ap_phi_mux_tmp_data_V_37_phi_fu_232_p12 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, p_read_11_read_fu_94_p2, tmp_last_V_reg_1160, ap_block_state9_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state9_io) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((tmp_last_V_reg_1160 = ap_const_lv1_1) or (p_read_11_read_fu_94_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_axis_m_3_TREADY_assign_proc : process(axis_m_3_TREADY, ap_reg_ioackin_axis_m_3_TREADY)
    begin
        if ((ap_reg_ioackin_axis_m_3_TREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_axis_m_3_TREADY <= axis_m_3_TREADY;
        else 
            ap_sig_ioackin_axis_m_3_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    axis_m_3_TDATA <= ap_phi_mux_tmp_data_V_37_phi_fu_232_p12;

    axis_m_3_TDATA_blk_n_assign_proc : process(axis_m_3_TREADY, p_read, ap_CS_fsm_state9)
    begin
        if (((p_read = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            axis_m_3_TDATA_blk_n <= axis_m_3_TREADY;
        else 
            axis_m_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_m_3_TLAST <= tmp_last_V_reg_1160;
    axis_m_3_TSTRB <= tmp_strb_V_reg_1148;

    axis_m_3_TVALID_assign_proc : process(p_read, ap_CS_fsm_state9, ap_reg_ioackin_axis_m_3_TREADY)
    begin
        if (((p_read = ap_const_lv1_1) and (ap_reg_ioackin_axis_m_3_TREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            axis_m_3_TVALID <= ap_const_logic_1;
        else 
            axis_m_3_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    axis_s_3_TDATA_blk_n_assign_proc : process(axis_s_3_TVALID, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            axis_s_3_TDATA_blk_n <= axis_s_3_TVALID;
        else 
            axis_s_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    axis_s_3_TREADY_assign_proc : process(axis_s_3_TVALID, ap_CS_fsm_state2)
    begin
        if (((axis_s_3_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            axis_s_3_TREADY <= ap_const_logic_1;
        else 
            axis_s_3_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_335_p3 <= tmp_strb_V_reg_1148(1 downto 1);
    grp_fu_342_p3 <= tmp_strb_V_reg_1148(2 downto 2);
    grp_fu_349_p3 <= tmp_strb_V_reg_1148(3 downto 3);
    grp_fu_356_p3 <= tmp_strb_V_reg_1148(4 downto 4);
    grp_fu_363_p3 <= tmp_strb_V_reg_1148(5 downto 5);
    grp_fu_370_p3 <= tmp_strb_V_reg_1148(6 downto 6);
    grp_fu_377_p3 <= tmp_strb_V_reg_1148(7 downto 7);
    or_cond1_1_i_fu_512_p2 <= (tmp_77_1_i_fu_506_p2 and tmp_76_1_i_fu_500_p2);
    or_cond1_2_i_fu_558_p2 <= (tmp_77_2_i_fu_552_p2 and tmp_76_2_i_fu_546_p2);
    or_cond1_3_i_fu_604_p2 <= (tmp_77_3_i_fu_598_p2 and tmp_76_3_i_fu_592_p2);
    or_cond1_4_i_fu_650_p2 <= (tmp_77_4_i_fu_644_p2 and tmp_76_4_i_fu_638_p2);
    or_cond1_5_i_fu_696_p2 <= (tmp_77_5_i_fu_690_p2 and tmp_76_5_i_fu_684_p2);
    or_cond1_6_i_fu_742_p2 <= (tmp_77_6_i_fu_736_p2 and tmp_76_6_i_fu_730_p2);
    or_cond1_7_i_fu_788_p2 <= (tmp_77_7_i_fu_782_p2 and tmp_76_7_i_fu_776_p2);
    or_cond1_i_fu_422_p2 <= (tmp_77_i_fu_416_p2 and tmp_76_i_fu_410_p2);
    or_cond_1_i_fu_882_p2 <= (tmp_75_1_i_fu_876_p2 and tmp_74_1_i_fu_870_p2);
    or_cond_2_i_fu_928_p2 <= (tmp_75_2_i_fu_922_p2 and tmp_74_2_i_fu_916_p2);
    or_cond_3_i_fu_974_p2 <= (tmp_75_3_i_fu_968_p2 and tmp_74_3_i_fu_962_p2);
    or_cond_4_i_fu_1020_p2 <= (tmp_75_4_i_fu_1014_p2 and tmp_74_4_i_fu_1008_p2);
    or_cond_5_i_fu_1066_p2 <= (tmp_75_5_i_fu_1060_p2 and tmp_74_5_i_fu_1054_p2);
    or_cond_6_i_fu_1112_p2 <= (tmp_75_6_i_fu_1106_p2 and tmp_74_6_i_fu_1100_p2);
    or_cond_7_i_fu_835_p2 <= (tmp_75_7_i_fu_829_p2 and tmp_74_7_i_fu_823_p2);
    or_cond_i_fu_462_p2 <= (tmp_75_i_fu_456_p2 and tmp_74_i_fu_450_p2);
    p_Result_14_1_i_fu_860_p4 <= tmp_data_V_33_8_reg_251(15 downto 8);
    p_Result_14_2_i_fu_906_p4 <= tmp_data_V_33_9_reg_263(23 downto 16);
    p_Result_14_3_i_fu_952_p4 <= tmp_data_V_33_s_reg_277(31 downto 24);
    p_Result_14_4_i_fu_998_p4 <= tmp_data_V_33_7_reg_291(39 downto 32);
    p_Result_14_5_i_fu_1044_p4 <= tmp_data_V_33_10_reg_305(47 downto 40);
    p_Result_14_6_i_fu_1090_p4 <= tmp_data_V_33_11_reg_319(55 downto 48);
    p_Result_14_7_i_fu_813_p4 <= tmp_data_V_33_12_reg_218(63 downto 56);
    p_Result_15_1_i_fu_490_p4 <= tmp_data_V_33_reg_123(15 downto 8);
    p_Result_15_2_i_fu_536_p4 <= tmp_data_V_33_1_reg_135(23 downto 16);
    p_Result_15_3_i_fu_582_p4 <= tmp_data_V_33_2_reg_149(31 downto 24);
    p_Result_15_4_i_fu_628_p4 <= tmp_data_V_33_3_reg_163(39 downto 32);
    p_Result_15_5_i_fu_674_p4 <= tmp_data_V_33_4_reg_177(47 downto 40);
    p_Result_15_6_i_fu_720_p4 <= tmp_data_V_33_5_reg_191(55 downto 48);
    p_Result_15_7_i_fu_766_p4 <= tmp_data_V_33_6_reg_205(63 downto 56);
    p_read_11_read_fu_94_p2 <= p_read;
    r_V_11_1_i_fu_518_p2 <= std_logic_vector(unsigned(p_Result_15_1_i_fu_490_p4) + unsigned(ap_const_lv8_20));
    r_V_11_2_i_fu_564_p2 <= std_logic_vector(unsigned(p_Result_15_2_i_fu_536_p4) + unsigned(ap_const_lv8_20));
    r_V_11_3_i_fu_610_p2 <= std_logic_vector(unsigned(p_Result_15_3_i_fu_582_p4) + unsigned(ap_const_lv8_20));
    r_V_11_4_i_fu_656_p2 <= std_logic_vector(unsigned(p_Result_15_4_i_fu_628_p4) + unsigned(ap_const_lv8_20));
    r_V_11_5_i_fu_702_p2 <= std_logic_vector(unsigned(p_Result_15_5_i_fu_674_p4) + unsigned(ap_const_lv8_20));
    r_V_11_6_i_fu_748_p2 <= std_logic_vector(unsigned(p_Result_15_6_i_fu_720_p4) + unsigned(ap_const_lv8_20));
    r_V_11_7_i_fu_794_p2 <= std_logic_vector(unsigned(p_Result_15_7_i_fu_766_p4) + unsigned(ap_const_lv8_20));
    r_V_11_i_fu_432_p2 <= std_logic_vector(unsigned(tmp_fu_406_p1) + unsigned(ap_const_lv8_20));
    r_V_1_i_fu_888_p2 <= std_logic_vector(unsigned(p_Result_14_1_i_fu_860_p4) + unsigned(ap_const_lv8_E0));
    r_V_2_i_fu_934_p2 <= std_logic_vector(unsigned(p_Result_14_2_i_fu_906_p4) + unsigned(ap_const_lv8_E0));
    r_V_3_i_fu_980_p2 <= std_logic_vector(unsigned(p_Result_14_3_i_fu_952_p4) + unsigned(ap_const_lv8_E0));
    r_V_4_i_fu_1026_p2 <= std_logic_vector(unsigned(p_Result_14_4_i_fu_998_p4) + unsigned(ap_const_lv8_E0));
    r_V_5_i_fu_1072_p2 <= std_logic_vector(unsigned(p_Result_14_5_i_fu_1044_p4) + unsigned(ap_const_lv8_E0));
    r_V_6_i_fu_1118_p2 <= std_logic_vector(unsigned(p_Result_14_6_i_fu_1090_p4) + unsigned(ap_const_lv8_E0));
    r_V_7_i_fu_841_p2 <= std_logic_vector(unsigned(p_Result_14_7_i_fu_813_p4) + unsigned(ap_const_lv8_E0));
    r_V_i_fu_472_p2 <= std_logic_vector(unsigned(tmp_fu_406_p1) + unsigned(ap_const_lv8_E0));
    tmp_158_fu_468_p1 <= axis_s_3_TSTRB(1 - 1 downto 0);
    tmp_159_fu_428_p1 <= axis_s_3_TSTRB(1 - 1 downto 0);
    tmp_74_1_i_fu_870_p2 <= "1" when (unsigned(p_Result_14_1_i_fu_860_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_2_i_fu_916_p2 <= "1" when (unsigned(p_Result_14_2_i_fu_906_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_3_i_fu_962_p2 <= "1" when (unsigned(p_Result_14_3_i_fu_952_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_4_i_fu_1008_p2 <= "1" when (unsigned(p_Result_14_4_i_fu_998_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_5_i_fu_1054_p2 <= "1" when (unsigned(p_Result_14_5_i_fu_1044_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_6_i_fu_1100_p2 <= "1" when (unsigned(p_Result_14_6_i_fu_1090_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_7_i_fu_823_p2 <= "1" when (unsigned(p_Result_14_7_i_fu_813_p4) > unsigned(ap_const_lv8_60)) else "0";
    tmp_74_i_fu_450_p2 <= "1" when (unsigned(tmp_fu_406_p1) > unsigned(ap_const_lv8_60)) else "0";
    tmp_75_1_i_fu_876_p2 <= "1" when (unsigned(p_Result_14_1_i_fu_860_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_2_i_fu_922_p2 <= "1" when (unsigned(p_Result_14_2_i_fu_906_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_3_i_fu_968_p2 <= "1" when (unsigned(p_Result_14_3_i_fu_952_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_4_i_fu_1014_p2 <= "1" when (unsigned(p_Result_14_4_i_fu_998_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_5_i_fu_1060_p2 <= "1" when (unsigned(p_Result_14_5_i_fu_1044_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_6_i_fu_1106_p2 <= "1" when (unsigned(p_Result_14_6_i_fu_1090_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_7_i_fu_829_p2 <= "1" when (unsigned(p_Result_14_7_i_fu_813_p4) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_75_i_fu_456_p2 <= "1" when (unsigned(tmp_fu_406_p1) < unsigned(ap_const_lv8_7B)) else "0";
    tmp_76_1_i_fu_500_p2 <= "1" when (unsigned(p_Result_15_1_i_fu_490_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_2_i_fu_546_p2 <= "1" when (unsigned(p_Result_15_2_i_fu_536_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_3_i_fu_592_p2 <= "1" when (unsigned(p_Result_15_3_i_fu_582_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_4_i_fu_638_p2 <= "1" when (unsigned(p_Result_15_4_i_fu_628_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_5_i_fu_684_p2 <= "1" when (unsigned(p_Result_15_5_i_fu_674_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_6_i_fu_730_p2 <= "1" when (unsigned(p_Result_15_6_i_fu_720_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_7_i_fu_776_p2 <= "1" when (unsigned(p_Result_15_7_i_fu_766_p4) > unsigned(ap_const_lv8_40)) else "0";
    tmp_76_i_fu_410_p2 <= "1" when (unsigned(tmp_fu_406_p1) > unsigned(ap_const_lv8_40)) else "0";
    tmp_77_1_i_fu_506_p2 <= "1" when (unsigned(p_Result_15_1_i_fu_490_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_2_i_fu_552_p2 <= "1" when (unsigned(p_Result_15_2_i_fu_536_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_3_i_fu_598_p2 <= "1" when (unsigned(p_Result_15_3_i_fu_582_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_4_i_fu_644_p2 <= "1" when (unsigned(p_Result_15_4_i_fu_628_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_5_i_fu_690_p2 <= "1" when (unsigned(p_Result_15_5_i_fu_674_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_6_i_fu_736_p2 <= "1" when (unsigned(p_Result_15_6_i_fu_720_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_7_i_fu_782_p2 <= "1" when (unsigned(p_Result_15_7_i_fu_766_p4) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_77_i_fu_416_p2 <= "1" when (unsigned(tmp_fu_406_p1) < unsigned(ap_const_lv8_5B)) else "0";
    tmp_data_V_20_fu_478_p5 <= (axis_s_3_TDATA(63 downto 8) & r_V_i_fu_472_p2);
    tmp_data_V_21_fu_438_p5 <= (axis_s_3_TDATA(63 downto 8) & r_V_11_i_fu_432_p2);
    tmp_data_V_22_fu_894_p5 <= (tmp_data_V_33_8_reg_251(63 downto 16) & r_V_1_i_fu_888_p2 & tmp_data_V_33_8_reg_251(7 downto 0));
    tmp_data_V_23_fu_524_p5 <= (tmp_data_V_33_reg_123(63 downto 16) & r_V_11_1_i_fu_518_p2 & tmp_data_V_33_reg_123(7 downto 0));
    tmp_data_V_24_fu_940_p5 <= (tmp_data_V_33_9_reg_263(63 downto 24) & r_V_2_i_fu_934_p2 & tmp_data_V_33_9_reg_263(15 downto 0));
    tmp_data_V_25_fu_570_p5 <= (tmp_data_V_33_1_reg_135(63 downto 24) & r_V_11_2_i_fu_564_p2 & tmp_data_V_33_1_reg_135(15 downto 0));
    tmp_data_V_26_fu_986_p5 <= (tmp_data_V_33_s_reg_277(63 downto 32) & r_V_3_i_fu_980_p2 & tmp_data_V_33_s_reg_277(23 downto 0));
    tmp_data_V_27_fu_616_p5 <= (tmp_data_V_33_2_reg_149(63 downto 32) & r_V_11_3_i_fu_610_p2 & tmp_data_V_33_2_reg_149(23 downto 0));
    tmp_data_V_28_fu_1032_p5 <= (tmp_data_V_33_7_reg_291(63 downto 40) & r_V_4_i_fu_1026_p2 & tmp_data_V_33_7_reg_291(31 downto 0));
    tmp_data_V_29_fu_662_p5 <= (tmp_data_V_33_3_reg_163(63 downto 40) & r_V_11_4_i_fu_656_p2 & tmp_data_V_33_3_reg_163(31 downto 0));
    tmp_data_V_30_fu_1078_p5 <= (tmp_data_V_33_10_reg_305(63 downto 48) & r_V_5_i_fu_1072_p2 & tmp_data_V_33_10_reg_305(39 downto 0));
    tmp_data_V_31_fu_708_p5 <= (tmp_data_V_33_4_reg_177(63 downto 48) & r_V_11_5_i_fu_702_p2 & tmp_data_V_33_4_reg_177(39 downto 0));
    tmp_data_V_32_fu_1124_p5 <= (tmp_data_V_33_11_reg_319(63 downto 56) & r_V_6_i_fu_1118_p2 & tmp_data_V_33_11_reg_319(47 downto 0));
    tmp_data_V_34_fu_754_p5 <= (tmp_data_V_33_5_reg_191(63 downto 56) & r_V_11_6_i_fu_748_p2 & tmp_data_V_33_5_reg_191(47 downto 0));
    tmp_data_V_35_fu_847_p5 <= (r_V_7_i_fu_841_p2 & tmp_data_V_33_12_reg_218(55 downto 0));
    tmp_data_V_36_fu_800_p5 <= (r_V_11_7_i_fu_794_p2 & tmp_data_V_33_6_reg_205(55 downto 0));
    tmp_fu_406_p1 <= axis_s_3_TDATA(8 - 1 downto 0);
    tmp_i_fu_400_p2 <= "1" when (p_mode = ap_const_lv64_0) else "0";
end behav;
