#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x28bf860 .scope module, "tb_peripheral_gray" "tb_peripheral_gray" 2 58;
 .timescale -9 -12;
P_0x28e98d0 .param/l "PERIOD_MASTER" 0 2 77, +C4<00000000000000000000000110010000>;
v0x292ddc0_0 .var "always1", 0 0;
v0x292de80_0 .var "clk_master", 0 0;
v0x292df40_0 .var/real "clk_master_half_pd", 0 0;
v0x292dfe0_0 .net "gray_clk", 10 0, L_0x293f6f0;  1 drivers
v0x292e080_0 .net "no_ones_below_out", 2 0, L_0x2941510;  1 drivers
v0x292e120_0 .net "q_sine", 0 0, v0x292c1a0_0;  1 drivers
v0x292e250_0 .var "rstb", 0 0;
E_0x28bece0 .event posedge, v0x28df210_0;
S_0x28b6900 .scope module, "gray_gen" "peripheral_gray" 2 63, 2 6 0, S_0x28bf860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "always1"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /OUTPUT 11 "gray_clk"
    .port_info 4 /OUTPUT 1 "q_sine"
    .port_info 5 /OUTPUT 3 "no_ones_below_out"
v0x292d380_0 .net *"_s86", 0 0, L_0x2941310;  1 drivers
v0x292d480_0 .net *"_s90", 0 0, L_0x2941630;  1 drivers
v0x292d560_0 .net *"_s95", 0 0, L_0x2941850;  1 drivers
v0x292d620_0 .net "always1", 0 0, v0x292ddc0_0;  1 drivers
v0x292d750_0 .net "clk_master", 0 0, v0x292de80_0;  1 drivers
v0x292d7f0_0 .net "gray_clk", 10 0, L_0x293f6f0;  alias, 1 drivers
v0x292d8d0_0 .net "no_ones_below", 9 -1, L_0x293f5b0;  1 drivers
v0x292d9b0_0 .net "no_ones_below_out", 2 0, L_0x2941510;  alias, 1 drivers
v0x292da90_0 .net "q_m1", 0 0, L_0x293b9f0;  1 drivers
v0x292dbc0_0 .net "q_sine", 0 0, v0x292c1a0_0;  alias, 1 drivers
v0x292dc60_0 .net "rstb", 0 0, v0x292e250_0;  1 drivers
L_0x292f750 .part L_0x293f5b0, 1, 1;
L_0x292f840 .part L_0x293f6f0, 0, 1;
L_0x292f980 .part L_0x293f6f0, 1, 1;
L_0x2930ee0 .part L_0x293f5b0, 2, 1;
L_0x2931020 .part L_0x293f6f0, 1, 1;
L_0x29311a0 .part L_0x293f6f0, 2, 1;
L_0x2932680 .part L_0x293f5b0, 3, 1;
L_0x2932770 .part L_0x293f6f0, 2, 1;
L_0x29328b0 .part L_0x293f6f0, 3, 1;
L_0x2933e10 .part L_0x293f5b0, 4, 1;
L_0x2933ff0 .part L_0x293f6f0, 3, 1;
L_0x29341a0 .part L_0x293f6f0, 4, 1;
L_0x29356b0 .part L_0x293f5b0, 5, 1;
L_0x29357a0 .part L_0x293f6f0, 4, 1;
L_0x2935890 .part L_0x293f6f0, 5, 1;
L_0x2936df0 .part L_0x293f5b0, 6, 1;
L_0x2936ee0 .part L_0x293f6f0, 5, 1;
L_0x2936fd0 .part L_0x293f6f0, 6, 1;
L_0x2938550 .part L_0x293f5b0, 7, 1;
L_0x2938640 .part L_0x293f6f0, 6, 1;
L_0x29370c0 .part L_0x293f6f0, 7, 1;
L_0x2939ca0 .part L_0x293f5b0, 8, 1;
L_0x2938730 .part L_0x293f6f0, 7, 1;
L_0x2934090 .part L_0x293f6f0, 8, 1;
L_0x293b5e0 .part L_0x293f5b0, 9, 1;
L_0x293b6d0 .part L_0x293f6f0, 8, 1;
L_0x293a170 .part L_0x293f6f0, 9, 1;
L_0x293f4c0 .part L_0x293f5b0, 0, 1;
L_0x293b7c0 .part L_0x293f6f0, 0, 1;
LS_0x293f6f0_0_0 .concat8 [ 1 1 1 1], v0x28b00a0_0, v0x28afd10_0, v0x28f65c0_0, v0x28fc5a0_0;
LS_0x293f6f0_0_4 .concat8 [ 1 1 1 1], v0x2902690_0, v0x2908560_0, v0x290e430_0, v0x2914500_0;
LS_0x293f6f0_0_8 .concat8 [ 1 1 1 0], v0x291a410_0, v0x29202e0_0, v0x29265b0_0;
L_0x293f6f0 .concat8 [ 4 4 3 0], LS_0x293f6f0_0_0, LS_0x293f6f0_0_4, LS_0x293f6f0_0_8;
LS_0x293f5b0_0_0 .concat8 [ 1 1 1 1], L_0x293dde0, L_0x293f260, L_0x292f4c0, L_0x2930c50;
LS_0x293f5b0_0_4 .concat8 [ 1 1 1 1], L_0x29323f0, L_0x2933b80, L_0x2935420, L_0x2936b60;
LS_0x293f5b0_0_8 .concat8 [ 1 1 1 0], L_0x29382c0, L_0x2939a10, L_0x293b350;
L_0x293f5b0 .concat8 [ 4 4 3 0], LS_0x293f5b0_0_0, LS_0x293f5b0_0_4, LS_0x293f5b0_0_8;
L_0x2941220 .part L_0x293f5b0, 7, 1;
L_0x293fe30 .part L_0x293f6f0, 6, 1;
L_0x2941420 .part L_0x293f6f0, 7, 1;
L_0x2941310 .part L_0x293f5b0, 8, 1;
L_0x2941630 .part L_0x293f5b0, 9, 1;
L_0x2941510 .concat8 [ 1 1 1 0], L_0x2941310, L_0x2941630, L_0x2941850;
L_0x2941850 .part L_0x293f5b0, 10, 1;
S_0x289b8f0 .scope module, "cell2" "gray_cell" 2 22, 3 4 0, S_0x28b6900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x293f1f0 .functor NOT 1, L_0x293b9f0, C4<0>, C4<0>, C4<0>;
L_0x293f260 .functor AND 1, L_0x293f4c0, L_0x293f1f0, C4<1>, C4<1>;
L_0x293f300 .functor AND 1, L_0x293f260, L_0x293b7c0, C4<1>, C4<1>;
L_0x293f3c0 .functor XOR 1, v0x28afd10_0, L_0x293f300, C4<0>, C4<0>;
v0x28ac8b0_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28ac970_0 .net "inv_out", 0 0, L_0x293f1f0;  1 drivers
v0x28ac440_0 .net "no_ones_below_jm1", 0 0, L_0x293f260;  1 drivers
v0x28ac4e0_0 .net "no_ones_below_jm2", 0 0, L_0x293f4c0;  1 drivers
v0x28a6c80_0 .net "q_j", 0 0, v0x28afd10_0;  1 drivers
v0x28a3820_0 .net "q_jm1", 0 0, L_0x293b7c0;  1 drivers
v0x28a38e0_0 .net "q_jm2", 0 0, L_0x293b9f0;  alias, 1 drivers
v0x28a33b0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x28a3450_0 .net "xor_in", 0 0, L_0x293f300;  1 drivers
v0x289dd90_0 .net "xor_out", 0 0, L_0x293f3c0;  1 drivers
S_0x2892990 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x289b8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x28b4b70_0 .net "buff_int", 0 0, L_0x293e8b0;  1 drivers
v0x28b31c0_0 .net "buff_out", 0 0, L_0x293efc0;  1 drivers
v0x28b3980_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28b2650_0 .net "d", 0 0, L_0x293f3c0;  alias, 1 drivers
v0x28b26f0_0 .net "out", 0 0, v0x28afd10_0;  alias, 1 drivers
v0x28b1550_0 .net "q", 1 0, L_0x293e0f0;  1 drivers
v0x28b15f0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x293e0f0 .concat8 [ 1 1 0 0], v0x28bb5b0_0, v0x28b8d10_0;
L_0x293e1c0 .part L_0x293e0f0, 0, 1;
L_0x293e290 .part L_0x293e0f0, 1, 1;
S_0x28ee6d0 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2892990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28ee0c0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28cd750_0 .net "out", 0 0, L_0x293e8b0;  alias, 1 drivers
v0x28cd820_0 .net "w", 2 0, L_0x293e720;  1 drivers
L_0x293e400 .part L_0x293e720, 0, 1;
L_0x293e570 .part L_0x293e720, 1, 1;
L_0x293e720 .concat8 [ 1 1 1 0], L_0x293e6b0, L_0x293e330, L_0x293e4a0;
L_0x293e920 .part L_0x293e720, 2, 1;
S_0x28ec210 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28ee6d0;
 .timescale -9 -12;
P_0x28c0520 .param/l "i" 0 5 15, +C4<00>;
S_0x28cdda0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28ec210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293e330 .functor NOT 1, L_0x293e400, C4<0>, C4<0>, C4<0>;
v0x28d36a0_0 .net "a", 0 0, L_0x293e400;  1 drivers
v0x288ee60_0 .net "out", 0 0, L_0x293e330;  1 drivers
S_0x288c940 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28ee6d0;
 .timescale -9 -12;
P_0x2885d20 .param/l "i" 0 5 15, +C4<01>;
S_0x28837f0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x288c940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293e4a0 .functor NOT 1, L_0x293e570, C4<0>, C4<0>, C4<0>;
v0x28d1ef0_0 .net "a", 0 0, L_0x293e570;  1 drivers
v0x28d8490_0 .net "out", 0 0, L_0x293e4a0;  1 drivers
S_0x28d6040 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28ee6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293e6b0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x28df210_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28dcd80_0 .net "out", 0 0, L_0x293e6b0;  1 drivers
S_0x28e68e0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28ee6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293e8b0 .functor NOT 1, L_0x293e920, C4<0>, C4<0>, C4<0>;
v0x28e4420_0 .net "a", 0 0, L_0x293e920;  1 drivers
v0x28e4500_0 .net "out", 0 0, L_0x293e8b0;  alias, 1 drivers
S_0x28c46e0 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2892990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28c7820_0 .net "in", 0 0, L_0x293e8b0;  alias, 1 drivers
v0x28c78c0_0 .net "out", 0 0, L_0x293efc0;  alias, 1 drivers
v0x28c73b0_0 .net "w", 2 0, L_0x293ee30;  1 drivers
L_0x293eb10 .part L_0x293ee30, 0, 1;
L_0x293ec80 .part L_0x293ee30, 1, 1;
L_0x293ee30 .concat8 [ 1 1 1 0], L_0x293edc0, L_0x293eaa0, L_0x293ebb0;
L_0x293f0c0 .part L_0x293ee30, 2, 1;
S_0x288e7b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28c46e0;
 .timescale -9 -12;
P_0x28a9890 .param/l "i" 0 5 15, +C4<00>;
S_0x28e6290 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x288e7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293eaa0 .functor NOT 1, L_0x293eb10, C4<0>, C4<0>, C4<0>;
v0x28a1870_0 .net "a", 0 0, L_0x293eb10;  1 drivers
v0x28a1950_0 .net "out", 0 0, L_0x293eaa0;  1 drivers
S_0x28f25a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28c46e0;
 .timescale -9 -12;
P_0x28f2200 .param/l "i" 0 5 15, +C4<01>;
S_0x28f1db0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28f25a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293ebb0 .functor NOT 1, L_0x293ec80, C4<0>, C4<0>, C4<0>;
v0x28f1640_0 .net "a", 0 0, L_0x293ec80;  1 drivers
v0x28f1700_0 .net "out", 0 0, L_0x293ebb0;  1 drivers
S_0x28f0d50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28c46e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293edc0 .functor NOT 1, L_0x293e8b0, C4<0>, C4<0>, C4<0>;
v0x28eb590_0 .net "a", 0 0, L_0x293e8b0;  alias, 1 drivers
v0x28eb680_0 .net "out", 0 0, L_0x293edc0;  1 drivers
S_0x28d0890 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28c46e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293efc0 .functor NOT 1, L_0x293f0c0, C4<0>, C4<0>, C4<0>;
v0x28d04b0_0 .net "a", 0 0, L_0x293f0c0;  1 drivers
v0x28cac60_0 .net "out", 0 0, L_0x293efc0;  alias, 1 drivers
S_0x28c1bf0 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2892990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28be7c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28be860_0 .net "d", 0 0, L_0x293f3c0;  alias, 1 drivers
v0x28b8d10_0 .var "q", 0 0;
v0x28b8db0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
E_0x28cadb0/0 .event negedge, v0x28b8db0_0;
E_0x28cadb0/1 .event posedge, v0x28df210_0;
E_0x28cadb0 .event/or E_0x28cadb0/0, E_0x28cadb0/1;
S_0x28bc090 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2892990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28bc8e0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28bc9a0_0 .net "d", 0 0, L_0x293f3c0;  alias, 1 drivers
v0x28bb5b0_0 .var "q", 0 0;
v0x28bb680_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
E_0x28bdb00 .event negedge, v0x28b8db0_0, v0x28df210_0;
S_0x28ba490 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2892990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x28b5860_0 .net "in_0", 0 0, L_0x293e1c0;  1 drivers
v0x28b5940_0 .net "in_1", 0 0, L_0x293e290;  1 drivers
v0x28afd10_0 .var "out", 0 0;
v0x28afde0_0 .net "sel", 0 0, L_0x293efc0;  alias, 1 drivers
E_0x28c7980 .event edge, v0x28cac60_0, v0x28b5860_0, v0x28b5940_0;
S_0x28a05a0 .scope module, "first_gray" "gray_first_cell" 2 14, 9 35 0, S_0x28b6900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "always1"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /OUTPUT 1 "q_jm1"
    .port_info 4 /OUTPUT 1 "q_j"
    .port_info 5 /OUTPUT 1 "no_ones_below_jm1"
L_0x293dee0 .functor AND 1, L_0x293b9f0, v0x292ddc0_0, C4<1>, C4<1>;
L_0x292d6c0 .functor XOR 1, v0x28b00a0_0, L_0x293dee0, C4<0>, C4<0>;
v0x289e0e0_0 .net "always1", 0 0, v0x292ddc0_0;  alias, 1 drivers
v0x289e1a0_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x289e260_0 .net "no_ones_below_jm1", 0 0, L_0x293dde0;  1 drivers
v0x289e350_0 .net "q_j", 0 0, v0x28b00a0_0;  1 drivers
v0x2895180_0 .net "q_jm1", 0 0, L_0x293b9f0;  alias, 1 drivers
v0x28952c0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x2895360_0 .net "xor_in", 0 0, L_0x293dee0;  1 drivers
v0x2895400_0 .net "xor_out", 0 0, L_0x292d6c0;  1 drivers
S_0x289f480 .scope module, "bf" "buffer_single" 9 51, 9 26 0, S_0x28a05a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2898970_0 .net "in", 0 0, v0x292ddc0_0;  alias, 1 drivers
v0x2898a10_0 .net "out", 0 0, L_0x293dde0;  alias, 1 drivers
v0x2897640_0 .net "w", 0 0, L_0x293dd70;  1 drivers
S_0x289a850 .scope module, "g1" "not_gate" 9 31, 5 3 0, S_0x289f480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293dd70 .functor NOT 1, v0x292ddc0_0, C4<0>, C4<0>, C4<0>;
v0x289ecd0_0 .net "a", 0 0, v0x292ddc0_0;  alias, 1 drivers
v0x2894da0_0 .net "out", 0 0, L_0x293dd70;  alias, 1 drivers
S_0x2899a90 .scope module, "g2" "not_gate" 9 32, 5 3 0, S_0x289f480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293dde0 .functor NOT 1, L_0x293dd70, C4<0>, C4<0>, C4<0>;
v0x2898120_0 .net "a", 0 0, L_0x293dd70;  alias, 1 drivers
v0x28981c0_0 .net "out", 0 0, L_0x293dde0;  alias, 1 drivers
S_0x2895cd0 .scope module, "eff" "edge_ff_gray" 9 45, 4 9 0, S_0x28a05a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x28a7030_0 .net "buff_int", 0 0, L_0x293d430;  1 drivers
v0x288c050_0 .net "buff_out", 0 0, L_0x293db40;  1 drivers
v0x288c110_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2882f00_0 .net "d", 0 0, L_0x292d6c0;  alias, 1 drivers
v0x2882fa0_0 .net "out", 0 0, v0x28b00a0_0;  alias, 1 drivers
v0x28e3b30_0 .net "q", 1 0, L_0x293cc20;  1 drivers
v0x28e3bd0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x293cc20 .concat8 [ 1 1 0 0], v0x28e6160_0, v0x2887930_0;
L_0x293ccf0 .part L_0x293cc20, 0, 1;
L_0x293cdc0 .part L_0x293cc20, 1, 1;
S_0x2896520 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2895cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28db340_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28db3e0_0 .net "out", 0 0, L_0x293d430;  alias, 1 drivers
v0x28e0030_0 .net "w", 2 0, L_0x293d2a0;  1 drivers
L_0x293cf30 .part L_0x293d2a0, 0, 1;
L_0x293d0f0 .part L_0x293d2a0, 1, 1;
L_0x293d2a0 .concat8 [ 1 1 1 0], L_0x293d230, L_0x293ce60, L_0x293d020;
L_0x293d4a0 .part L_0x293d2a0, 2, 1;
S_0x2891480 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2896520;
 .timescale -9 -12;
P_0x2891990 .param/l "i" 0 5 15, +C4<00>;
S_0x288bcc0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2891480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293ce60 .functor NOT 1, L_0x293cf30, C4<0>, C4<0>, C4<0>;
v0x2888830_0 .net "a", 0 0, L_0x293cf30;  1 drivers
v0x2888330_0 .net "out", 0 0, L_0x293ce60;  1 drivers
S_0x2882b70 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2896520;
 .timescale -9 -12;
P_0x2888450 .param/l "i" 0 5 15, +C4<01>;
S_0x28d4600 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2882b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d020 .functor NOT 1, L_0x293d0f0, C4<0>, C4<0>, C4<0>;
v0x28d23c0_0 .net "a", 0 0, L_0x293d0f0;  1 drivers
v0x28d9310_0 .net "out", 0 0, L_0x293d020;  1 drivers
S_0x28d7980 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2896520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d230 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x28d8220_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28d82c0_0 .net "out", 0 0, L_0x293d230;  1 drivers
S_0x28d5530 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2896520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d430 .functor NOT 1, L_0x293d4a0, C4<0>, C4<0>, C4<0>;
v0x28d6f90_0 .net "a", 0 0, L_0x293d4a0;  1 drivers
v0x28d5da0_0 .net "out", 0 0, L_0x293d430;  alias, 1 drivers
S_0x28de6c0 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2895cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28a9580_0 .net "in", 0 0, L_0x293d430;  alias, 1 drivers
v0x28a9620_0 .net "out", 0 0, L_0x293db40;  alias, 1 drivers
v0x28a29b0_0 .net "w", 2 0, L_0x293d9b0;  1 drivers
L_0x293d690 .part L_0x293d9b0, 0, 1;
L_0x293d800 .part L_0x293d9b0, 1, 1;
L_0x293d9b0 .concat8 [ 1 1 1 0], L_0x293d940, L_0x293d620, L_0x293d730;
L_0x293dc40 .part L_0x293d9b0, 2, 1;
S_0x28def10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28de6c0;
 .timescale -9 -12;
P_0x28ddbe0 .param/l "i" 0 5 15, +C4<00>;
S_0x28dc270 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28def10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d620 .functor NOT 1, L_0x293d690, C4<0>, C4<0>, C4<0>;
v0x28dcac0_0 .net "a", 0 0, L_0x293d690;  1 drivers
v0x28dcba0_0 .net "out", 0 0, L_0x293d620;  1 drivers
S_0x28e8f60 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28de6c0;
 .timescale -9 -12;
P_0x28e9460 .param/l "i" 0 5 15, +C4<01>;
S_0x28e37a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28e8f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d730 .functor NOT 1, L_0x293d800, C4<0>, C4<0>, C4<0>;
v0x28f0390_0 .net "a", 0 0, L_0x293d800;  1 drivers
v0x28ede90_0 .net "out", 0 0, L_0x293d730;  1 drivers
S_0x28cfa20 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28de6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293d940 .functor NOT 1, L_0x293d430, C4<0>, C4<0>, C4<0>;
v0x28cd560_0 .net "a", 0 0, L_0x293d430;  alias, 1 drivers
v0x28cd650_0 .net "out", 0 0, L_0x293d940;  1 drivers
S_0x28c69b0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28de6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293db40 .functor NOT 1, L_0x293dc40, C4<0>, C4<0>, C4<0>;
v0x28c4540_0 .net "a", 0 0, L_0x293dc40;  1 drivers
v0x28aba40_0 .net "out", 0 0, L_0x293db40;  alias, 1 drivers
S_0x2890a80 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2895cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28a2a90_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x288e6d0_0 .net "d", 0 0, L_0x292d6c0;  alias, 1 drivers
v0x2887930_0 .var "q", 0 0;
v0x28879d0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2885470 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2895cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28e85d0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28e60a0_0 .net "d", 0 0, L_0x292d6c0;  alias, 1 drivers
v0x28e6160_0 .var "q", 0 0;
v0x28eb920_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28caff0 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2895cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x28c1f80_0 .net "in_0", 0 0, L_0x293ccf0;  1 drivers
v0x28c2040_0 .net "in_1", 0 0, L_0x293cdc0;  1 drivers
v0x28b00a0_0 .var "out", 0 0;
v0x28b0140_0 .net "sel", 0 0, L_0x293db40;  alias, 1 drivers
E_0x28cb170 .event edge, v0x28aba40_0, v0x28c1f80_0, v0x28c2040_0;
S_0x28c0ee0 .scope module, "t_ff" "asyn_rst_tdeff" 9 39, 9 4 0, S_0x28a05a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q_n"
L_0x293b8f0 .functor XOR 1, v0x292ddc0_0, v0x28868c0_0, C4<0>, C4<0>;
L_0x293b9f0 .functor NOT 1, v0x28868c0_0, C4<0>, C4<0>, C4<0>;
v0x28e4f70_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x288e5c0_0 .net "q", 0 0, v0x28868c0_0;  1 drivers
v0x28b90f0_0 .net "q_n", 0 0, L_0x293b9f0;  alias, 1 drivers
v0x28b9190_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x28b9230_0 .net "t", 0 0, v0x292ddc0_0;  alias, 1 drivers
v0x28b9370_0 .net "xor_out", 0 0, L_0x293b8f0;  1 drivers
S_0x28bbdc0 .scope module, "eff_gray" "edge_ff_gray" 9 12, 4 9 0, S_0x28c0ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x2884340_0 .net "buff_int", 0 0, L_0x293c2e0;  1 drivers
v0x2884400_0 .net "buff_out", 0 0, L_0x293c9f0;  1 drivers
v0x28844c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2884560_0 .net "d", 0 0, L_0x293b8f0;  alias, 1 drivers
v0x28e7430_0 .net "out", 0 0, v0x28868c0_0;  alias, 1 drivers
v0x28e7520_0 .net "q", 1 0, L_0x293bb80;  1 drivers
v0x28e75c0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x293bb80 .concat8 [ 1 1 0 0], v0x28a8600_0, v0x28c3500_0;
L_0x293bc20 .part L_0x293bb80, 0, 1;
L_0x293bcc0 .part L_0x293bb80, 1, 1;
S_0x28b2e60 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x28bbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28b67c0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x289b690_0 .net "out", 0 0, L_0x293c2e0;  alias, 1 drivers
v0x289b750_0 .net "w", 2 0, L_0x293c150;  1 drivers
L_0x293be30 .part L_0x293c150, 0, 1;
L_0x293bfa0 .part L_0x293c150, 1, 1;
L_0x293c150 .concat8 [ 1 1 1 0], L_0x293c0e0, L_0x293bd60, L_0x293bed0;
L_0x293c350 .part L_0x293c150, 2, 1;
S_0x289e960 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28b2e60;
 .timescale -9 -12;
P_0x28b9ab0 .param/l "i" 0 5 15, +C4<00>;
S_0x2895a00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x289e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293bd60 .functor NOT 1, L_0x293be30, C4<0>, C4<0>, C4<0>;
v0x2897ee0_0 .net "a", 0 0, L_0x293be30;  1 drivers
v0x28d76b0_0 .net "out", 0 0, L_0x293bd60;  1 drivers
S_0x28d5260 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28b2e60;
 .timescale -9 -12;
P_0x28d77d0 .param/l "i" 0 5 15, +C4<01>;
S_0x28de410 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28d5260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293bed0 .functor NOT 1, L_0x293bfa0, C4<0>, C4<0>, C4<0>;
v0x28dc050_0 .net "a", 0 0, L_0x293bfa0;  1 drivers
v0x28e9e50_0 .net "out", 0 0, L_0x293bed0;  1 drivers
S_0x28c8650 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28b2e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c0e0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x28e9f70_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28d1930_0 .net "out", 0 0, L_0x293c0e0;  1 drivers
S_0x28bf600 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28b2e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c2e0 .functor NOT 1, L_0x293c350, C4<0>, C4<0>, C4<0>;
v0x28d1a30_0 .net "a", 0 0, L_0x293c350;  1 drivers
v0x28b66a0_0 .net "out", 0 0, L_0x293c2e0;  alias, 1 drivers
S_0x2892730 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x28bbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28cc550_0 .net "in", 0 0, L_0x293c2e0;  alias, 1 drivers
v0x28cc5f0_0 .net "out", 0 0, L_0x293c9f0;  alias, 1 drivers
v0x28c5880_0 .net "w", 2 0, L_0x293c860;  1 drivers
L_0x293c540 .part L_0x293c860, 0, 1;
L_0x293c6b0 .part L_0x293c860, 1, 1;
L_0x293c860 .concat8 [ 1 1 1 0], L_0x293c7f0, L_0x293c4d0, L_0x293c5e0;
L_0x293caf0 .part L_0x293c860, 2, 1;
S_0x28e14b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2892730;
 .timescale -9 -12;
P_0x28e1670 .param/l "i" 0 5 15, +C4<00>;
S_0x28d16d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28e14b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c4d0 .functor NOT 1, L_0x293c540, C4<0>, C4<0>, C4<0>;
v0x28ea060_0 .net "a", 0 0, L_0x293c540;  1 drivers
v0x28ea120_0 .net "out", 0 0, L_0x293c4d0;  1 drivers
S_0x2889610 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2892730;
 .timescale -9 -12;
P_0x2889800 .param/l "i" 0 5 15, +C4<01>;
S_0x28a0db0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2889610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c5e0 .functor NOT 1, L_0x293c6b0, C4<0>, C4<0>, C4<0>;
v0x28ef220_0 .net "a", 0 0, L_0x293c6b0;  1 drivers
v0x28ef300_0 .net "out", 0 0, L_0x293c5e0;  1 drivers
S_0x28ecd60 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2892730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c7f0 .functor NOT 1, L_0x293c2e0, C4<0>, C4<0>, C4<0>;
v0x28ecf70_0 .net "a", 0 0, L_0x293c2e0;  alias, 1 drivers
v0x28ef420_0 .net "out", 0 0, L_0x293c7f0;  1 drivers
S_0x28ce8f0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2892730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293c9f0 .functor NOT 1, L_0x293caf0, C4<0>, C4<0>, C4<0>;
v0x28ceac0_0 .net "a", 0 0, L_0x293caf0;  1 drivers
v0x28cc430_0 .net "out", 0 0, L_0x293c9f0;  alias, 1 drivers
S_0x28c5990 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x28bbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28c33c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28c3460_0 .net "d", 0 0, L_0x293b8f0;  alias, 1 drivers
v0x28c3500_0 .var "q", 0 0;
v0x28c35d0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28aa930 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x28bbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28a8450_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28a8510_0 .net "d", 0 0, L_0x293b8f0;  alias, 1 drivers
v0x28a8600_0 .var "q", 0 0;
v0x288f950_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x288d490 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x28bbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x288fb00_0 .net "in_0", 0 0, L_0x293bc20;  1 drivers
v0x2886800_0 .net "in_1", 0 0, L_0x293bcc0;  1 drivers
v0x28868c0_0 .var "out", 0 0;
v0x2886990_0 .net "sel", 0 0, L_0x293c9f0;  alias, 1 drivers
E_0x28ceba0 .event edge, v0x28cc430_0, v0x288fb00_0, v0x2886800_0;
S_0x28d49e0 .scope generate, "gray_loop[1]" "gray_loop[1]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x28d4bf0 .param/l "i" 0 2 32, +C4<01>;
S_0x28db720 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x28d49e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x292f450 .functor NOT 1, L_0x292f840, C4<0>, C4<0>, C4<0>;
L_0x292f4c0 .functor AND 1, L_0x292f750, L_0x292f450, C4<1>, C4<1>;
L_0x292f590 .functor AND 1, L_0x292f4c0, L_0x292f980, C4<1>, C4<1>;
L_0x292f650 .functor XOR 1, v0x28f65c0_0, L_0x292f590, C4<0>, C4<0>;
v0x28f6db0_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f6e70_0 .net "inv_out", 0 0, L_0x292f450;  1 drivers
v0x28f6f30_0 .net "no_ones_below_jm1", 0 0, L_0x292f4c0;  1 drivers
v0x28f6fd0_0 .net "no_ones_below_jm2", 0 0, L_0x292f750;  1 drivers
v0x28f7090_0 .net "q_j", 0 0, v0x28f65c0_0;  1 drivers
v0x28f71d0_0 .net "q_jm1", 0 0, L_0x292f980;  1 drivers
v0x28f7290_0 .net "q_jm2", 0 0, L_0x292f840;  1 drivers
v0x28f7350_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x28f73f0_0 .net "xor_in", 0 0, L_0x292f590;  1 drivers
v0x28f7540_0 .net "xor_out", 0 0, L_0x292f650;  1 drivers
S_0x27f6840 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x28db720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x28f67d0_0 .net "buff_int", 0 0, L_0x292eb10;  1 drivers
v0x28f6920_0 .net "buff_out", 0 0, L_0x292f220;  1 drivers
v0x28f69e0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f6a80_0 .net "d", 0 0, L_0x292f650;  alias, 1 drivers
v0x28f6b20_0 .net "out", 0 0, v0x28f65c0_0;  alias, 1 drivers
v0x28f6c10_0 .net "q", 1 0, L_0x292e2f0;  1 drivers
v0x28f6cb0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x292e2f0 .concat8 [ 1 1 0 0], v0x28f5f30_0, v0x28f5920_0;
L_0x292e420 .part L_0x292e2f0, 0, 1;
L_0x292e4f0 .part L_0x292e2f0, 1, 1;
S_0x27f6aa0 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x27f6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x27eba70_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x27f0500_0 .net "out", 0 0, L_0x292eb10;  alias, 1 drivers
v0x27f05c0_0 .net "w", 2 0, L_0x292e980;  1 drivers
L_0x292e660 .part L_0x292e980, 0, 1;
L_0x292e7d0 .part L_0x292e980, 1, 1;
L_0x292e980 .concat8 [ 1 1 1 0], L_0x292e910, L_0x292e590, L_0x292e700;
L_0x292eb80 .part L_0x292e980, 2, 1;
S_0x27eb780 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x27f6aa0;
 .timescale -9 -12;
P_0x27eb990 .param/l "i" 0 5 15, +C4<00>;
S_0x27ecd40 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x27eb780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292e590 .functor NOT 1, L_0x292e660, C4<0>, C4<0>, C4<0>;
v0x27ecf70_0 .net "a", 0 0, L_0x292e660;  1 drivers
v0x27ed050_0 .net "out", 0 0, L_0x292e590;  1 drivers
S_0x27f0270 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x27f6aa0;
 .timescale -9 -12;
P_0x27f0440 .param/l "i" 0 5 15, +C4<01>;
S_0x27f8000 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x27f0270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292e700 .functor NOT 1, L_0x292e7d0, C4<0>, C4<0>, C4<0>;
v0x27f8230_0 .net "a", 0 0, L_0x292e7d0;  1 drivers
v0x27f8310_0 .net "out", 0 0, L_0x292e700;  1 drivers
S_0x27f1fd0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x27f6aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292e910 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x27f21e0_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x27f2280_0 .net "out", 0 0, L_0x292e910;  1 drivers
S_0x27f4560 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x27f6aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292eb10 .functor NOT 1, L_0x292eb80, C4<0>, C4<0>, C4<0>;
v0x27f4770_0 .net "a", 0 0, L_0x292eb80;  1 drivers
v0x27f4830_0 .net "out", 0 0, L_0x292eb10;  alias, 1 drivers
S_0x27f8f10 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x27f6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28f52d0_0 .net "in", 0 0, L_0x292eb10;  alias, 1 drivers
v0x28f5370_0 .net "out", 0 0, L_0x292f220;  alias, 1 drivers
v0x28f5430_0 .net "w", 2 0, L_0x292f090;  1 drivers
L_0x292ed70 .part L_0x292f090, 0, 1;
L_0x292eee0 .part L_0x292f090, 1, 1;
L_0x292f090 .concat8 [ 1 1 1 0], L_0x292f020, L_0x292ed00, L_0x292ee10;
L_0x292f320 .part L_0x292f090, 2, 1;
S_0x27f9120 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x27f8f10;
 .timescale -9 -12;
P_0x28dba00 .param/l "i" 0 5 15, +C4<00>;
S_0x27fb170 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x27f9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292ed00 .functor NOT 1, L_0x292ed70, C4<0>, C4<0>, C4<0>;
v0x27fb3a0_0 .net "a", 0 0, L_0x292ed70;  1 drivers
v0x27ee2c0_0 .net "out", 0 0, L_0x292ed00;  1 drivers
S_0x27ee3e0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x27f8f10;
 .timescale -9 -12;
P_0x27ee5d0 .param/l "i" 0 5 15, +C4<01>;
S_0x27ef820 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x27ee3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292ee10 .functor NOT 1, L_0x292eee0, C4<0>, C4<0>, C4<0>;
v0x27efa30_0 .net "a", 0 0, L_0x292eee0;  1 drivers
v0x27efb10_0 .net "out", 0 0, L_0x292ee10;  1 drivers
S_0x27fd780 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x27f8f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292f020 .functor NOT 1, L_0x292eb10, C4<0>, C4<0>, C4<0>;
v0x27fd970_0 .net "a", 0 0, L_0x292eb10;  alias, 1 drivers
v0x27fda60_0 .net "out", 0 0, L_0x292f020;  1 drivers
S_0x28024f0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x27f8f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292f220 .functor NOT 1, L_0x292f320, C4<0>, C4<0>, C4<0>;
v0x2802700_0 .net "a", 0 0, L_0x292f320;  1 drivers
v0x28027e0_0 .net "out", 0 0, L_0x292f220;  alias, 1 drivers
S_0x28f5540 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x27f6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28f57e0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f5880_0 .net "d", 0 0, L_0x292f650;  alias, 1 drivers
v0x28f5920_0 .var "q", 0 0;
v0x28f59f0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28f5b40 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x27f6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28f5d80_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f5e40_0 .net "d", 0 0, L_0x292f650;  alias, 1 drivers
v0x28f5f30_0 .var "q", 0 0;
v0x28f6000_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28f6110 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x27f6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x28f6420_0 .net "in_0", 0 0, L_0x292e420;  1 drivers
v0x28f6500_0 .net "in_1", 0 0, L_0x292e4f0;  1 drivers
v0x28f65c0_0 .var "out", 0 0;
v0x28f6660_0 .net "sel", 0 0, L_0x292f220;  alias, 1 drivers
E_0x28f63a0 .event edge, v0x28027e0_0, v0x28f6420_0, v0x28f6500_0;
S_0x28f7700 .scope generate, "gray_loop[2]" "gray_loop[2]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x28f78c0 .param/l "i" 0 2 32, +C4<010>;
S_0x28f7980 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x28f7700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x2930be0 .functor NOT 1, L_0x2931020, C4<0>, C4<0>, C4<0>;
L_0x2930c50 .functor AND 1, L_0x2930ee0, L_0x2930be0, C4<1>, C4<1>;
L_0x2930d20 .functor AND 1, L_0x2930c50, L_0x29311a0, C4<1>, C4<1>;
L_0x2930de0 .functor XOR 1, v0x28fc5a0_0, L_0x2930d20, C4<0>, C4<0>;
v0x28fcd90_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28fce50_0 .net "inv_out", 0 0, L_0x2930be0;  1 drivers
v0x28fcf10_0 .net "no_ones_below_jm1", 0 0, L_0x2930c50;  1 drivers
v0x28fcfb0_0 .net "no_ones_below_jm2", 0 0, L_0x2930ee0;  1 drivers
v0x28fd070_0 .net "q_j", 0 0, v0x28fc5a0_0;  1 drivers
v0x28fd1b0_0 .net "q_jm1", 0 0, L_0x29311a0;  1 drivers
v0x28fd270_0 .net "q_jm2", 0 0, L_0x2931020;  1 drivers
v0x28fd330_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x28fd3d0_0 .net "xor_in", 0 0, L_0x2930d20;  1 drivers
v0x28fd520_0 .net "xor_out", 0 0, L_0x2930de0;  1 drivers
S_0x28f7c00 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x28f7980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x28fc7b0_0 .net "buff_int", 0 0, L_0x29302a0;  1 drivers
v0x28fc900_0 .net "buff_out", 0 0, L_0x29309b0;  1 drivers
v0x28fc9c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28fca60_0 .net "d", 0 0, L_0x2930de0;  alias, 1 drivers
v0x28fcb00_0 .net "out", 0 0, v0x28fc5a0_0;  alias, 1 drivers
v0x28fcbf0_0 .net "q", 1 0, L_0x292fa70;  1 drivers
v0x28fcc90_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x292fa70 .concat8 [ 1 1 0 0], v0x28fbf10_0, v0x28fb7f0_0;
L_0x292fb10 .part L_0x292fa70, 0, 1;
L_0x292fc30 .part L_0x292fa70, 1, 1;
S_0x28f7e60 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x28f7c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28f9690_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f9730_0 .net "out", 0 0, L_0x29302a0;  alias, 1 drivers
v0x28f9820_0 .net "w", 2 0, L_0x2930110;  1 drivers
L_0x292fda0 .part L_0x2930110, 0, 1;
L_0x292ff60 .part L_0x2930110, 1, 1;
L_0x2930110 .concat8 [ 1 1 1 0], L_0x29300a0, L_0x292fcd0, L_0x292fe90;
L_0x2930310 .part L_0x2930110, 2, 1;
S_0x28f80b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28f7e60;
 .timescale -9 -12;
P_0x28f82c0 .param/l "i" 0 5 15, +C4<00>;
S_0x28f83a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28f80b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292fcd0 .functor NOT 1, L_0x292fda0, C4<0>, C4<0>, C4<0>;
v0x28f85d0_0 .net "a", 0 0, L_0x292fda0;  1 drivers
v0x28f86b0_0 .net "out", 0 0, L_0x292fcd0;  1 drivers
S_0x28f87d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28f7e60;
 .timescale -9 -12;
P_0x28f89c0 .param/l "i" 0 5 15, +C4<01>;
S_0x28f8a80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28f87d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x292fe90 .functor NOT 1, L_0x292ff60, C4<0>, C4<0>, C4<0>;
v0x28f8cb0_0 .net "a", 0 0, L_0x292ff60;  1 drivers
v0x28f8d90_0 .net "out", 0 0, L_0x292fe90;  1 drivers
S_0x28f8eb0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28f7e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29300a0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x28f90c0_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28f9160_0 .net "out", 0 0, L_0x29300a0;  1 drivers
S_0x28f9280 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28f7e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29302a0 .functor NOT 1, L_0x2930310, C4<0>, C4<0>, C4<0>;
v0x28f9490_0 .net "a", 0 0, L_0x2930310;  1 drivers
v0x28f9570_0 .net "out", 0 0, L_0x29302a0;  alias, 1 drivers
S_0x28f9930 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x28f7c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28fb1a0_0 .net "in", 0 0, L_0x29302a0;  alias, 1 drivers
v0x28fb240_0 .net "out", 0 0, L_0x29309b0;  alias, 1 drivers
v0x28fb300_0 .net "w", 2 0, L_0x2930820;  1 drivers
L_0x2930500 .part L_0x2930820, 0, 1;
L_0x2930670 .part L_0x2930820, 1, 1;
L_0x2930820 .concat8 [ 1 1 1 0], L_0x29307b0, L_0x2930490, L_0x29305a0;
L_0x2930ab0 .part L_0x2930820, 2, 1;
S_0x28f9b40 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28f9930;
 .timescale -9 -12;
P_0x28f9d50 .param/l "i" 0 5 15, +C4<00>;
S_0x28f9e30 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28f9b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2930490 .functor NOT 1, L_0x2930500, C4<0>, C4<0>, C4<0>;
v0x28fa060_0 .net "a", 0 0, L_0x2930500;  1 drivers
v0x28fa140_0 .net "out", 0 0, L_0x2930490;  1 drivers
S_0x28fa260 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28f9930;
 .timescale -9 -12;
P_0x28fa450 .param/l "i" 0 5 15, +C4<01>;
S_0x28fa510 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28fa260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29305a0 .functor NOT 1, L_0x2930670, C4<0>, C4<0>, C4<0>;
v0x28fa740_0 .net "a", 0 0, L_0x2930670;  1 drivers
v0x28fa820_0 .net "out", 0 0, L_0x29305a0;  1 drivers
S_0x28fa940 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28f9930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29307b0 .functor NOT 1, L_0x29302a0, C4<0>, C4<0>, C4<0>;
v0x28fab80_0 .net "a", 0 0, L_0x29302a0;  alias, 1 drivers
v0x28fac70_0 .net "out", 0 0, L_0x29307b0;  1 drivers
S_0x28fad90 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28f9930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29309b0 .functor NOT 1, L_0x2930ab0, C4<0>, C4<0>, C4<0>;
v0x28fafa0_0 .net "a", 0 0, L_0x2930ab0;  1 drivers
v0x28fb080_0 .net "out", 0 0, L_0x29309b0;  alias, 1 drivers
S_0x28fb410 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x28f7c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28fb6b0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28fb750_0 .net "d", 0 0, L_0x2930de0;  alias, 1 drivers
v0x28fb7f0_0 .var "q", 0 0;
v0x28fb8c0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28fbb70 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x28f7c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28fbd60_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28fbe20_0 .net "d", 0 0, L_0x2930de0;  alias, 1 drivers
v0x28fbf10_0 .var "q", 0 0;
v0x28fbfe0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x28fc0f0 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x28f7c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x28fc400_0 .net "in_0", 0 0, L_0x292fb10;  1 drivers
v0x28fc4e0_0 .net "in_1", 0 0, L_0x292fc30;  1 drivers
v0x28fc5a0_0 .var "out", 0 0;
v0x28fc640_0 .net "sel", 0 0, L_0x29309b0;  alias, 1 drivers
E_0x28fc380 .event edge, v0x28fb080_0, v0x28fc400_0, v0x28fc4e0_0;
S_0x28fd6e0 .scope generate, "gray_loop[3]" "gray_loop[3]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x28fd8f0 .param/l "i" 0 2 32, +C4<011>;
S_0x28fd9b0 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x28fd6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x2932380 .functor NOT 1, L_0x2932770, C4<0>, C4<0>, C4<0>;
L_0x29323f0 .functor AND 1, L_0x2932680, L_0x2932380, C4<1>, C4<1>;
L_0x29324c0 .functor AND 1, L_0x29323f0, L_0x29328b0, C4<1>, C4<1>;
L_0x2932580 .functor XOR 1, v0x2902690_0, L_0x29324c0, C4<0>, C4<0>;
v0x2902e80_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2902f40_0 .net "inv_out", 0 0, L_0x2932380;  1 drivers
v0x2903000_0 .net "no_ones_below_jm1", 0 0, L_0x29323f0;  1 drivers
v0x29030a0_0 .net "no_ones_below_jm2", 0 0, L_0x2932680;  1 drivers
v0x2903160_0 .net "q_j", 0 0, v0x2902690_0;  1 drivers
v0x29032a0_0 .net "q_jm1", 0 0, L_0x29328b0;  1 drivers
v0x2903360_0 .net "q_jm2", 0 0, L_0x2932770;  1 drivers
v0x2903420_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x29034c0_0 .net "xor_in", 0 0, L_0x29324c0;  1 drivers
v0x2903610_0 .net "xor_out", 0 0, L_0x2932580;  1 drivers
S_0x28fdc30 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x28fd9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x29028a0_0 .net "buff_int", 0 0, L_0x2931a40;  1 drivers
v0x29029f0_0 .net "buff_out", 0 0, L_0x2932150;  1 drivers
v0x2902ab0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2902b50_0 .net "d", 0 0, L_0x2932580;  alias, 1 drivers
v0x2902bf0_0 .net "out", 0 0, v0x2902690_0;  alias, 1 drivers
v0x2902ce0_0 .net "q", 1 0, L_0x2931240;  1 drivers
v0x2902d80_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2931240 .concat8 [ 1 1 0 0], v0x2902000_0, v0x28e50d0_0;
L_0x29312e0 .part L_0x2931240, 0, 1;
L_0x29313d0 .part L_0x2931240, 1, 1;
S_0x28fde90 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x28fdc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x28ff6c0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28ff760_0 .net "out", 0 0, L_0x2931a40;  alias, 1 drivers
v0x28ff820_0 .net "w", 2 0, L_0x29318b0;  1 drivers
L_0x2931540 .part L_0x29318b0, 0, 1;
L_0x2931700 .part L_0x29318b0, 1, 1;
L_0x29318b0 .concat8 [ 1 1 1 0], L_0x2931840, L_0x2931470, L_0x2931630;
L_0x2931ab0 .part L_0x29318b0, 2, 1;
S_0x28fe0e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28fde90;
 .timescale -9 -12;
P_0x28fe2f0 .param/l "i" 0 5 15, +C4<00>;
S_0x28fe3d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28fe0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931470 .functor NOT 1, L_0x2931540, C4<0>, C4<0>, C4<0>;
v0x28fe600_0 .net "a", 0 0, L_0x2931540;  1 drivers
v0x28fe6e0_0 .net "out", 0 0, L_0x2931470;  1 drivers
S_0x28fe800 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28fde90;
 .timescale -9 -12;
P_0x28fe9f0 .param/l "i" 0 5 15, +C4<01>;
S_0x28feab0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28fe800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931630 .functor NOT 1, L_0x2931700, C4<0>, C4<0>, C4<0>;
v0x28fece0_0 .net "a", 0 0, L_0x2931700;  1 drivers
v0x28fedc0_0 .net "out", 0 0, L_0x2931630;  1 drivers
S_0x28feee0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28fde90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931840 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x28ff0f0_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28ff190_0 .net "out", 0 0, L_0x2931840;  1 drivers
S_0x28ff2b0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28fde90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931a40 .functor NOT 1, L_0x2931ab0, C4<0>, C4<0>, C4<0>;
v0x28ff4c0_0 .net "a", 0 0, L_0x2931ab0;  1 drivers
v0x28ff5a0_0 .net "out", 0 0, L_0x2931a40;  alias, 1 drivers
S_0x28ff930 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x28fdc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x29011a0_0 .net "in", 0 0, L_0x2931a40;  alias, 1 drivers
v0x2901240_0 .net "out", 0 0, L_0x2932150;  alias, 1 drivers
v0x2901300_0 .net "w", 2 0, L_0x2931fc0;  1 drivers
L_0x2931ca0 .part L_0x2931fc0, 0, 1;
L_0x2931e10 .part L_0x2931fc0, 1, 1;
L_0x2931fc0 .concat8 [ 1 1 1 0], L_0x2931f50, L_0x2931c30, L_0x2931d40;
L_0x2932250 .part L_0x2931fc0, 2, 1;
S_0x28ffb40 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x28ff930;
 .timescale -9 -12;
P_0x28ffd50 .param/l "i" 0 5 15, +C4<00>;
S_0x28ffe30 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x28ffb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931c30 .functor NOT 1, L_0x2931ca0, C4<0>, C4<0>, C4<0>;
v0x2900060_0 .net "a", 0 0, L_0x2931ca0;  1 drivers
v0x2900140_0 .net "out", 0 0, L_0x2931c30;  1 drivers
S_0x2900260 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x28ff930;
 .timescale -9 -12;
P_0x2900450 .param/l "i" 0 5 15, +C4<01>;
S_0x2900510 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2900260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931d40 .functor NOT 1, L_0x2931e10, C4<0>, C4<0>, C4<0>;
v0x2900740_0 .net "a", 0 0, L_0x2931e10;  1 drivers
v0x2900820_0 .net "out", 0 0, L_0x2931d40;  1 drivers
S_0x2900940 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x28ff930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2931f50 .functor NOT 1, L_0x2931a40, C4<0>, C4<0>, C4<0>;
v0x2900b80_0 .net "a", 0 0, L_0x2931a40;  alias, 1 drivers
v0x2900c70_0 .net "out", 0 0, L_0x2931f50;  1 drivers
S_0x2900d90 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x28ff930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2932150 .functor NOT 1, L_0x2932250, C4<0>, C4<0>, C4<0>;
v0x2900fa0_0 .net "a", 0 0, L_0x2932250;  1 drivers
v0x2901060_0 .net "out", 0 0, L_0x2932150;  alias, 1 drivers
S_0x2901410 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x28fdc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x29016b0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x28e5030_0 .net "d", 0 0, L_0x2932580;  alias, 1 drivers
v0x28e50d0_0 .var "q", 0 0;
v0x28e51a0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2901c10 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x28fdc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2901e50_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2901f10_0 .net "d", 0 0, L_0x2932580;  alias, 1 drivers
v0x2902000_0 .var "q", 0 0;
v0x29020d0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x29021e0 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x28fdc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x29024f0_0 .net "in_0", 0 0, L_0x29312e0;  1 drivers
v0x29025d0_0 .net "in_1", 0 0, L_0x29313d0;  1 drivers
v0x2902690_0 .var "out", 0 0;
v0x2902730_0 .net "sel", 0 0, L_0x2932150;  alias, 1 drivers
E_0x2902470 .event edge, v0x2901060_0, v0x29024f0_0, v0x29025d0_0;
S_0x29037d0 .scope generate, "gray_loop[4]" "gray_loop[4]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x2903990 .param/l "i" 0 2 32, +C4<0100>;
S_0x2903a50 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x29037d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x2933b10 .functor NOT 1, L_0x2933ff0, C4<0>, C4<0>, C4<0>;
L_0x2933b80 .functor AND 1, L_0x2933e10, L_0x2933b10, C4<1>, C4<1>;
L_0x2933c50 .functor AND 1, L_0x2933b80, L_0x29341a0, C4<1>, C4<1>;
L_0x2933d10 .functor XOR 1, v0x2908560_0, L_0x2933c50, C4<0>, C4<0>;
v0x2908d50_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2908e10_0 .net "inv_out", 0 0, L_0x2933b10;  1 drivers
v0x2908ed0_0 .net "no_ones_below_jm1", 0 0, L_0x2933b80;  1 drivers
v0x2908f70_0 .net "no_ones_below_jm2", 0 0, L_0x2933e10;  1 drivers
v0x2909030_0 .net "q_j", 0 0, v0x2908560_0;  1 drivers
v0x2909170_0 .net "q_jm1", 0 0, L_0x29341a0;  1 drivers
v0x2909230_0 .net "q_jm2", 0 0, L_0x2933ff0;  1 drivers
v0x29092f0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x2909390_0 .net "xor_in", 0 0, L_0x2933c50;  1 drivers
v0x29094e0_0 .net "xor_out", 0 0, L_0x2933d10;  1 drivers
S_0x2903cd0 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x2903a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x2908770_0 .net "buff_int", 0 0, L_0x29331d0;  1 drivers
v0x29088c0_0 .net "buff_out", 0 0, L_0x29338e0;  1 drivers
v0x2908980_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2908a20_0 .net "d", 0 0, L_0x2933d10;  alias, 1 drivers
v0x2908ac0_0 .net "out", 0 0, v0x2908560_0;  alias, 1 drivers
v0x2908bb0_0 .net "q", 1 0, L_0x29329a0;  1 drivers
v0x2908c50_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x29329a0 .concat8 [ 1 1 0 0], v0x2907ed0_0, v0x29078c0_0;
L_0x2932a40 .part L_0x29329a0, 0, 1;
L_0x2932b60 .part L_0x29329a0, 1, 1;
S_0x2903f30 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2903cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2905760_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2905800_0 .net "out", 0 0, L_0x29331d0;  alias, 1 drivers
v0x29058f0_0 .net "w", 2 0, L_0x2933040;  1 drivers
L_0x2932cd0 .part L_0x2933040, 0, 1;
L_0x2932e90 .part L_0x2933040, 1, 1;
L_0x2933040 .concat8 [ 1 1 1 0], L_0x2932fd0, L_0x2932c00, L_0x2932dc0;
L_0x2933240 .part L_0x2933040, 2, 1;
S_0x2904180 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2903f30;
 .timescale -9 -12;
P_0x2904390 .param/l "i" 0 5 15, +C4<00>;
S_0x2904470 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2904180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2932c00 .functor NOT 1, L_0x2932cd0, C4<0>, C4<0>, C4<0>;
v0x29046a0_0 .net "a", 0 0, L_0x2932cd0;  1 drivers
v0x2904780_0 .net "out", 0 0, L_0x2932c00;  1 drivers
S_0x29048a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2903f30;
 .timescale -9 -12;
P_0x2904a90 .param/l "i" 0 5 15, +C4<01>;
S_0x2904b50 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29048a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2932dc0 .functor NOT 1, L_0x2932e90, C4<0>, C4<0>, C4<0>;
v0x2904d80_0 .net "a", 0 0, L_0x2932e90;  1 drivers
v0x2904e60_0 .net "out", 0 0, L_0x2932dc0;  1 drivers
S_0x2904f80 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2903f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2932fd0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x2905190_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2905230_0 .net "out", 0 0, L_0x2932fd0;  1 drivers
S_0x2905350 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2903f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29331d0 .functor NOT 1, L_0x2933240, C4<0>, C4<0>, C4<0>;
v0x2905560_0 .net "a", 0 0, L_0x2933240;  1 drivers
v0x2905640_0 .net "out", 0 0, L_0x29331d0;  alias, 1 drivers
S_0x2905a00 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2903cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2907270_0 .net "in", 0 0, L_0x29331d0;  alias, 1 drivers
v0x2907310_0 .net "out", 0 0, L_0x29338e0;  alias, 1 drivers
v0x29073d0_0 .net "w", 2 0, L_0x2933750;  1 drivers
L_0x2933430 .part L_0x2933750, 0, 1;
L_0x29335a0 .part L_0x2933750, 1, 1;
L_0x2933750 .concat8 [ 1 1 1 0], L_0x29336e0, L_0x29333c0, L_0x29334d0;
L_0x29339e0 .part L_0x2933750, 2, 1;
S_0x2905c10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2905a00;
 .timescale -9 -12;
P_0x2905e20 .param/l "i" 0 5 15, +C4<00>;
S_0x2905f00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2905c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29333c0 .functor NOT 1, L_0x2933430, C4<0>, C4<0>, C4<0>;
v0x2906130_0 .net "a", 0 0, L_0x2933430;  1 drivers
v0x2906210_0 .net "out", 0 0, L_0x29333c0;  1 drivers
S_0x2906330 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2905a00;
 .timescale -9 -12;
P_0x2906520 .param/l "i" 0 5 15, +C4<01>;
S_0x29065e0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2906330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29334d0 .functor NOT 1, L_0x29335a0, C4<0>, C4<0>, C4<0>;
v0x2906810_0 .net "a", 0 0, L_0x29335a0;  1 drivers
v0x29068f0_0 .net "out", 0 0, L_0x29334d0;  1 drivers
S_0x2906a10 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2905a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29336e0 .functor NOT 1, L_0x29331d0, C4<0>, C4<0>, C4<0>;
v0x2906c50_0 .net "a", 0 0, L_0x29331d0;  alias, 1 drivers
v0x2906d40_0 .net "out", 0 0, L_0x29336e0;  1 drivers
S_0x2906e60 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2905a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29338e0 .functor NOT 1, L_0x29339e0, C4<0>, C4<0>, C4<0>;
v0x2907070_0 .net "a", 0 0, L_0x29339e0;  1 drivers
v0x2907150_0 .net "out", 0 0, L_0x29338e0;  alias, 1 drivers
S_0x29074e0 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2903cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2907780_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2907820_0 .net "d", 0 0, L_0x2933d10;  alias, 1 drivers
v0x29078c0_0 .var "q", 0 0;
v0x2907990_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2907ae0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2903cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2907d20_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2907de0_0 .net "d", 0 0, L_0x2933d10;  alias, 1 drivers
v0x2907ed0_0 .var "q", 0 0;
v0x2907fa0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x29080b0 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2903cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x29083c0_0 .net "in_0", 0 0, L_0x2932a40;  1 drivers
v0x29084a0_0 .net "in_1", 0 0, L_0x2932b60;  1 drivers
v0x2908560_0 .var "out", 0 0;
v0x2908600_0 .net "sel", 0 0, L_0x29338e0;  alias, 1 drivers
E_0x2908340 .event edge, v0x2907150_0, v0x29083c0_0, v0x29084a0_0;
S_0x29096a0 .scope generate, "gray_loop[5]" "gray_loop[5]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x2909860 .param/l "i" 0 2 32, +C4<0101>;
S_0x2909920 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x29096a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x29353b0 .functor NOT 1, L_0x29357a0, C4<0>, C4<0>, C4<0>;
L_0x2935420 .functor AND 1, L_0x29356b0, L_0x29353b0, C4<1>, C4<1>;
L_0x29354f0 .functor AND 1, L_0x2935420, L_0x2935890, C4<1>, C4<1>;
L_0x29355b0 .functor XOR 1, v0x290e430_0, L_0x29354f0, C4<0>, C4<0>;
v0x290ec20_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290ece0_0 .net "inv_out", 0 0, L_0x29353b0;  1 drivers
v0x290eda0_0 .net "no_ones_below_jm1", 0 0, L_0x2935420;  1 drivers
v0x290ee40_0 .net "no_ones_below_jm2", 0 0, L_0x29356b0;  1 drivers
v0x290ef00_0 .net "q_j", 0 0, v0x290e430_0;  1 drivers
v0x290f040_0 .net "q_jm1", 0 0, L_0x2935890;  1 drivers
v0x290f100_0 .net "q_jm2", 0 0, L_0x29357a0;  1 drivers
v0x290f1c0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x290f260_0 .net "xor_in", 0 0, L_0x29354f0;  1 drivers
v0x290f3b0_0 .net "xor_out", 0 0, L_0x29355b0;  1 drivers
S_0x2909ba0 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x2909920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x290e640_0 .net "buff_int", 0 0, L_0x2934a70;  1 drivers
v0x290e790_0 .net "buff_out", 0 0, L_0x2935180;  1 drivers
v0x290e850_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290e8f0_0 .net "d", 0 0, L_0x29355b0;  alias, 1 drivers
v0x290e990_0 .net "out", 0 0, v0x290e430_0;  alias, 1 drivers
v0x290ea80_0 .net "q", 1 0, L_0x2934240;  1 drivers
v0x290eb20_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2934240 .concat8 [ 1 1 0 0], v0x290dda0_0, v0x290d790_0;
L_0x29342e0 .part L_0x2934240, 0, 1;
L_0x2934400 .part L_0x2934240, 1, 1;
S_0x2909e00 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2909ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x290b630_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290b6d0_0 .net "out", 0 0, L_0x2934a70;  alias, 1 drivers
v0x290b7c0_0 .net "w", 2 0, L_0x29348e0;  1 drivers
L_0x2934570 .part L_0x29348e0, 0, 1;
L_0x2934730 .part L_0x29348e0, 1, 1;
L_0x29348e0 .concat8 [ 1 1 1 0], L_0x2934870, L_0x29344a0, L_0x2934660;
L_0x2934ae0 .part L_0x29348e0, 2, 1;
S_0x290a050 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2909e00;
 .timescale -9 -12;
P_0x290a260 .param/l "i" 0 5 15, +C4<00>;
S_0x290a340 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x290a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29344a0 .functor NOT 1, L_0x2934570, C4<0>, C4<0>, C4<0>;
v0x290a570_0 .net "a", 0 0, L_0x2934570;  1 drivers
v0x290a650_0 .net "out", 0 0, L_0x29344a0;  1 drivers
S_0x290a770 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2909e00;
 .timescale -9 -12;
P_0x290a960 .param/l "i" 0 5 15, +C4<01>;
S_0x290aa20 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x290a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934660 .functor NOT 1, L_0x2934730, C4<0>, C4<0>, C4<0>;
v0x290ac50_0 .net "a", 0 0, L_0x2934730;  1 drivers
v0x290ad30_0 .net "out", 0 0, L_0x2934660;  1 drivers
S_0x290ae50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2909e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934870 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x290b060_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290b100_0 .net "out", 0 0, L_0x2934870;  1 drivers
S_0x290b220 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2909e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934a70 .functor NOT 1, L_0x2934ae0, C4<0>, C4<0>, C4<0>;
v0x290b430_0 .net "a", 0 0, L_0x2934ae0;  1 drivers
v0x290b510_0 .net "out", 0 0, L_0x2934a70;  alias, 1 drivers
S_0x290b8d0 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2909ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x290d140_0 .net "in", 0 0, L_0x2934a70;  alias, 1 drivers
v0x290d1e0_0 .net "out", 0 0, L_0x2935180;  alias, 1 drivers
v0x290d2a0_0 .net "w", 2 0, L_0x2934ff0;  1 drivers
L_0x2934cd0 .part L_0x2934ff0, 0, 1;
L_0x2934e40 .part L_0x2934ff0, 1, 1;
L_0x2934ff0 .concat8 [ 1 1 1 0], L_0x2934f80, L_0x2934c60, L_0x2934d70;
L_0x2935280 .part L_0x2934ff0, 2, 1;
S_0x290bae0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x290b8d0;
 .timescale -9 -12;
P_0x290bcf0 .param/l "i" 0 5 15, +C4<00>;
S_0x290bdd0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x290bae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934c60 .functor NOT 1, L_0x2934cd0, C4<0>, C4<0>, C4<0>;
v0x290c000_0 .net "a", 0 0, L_0x2934cd0;  1 drivers
v0x290c0e0_0 .net "out", 0 0, L_0x2934c60;  1 drivers
S_0x290c200 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x290b8d0;
 .timescale -9 -12;
P_0x290c3f0 .param/l "i" 0 5 15, +C4<01>;
S_0x290c4b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x290c200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934d70 .functor NOT 1, L_0x2934e40, C4<0>, C4<0>, C4<0>;
v0x290c6e0_0 .net "a", 0 0, L_0x2934e40;  1 drivers
v0x290c7c0_0 .net "out", 0 0, L_0x2934d70;  1 drivers
S_0x290c8e0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x290b8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2934f80 .functor NOT 1, L_0x2934a70, C4<0>, C4<0>, C4<0>;
v0x290cb20_0 .net "a", 0 0, L_0x2934a70;  alias, 1 drivers
v0x290cc10_0 .net "out", 0 0, L_0x2934f80;  1 drivers
S_0x290cd30 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x290b8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2935180 .functor NOT 1, L_0x2935280, C4<0>, C4<0>, C4<0>;
v0x290cf40_0 .net "a", 0 0, L_0x2935280;  1 drivers
v0x290d020_0 .net "out", 0 0, L_0x2935180;  alias, 1 drivers
S_0x290d3b0 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2909ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x290d650_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290d6f0_0 .net "d", 0 0, L_0x29355b0;  alias, 1 drivers
v0x290d790_0 .var "q", 0 0;
v0x290d860_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x290d9b0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2909ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x290dbf0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x290dcb0_0 .net "d", 0 0, L_0x29355b0;  alias, 1 drivers
v0x290dda0_0 .var "q", 0 0;
v0x290de70_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x290df80 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2909ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x290e290_0 .net "in_0", 0 0, L_0x29342e0;  1 drivers
v0x290e370_0 .net "in_1", 0 0, L_0x2934400;  1 drivers
v0x290e430_0 .var "out", 0 0;
v0x290e4d0_0 .net "sel", 0 0, L_0x2935180;  alias, 1 drivers
E_0x290e210 .event edge, v0x290d020_0, v0x290e290_0, v0x290e370_0;
S_0x290f570 .scope generate, "gray_loop[6]" "gray_loop[6]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x290f730 .param/l "i" 0 2 32, +C4<0110>;
S_0x290f7f0 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x290f570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x2936af0 .functor NOT 1, L_0x2936ee0, C4<0>, C4<0>, C4<0>;
L_0x2936b60 .functor AND 1, L_0x2936df0, L_0x2936af0, C4<1>, C4<1>;
L_0x2936c30 .functor AND 1, L_0x2936b60, L_0x2936fd0, C4<1>, C4<1>;
L_0x2936cf0 .functor XOR 1, v0x2914500_0, L_0x2936c30, C4<0>, C4<0>;
v0x2914cf0_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2914db0_0 .net "inv_out", 0 0, L_0x2936af0;  1 drivers
v0x2914e70_0 .net "no_ones_below_jm1", 0 0, L_0x2936b60;  1 drivers
v0x2914f10_0 .net "no_ones_below_jm2", 0 0, L_0x2936df0;  1 drivers
v0x2914fd0_0 .net "q_j", 0 0, v0x2914500_0;  1 drivers
v0x2915110_0 .net "q_jm1", 0 0, L_0x2936fd0;  1 drivers
v0x29151d0_0 .net "q_jm2", 0 0, L_0x2936ee0;  1 drivers
v0x2915290_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x2915330_0 .net "xor_in", 0 0, L_0x2936c30;  1 drivers
v0x2915480_0 .net "xor_out", 0 0, L_0x2936cf0;  1 drivers
S_0x290fa70 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x290f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x2914710_0 .net "buff_int", 0 0, L_0x29361b0;  1 drivers
v0x2914860_0 .net "buff_out", 0 0, L_0x29368c0;  1 drivers
v0x2914920_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29149c0_0 .net "d", 0 0, L_0x2936cf0;  alias, 1 drivers
v0x2914a60_0 .net "out", 0 0, v0x2914500_0;  alias, 1 drivers
v0x2914b50_0 .net "q", 1 0, L_0x2935980;  1 drivers
v0x2914bf0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2935980 .concat8 [ 1 1 0 0], v0x2913e70_0, v0x2913660_0;
L_0x2935a20 .part L_0x2935980, 0, 1;
L_0x2935b40 .part L_0x2935980, 1, 1;
S_0x290fcd0 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x290fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2911500_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29115a0_0 .net "out", 0 0, L_0x29361b0;  alias, 1 drivers
v0x2911690_0 .net "w", 2 0, L_0x2936020;  1 drivers
L_0x2935cb0 .part L_0x2936020, 0, 1;
L_0x2935e70 .part L_0x2936020, 1, 1;
L_0x2936020 .concat8 [ 1 1 1 0], L_0x2935fb0, L_0x2935be0, L_0x2935da0;
L_0x2936220 .part L_0x2936020, 2, 1;
S_0x290ff20 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x290fcd0;
 .timescale -9 -12;
P_0x2910130 .param/l "i" 0 5 15, +C4<00>;
S_0x2910210 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x290ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2935be0 .functor NOT 1, L_0x2935cb0, C4<0>, C4<0>, C4<0>;
v0x2910440_0 .net "a", 0 0, L_0x2935cb0;  1 drivers
v0x2910520_0 .net "out", 0 0, L_0x2935be0;  1 drivers
S_0x2910640 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x290fcd0;
 .timescale -9 -12;
P_0x2910830 .param/l "i" 0 5 15, +C4<01>;
S_0x29108f0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2910640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2935da0 .functor NOT 1, L_0x2935e70, C4<0>, C4<0>, C4<0>;
v0x2910b20_0 .net "a", 0 0, L_0x2935e70;  1 drivers
v0x2910c00_0 .net "out", 0 0, L_0x2935da0;  1 drivers
S_0x2910d20 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x290fcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2935fb0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x2910f30_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2910fd0_0 .net "out", 0 0, L_0x2935fb0;  1 drivers
S_0x29110f0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x290fcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29361b0 .functor NOT 1, L_0x2936220, C4<0>, C4<0>, C4<0>;
v0x2911300_0 .net "a", 0 0, L_0x2936220;  1 drivers
v0x29113e0_0 .net "out", 0 0, L_0x29361b0;  alias, 1 drivers
S_0x29117a0 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x290fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2913010_0 .net "in", 0 0, L_0x29361b0;  alias, 1 drivers
v0x29130b0_0 .net "out", 0 0, L_0x29368c0;  alias, 1 drivers
v0x2913170_0 .net "w", 2 0, L_0x2936730;  1 drivers
L_0x2936410 .part L_0x2936730, 0, 1;
L_0x2936580 .part L_0x2936730, 1, 1;
L_0x2936730 .concat8 [ 1 1 1 0], L_0x29366c0, L_0x29363a0, L_0x29364b0;
L_0x29369c0 .part L_0x2936730, 2, 1;
S_0x29119b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x29117a0;
 .timescale -9 -12;
P_0x2911bc0 .param/l "i" 0 5 15, +C4<00>;
S_0x2911ca0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29119b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29363a0 .functor NOT 1, L_0x2936410, C4<0>, C4<0>, C4<0>;
v0x2911ed0_0 .net "a", 0 0, L_0x2936410;  1 drivers
v0x2911fb0_0 .net "out", 0 0, L_0x29363a0;  1 drivers
S_0x29120d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x29117a0;
 .timescale -9 -12;
P_0x29122c0 .param/l "i" 0 5 15, +C4<01>;
S_0x2912380 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29120d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29364b0 .functor NOT 1, L_0x2936580, C4<0>, C4<0>, C4<0>;
v0x29125b0_0 .net "a", 0 0, L_0x2936580;  1 drivers
v0x2912690_0 .net "out", 0 0, L_0x29364b0;  1 drivers
S_0x29127b0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x29117a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29366c0 .functor NOT 1, L_0x29361b0, C4<0>, C4<0>, C4<0>;
v0x29129f0_0 .net "a", 0 0, L_0x29361b0;  alias, 1 drivers
v0x2912ae0_0 .net "out", 0 0, L_0x29366c0;  1 drivers
S_0x2912c00 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x29117a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29368c0 .functor NOT 1, L_0x29369c0, C4<0>, C4<0>, C4<0>;
v0x2912e10_0 .net "a", 0 0, L_0x29369c0;  1 drivers
v0x2912ef0_0 .net "out", 0 0, L_0x29368c0;  alias, 1 drivers
S_0x2913280 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x290fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2913520_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29135c0_0 .net "d", 0 0, L_0x2936cf0;  alias, 1 drivers
v0x2913660_0 .var "q", 0 0;
v0x2913730_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2913be0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x290fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x28fbad0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2913d80_0 .net "d", 0 0, L_0x2936cf0;  alias, 1 drivers
v0x2913e70_0 .var "q", 0 0;
v0x2913f40_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2914050 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x290fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x2914360_0 .net "in_0", 0 0, L_0x2935a20;  1 drivers
v0x2914440_0 .net "in_1", 0 0, L_0x2935b40;  1 drivers
v0x2914500_0 .var "out", 0 0;
v0x29145a0_0 .net "sel", 0 0, L_0x29368c0;  alias, 1 drivers
E_0x29142e0 .event edge, v0x2912ef0_0, v0x2914360_0, v0x2914440_0;
S_0x2915640 .scope generate, "gray_loop[7]" "gray_loop[7]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x28fd8a0 .param/l "i" 0 2 32, +C4<0111>;
S_0x2915900 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x2915640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x2938250 .functor NOT 1, L_0x2938640, C4<0>, C4<0>, C4<0>;
L_0x29382c0 .functor AND 1, L_0x2938550, L_0x2938250, C4<1>, C4<1>;
L_0x2938390 .functor AND 1, L_0x29382c0, L_0x29370c0, C4<1>, C4<1>;
L_0x2938450 .functor XOR 1, v0x291a410_0, L_0x2938390, C4<0>, C4<0>;
v0x291ac00_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291acc0_0 .net "inv_out", 0 0, L_0x2938250;  1 drivers
v0x291ad80_0 .net "no_ones_below_jm1", 0 0, L_0x29382c0;  1 drivers
v0x291ae20_0 .net "no_ones_below_jm2", 0 0, L_0x2938550;  1 drivers
v0x291aee0_0 .net "q_j", 0 0, v0x291a410_0;  1 drivers
v0x291b020_0 .net "q_jm1", 0 0, L_0x29370c0;  1 drivers
v0x291b0e0_0 .net "q_jm2", 0 0, L_0x2938640;  1 drivers
v0x291b1a0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x291b240_0 .net "xor_in", 0 0, L_0x2938390;  1 drivers
v0x291b390_0 .net "xor_out", 0 0, L_0x2938450;  1 drivers
S_0x2915b80 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x2915900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x291a620_0 .net "buff_int", 0 0, L_0x2937910;  1 drivers
v0x291a770_0 .net "buff_out", 0 0, L_0x2938020;  1 drivers
v0x291a830_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291a8d0_0 .net "d", 0 0, L_0x2938450;  alias, 1 drivers
v0x291a970_0 .net "out", 0 0, v0x291a410_0;  alias, 1 drivers
v0x291aa60_0 .net "q", 1 0, L_0x2937160;  1 drivers
v0x291ab00_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2937160 .concat8 [ 1 1 0 0], v0x2919d80_0, v0x2919770_0;
L_0x2937200 .part L_0x2937160, 0, 1;
L_0x29372a0 .part L_0x2937160, 1, 1;
S_0x2915de0 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2915b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2917610_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29176b0_0 .net "out", 0 0, L_0x2937910;  alias, 1 drivers
v0x29177a0_0 .net "w", 2 0, L_0x2937780;  1 drivers
L_0x2937410 .part L_0x2937780, 0, 1;
L_0x29375d0 .part L_0x2937780, 1, 1;
L_0x2937780 .concat8 [ 1 1 1 0], L_0x2937710, L_0x2937340, L_0x2937500;
L_0x2937980 .part L_0x2937780, 2, 1;
S_0x2916030 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2915de0;
 .timescale -9 -12;
P_0x2916240 .param/l "i" 0 5 15, +C4<00>;
S_0x2916320 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2916030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937340 .functor NOT 1, L_0x2937410, C4<0>, C4<0>, C4<0>;
v0x2916550_0 .net "a", 0 0, L_0x2937410;  1 drivers
v0x2916630_0 .net "out", 0 0, L_0x2937340;  1 drivers
S_0x2916750 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2915de0;
 .timescale -9 -12;
P_0x2916940 .param/l "i" 0 5 15, +C4<01>;
S_0x2916a00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2916750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937500 .functor NOT 1, L_0x29375d0, C4<0>, C4<0>, C4<0>;
v0x2916c30_0 .net "a", 0 0, L_0x29375d0;  1 drivers
v0x2916d10_0 .net "out", 0 0, L_0x2937500;  1 drivers
S_0x2916e30 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2915de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937710 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x2917040_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29170e0_0 .net "out", 0 0, L_0x2937710;  1 drivers
S_0x2917200 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2915de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937910 .functor NOT 1, L_0x2937980, C4<0>, C4<0>, C4<0>;
v0x2917410_0 .net "a", 0 0, L_0x2937980;  1 drivers
v0x29174f0_0 .net "out", 0 0, L_0x2937910;  alias, 1 drivers
S_0x29178b0 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2915b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x2919120_0 .net "in", 0 0, L_0x2937910;  alias, 1 drivers
v0x29191c0_0 .net "out", 0 0, L_0x2938020;  alias, 1 drivers
v0x2919280_0 .net "w", 2 0, L_0x2937e90;  1 drivers
L_0x2937b70 .part L_0x2937e90, 0, 1;
L_0x2937ce0 .part L_0x2937e90, 1, 1;
L_0x2937e90 .concat8 [ 1 1 1 0], L_0x2937e20, L_0x2937b00, L_0x2937c10;
L_0x2938120 .part L_0x2937e90, 2, 1;
S_0x2917ac0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x29178b0;
 .timescale -9 -12;
P_0x2917cd0 .param/l "i" 0 5 15, +C4<00>;
S_0x2917db0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2917ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937b00 .functor NOT 1, L_0x2937b70, C4<0>, C4<0>, C4<0>;
v0x2917fe0_0 .net "a", 0 0, L_0x2937b70;  1 drivers
v0x29180c0_0 .net "out", 0 0, L_0x2937b00;  1 drivers
S_0x29181e0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x29178b0;
 .timescale -9 -12;
P_0x29183d0 .param/l "i" 0 5 15, +C4<01>;
S_0x2918490 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29181e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937c10 .functor NOT 1, L_0x2937ce0, C4<0>, C4<0>, C4<0>;
v0x29186c0_0 .net "a", 0 0, L_0x2937ce0;  1 drivers
v0x29187a0_0 .net "out", 0 0, L_0x2937c10;  1 drivers
S_0x29188c0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x29178b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2937e20 .functor NOT 1, L_0x2937910, C4<0>, C4<0>, C4<0>;
v0x2918b00_0 .net "a", 0 0, L_0x2937910;  alias, 1 drivers
v0x2918bf0_0 .net "out", 0 0, L_0x2937e20;  1 drivers
S_0x2918d10 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x29178b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2938020 .functor NOT 1, L_0x2938120, C4<0>, C4<0>, C4<0>;
v0x2918f20_0 .net "a", 0 0, L_0x2938120;  1 drivers
v0x2919000_0 .net "out", 0 0, L_0x2938020;  alias, 1 drivers
S_0x2919390 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2915b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2919630_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x29196d0_0 .net "d", 0 0, L_0x2938450;  alias, 1 drivers
v0x2919770_0 .var "q", 0 0;
v0x2919840_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2919990 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2915b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2919bd0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2919c90_0 .net "d", 0 0, L_0x2938450;  alias, 1 drivers
v0x2919d80_0 .var "q", 0 0;
v0x2919e50_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2919f60 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2915b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x291a270_0 .net "in_0", 0 0, L_0x2937200;  1 drivers
v0x291a350_0 .net "in_1", 0 0, L_0x29372a0;  1 drivers
v0x291a410_0 .var "out", 0 0;
v0x291a4b0_0 .net "sel", 0 0, L_0x2938020;  alias, 1 drivers
E_0x291a1f0 .event edge, v0x2919000_0, v0x291a270_0, v0x291a350_0;
S_0x291b550 .scope generate, "gray_loop[8]" "gray_loop[8]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x291b710 .param/l "i" 0 2 32, +C4<01000>;
S_0x291b7d0 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x291b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x29399a0 .functor NOT 1, L_0x2938730, C4<0>, C4<0>, C4<0>;
L_0x2939a10 .functor AND 1, L_0x2939ca0, L_0x29399a0, C4<1>, C4<1>;
L_0x2939ae0 .functor AND 1, L_0x2939a10, L_0x2934090, C4<1>, C4<1>;
L_0x2939ba0 .functor XOR 1, v0x29202e0_0, L_0x2939ae0, C4<0>, C4<0>;
v0x2901a80_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2920fb0_0 .net "inv_out", 0 0, L_0x29399a0;  1 drivers
v0x2921050_0 .net "no_ones_below_jm1", 0 0, L_0x2939a10;  1 drivers
v0x29210f0_0 .net "no_ones_below_jm2", 0 0, L_0x2939ca0;  1 drivers
v0x29211b0_0 .net "q_j", 0 0, v0x29202e0_0;  1 drivers
v0x29212f0_0 .net "q_jm1", 0 0, L_0x2934090;  1 drivers
v0x29213b0_0 .net "q_jm2", 0 0, L_0x2938730;  1 drivers
v0x2921470_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x2921510_0 .net "xor_in", 0 0, L_0x2939ae0;  1 drivers
v0x2921660_0 .net "xor_out", 0 0, L_0x2939ba0;  1 drivers
S_0x291ba50 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x291b7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x29204f0_0 .net "buff_int", 0 0, L_0x2939060;  1 drivers
v0x2920640_0 .net "buff_out", 0 0, L_0x2939770;  1 drivers
v0x2920700_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2901750_0 .net "d", 0 0, L_0x2939ba0;  alias, 1 drivers
v0x29017f0_0 .net "out", 0 0, v0x29202e0_0;  alias, 1 drivers
v0x29018e0_0 .net "q", 1 0, L_0x2938830;  1 drivers
v0x2901980_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2938830 .concat8 [ 1 1 0 0], v0x291fc50_0, v0x291f640_0;
L_0x29388d0 .part L_0x2938830, 0, 1;
L_0x29389f0 .part L_0x2938830, 1, 1;
S_0x291bcb0 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x291ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x291d4e0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291d580_0 .net "out", 0 0, L_0x2939060;  alias, 1 drivers
v0x291d670_0 .net "w", 2 0, L_0x2938ed0;  1 drivers
L_0x2938b60 .part L_0x2938ed0, 0, 1;
L_0x2938d20 .part L_0x2938ed0, 1, 1;
L_0x2938ed0 .concat8 [ 1 1 1 0], L_0x2938e60, L_0x2938a90, L_0x2938c50;
L_0x29390d0 .part L_0x2938ed0, 2, 1;
S_0x291bf00 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x291bcb0;
 .timescale -9 -12;
P_0x291c110 .param/l "i" 0 5 15, +C4<00>;
S_0x291c1f0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x291bf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2938a90 .functor NOT 1, L_0x2938b60, C4<0>, C4<0>, C4<0>;
v0x291c420_0 .net "a", 0 0, L_0x2938b60;  1 drivers
v0x291c500_0 .net "out", 0 0, L_0x2938a90;  1 drivers
S_0x291c620 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x291bcb0;
 .timescale -9 -12;
P_0x291c810 .param/l "i" 0 5 15, +C4<01>;
S_0x291c8d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x291c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2938c50 .functor NOT 1, L_0x2938d20, C4<0>, C4<0>, C4<0>;
v0x291cb00_0 .net "a", 0 0, L_0x2938d20;  1 drivers
v0x291cbe0_0 .net "out", 0 0, L_0x2938c50;  1 drivers
S_0x291cd00 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x291bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2938e60 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x291cf10_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291cfb0_0 .net "out", 0 0, L_0x2938e60;  1 drivers
S_0x291d0d0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x291bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2939060 .functor NOT 1, L_0x29390d0, C4<0>, C4<0>, C4<0>;
v0x291d2e0_0 .net "a", 0 0, L_0x29390d0;  1 drivers
v0x291d3c0_0 .net "out", 0 0, L_0x2939060;  alias, 1 drivers
S_0x291d780 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x291ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x291eff0_0 .net "in", 0 0, L_0x2939060;  alias, 1 drivers
v0x291f090_0 .net "out", 0 0, L_0x2939770;  alias, 1 drivers
v0x291f150_0 .net "w", 2 0, L_0x29395e0;  1 drivers
L_0x29392c0 .part L_0x29395e0, 0, 1;
L_0x2939430 .part L_0x29395e0, 1, 1;
L_0x29395e0 .concat8 [ 1 1 1 0], L_0x2939570, L_0x2939250, L_0x2939360;
L_0x2939870 .part L_0x29395e0, 2, 1;
S_0x291d990 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x291d780;
 .timescale -9 -12;
P_0x291dba0 .param/l "i" 0 5 15, +C4<00>;
S_0x291dc80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x291d990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2939250 .functor NOT 1, L_0x29392c0, C4<0>, C4<0>, C4<0>;
v0x291deb0_0 .net "a", 0 0, L_0x29392c0;  1 drivers
v0x291df90_0 .net "out", 0 0, L_0x2939250;  1 drivers
S_0x291e0b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x291d780;
 .timescale -9 -12;
P_0x291e2a0 .param/l "i" 0 5 15, +C4<01>;
S_0x291e360 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x291e0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2939360 .functor NOT 1, L_0x2939430, C4<0>, C4<0>, C4<0>;
v0x291e590_0 .net "a", 0 0, L_0x2939430;  1 drivers
v0x291e670_0 .net "out", 0 0, L_0x2939360;  1 drivers
S_0x291e790 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x291d780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2939570 .functor NOT 1, L_0x2939060, C4<0>, C4<0>, C4<0>;
v0x291e9d0_0 .net "a", 0 0, L_0x2939060;  alias, 1 drivers
v0x291eac0_0 .net "out", 0 0, L_0x2939570;  1 drivers
S_0x291ebe0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x291d780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2939770 .functor NOT 1, L_0x2939870, C4<0>, C4<0>, C4<0>;
v0x291edf0_0 .net "a", 0 0, L_0x2939870;  1 drivers
v0x291eed0_0 .net "out", 0 0, L_0x2939770;  alias, 1 drivers
S_0x291f260 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x291ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x291f500_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291f5a0_0 .net "d", 0 0, L_0x2939ba0;  alias, 1 drivers
v0x291f640_0 .var "q", 0 0;
v0x291f710_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x291f860 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x291ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x291faa0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x291fb60_0 .net "d", 0 0, L_0x2939ba0;  alias, 1 drivers
v0x291fc50_0 .var "q", 0 0;
v0x291fd20_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x291fe30 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x291ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x2920140_0 .net "in_0", 0 0, L_0x29388d0;  1 drivers
v0x2920220_0 .net "in_1", 0 0, L_0x29389f0;  1 drivers
v0x29202e0_0 .var "out", 0 0;
v0x2920380_0 .net "sel", 0 0, L_0x2939770;  alias, 1 drivers
E_0x29200c0 .event edge, v0x291eed0_0, v0x2920140_0, v0x2920220_0;
S_0x2921820 .scope generate, "gray_loop[9]" "gray_loop[9]" 2 32, 2 32 0, S_0x28b6900;
 .timescale -9 -12;
P_0x29219e0 .param/l "i" 0 2 32, +C4<01001>;
S_0x2921aa0 .scope module, "gray" "gray_cell" 2 33, 3 4 0, S_0x2921820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
    .port_info 6 /OUTPUT 1 "no_ones_below_jm1"
L_0x293b2e0 .functor NOT 1, L_0x293b6d0, C4<0>, C4<0>, C4<0>;
L_0x293b350 .functor AND 1, L_0x293b5e0, L_0x293b2e0, C4<1>, C4<1>;
L_0x293b420 .functor AND 1, L_0x293b350, L_0x293a170, C4<1>, C4<1>;
L_0x293b4e0 .functor XOR 1, v0x29265b0_0, L_0x293b420, C4<0>, C4<0>;
v0x2926da0_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2926e60_0 .net "inv_out", 0 0, L_0x293b2e0;  1 drivers
v0x2926f20_0 .net "no_ones_below_jm1", 0 0, L_0x293b350;  1 drivers
v0x2926fc0_0 .net "no_ones_below_jm2", 0 0, L_0x293b5e0;  1 drivers
v0x2927080_0 .net "q_j", 0 0, v0x29265b0_0;  1 drivers
v0x29271c0_0 .net "q_jm1", 0 0, L_0x293a170;  1 drivers
v0x2927280_0 .net "q_jm2", 0 0, L_0x293b6d0;  1 drivers
v0x2927340_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x29273e0_0 .net "xor_in", 0 0, L_0x293b420;  1 drivers
v0x2927530_0 .net "xor_out", 0 0, L_0x293b4e0;  1 drivers
S_0x2921d20 .scope module, "eff_gray" "edge_ff_gray" 3 8, 4 9 0, S_0x2921aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x29267c0_0 .net "buff_int", 0 0, L_0x293a9a0;  1 drivers
v0x2926910_0 .net "buff_out", 0 0, L_0x293b0b0;  1 drivers
v0x29269d0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2926a70_0 .net "d", 0 0, L_0x293b4e0;  alias, 1 drivers
v0x2926b10_0 .net "out", 0 0, v0x29265b0_0;  alias, 1 drivers
v0x2926c00_0 .net "q", 1 0, L_0x2939ea0;  1 drivers
v0x2926ca0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2939ea0 .concat8 [ 1 1 0 0], v0x2925f20_0, v0x2925910_0;
L_0x293a240 .part L_0x2939ea0, 0, 1;
L_0x293a330 .part L_0x2939ea0, 1, 1;
S_0x2921f80 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2921d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x29237c0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2923860_0 .net "out", 0 0, L_0x293a9a0;  alias, 1 drivers
v0x2923950_0 .net "w", 2 0, L_0x293a810;  1 drivers
L_0x293a4a0 .part L_0x293a810, 0, 1;
L_0x293a660 .part L_0x293a810, 1, 1;
L_0x293a810 .concat8 [ 1 1 1 0], L_0x293a7a0, L_0x293a3d0, L_0x293a590;
L_0x293aa10 .part L_0x293a810, 2, 1;
S_0x29221b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2921f80;
 .timescale -9 -12;
P_0x29223c0 .param/l "i" 0 5 15, +C4<00>;
S_0x29224a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29221b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293a3d0 .functor NOT 1, L_0x293a4a0, C4<0>, C4<0>, C4<0>;
v0x29226d0_0 .net "a", 0 0, L_0x293a4a0;  1 drivers
v0x29227b0_0 .net "out", 0 0, L_0x293a3d0;  1 drivers
S_0x29228d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2921f80;
 .timescale -9 -12;
P_0x2922ac0 .param/l "i" 0 5 15, +C4<01>;
S_0x2922b80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29228d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293a590 .functor NOT 1, L_0x293a660, C4<0>, C4<0>, C4<0>;
v0x2922db0_0 .net "a", 0 0, L_0x293a660;  1 drivers
v0x2922e90_0 .net "out", 0 0, L_0x293a590;  1 drivers
S_0x2922fb0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2921f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293a7a0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x29231f0_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2923290_0 .net "out", 0 0, L_0x293a7a0;  1 drivers
S_0x29233b0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2921f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293a9a0 .functor NOT 1, L_0x293aa10, C4<0>, C4<0>, C4<0>;
v0x29235c0_0 .net "a", 0 0, L_0x293aa10;  1 drivers
v0x29236a0_0 .net "out", 0 0, L_0x293a9a0;  alias, 1 drivers
S_0x2923a60 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2921d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x29252c0_0 .net "in", 0 0, L_0x293a9a0;  alias, 1 drivers
v0x2925360_0 .net "out", 0 0, L_0x293b0b0;  alias, 1 drivers
v0x2925420_0 .net "w", 2 0, L_0x293af20;  1 drivers
L_0x293ac00 .part L_0x293af20, 0, 1;
L_0x293ad70 .part L_0x293af20, 1, 1;
L_0x293af20 .concat8 [ 1 1 1 0], L_0x293aeb0, L_0x293ab90, L_0x293aca0;
L_0x293b1b0 .part L_0x293af20, 2, 1;
S_0x2923c90 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2923a60;
 .timescale -9 -12;
P_0x2923ea0 .param/l "i" 0 5 15, +C4<00>;
S_0x2923f80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2923c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293ab90 .functor NOT 1, L_0x293ac00, C4<0>, C4<0>, C4<0>;
v0x29241b0_0 .net "a", 0 0, L_0x293ac00;  1 drivers
v0x2924290_0 .net "out", 0 0, L_0x293ab90;  1 drivers
S_0x29243b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2923a60;
 .timescale -9 -12;
P_0x29245a0 .param/l "i" 0 5 15, +C4<01>;
S_0x2924660 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29243b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293aca0 .functor NOT 1, L_0x293ad70, C4<0>, C4<0>, C4<0>;
v0x2924890_0 .net "a", 0 0, L_0x293ad70;  1 drivers
v0x2924970_0 .net "out", 0 0, L_0x293aca0;  1 drivers
S_0x2924a90 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2923a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293aeb0 .functor NOT 1, L_0x293a9a0, C4<0>, C4<0>, C4<0>;
v0x2924ca0_0 .net "a", 0 0, L_0x293a9a0;  alias, 1 drivers
v0x2924d90_0 .net "out", 0 0, L_0x293aeb0;  1 drivers
S_0x2924eb0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2923a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x293b0b0 .functor NOT 1, L_0x293b1b0, C4<0>, C4<0>, C4<0>;
v0x29250c0_0 .net "a", 0 0, L_0x293b1b0;  1 drivers
v0x29251a0_0 .net "out", 0 0, L_0x293b0b0;  alias, 1 drivers
S_0x2925530 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2921d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x29257d0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2925870_0 .net "d", 0 0, L_0x293b4e0;  alias, 1 drivers
v0x2925910_0 .var "q", 0 0;
v0x29259e0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2925b30 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2921d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x2925d70_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2925e30_0 .net "d", 0 0, L_0x293b4e0;  alias, 1 drivers
v0x2925f20_0 .var "q", 0 0;
v0x2925ff0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x2926100 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2921d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x2926410_0 .net "in_0", 0 0, L_0x293a240;  1 drivers
v0x29264f0_0 .net "in_1", 0 0, L_0x293a330;  1 drivers
v0x29265b0_0 .var "out", 0 0;
v0x2926650_0 .net "sel", 0 0, L_0x293b0b0;  alias, 1 drivers
E_0x2926390 .event edge, v0x29251a0_0, v0x2926410_0, v0x29264f0_0;
S_0x29276f0 .scope module, "sine_cell" "gray_sine_cell" 2 44, 10 4 0, S_0x28b6900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "no_ones_below_jm2"
    .port_info 1 /INPUT 1 "q_jm2"
    .port_info 2 /INPUT 1 "q_jm1"
    .port_info 3 /INPUT 1 "clk_master"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /OUTPUT 1 "q_j"
L_0x2940e00 .functor OR 1, v0x292c1a0_0, L_0x2941420, C4<0>, C4<0>;
L_0x2940e70 .functor NOT 1, L_0x293fe30, C4<0>, C4<0>, C4<0>;
L_0x2940f40 .functor AND 1, L_0x2941220, L_0x2940e70, C4<1>, C4<1>;
L_0x2941010 .functor AND 1, L_0x2940f40, L_0x2940e00, C4<1>, C4<1>;
L_0x2941120 .functor XOR 1, v0x292c1a0_0, L_0x2941010, C4<0>, C4<0>;
v0x292c990_0 .net "clk_master", 0 0, v0x292de80_0;  alias, 1 drivers
v0x292ca50_0 .net "inv_out", 0 0, L_0x2940e70;  1 drivers
v0x292cb10_0 .net "no_ones_below_jm1", 0 0, L_0x2940f40;  1 drivers
v0x292cbb0_0 .net "no_ones_below_jm2", 0 0, L_0x2941220;  1 drivers
v0x292cc70_0 .net "q_j", 0 0, v0x292c1a0_0;  alias, 1 drivers
v0x292cdb0_0 .net "q_jm1", 0 0, L_0x2941420;  1 drivers
v0x292ce70_0 .net "q_jm2", 0 0, L_0x293fe30;  1 drivers
v0x292cf30_0 .net "q_msb", 0 0, L_0x2940e00;  1 drivers
v0x292cff0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
v0x292d120_0 .net "xor_in", 0 0, L_0x2941010;  1 drivers
v0x292d1e0_0 .net "xor_out", 0 0, L_0x2941120;  1 drivers
S_0x2927910 .scope module, "eff_gray" "edge_ff_gray" 10 9, 4 9 0, S_0x29276f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x292c3b0_0 .net "buff_int", 0 0, L_0x2940600;  1 drivers
v0x292c500_0 .net "buff_out", 0 0, L_0x2940bd0;  1 drivers
v0x292c5c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x292c660_0 .net "d", 0 0, L_0x2941120;  alias, 1 drivers
v0x292c700_0 .net "out", 0 0, v0x292c1a0_0;  alias, 1 drivers
v0x292c7f0_0 .net "q", 1 0, L_0x2940030;  1 drivers
v0x292c890_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
L_0x2940030 .concat8 [ 1 1 0 0], v0x292bb10_0, v0x292b500_0;
L_0x29400d0 .part L_0x2940030, 0, 1;
L_0x2940170 .part L_0x2940030, 1, 1;
S_0x2927b70 .scope module, "bf0" "buffer" 4 18, 5 9 0, S_0x2927910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x29293a0_0 .net "in", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2929440_0 .net "out", 0 0, L_0x2940600;  alias, 1 drivers
v0x2929530_0 .net "w", 2 0, L_0x2940560;  1 drivers
L_0x29402e0 .part L_0x2940560, 0, 1;
L_0x2940450 .part L_0x2940560, 1, 1;
L_0x2940560 .concat8 [ 1 1 1 0], L_0x29404f0, L_0x2940210, L_0x2940380;
L_0x2940670 .part L_0x2940560, 2, 1;
S_0x2927dc0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2927b70;
 .timescale -9 -12;
P_0x2927fd0 .param/l "i" 0 5 15, +C4<00>;
S_0x29280b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2927dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2940210 .functor NOT 1, L_0x29402e0, C4<0>, C4<0>, C4<0>;
v0x29282e0_0 .net "a", 0 0, L_0x29402e0;  1 drivers
v0x29283c0_0 .net "out", 0 0, L_0x2940210;  1 drivers
S_0x29284e0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2927b70;
 .timescale -9 -12;
P_0x29286d0 .param/l "i" 0 5 15, +C4<01>;
S_0x2928790 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x29284e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2940380 .functor NOT 1, L_0x2940450, C4<0>, C4<0>, C4<0>;
v0x29289c0_0 .net "a", 0 0, L_0x2940450;  1 drivers
v0x2928aa0_0 .net "out", 0 0, L_0x2940380;  1 drivers
S_0x2928bc0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2927b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29404f0 .functor NOT 1, v0x292de80_0, C4<0>, C4<0>, C4<0>;
v0x2928dd0_0 .net "a", 0 0, v0x292de80_0;  alias, 1 drivers
v0x2928e70_0 .net "out", 0 0, L_0x29404f0;  1 drivers
S_0x2928f90 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2927b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2940600 .functor NOT 1, L_0x2940670, C4<0>, C4<0>, C4<0>;
v0x29291a0_0 .net "a", 0 0, L_0x2940670;  1 drivers
v0x2929280_0 .net "out", 0 0, L_0x2940600;  alias, 1 drivers
S_0x2929640 .scope module, "bf1" "buffer" 4 19, 5 9 0, S_0x2927910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x292aeb0_0 .net "in", 0 0, L_0x2940600;  alias, 1 drivers
v0x292af50_0 .net "out", 0 0, L_0x2940bd0;  alias, 1 drivers
v0x292b010_0 .net "w", 2 0, L_0x2940a90;  1 drivers
L_0x2940810 .part L_0x2940a90, 0, 1;
L_0x2940980 .part L_0x2940a90, 1, 1;
L_0x2940a90 .concat8 [ 1 1 1 0], L_0x2940a20, L_0x29407a0, L_0x29408b0;
L_0x2940cd0 .part L_0x2940a90, 2, 1;
S_0x2929850 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x2929640;
 .timescale -9 -12;
P_0x2929a60 .param/l "i" 0 5 15, +C4<00>;
S_0x2929b40 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2929850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29407a0 .functor NOT 1, L_0x2940810, C4<0>, C4<0>, C4<0>;
v0x2929d70_0 .net "a", 0 0, L_0x2940810;  1 drivers
v0x2929e50_0 .net "out", 0 0, L_0x29407a0;  1 drivers
S_0x2929f70 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x2929640;
 .timescale -9 -12;
P_0x292a160 .param/l "i" 0 5 15, +C4<01>;
S_0x292a220 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x2929f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x29408b0 .functor NOT 1, L_0x2940980, C4<0>, C4<0>, C4<0>;
v0x292a450_0 .net "a", 0 0, L_0x2940980;  1 drivers
v0x292a530_0 .net "out", 0 0, L_0x29408b0;  1 drivers
S_0x292a650 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x2929640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2940a20 .functor NOT 1, L_0x2940600, C4<0>, C4<0>, C4<0>;
v0x292a890_0 .net "a", 0 0, L_0x2940600;  alias, 1 drivers
v0x292a980_0 .net "out", 0 0, L_0x2940a20;  1 drivers
S_0x292aaa0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x2929640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2940bd0 .functor NOT 1, L_0x2940cd0, C4<0>, C4<0>, C4<0>;
v0x292acb0_0 .net "a", 0 0, L_0x2940cd0;  1 drivers
v0x292ad90_0 .net "out", 0 0, L_0x2940bd0;  alias, 1 drivers
S_0x292b120 .scope module, "dff" "asyn_rstb_dff" 4 15, 6 2 0, S_0x2927910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x292b3c0_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x292b460_0 .net "d", 0 0, L_0x2941120;  alias, 1 drivers
v0x292b500_0 .var "q", 0 0;
v0x292b5d0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x292b720 .scope module, "dff_n" "asyn_rstb_dff_n" 4 16, 7 2 0, S_0x2927910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x292b960_0 .net "clk", 0 0, v0x292de80_0;  alias, 1 drivers
v0x292ba20_0 .net "d", 0 0, L_0x2941120;  alias, 1 drivers
v0x292bb10_0 .var "q", 0 0;
v0x292bbe0_0 .net "rstb", 0 0, v0x292e250_0;  alias, 1 drivers
S_0x292bcf0 .scope module, "mux" "mux_2_1" 4 17, 8 2 0, S_0x2927910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x292c000_0 .net "in_0", 0 0, L_0x29400d0;  1 drivers
v0x292c0e0_0 .net "in_1", 0 0, L_0x2940170;  1 drivers
v0x292c1a0_0 .var "out", 0 0;
v0x292c240_0 .net "sel", 0 0, L_0x2940bd0;  alias, 1 drivers
E_0x292bf80 .event edge, v0x292ad90_0, v0x292c000_0, v0x292c0e0_0;
    .scope S_0x28f5540;
T_0 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28f59f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28f5920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x28f5880_0;
    %assign/vec4 v0x28f5920_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x28f5b40;
T_1 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x28f6000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28f5f30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x28f5e40_0;
    %assign/vec4 v0x28f5f30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28f6110;
T_2 ;
    %wait E_0x28f63a0;
    %load/vec4 v0x28f6660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x28f6420_0;
    %store/vec4 v0x28f65c0_0, 0, 1;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x28f6500_0;
    %store/vec4 v0x28f65c0_0, 0, 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x28fb410;
T_3 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28fb8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fb7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x28fb750_0;
    %assign/vec4 v0x28fb7f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28fbb70;
T_4 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x28fbfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28fbf10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x28fbe20_0;
    %assign/vec4 v0x28fbf10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28fc0f0;
T_5 ;
    %wait E_0x28fc380;
    %load/vec4 v0x28fc640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x28fc400_0;
    %store/vec4 v0x28fc5a0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x28fc4e0_0;
    %store/vec4 v0x28fc5a0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2901410;
T_6 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28e51a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28e50d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28e5030_0;
    %assign/vec4 v0x28e50d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2901c10;
T_7 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x29020d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2902000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2901f10_0;
    %assign/vec4 v0x2902000_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x29021e0;
T_8 ;
    %wait E_0x2902470;
    %load/vec4 v0x2902730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x29024f0_0;
    %store/vec4 v0x2902690_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x29025d0_0;
    %store/vec4 v0x2902690_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x29074e0;
T_9 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x2907990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29078c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2907820_0;
    %assign/vec4 v0x29078c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2907ae0;
T_10 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x2907fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2907ed0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x2907de0_0;
    %assign/vec4 v0x2907ed0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x29080b0;
T_11 ;
    %wait E_0x2908340;
    %load/vec4 v0x2908600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x29083c0_0;
    %store/vec4 v0x2908560_0, 0, 1;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x29084a0_0;
    %store/vec4 v0x2908560_0, 0, 1;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x290d3b0;
T_12 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x290d860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x290d790_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x290d6f0_0;
    %assign/vec4 v0x290d790_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x290d9b0;
T_13 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x290de70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x290dda0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x290dcb0_0;
    %assign/vec4 v0x290dda0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x290df80;
T_14 ;
    %wait E_0x290e210;
    %load/vec4 v0x290e4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x290e290_0;
    %store/vec4 v0x290e430_0, 0, 1;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x290e370_0;
    %store/vec4 v0x290e430_0, 0, 1;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x2913280;
T_15 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x2913730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2913660_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x29135c0_0;
    %assign/vec4 v0x2913660_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2913be0;
T_16 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x2913f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2913e70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2913d80_0;
    %assign/vec4 v0x2913e70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2914050;
T_17 ;
    %wait E_0x29142e0;
    %load/vec4 v0x29145a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x2914360_0;
    %store/vec4 v0x2914500_0, 0, 1;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0x2914440_0;
    %store/vec4 v0x2914500_0, 0, 1;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2919390;
T_18 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x2919840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2919770_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x29196d0_0;
    %assign/vec4 v0x2919770_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2919990;
T_19 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x2919e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2919d80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2919c90_0;
    %assign/vec4 v0x2919d80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2919f60;
T_20 ;
    %wait E_0x291a1f0;
    %load/vec4 v0x291a4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x291a270_0;
    %store/vec4 v0x291a410_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x291a350_0;
    %store/vec4 v0x291a410_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x291f260;
T_21 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x291f710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x291f640_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x291f5a0_0;
    %assign/vec4 v0x291f640_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x291f860;
T_22 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x291fd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x291fc50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x291fb60_0;
    %assign/vec4 v0x291fc50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x291fe30;
T_23 ;
    %wait E_0x29200c0;
    %load/vec4 v0x2920380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v0x2920140_0;
    %store/vec4 v0x29202e0_0, 0, 1;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v0x2920220_0;
    %store/vec4 v0x29202e0_0, 0, 1;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x2925530;
T_24 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x29259e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2925910_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x2925870_0;
    %assign/vec4 v0x2925910_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2925b30;
T_25 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x2925ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2925f20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x2925e30_0;
    %assign/vec4 v0x2925f20_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2926100;
T_26 ;
    %wait E_0x2926390;
    %load/vec4 v0x2926650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x2926410_0;
    %store/vec4 v0x29265b0_0, 0, 1;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x29264f0_0;
    %store/vec4 v0x29265b0_0, 0, 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x28c5990;
T_27 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28c35d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3500_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x28c3460_0;
    %assign/vec4 v0x28c3500_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x28aa930;
T_28 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x288f950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a8600_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x28a8510_0;
    %assign/vec4 v0x28a8600_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x288d490;
T_29 ;
    %wait E_0x28ceba0;
    %load/vec4 v0x2886990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x288fb00_0;
    %store/vec4 v0x28868c0_0, 0, 1;
    %jmp T_29.2;
T_29.1 ;
    %load/vec4 v0x2886800_0;
    %store/vec4 v0x28868c0_0, 0, 1;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x2890a80;
T_30 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28879d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2887930_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x288e6d0_0;
    %assign/vec4 v0x2887930_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x2885470;
T_31 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x28eb920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28e6160_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x28e60a0_0;
    %assign/vec4 v0x28e6160_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x28caff0;
T_32 ;
    %wait E_0x28cb170;
    %load/vec4 v0x28b0140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0x28c1f80_0;
    %store/vec4 v0x28b00a0_0, 0, 1;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0x28c2040_0;
    %store/vec4 v0x28b00a0_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x28c1bf0;
T_33 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x28b8db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28b8d10_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x28be860_0;
    %assign/vec4 v0x28b8d10_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x28bc090;
T_34 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x28bb680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28bb5b0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x28bc9a0_0;
    %assign/vec4 v0x28bb5b0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x28ba490;
T_35 ;
    %wait E_0x28c7980;
    %load/vec4 v0x28afde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x28b5860_0;
    %store/vec4 v0x28afd10_0, 0, 1;
    %jmp T_35.2;
T_35.1 ;
    %load/vec4 v0x28b5940_0;
    %store/vec4 v0x28afd10_0, 0, 1;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x292b120;
T_36 ;
    %wait E_0x28cadb0;
    %load/vec4 v0x292b5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x292b500_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x292b460_0;
    %assign/vec4 v0x292b500_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x292b720;
T_37 ;
    %wait E_0x28bdb00;
    %load/vec4 v0x292bbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x292bb10_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x292ba20_0;
    %assign/vec4 v0x292bb10_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x292bcf0;
T_38 ;
    %wait E_0x292bf80;
    %load/vec4 v0x292c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %load/vec4 v0x292c000_0;
    %store/vec4 v0x292c1a0_0, 0, 1;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0x292c0e0_0;
    %store/vec4 v0x292c1a0_0, 0, 1;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x28bf860;
T_39 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x292df40_0;
    %end;
    .thread T_39;
    .scope S_0x28bf860;
T_40 ;
    %vpi_call 2 72 "$dumpfile", "peripheral_gray.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars" {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x28bf860;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292de80_0, 0, 1;
T_41.0 ;
    %load/real v0x292df40_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x292de80_0;
    %inv;
    %store/vec4 v0x292de80_0, 0, 1;
    %jmp T_41.0;
    %end;
    .thread T_41;
    .scope S_0x28bf860;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292e250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x292ddc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x292e250_0, 0, 1;
    %pushi/vec4 3400, 0, 32;
T_42.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_42.1, 5;
    %jmp/1 T_42.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28bece0;
    %jmp T_42.0;
T_42.1 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "peripheral_gray.v";
    "./gray_cell.v";
    "./edge_ff_gray.v";
    "././../feedback/buffer.v";
    "././../feedback/asyn_rstb_dff.v";
    "././../feedback/asyn_rstb_dff_n.v";
    "././../feedback/mux_2_1.v";
    "./gray_first_cell.v";
    "./gray_sine_cell.v";
