// Seed: 1746318741
module module_0;
  wire id_2, id_3 = id_2;
  wire id_4, id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_1 ();
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2;
  assign id_2 = -1 ^ -1;
  uwire id_3, id_4, id_5, id_6, id_7 = -1;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_3 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4
);
  wire id_6;
  always id_7 = 1'h0;
  assign this = 1;
  wire id_8;
  assign id_7 = 1;
  assign id_7 = id_1;
  module_2 modCall_1 ();
endmodule
