{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx_64.v@116:126@HdlIdDef", "reg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@118:128", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@111:121", "reg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@115:125", "\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@115:125", "reg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@117:127", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@110:120", "reg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@111:121", "reg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@113:123", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@112:122", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@113:123", "reg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@114:124", "reg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@112:122", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@114:124", "\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@110:120", "reg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@113:123", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@109:119", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"]], "Diff Content": {"Delete": [[121, "reg [15:0] output_eth_type_reg = 0;\n"]], "Add": [[121, "reg output_eth_hdr_valid_reg = 1'b0, output_eth_hdr_valid_next;\n"], [121, "reg [47:0] output_eth_dest_mac_reg = 48'd0;\n"], [121, "reg [47:0] output_eth_src_mac_reg = 48'd0;\n"], [121, "reg [15:0] output_eth_type_reg = 16'd0;\n"]]}}