// Seed: 3723908218
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input supply1 id_3
);
  logic [7:0] id_5;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(1), .id_3(id_2)
  );
  assign id_5[1] = (id_3);
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri id_8
);
  initial begin
    id_4 = id_8;
  end
  not (id_0, id_7);
  module_0(
      id_7, id_1, id_1, id_8
  );
endmodule
