{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696203465206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696203465206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 20:37:45 2023 " "Processing started: Sun Oct  1 20:37:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696203465206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696203465206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696203465206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696203465395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696203465395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RISCV.v " "Can't analyze file -- file RISCV.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1696203470659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 RISCV.sv(26) " "Verilog HDL Declaration information at RISCV.sv(26): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696203470661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 RISCV.sv(27) " "Verilog HDL Declaration information at RISCV.sv(27): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696203470661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD RISCV.sv(24) " "Verilog HDL Declaration information at RISCV.sv(24): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696203470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696203470662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696203470662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696203470697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_result RISCV.sv(11) " "Verilog HDL or VHDL warning at RISCV.sv(11): object \"alu_result\" assigned a value but never read" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696203470697 "|RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD RISCV.sv(56) " "Verilog HDL or VHDL warning at RISCV.sv(56): object \"RD\" assigned a value but never read" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696203470697 "|RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sw RISCV.sv(79) " "Verilog HDL or VHDL warning at RISCV.sv(79): object \"is_sw\" assigned a value but never read" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696203470697 "|RISCV"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_lw RISCV.sv(80) " "Verilog HDL or VHDL warning at RISCV.sv(80): object \"is_lw\" assigned a value but never read" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696203470697 "|RISCV"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696203471105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696203471105 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[20\] " "No output dependent on input pin \"instruction\[20\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[21\] " "No output dependent on input pin \"instruction\[21\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[22\] " "No output dependent on input pin \"instruction\[22\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[23\] " "No output dependent on input pin \"instruction\[23\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[24\] " "No output dependent on input pin \"instruction\[24\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[25\] " "No output dependent on input pin \"instruction\[25\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[26\] " "No output dependent on input pin \"instruction\[26\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[27\] " "No output dependent on input pin \"instruction\[27\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[28\] " "No output dependent on input pin \"instruction\[28\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[29\] " "No output dependent on input pin \"instruction\[29\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[30\] " "No output dependent on input pin \"instruction\[30\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[31\] " "No output dependent on input pin \"instruction\[31\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696203471125 "|RISCV|instruction[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696203471125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696203471126 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696203471126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696203471126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg " "Generated suppressed messages file /home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696203471130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696203471133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 20:37:51 2023 " "Processing ended: Sun Oct  1 20:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696203471133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696203471133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696203471133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696203471133 ""}
