Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 17:57:23 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         788         
XDCC-4     Warning   User Clock constraint overwritten with the same name  8           
XDCC-8     Warning   User Clock constraint overwritten on the same source  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (116)
6. checking no_output_delay (520)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (116)
--------------------------------
 There are 116 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (520)
---------------------------------
 There are 520 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.491        0.000                      0                 4008        0.159        0.000                      0                 4008        4.500        0.000                       0                   685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.491        0.000                      0                 4008        0.159        0.000                      0                 4008        4.500        0.000                       0                   685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 5.221ns (57.610%)  route 3.842ns (42.390%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.164    10.036    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 5.221ns (58.217%)  route 3.747ns (41.783%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.070     9.941    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/P[12]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    10.439    bd_0_i/hls_inst/inst/mul_15s_14s_15_1_1_U139/tmp_product
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 5.221ns (57.677%)  route 3.831ns (42.323%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.154    10.025    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 5.221ns (58.129%)  route 3.761ns (41.871%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.084     9.955    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 5.221ns (58.129%)  route 3.761ns (41.871%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.084     9.955    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 5.221ns (58.217%)  route 3.747ns (41.783%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.070     9.941    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 5.221ns (58.263%)  route 3.740ns (41.737%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.063     9.934    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 5.221ns (58.263%)  route 3.740ns (41.737%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.063     9.934    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 5.221ns (58.399%)  route 3.719ns (41.601%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.042     9.913    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 5.221ns (58.461%)  route 3.710ns (41.539%))
  Logic Levels:           3  (CARRY4=2 DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln397_1_reg_3395_reg[3]/Q
                         net (fo=2, routed)           0.626     2.055    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/Q[3]
    SLICE_X68Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.562 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_2__0_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.801 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3/O[2]
                         net (fo=32, routed)          2.051     4.852    bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product_i_1__3_n_5
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[15]_P[12])
                                                      4.019     8.871 r  bd_0_i/hls_inst/inst/mul_9s_9s_14_1_1_U115/tmp_product/P[12]
                         net (fo=19, routed)          1.033     9.904    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product_0[12]
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    10.527    bd_0_i/hls_inst/inst/mul_13s_11s_13_1_1_U132/tmp_product
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/ap_clk
    SLICE_X91Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/P[0]
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X91Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/m93_reg_2989_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/p_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ap_clk
    SLICE_X88Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/m_reg_reg[1]/Q
                         net (fo=1, routed)           0.118     0.669    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/m_reg_reg_n_0_[1]
    SLICE_X89Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/p_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ap_clk
    SLICE_X89Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/p_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y34         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/p_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/m93_reg_2989_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/ap_clk
    SLICE_X91Y34         FDRE                                         r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/P[1]
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y33         FDRE                                         r  bd_0_i/hls_inst/inst/m93_reg_2989_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X91Y33         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/m93_reg_2989_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln296_reg_2778_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/m66_reg_2831_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X95Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln296_reg_2778_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln296_reg_2778_reg[0]/Q
                         net (fo=5, routed)           0.121     0.673    bd_0_i/hls_inst/inst/mul_4s_4s_4_1_1_U32/Q[0]
    SLICE_X94Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  bd_0_i/hls_inst/inst/mul_4s_4s_4_1_1_U32/m66_reg_2831[3]_i_1/O
                         net (fo=1, routed)           0.000     0.718    bd_0_i/hls_inst/inst/mul_4s_4s_4_1_1_U32_n_0
    SLICE_X94Y59         FDRE                                         r  bd_0_i/hls_inst/inst/m66_reg_2831_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y59         FDRE                                         r  bd_0_i/hls_inst/inst/m66_reg_2831_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X94Y59         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/m66_reg_2831_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[2]/Q
                         net (fo=1, routed)           0.122     0.673    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[5]_0[2]
    SLICE_X66Y15         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/ap_clk
    SLICE_X66Y15         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y15         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y15         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/trunc_ln425_reg_3555_reg[1]/Q
                         net (fo=1, routed)           0.112     0.686    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[5]_0[1]
    SLICE_X62Y16         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/ap_clk
    SLICE_X62Y16         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m70_reg_2836_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/m85_reg_2904_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.114%)  route 0.139ns (39.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y46         FDRE                                         r  bd_0_i/hls_inst/inst/m70_reg_2836_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/m70_reg_2836_reg[2]/Q
                         net (fo=23, routed)          0.139     0.713    bd_0_i/hls_inst/inst/mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m70_reg_2836[2]
    SLICE_X90Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.758 r  bd_0_i/hls_inst/inst/mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m85_reg_2904[2]_i_1/O
                         net (fo=1, routed)           0.000     0.758    bd_0_i/hls_inst/inst/mac_muladd_10s_10s_10s_10_4_1_U142_n_17
    SLICE_X90Y48         FDRE                                         r  bd_0_i/hls_inst/inst/m85_reg_2904_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y48         FDRE                                         r  bd_0_i/hls_inst/inst/m85_reg_2904_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X90Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/m85_reg_2904_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m171_reg_3523_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.188%)  route 0.123ns (32.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y21         FDRE                                         r  bd_0_i/hls_inst/inst/m171_reg_3523_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/m171_reg_3523_reg[5]/Q
                         net (fo=3, routed)           0.123     0.674    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/DI[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.719 r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_carry__0_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.785 r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.785    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p[6]
    SLICE_X62Y21         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/ap_clk
    SLICE_X62Y21         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_reg_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.887%)  route 0.186ns (53.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y40         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=15, routed)          0.186     0.760    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/Q[1]
    DSP48_X3Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ap_clk
    DSP48_X3Y15          DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X3Y15          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.532    bd_0_i/hls_inst/inst/am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m157_reg_3446_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln411_reg_3642_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X71Y16         FDRE                                         r  bd_0_i/hls_inst/inst/m157_reg_3446_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/m157_reg_3446_reg[2]/Q
                         net (fo=1, routed)           0.097     0.648    bd_0_i/hls_inst/inst/mul_13s_10s_15_1_1_U129/tmp_product_2[0]
    SLICE_X70Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.693 r  bd_0_i/hls_inst/inst/mul_13s_10s_15_1_1_U129/tmp_product_i_14__1/O
                         net (fo=1, routed)           0.000     0.693    bd_0_i/hls_inst/inst/mul_13s_10s_15_1_1_U129/tmp_product_i_14__1_n_0
    SLICE_X70Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.763 r  bd_0_i/hls_inst/inst/mul_13s_10s_15_1_1_U129/tmp_product_i_3__1/O[0]
                         net (fo=2, routed)           0.000     0.763    bd_0_i/hls_inst/inst/mul_13s_10s_15_1_1_U129_n_15
    SLICE_X70Y16         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln411_reg_3642_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y16         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln411_reg_3642_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X70Y16         FDRE (Hold_fdre_C_D)         0.102     0.534    bd_0_i/hls_inst/inst/trunc_ln411_reg_3642_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y16   bd_0_i/hls_inst/inst/m111_reg_3106_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y15   bd_0_i/hls_inst/inst/m113_reg_3113_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   bd_0_i/hls_inst/inst/m123_reg_3248_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y8    bd_0_i/hls_inst/inst/m126_reg_3308_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17   bd_0_i/hls_inst/inst/m128_reg_3218_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y12   bd_0_i/hls_inst/inst/m129_reg_3161_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   bd_0_i/hls_inst/inst/m136_reg_3273_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y2    bd_0_i/hls_inst/inst/m151_reg_3405_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y7    bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y5    bd_0_i/hls_inst/inst/m173_reg_3534_reg/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X90Y40  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X90Y40  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y31  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y31  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y25  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y25  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X60Y44  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X90Y40  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X90Y40  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y31  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y31  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y25  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X88Y25  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.042ns (4.871%)  route 0.820ns (95.129%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.862    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           520 Endpoints
Min Delay           520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_10[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 5.080ns (49.518%)  route 5.179ns (50.482%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/P[6]
                         net (fo=16, routed)          2.888     4.295    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product_0[6]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[13]_P[7])
                                                      3.656     7.951 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product/P[7]
                         net (fo=4, routed)           1.318     9.269    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/P[7]
    SLICE_X95Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.393 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.393    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.925    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.259 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[12]_INST_0/O[1]
                         net (fo=0)                   0.973    11.232    out_data_10[13]
                                                                      r  out_data_10[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_10[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.985ns (49.047%)  route 5.179ns (50.953%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/P[6]
                         net (fo=16, routed)          2.888     4.295    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product_0[6]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[13]_P[7])
                                                      3.656     7.951 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product/P[7]
                         net (fo=4, routed)           1.318     9.269    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/P[7]
    SLICE_X95Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.393 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.393    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.925    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[12]_INST_0/O[2]
                         net (fo=0)                   0.973    11.137    out_data_10[14]
                                                                      r  out_data_10[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_10[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.164ns  (logic 4.985ns (49.047%)  route 5.179ns (50.953%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/P[6]
                         net (fo=16, routed)          2.888     4.295    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product_0[6]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[13]_P[7])
                                                      3.656     7.951 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product/P[7]
                         net (fo=4, routed)           1.318     9.269    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/P[7]
    SLICE_X95Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.393 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.393    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.925    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[12]_INST_0/O[2]
                         net (fo=0)                   0.973    11.137    out_data_10[15]
                                                                      r  out_data_10[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_10[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 4.968ns (48.961%)  route 5.179ns (51.039%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m95_reg_2996_reg/P[6]
                         net (fo=16, routed)          2.888     4.295    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product_0[6]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_B[13]_P[7])
                                                      3.656     7.951 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/tmp_product/P[7]
                         net (fo=4, routed)           1.318     9.269    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/P[7]
    SLICE_X95Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.393 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.393    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_i_4_n_0
    SLICE_X95Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.925    bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[8]_INST_0_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.147 r  bd_0_i/hls_inst/inst/mul_10s_7s_14_1_1_U59/out_data_10[12]_INST_0/O[0]
                         net (fo=0)                   0.973    11.120    out_data_10[12]
                                                                      r  out_data_10[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[10]
                                                                      r  out_data_28[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[11]
                                                                      r  out_data_28[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[12]
                                                                      r  out_data_28[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[13]
                                                                      r  out_data_28[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[14]
                                                                      r  out_data_28[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_28[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.094ns (30.708%)  route 6.982ns (69.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/m169_fu_2137_p2/P[1]
                         net (fo=3, routed)           2.297     3.704    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/P[1]
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.828 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11/O
                         net (fo=1, routed)           0.000     3.828    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.408 f  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/m211_fu_2422_p2_i_3/O[2]
                         net (fo=11, routed)          2.086     6.494    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/O[2]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.302     6.796 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17/O
                         net (fo=1, routed)           0.809     7.605    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_8__17_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.729 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35/O
                         net (fo=1, routed)           0.000     7.729    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_i_4__35_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.105 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.105    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.324 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0/O[0]
                         net (fo=2, routed)           0.817     9.141    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__0_carry__0_n_7
    SLICE_X21Y16         LUT2 (Prop_lut2_I0_O)        0.295     9.436 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2/O
                         net (fo=1, routed)           0.000     9.436    bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry_i_3__2_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.076 r  bd_0_i/hls_inst/inst/mul_7s_7s_7_1_1_U124/tmp_product__28_carry/O[3]
                         net (fo=0)                   0.973    11.049    out_data_28[15]
                                                                      r  out_data_28[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[0]
                         net (fo=0)                   0.410     0.946    out_data_22[0]
                                                                      r  out_data_22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[10]
                         net (fo=0)                   0.410     0.946    out_data_22[10]
                                                                      r  out_data_22[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    out_data_22[11]
                                                                      r  out_data_22[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    out_data_22[12]
                                                                      r  out_data_22[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    out_data_22[13]
                                                                      r  out_data_22[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    out_data_22[14]
                                                                      r  out_data_22[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    out_data_22[15]
                                                                      r  out_data_22[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[1]
                         net (fo=0)                   0.410     0.946    out_data_22[1]
                                                                      r  out_data_22[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[2]
                         net (fo=0)                   0.410     0.946    out_data_22[2]
                                                                      r  out_data_22[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data_22[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.410     0.410    bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     0.536 r  bd_0_i/hls_inst/inst/am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg/P[3]
                         net (fo=0)                   0.410     0.946    out_data_22[3]
                                                                      r  out_data_22[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           457 Endpoints
Min Delay           457 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.727ns  (logic 3.841ns (49.709%)  route 3.886ns (50.291%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[8])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[8]
                         net (fo=12, routed)          2.913     7.727    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_1
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m45_fu_773_p2/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.682ns  (logic 3.841ns (49.997%)  route 3.841ns (50.003%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[9]
                         net (fo=42, routed)          2.868     7.682    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_0
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m45_fu_773_p2/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.682ns  (logic 3.841ns (49.997%)  route 3.841ns (50.003%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[9]
                         net (fo=42, routed)          2.868     7.682    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_0
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m45_fu_773_p2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 3.841ns (50.701%)  route 3.735ns (49.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[9]
                         net (fo=42, routed)          2.762     7.576    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_0
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m45_fu_773_p2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 3.841ns (50.701%)  route 3.735ns (49.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[9])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[9]
                         net (fo=42, routed)          2.762     7.576    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_0
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/m45_fu_773_p2/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 3.841ns (50.959%)  route 3.696ns (49.041%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[8])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[8]
                         net (fo=12, routed)          2.723     7.537    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_1
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.530ns  (logic 3.841ns (51.012%)  route 3.689ns (48.988%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[8])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[8]
                         net (fo=12, routed)          2.716     7.530    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_1
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.449ns  (logic 3.841ns (51.561%)  route 3.608ns (48.439%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[1])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[1]
                         net (fo=3, routed)           2.635     7.449    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_8
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.449ns  (logic 3.841ns (51.561%)  route 3.608ns (48.439%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[5])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[5]
                         net (fo=3, routed)           2.635     7.449    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_4
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK

Slack:                    inf
  Source:                 in_data_24[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 3.841ns (51.586%)  route 3.605ns (48.414%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_24[9] (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/in_data_24[9]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[29]_P[3])
                                                      3.841     4.814 r  bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2/tmp_product/P[3]
                         net (fo=3, routed)           2.632     7.446    bd_0_i/hls_inst/inst/mul_16s_16s_16_1_1_U2_n_6
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X4Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/m51_reg_2632_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X60Y44         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y44         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y40         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y40         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X93Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X88Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X88Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X90Y21         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y21         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X82Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X75Y19         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X75Y19         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X68Y16         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y16         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=23, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X59Y21         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=718, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y21         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C





