
MagneticPodium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000172f8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f58  08017598  08017598  00018598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a4f0  0801a4f0  0001b4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a4f8  0801a4f8  0001b4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801a4fc  0801a4fc  0001b4fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000023c  24000000  0801a500  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000112c  2400023c  0801a73c  0001c23c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001368  0801a73c  0001c368  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001c23c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020a66  00000000  00000000  0001c26a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003ec2  00000000  00000000  0003ccd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016f8  00000000  00000000  00040b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000011de  00000000  00000000  00042290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b01f  00000000  00000000  0004346e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021bb2  00000000  00000000  0007e48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016d3e4  00000000  00000000  000a003f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020d423  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000079a0  00000000  00000000  0020d468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  00214e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400023c 	.word	0x2400023c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017580 	.word	0x08017580

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000240 	.word	0x24000240
 80002dc:	08017580 	.word	0x08017580

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <Coils_Init>:

// Массив катушек
Coil_t coils[NUM_COILS];
CoilTest_t coil_test = {0};

void Coils_Init(void) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
    // Инициализация всех катушек
    for(int i = 0; i < NUM_COILS; i++) {
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	e123      	b.n	8000d18 <Coils_Init+0x254>
        coils[i].current_pwm = 0.0f;
 8000ad0:	4997      	ldr	r1, [pc, #604]	@ (8000d30 <Coils_Init+0x26c>)
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	4413      	add	r3, r2
 8000ada:	011b      	lsls	r3, r3, #4
 8000adc:	440b      	add	r3, r1
 8000ade:	3310      	adds	r3, #16
 8000ae0:	f04f 0200 	mov.w	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
        coils[i].target_pwm = 0.0f;
 8000ae6:	4992      	ldr	r1, [pc, #584]	@ (8000d30 <Coils_Init+0x26c>)
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	4613      	mov	r3, r2
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	4413      	add	r3, r2
 8000af0:	011b      	lsls	r3, r3, #4
 8000af2:	440b      	add	r3, r1
 8000af4:	3314      	adds	r3, #20
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
        coils[i].is_faulty = 0;
 8000afc:	498c      	ldr	r1, [pc, #560]	@ (8000d30 <Coils_Init+0x26c>)
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	440b      	add	r3, r1
 8000b0a:	332c      	adds	r3, #44	@ 0x2c
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]

        // DIR порт и пин (из main.h)
        coils[i].dir_port = GPIOE;  // Все катушки на GPIOE
 8000b10:	4987      	ldr	r1, [pc, #540]	@ (8000d30 <Coils_Init+0x26c>)
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	4613      	mov	r3, r2
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	4413      	add	r3, r2
 8000b1a:	011b      	lsls	r3, r3, #4
 8000b1c:	440b      	add	r3, r1
 8000b1e:	3308      	adds	r3, #8
 8000b20:	4a84      	ldr	r2, [pc, #528]	@ (8000d34 <Coils_Init+0x270>)
 8000b22:	601a      	str	r2, [r3, #0]

        // Назначение dir_pin - исправленный порядок:
        switch(i) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b0b      	cmp	r3, #11
 8000b28:	f200 80a4 	bhi.w	8000c74 <Coils_Init+0x1b0>
 8000b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b34 <Coils_Init+0x70>)
 8000b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b32:	bf00      	nop
 8000b34:	08000b65 	.word	0x08000b65
 8000b38:	08000b7b 	.word	0x08000b7b
 8000b3c:	08000b91 	.word	0x08000b91
 8000b40:	08000ba7 	.word	0x08000ba7
 8000b44:	08000bbd 	.word	0x08000bbd
 8000b48:	08000bd3 	.word	0x08000bd3
 8000b4c:	08000be9 	.word	0x08000be9
 8000b50:	08000bff 	.word	0x08000bff
 8000b54:	08000c15 	.word	0x08000c15
 8000b58:	08000c2d 	.word	0x08000c2d
 8000b5c:	08000c45 	.word	0x08000c45
 8000b60:	08000c5d 	.word	0x08000c5d
            case 0: coils[i].dir_pin = Coil1_DIR_Pin; break;  // PE0
 8000b64:	4972      	ldr	r1, [pc, #456]	@ (8000d30 <Coils_Init+0x26c>)
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	011b      	lsls	r3, r3, #4
 8000b70:	440b      	add	r3, r1
 8000b72:	330c      	adds	r3, #12
 8000b74:	2201      	movs	r2, #1
 8000b76:	801a      	strh	r2, [r3, #0]
 8000b78:	e086      	b.n	8000c88 <Coils_Init+0x1c4>
            case 1: coils[i].dir_pin = Coil2_DIR_Pin; break;  // PE1
 8000b7a:	496d      	ldr	r1, [pc, #436]	@ (8000d30 <Coils_Init+0x26c>)
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	4413      	add	r3, r2
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	440b      	add	r3, r1
 8000b88:	330c      	adds	r3, #12
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	801a      	strh	r2, [r3, #0]
 8000b8e:	e07b      	b.n	8000c88 <Coils_Init+0x1c4>
            case 2: coils[i].dir_pin = Coil3_DIR_Pin; break;  // PE2
 8000b90:	4967      	ldr	r1, [pc, #412]	@ (8000d30 <Coils_Init+0x26c>)
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	4613      	mov	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	011b      	lsls	r3, r3, #4
 8000b9c:	440b      	add	r3, r1
 8000b9e:	330c      	adds	r3, #12
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	801a      	strh	r2, [r3, #0]
 8000ba4:	e070      	b.n	8000c88 <Coils_Init+0x1c4>
            case 3: coils[i].dir_pin = Coil4_DIR_Pin; break;  // PE3
 8000ba6:	4962      	ldr	r1, [pc, #392]	@ (8000d30 <Coils_Init+0x26c>)
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	4613      	mov	r3, r2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	4413      	add	r3, r2
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	440b      	add	r3, r1
 8000bb4:	330c      	adds	r3, #12
 8000bb6:	2208      	movs	r2, #8
 8000bb8:	801a      	strh	r2, [r3, #0]
 8000bba:	e065      	b.n	8000c88 <Coils_Init+0x1c4>
            case 4: coils[i].dir_pin = Coil5_DIR_Pin; break;  // PE4
 8000bbc:	495c      	ldr	r1, [pc, #368]	@ (8000d30 <Coils_Init+0x26c>)
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	4413      	add	r3, r2
 8000bc6:	011b      	lsls	r3, r3, #4
 8000bc8:	440b      	add	r3, r1
 8000bca:	330c      	adds	r3, #12
 8000bcc:	2210      	movs	r2, #16
 8000bce:	801a      	strh	r2, [r3, #0]
 8000bd0:	e05a      	b.n	8000c88 <Coils_Init+0x1c4>
            case 5: coils[i].dir_pin = Coil6_DIR_Pin; break;  // PE5
 8000bd2:	4957      	ldr	r1, [pc, #348]	@ (8000d30 <Coils_Init+0x26c>)
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	4413      	add	r3, r2
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	440b      	add	r3, r1
 8000be0:	330c      	adds	r3, #12
 8000be2:	2220      	movs	r2, #32
 8000be4:	801a      	strh	r2, [r3, #0]
 8000be6:	e04f      	b.n	8000c88 <Coils_Init+0x1c4>
            case 6: coils[i].dir_pin = Coil7_DIR_Pin; break;  // PE6
 8000be8:	4951      	ldr	r1, [pc, #324]	@ (8000d30 <Coils_Init+0x26c>)
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	4613      	mov	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	011b      	lsls	r3, r3, #4
 8000bf4:	440b      	add	r3, r1
 8000bf6:	330c      	adds	r3, #12
 8000bf8:	2240      	movs	r2, #64	@ 0x40
 8000bfa:	801a      	strh	r2, [r3, #0]
 8000bfc:	e044      	b.n	8000c88 <Coils_Init+0x1c4>
            case 7: coils[i].dir_pin = Coil8_DIR_Pin; break;  // PE7
 8000bfe:	494c      	ldr	r1, [pc, #304]	@ (8000d30 <Coils_Init+0x26c>)
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	4613      	mov	r3, r2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	4413      	add	r3, r2
 8000c08:	011b      	lsls	r3, r3, #4
 8000c0a:	440b      	add	r3, r1
 8000c0c:	330c      	adds	r3, #12
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	801a      	strh	r2, [r3, #0]
 8000c12:	e039      	b.n	8000c88 <Coils_Init+0x1c4>
            case 8: coils[i].dir_pin = Coil9_DIR_Pin; break;  // PE8
 8000c14:	4946      	ldr	r1, [pc, #280]	@ (8000d30 <Coils_Init+0x26c>)
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	011b      	lsls	r3, r3, #4
 8000c20:	440b      	add	r3, r1
 8000c22:	330c      	adds	r3, #12
 8000c24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c28:	801a      	strh	r2, [r3, #0]
 8000c2a:	e02d      	b.n	8000c88 <Coils_Init+0x1c4>
            case 9: coils[i].dir_pin = Coil10_DIR_Pin; break; // PE10
 8000c2c:	4940      	ldr	r1, [pc, #256]	@ (8000d30 <Coils_Init+0x26c>)
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	4613      	mov	r3, r2
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	4413      	add	r3, r2
 8000c36:	011b      	lsls	r3, r3, #4
 8000c38:	440b      	add	r3, r1
 8000c3a:	330c      	adds	r3, #12
 8000c3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c40:	801a      	strh	r2, [r3, #0]
 8000c42:	e021      	b.n	8000c88 <Coils_Init+0x1c4>
            case 10: coils[i].dir_pin = Coil11_DIR_Pin; break; // PE12
 8000c44:	493a      	ldr	r1, [pc, #232]	@ (8000d30 <Coils_Init+0x26c>)
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4413      	add	r3, r2
 8000c4e:	011b      	lsls	r3, r3, #4
 8000c50:	440b      	add	r3, r1
 8000c52:	330c      	adds	r3, #12
 8000c54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c58:	801a      	strh	r2, [r3, #0]
 8000c5a:	e015      	b.n	8000c88 <Coils_Init+0x1c4>
            case 11: coils[i].dir_pin = Coil12_DIR_Pin; break; // PE15
 8000c5c:	4934      	ldr	r1, [pc, #208]	@ (8000d30 <Coils_Init+0x26c>)
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4613      	mov	r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	4413      	add	r3, r2
 8000c66:	011b      	lsls	r3, r3, #4
 8000c68:	440b      	add	r3, r1
 8000c6a:	330c      	adds	r3, #12
 8000c6c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c70:	801a      	strh	r2, [r3, #0]
 8000c72:	e009      	b.n	8000c88 <Coils_Init+0x1c4>
            default: coils[i].dir_pin = GPIO_PIN_0;
 8000c74:	492e      	ldr	r1, [pc, #184]	@ (8000d30 <Coils_Init+0x26c>)
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	011b      	lsls	r3, r3, #4
 8000c80:	440b      	add	r3, r1
 8000c82:	330c      	adds	r3, #12
 8000c84:	2201      	movs	r2, #1
 8000c86:	801a      	strh	r2, [r3, #0]
        // PWM timers и channels - ВАЖНО: соответствие CubeMX
        // TIM1: PE9 (CH1), PE11 (CH2), PE13 (CH3), PE14 (CH4)
        // TIM2: PA0 (CH1), PA1 (CH2), PA2 (CH3), PA3 (CH4)
        // TIM3: PA6 (CH1), PA7 (CH2), PB0 (CH3), PB1 (CH4)

        if (i < 4) {
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	dc13      	bgt.n	8000cb6 <Coils_Init+0x1f2>
            // Первые 4 катушки на TIM1
            coils[i].timer = &htim1;
 8000c8e:	4928      	ldr	r1, [pc, #160]	@ (8000d30 <Coils_Init+0x26c>)
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	4613      	mov	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	4413      	add	r3, r2
 8000c98:	011b      	lsls	r3, r3, #4
 8000c9a:	440b      	add	r3, r1
 8000c9c:	4a26      	ldr	r2, [pc, #152]	@ (8000d38 <Coils_Init+0x274>)
 8000c9e:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + i;  // i=0 → CH1, i=1 → CH2, i=2 → CH3, i=3 → CH4
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4823      	ldr	r0, [pc, #140]	@ (8000d30 <Coils_Init+0x26c>)
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	4413      	add	r3, r2
 8000cac:	011b      	lsls	r3, r3, #4
 8000cae:	4403      	add	r3, r0
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	6019      	str	r1, [r3, #0]
 8000cb4:	e02d      	b.n	8000d12 <Coils_Init+0x24e>
        } else if (i < 8) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2b07      	cmp	r3, #7
 8000cba:	dc15      	bgt.n	8000ce8 <Coils_Init+0x224>
            // Следующие 4 катушки на TIM2
            coils[i].timer = &htim2;
 8000cbc:	491c      	ldr	r1, [pc, #112]	@ (8000d30 <Coils_Init+0x26c>)
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	4413      	add	r3, r2
 8000cc6:	011b      	lsls	r3, r3, #4
 8000cc8:	440b      	add	r3, r1
 8000cca:	4a1c      	ldr	r2, [pc, #112]	@ (8000d3c <Coils_Init+0x278>)
 8000ccc:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + (i - 4);  // i=4 → CH1, i=5 → CH2, i=6 → CH3, i=7 → CH4
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3b04      	subs	r3, #4
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	4916      	ldr	r1, [pc, #88]	@ (8000d30 <Coils_Init+0x26c>)
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	011b      	lsls	r3, r3, #4
 8000ce0:	440b      	add	r3, r1
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	6018      	str	r0, [r3, #0]
 8000ce6:	e014      	b.n	8000d12 <Coils_Init+0x24e>
        } else {
            // Последние 4 катушки на TIM3
            coils[i].timer = &htim3;
 8000ce8:	4911      	ldr	r1, [pc, #68]	@ (8000d30 <Coils_Init+0x26c>)
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	011b      	lsls	r3, r3, #4
 8000cf4:	440b      	add	r3, r1
 8000cf6:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <Coils_Init+0x27c>)
 8000cf8:	601a      	str	r2, [r3, #0]
            coils[i].channel = TIM_CHANNEL_1 + (i - 8);  // i=8 → CH1, i=9 → CH2, i=10 → CH3, i=11 → CH4
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3b08      	subs	r3, #8
 8000cfe:	4618      	mov	r0, r3
 8000d00:	490b      	ldr	r1, [pc, #44]	@ (8000d30 <Coils_Init+0x26c>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4613      	mov	r3, r2
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4413      	add	r3, r2
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	440b      	add	r3, r1
 8000d0e:	3304      	adds	r3, #4
 8000d10:	6018      	str	r0, [r3, #0]
    for(int i = 0; i < NUM_COILS; i++) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3301      	adds	r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b0b      	cmp	r3, #11
 8000d1c:	f77f aed8 	ble.w	8000ad0 <Coils_Init+0xc>
        }
    }
}
 8000d20:	bf00      	nop
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	24000258 	.word	0x24000258
 8000d34:	58021000 	.word	0x58021000
 8000d38:	2400100c 	.word	0x2400100c
 8000d3c:	24001058 	.word	0x24001058
 8000d40:	240010a4 	.word	0x240010a4

08000d44 <Set_Coil_Power>:

void Set_Coil_Power(uint8_t coil_idx, float power) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af02      	add	r7, sp, #8
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	ed87 0a00 	vstr	s0, [r7]
 8000d50:	71fb      	strb	r3, [r7, #7]
    if(coil_idx >= NUM_COILS) return;
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	2b0b      	cmp	r3, #11
 8000d56:	f200 80a0 	bhi.w	8000e9a <Set_Coil_Power+0x156>

    // Ограничение мощности
    if(power > 1.0f) power = 1.0f;
 8000d5a:	edd7 7a00 	vldr	s15, [r7]
 8000d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d6a:	dd02      	ble.n	8000d72 <Set_Coil_Power+0x2e>
 8000d6c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000d70:	603b      	str	r3, [r7, #0]
    if(power < -1.0f) power = -1.0f;
 8000d72:	edd7 7a00 	vldr	s15, [r7]
 8000d76:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d82:	d501      	bpl.n	8000d88 <Set_Coil_Power+0x44>
 8000d84:	4b47      	ldr	r3, [pc, #284]	@ (8000ea4 <Set_Coil_Power+0x160>)
 8000d86:	603b      	str	r3, [r7, #0]

    Coil_t *coil = &coils[coil_idx];
 8000d88:	79fa      	ldrb	r2, [r7, #7]
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	011b      	lsls	r3, r3, #4
 8000d92:	4a45      	ldr	r2, [pc, #276]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000d94:	4413      	add	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

    // Установка направления
    if(power >= 0) {
 8000d98:	edd7 7a00 	vldr	s15, [r7]
 8000d9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da4:	db08      	blt.n	8000db8 <Set_Coil_Power+0x74>
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_RESET);  // Positive
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	6898      	ldr	r0, [r3, #8]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	899b      	ldrh	r3, [r3, #12]
 8000dae:	2200      	movs	r2, #0
 8000db0:	4619      	mov	r1, r3
 8000db2:	f00a f8e7 	bl	800af84 <HAL_GPIO_WritePin>
 8000db6:	e00d      	b.n	8000dd4 <Set_Coil_Power+0x90>
    } else {
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_SET);    // Negative
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	6898      	ldr	r0, [r3, #8]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	899b      	ldrh	r3, [r3, #12]
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	f00a f8de 	bl	800af84 <HAL_GPIO_WritePin>
        power = -power;  // Абсолютное для PWM
 8000dc8:	edd7 7a00 	vldr	s15, [r7]
 8000dcc:	eef1 7a67 	vneg.f32	s15, s15
 8000dd0:	edc7 7a00 	vstr	s15, [r7]
    }

    // Реальная установка PWM
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000dd4:	edd7 7a00 	vldr	s15, [r7]
 8000dd8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8000eac <Set_Coil_Power+0x168>
 8000ddc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000de0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000de4:	ee17 3a90 	vmov	r3, s15
 8000de8:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d105      	bne.n	8000dfe <Set_Coil_Power+0xba>
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	68ba      	ldr	r2, [r7, #8]
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dfc:	e02c      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	2b04      	cmp	r3, #4
 8000e04:	d105      	bne.n	8000e12 <Set_Coil_Power+0xce>
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e10:	e022      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	2b08      	cmp	r3, #8
 8000e18:	d105      	bne.n	8000e26 <Set_Coil_Power+0xe2>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e24:	e018      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b0c      	cmp	r3, #12
 8000e2c:	d105      	bne.n	8000e3a <Set_Coil_Power+0xf6>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e38:	e00e      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2b10      	cmp	r3, #16
 8000e40:	d105      	bne.n	8000e4e <Set_Coil_Power+0x10a>
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e4c:	e004      	b.n	8000e58 <Set_Coil_Power+0x114>
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	65d3      	str	r3, [r2, #92]	@ 0x5c

    coils[coil_idx].current_pwm = power;
 8000e58:	79fa      	ldrb	r2, [r7, #7]
 8000e5a:	4913      	ldr	r1, [pc, #76]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4413      	add	r3, r2
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	440b      	add	r3, r1
 8000e66:	3310      	adds	r3, #16
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	601a      	str	r2, [r3, #0]
    coils[coil_idx].target_pwm = power;
 8000e6c:	79fa      	ldrb	r2, [r7, #7]
 8000e6e:	490e      	ldr	r1, [pc, #56]	@ (8000ea8 <Set_Coil_Power+0x164>)
 8000e70:	4613      	mov	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	011b      	lsls	r3, r3, #4
 8000e78:	440b      	add	r3, r1
 8000e7a:	3314      	adds	r3, #20
 8000e7c:	683a      	ldr	r2, [r7, #0]
 8000e7e:	601a      	str	r2, [r3, #0]

    // Лог
    Debug_Print(LOG_LEVEL_INFO, "Coil %d set to %.2f\r\n", coil_idx, power);
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	edd7 7a00 	vldr	s15, [r7]
 8000e86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e8a:	ed8d 7b00 	vstr	d7, [sp]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	4907      	ldr	r1, [pc, #28]	@ (8000eb0 <Set_Coil_Power+0x16c>)
 8000e92:	2002      	movs	r0, #2
 8000e94:	f000 fa22 	bl	80012dc <Debug_Print>
 8000e98:	e000      	b.n	8000e9c <Set_Coil_Power+0x158>
    if(coil_idx >= NUM_COILS) return;
 8000e9a:	bf00      	nop
}
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	bf800000 	.word	0xbf800000
 8000ea8:	24000258 	.word	0x24000258
 8000eac:	4479c000 	.word	0x4479c000
 8000eb0:	08017598 	.word	0x08017598

08000eb4 <Set_All_Coils_Power>:

void Set_All_Coils_Power(float power) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	ed87 0a01 	vstr	s0, [r7, #4]
    for(int i = 0; i < NUM_COILS; i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e009      	b.n	8000ed8 <Set_All_Coils_Power+0x24>
        Set_Coil_Power(i, power);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff39 	bl	8000d44 <Set_Coil_Power>
    for(int i = 0; i < NUM_COILS; i++) {
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	2b0b      	cmp	r3, #11
 8000edc:	ddf2      	ble.n	8000ec4 <Set_All_Coils_Power+0x10>
    }
}
 8000ede:	bf00      	nop
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <Stop_All_Coils>:

void Stop_All_Coils(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
    Set_All_Coils_Power(0.0f);
 8000eec:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8000ef8 <Stop_All_Coils+0x10>
 8000ef0:	f7ff ffe0 	bl	8000eb4 <Set_All_Coils_Power>
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	00000000 	.word	0x00000000

08000efc <Start_Coil_Test>:
    if(coil_idx >= NUM_COILS) return 0.0f;
    return coils[coil_idx].current_pwm;
}

void Start_Coil_Test(uint8_t coil_idx, float start_pwm, float end_pwm,
                     float step, uint32_t step_duration) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f08:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f0c:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f10:	6079      	str	r1, [r7, #4]
 8000f12:	75fb      	strb	r3, [r7, #23]
    coil_test.coil_index = coil_idx;
 8000f14:	4a0e      	ldr	r2, [pc, #56]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	7013      	strb	r3, [r2, #0]
    coil_test.test_pwm_start = start_pwm;
 8000f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	6053      	str	r3, [r2, #4]
    coil_test.test_pwm_end = end_pwm;
 8000f20:	4a0b      	ldr	r2, [pc, #44]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6093      	str	r3, [r2, #8]
    coil_test.test_pwm_step = step;
 8000f26:	4a0a      	ldr	r2, [pc, #40]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	60d3      	str	r3, [r2, #12]
    coil_test.step_duration_ms = step_duration;
 8000f2c:	4a08      	ldr	r2, [pc, #32]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6113      	str	r3, [r2, #16]
    coil_test.test_in_progress = 1;
 8000f32:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	751a      	strb	r2, [r3, #20]
    coil_test.test_start_time = HAL_GetTick();
 8000f38:	f007 fa5c 	bl	80083f4 <HAL_GetTick>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f40:	6193      	str	r3, [r2, #24]
    coil_test.steps_completed = 0;
 8000f42:	4b03      	ldr	r3, [pc, #12]	@ (8000f50 <Start_Coil_Test+0x54>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	61da      	str	r2, [r3, #28]
}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	24000618 	.word	0x24000618

08000f54 <Stop_Coil_Test>:

void Stop_Coil_Test(void) {
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
    coil_test.test_in_progress = 0;
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <Stop_Coil_Test+0x14>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	751a      	strb	r2, [r3, #20]
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	24000618 	.word	0x24000618

08000f6c <Process_Coil_Test>:

void Process_Coil_Test(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af02      	add	r7, sp, #8
    if(!coil_test.test_in_progress) return;
 8000f72:	4b38      	ldr	r3, [pc, #224]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000f74:	7d1b      	ldrb	r3, [r3, #20]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d067      	beq.n	800104a <Process_Coil_Test+0xde>

    uint32_t current_time = HAL_GetTick();
 8000f7a:	f007 fa3b 	bl	80083f4 <HAL_GetTick>
 8000f7e:	60f8      	str	r0, [r7, #12]
    uint32_t elapsed = current_time - coil_test.test_start_time;
 8000f80:	4b34      	ldr	r3, [pc, #208]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	68fa      	ldr	r2, [r7, #12]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	60bb      	str	r3, [r7, #8]

    // Расчет текущего шага
    uint32_t current_step = elapsed / coil_test.step_duration_ms;
 8000f8a:	4b32      	ldr	r3, [pc, #200]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000f8c:	691b      	ldr	r3, [r3, #16]
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f94:	607b      	str	r3, [r7, #4]

    if(current_step > coil_test.steps_completed) {
 8000f96:	4b2f      	ldr	r3, [pc, #188]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d955      	bls.n	800104c <Process_Coil_Test+0xe0>
        float current_pwm = coil_test.test_pwm_start +
 8000fa0:	4b2c      	ldr	r3, [pc, #176]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000fa2:	ed93 7a01 	vldr	s14, [r3, #4]
                           (coil_test.test_pwm_step * current_step);
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000fa8:	edd3 6a03 	vldr	s13, [r3, #12]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	ee07 3a90 	vmov	s15, r3
 8000fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float current_pwm = coil_test.test_pwm_start +
 8000fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fbe:	edc7 7a00 	vstr	s15, [r7]

        if((coil_test.test_pwm_step > 0 && current_pwm <= coil_test.test_pwm_end) ||
 8000fc2:	4b24      	ldr	r3, [pc, #144]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000fc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8000fc8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd0:	dd09      	ble.n	8000fe6 <Process_Coil_Test+0x7a>
 8000fd2:	4b20      	ldr	r3, [pc, #128]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000fd4:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fd8:	ed97 7a00 	vldr	s14, [r7]
 8000fdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe4:	d911      	bls.n	800100a <Process_Coil_Test+0x9e>
           (coil_test.test_pwm_step < 0 && current_pwm >= coil_test.test_pwm_end)) {
 8000fe6:	4b1b      	ldr	r3, [pc, #108]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000fe8:	edd3 7a03 	vldr	s15, [r3, #12]
        if((coil_test.test_pwm_step > 0 && current_pwm <= coil_test.test_pwm_end) ||
 8000fec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	d51f      	bpl.n	8001036 <Process_Coil_Test+0xca>
           (coil_test.test_pwm_step < 0 && current_pwm >= coil_test.test_pwm_end)) {
 8000ff6:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <Process_Coil_Test+0xe8>)
 8000ff8:	edd3 7a02 	vldr	s15, [r3, #8]
 8000ffc:	ed97 7a00 	vldr	s14, [r7]
 8001000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	db15      	blt.n	8001036 <Process_Coil_Test+0xca>
            Set_Coil_Power(coil_test.coil_index, current_pwm);
 800100a:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <Process_Coil_Test+0xe8>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	ed97 0a00 	vldr	s0, [r7]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe96 	bl	8000d44 <Set_Coil_Power>
            coil_test.steps_completed = current_step;
 8001018:	4a0e      	ldr	r2, [pc, #56]	@ (8001054 <Process_Coil_Test+0xe8>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	61d3      	str	r3, [r2, #28]
            Debug_Print(LOG_LEVEL_INFO, "Test step %d: PWM %.2f\r\n", current_step, current_pwm);
 800101e:	edd7 7a00 	vldr	s15, [r7]
 8001022:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001026:	ed8d 7b00 	vstr	d7, [sp]
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	490a      	ldr	r1, [pc, #40]	@ (8001058 <Process_Coil_Test+0xec>)
 800102e:	2002      	movs	r0, #2
 8001030:	f000 f954 	bl	80012dc <Debug_Print>
 8001034:	e00a      	b.n	800104c <Process_Coil_Test+0xe0>
        } else {
            Stop_Coil_Test();
 8001036:	f7ff ff8d 	bl	8000f54 <Stop_Coil_Test>
            Set_Coil_Power(coil_test.coil_index, 0.0f);
 800103a:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <Process_Coil_Test+0xe8>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800105c <Process_Coil_Test+0xf0>
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fe7e 	bl	8000d44 <Set_Coil_Power>
 8001048:	e000      	b.n	800104c <Process_Coil_Test+0xe0>
    if(!coil_test.test_in_progress) return;
 800104a:	bf00      	nop
        }
    }
}
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	24000618 	.word	0x24000618
 8001058:	080175b0 	.word	0x080175b0
 800105c:	00000000 	.word	0x00000000

08001060 <Is_Coil_Test_Running>:

uint8_t Is_Coil_Test_Running(void) {
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
    return coil_test.test_in_progress;
 8001064:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <Is_Coil_Test_Running+0x14>)
 8001066:	7d1b      	ldrb	r3, [r3, #20]
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	24000618 	.word	0x24000618

08001078 <Check_Coils_Safety>:

void Check_Coils_Safety(void) {
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
    // Проверка безопасности катушек
    for(int i = 0; i < NUM_COILS; i++) {
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	e09d      	b.n	80011c0 <Check_Coils_Safety+0x148>
        // Проверка на overpower
        if(fabs(coils[i].current_pwm) > 0.8f) {
 8001084:	4953      	ldr	r1, [pc, #332]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	011b      	lsls	r3, r3, #4
 8001090:	440b      	add	r3, r1
 8001092:	3310      	adds	r3, #16
 8001094:	edd3 7a00 	vldr	s15, [r3]
 8001098:	eef0 7ae7 	vabs.f32	s15, s15
 800109c:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80011d8 <Check_Coils_Safety+0x160>
 80010a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a8:	dd26      	ble.n	80010f8 <Check_Coils_Safety+0x80>
            if(!coils[i].is_faulty) {
 80010aa:	494a      	ldr	r1, [pc, #296]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	4613      	mov	r3, r2
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	440b      	add	r3, r1
 80010b8:	332c      	adds	r3, #44	@ 0x2c
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d140      	bne.n	8001142 <Check_Coils_Safety+0xca>
                coils[i].is_faulty = 1;
 80010c0:	4944      	ldr	r1, [pc, #272]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	440b      	add	r3, r1
 80010ce:	332c      	adds	r3, #44	@ 0x2c
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
                strcpy(coils[i].fault_reason, "Overpower");
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	4613      	mov	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	3328      	adds	r3, #40	@ 0x28
 80010e0:	4a3c      	ldr	r2, [pc, #240]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 80010e2:	4413      	add	r3, r2
 80010e4:	3305      	adds	r3, #5
 80010e6:	493d      	ldr	r1, [pc, #244]	@ (80011dc <Check_Coils_Safety+0x164>)
 80010e8:	461a      	mov	r2, r3
 80010ea:	460b      	mov	r3, r1
 80010ec:	cb03      	ldmia	r3!, {r0, r1}
 80010ee:	6010      	str	r0, [r2, #0]
 80010f0:	6051      	str	r1, [r2, #4]
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	8113      	strh	r3, [r2, #8]
 80010f6:	e024      	b.n	8001142 <Check_Coils_Safety+0xca>
            }
        } else {
            if(coils[i].is_faulty && strcmp(coils[i].fault_reason, "Overpower") == 0) {
 80010f8:	4936      	ldr	r1, [pc, #216]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4613      	mov	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4413      	add	r3, r2
 8001102:	011b      	lsls	r3, r3, #4
 8001104:	440b      	add	r3, r1
 8001106:	332c      	adds	r3, #44	@ 0x2c
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d019      	beq.n	8001142 <Check_Coils_Safety+0xca>
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4613      	mov	r3, r2
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4413      	add	r3, r2
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	3328      	adds	r3, #40	@ 0x28
 800111a:	4a2e      	ldr	r2, [pc, #184]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 800111c:	4413      	add	r3, r2
 800111e:	3305      	adds	r3, #5
 8001120:	492e      	ldr	r1, [pc, #184]	@ (80011dc <Check_Coils_Safety+0x164>)
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff f8dc 	bl	80002e0 <strcmp>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d109      	bne.n	8001142 <Check_Coils_Safety+0xca>
                coils[i].is_faulty = 0;
 800112e:	4929      	ldr	r1, [pc, #164]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	4613      	mov	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4413      	add	r3, r2
 8001138:	011b      	lsls	r3, r3, #4
 800113a:	440b      	add	r3, r1
 800113c:	332c      	adds	r3, #44	@ 0x2c
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
            }
        }

        // Пример проверки overcurrent (реализуйте Read_ADC_Current если есть ADC)
        // coils[i].current_ma = Read_ADC_Current(i);  // Заглушка
        if(coils[i].current_ma > OVERCURRENT_THRESHOLD) {
 8001142:	4924      	ldr	r1, [pc, #144]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	4613      	mov	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	4413      	add	r3, r2
 800114c:	011b      	lsls	r3, r3, #4
 800114e:	440b      	add	r3, r1
 8001150:	3320      	adds	r3, #32
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001158:	4293      	cmp	r3, r2
 800115a:	d92e      	bls.n	80011ba <Check_Coils_Safety+0x142>
            coils[i].is_faulty = 1;
 800115c:	491d      	ldr	r1, [pc, #116]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	4613      	mov	r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	011b      	lsls	r3, r3, #4
 8001168:	440b      	add	r3, r1
 800116a:	332c      	adds	r3, #44	@ 0x2c
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
            strcpy(coils[i].fault_reason, "Overcurrent");
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	3328      	adds	r3, #40	@ 0x28
 800117c:	4a15      	ldr	r2, [pc, #84]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 800117e:	4413      	add	r3, r2
 8001180:	3305      	adds	r3, #5
 8001182:	4a17      	ldr	r2, [pc, #92]	@ (80011e0 <Check_Coils_Safety+0x168>)
 8001184:	461c      	mov	r4, r3
 8001186:	4613      	mov	r3, r2
 8001188:	cb07      	ldmia	r3!, {r0, r1, r2}
 800118a:	6020      	str	r0, [r4, #0]
 800118c:	6061      	str	r1, [r4, #4]
 800118e:	60a2      	str	r2, [r4, #8]
            Set_Coil_Power(i, 0.0f);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 80011e4 <Check_Coils_Safety+0x16c>
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fdd3 	bl	8000d44 <Set_Coil_Power>
            Debug_Print(LOG_LEVEL_ERROR, "Fault on coil %d: %s\r\n", i, coils[i].fault_reason);
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	4613      	mov	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	3328      	adds	r3, #40	@ 0x28
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <Check_Coils_Safety+0x15c>)
 80011ac:	4413      	add	r3, r2
 80011ae:	3305      	adds	r3, #5
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	490d      	ldr	r1, [pc, #52]	@ (80011e8 <Check_Coils_Safety+0x170>)
 80011b4:	2000      	movs	r0, #0
 80011b6:	f000 f891 	bl	80012dc <Debug_Print>
    for(int i = 0; i < NUM_COILS; i++) {
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3301      	adds	r3, #1
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b0b      	cmp	r3, #11
 80011c4:	f77f af5e 	ble.w	8001084 <Check_Coils_Safety+0xc>
        }
    }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd90      	pop	{r4, r7, pc}
 80011d2:	bf00      	nop
 80011d4:	24000258 	.word	0x24000258
 80011d8:	3f4ccccd 	.word	0x3f4ccccd
 80011dc:	080175cc 	.word	0x080175cc
 80011e0:	080175d8 	.word	0x080175d8
 80011e4:	00000000 	.word	0x00000000
 80011e8:	080175e4 	.word	0x080175e4

080011ec <Reset_Coil_Fault>:

void Reset_Coil_Fault(uint8_t coil_idx) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
    if(coil_idx < NUM_COILS) {
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b0b      	cmp	r3, #11
 80011fa:	d817      	bhi.n	800122c <Reset_Coil_Fault+0x40>
        coils[coil_idx].is_faulty = 0;
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	490d      	ldr	r1, [pc, #52]	@ (8001234 <Reset_Coil_Fault+0x48>)
 8001200:	4613      	mov	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	011b      	lsls	r3, r3, #4
 8001208:	440b      	add	r3, r1
 800120a:	332c      	adds	r3, #44	@ 0x2c
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
        memset(coils[coil_idx].fault_reason, 0, sizeof(coils[coil_idx].fault_reason));
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	011b      	lsls	r3, r3, #4
 800121a:	3328      	adds	r3, #40	@ 0x28
 800121c:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <Reset_Coil_Fault+0x48>)
 800121e:	4413      	add	r3, r2
 8001220:	3305      	adds	r3, #5
 8001222:	2220      	movs	r2, #32
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f012 fe5a 	bl	8013ee0 <memset>
    }
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	24000258 	.word	0x24000258

08001238 <Get_Coils_Status_String>:
const char* Get_Coil_Fault_Reason(uint8_t coil_idx) {
    if(coil_idx >= NUM_COILS) return "";
    return coils[coil_idx].fault_reason;
}

void Get_Coils_Status_String(char* buffer, uint16_t buffer_size) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b08b      	sub	sp, #44	@ 0x2c
 800123c:	af02      	add	r7, sp, #8
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
    snprintf(buffer, buffer_size, "Coils: ");
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	4a1a      	ldr	r2, [pc, #104]	@ (80012b0 <Get_Coils_Status_String+0x78>)
 8001248:	4619      	mov	r1, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f012 fd42 	bl	8013cd4 <sniprintf>
    for(int i = 0; i < NUM_COILS; i++) {
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	e024      	b.n	80012a0 <Get_Coils_Status_String+0x68>
        char temp[16];
        snprintf(temp, sizeof(temp), "%.2f ", coils[i].current_pwm);
 8001256:	4917      	ldr	r1, [pc, #92]	@ (80012b4 <Get_Coils_Status_String+0x7c>)
 8001258:	69fa      	ldr	r2, [r7, #28]
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	440b      	add	r3, r1
 8001264:	3310      	adds	r3, #16
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	ed8d 7b00 	vstr	d7, [sp]
 8001276:	4a10      	ldr	r2, [pc, #64]	@ (80012b8 <Get_Coils_Status_String+0x80>)
 8001278:	2110      	movs	r1, #16
 800127a:	4618      	mov	r0, r3
 800127c:	f012 fd2a 	bl	8013cd4 <sniprintf>
        strncat(buffer, temp, buffer_size - strlen(buffer) - 1);  // Безопасный strcat
 8001280:	887c      	ldrh	r4, [r7, #2]
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff f88c 	bl	80003a0 <strlen>
 8001288:	4603      	mov	r3, r0
 800128a:	1ae3      	subs	r3, r4, r3
 800128c:	1e5a      	subs	r2, r3, #1
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	4619      	mov	r1, r3
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f012 fe2b 	bl	8013ef0 <strncat>
    for(int i = 0; i < NUM_COILS; i++) {
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3301      	adds	r3, #1
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	2b0b      	cmp	r3, #11
 80012a4:	ddd7      	ble.n	8001256 <Get_Coils_Status_String+0x1e>
    }
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3724      	adds	r7, #36	@ 0x24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	08017600 	.word	0x08017600
 80012b4:	24000258 	.word	0x24000258
 80012b8:	08017608 	.word	0x08017608

080012bc <Debug_Init>:

static UART_HandleTypeDef* debug_uart = NULL;
static LogLevel_t current_log_level = LOG_LEVEL_INFO;
static OutputFormat_t current_format = FORMAT_HUMAN;

void Debug_Init(UART_HandleTypeDef* huart) {
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
    debug_uart = huart;
 80012c4:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <Debug_Init+0x1c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	24000638 	.word	0x24000638

080012dc <Debug_Print>:

void Debug_Print(LogLevel_t level, const char* format, ...) {
 80012dc:	b40e      	push	{r1, r2, r3}
 80012de:	b590      	push	{r4, r7, lr}
 80012e0:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	4602      	mov	r2, r0
 80012e8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80012ec:	f2a3 2331 	subw	r3, r3, #561	@ 0x231
 80012f0:	701a      	strb	r2, [r3, #0]
    if(level > current_log_level || debug_uart == NULL) {
 80012f2:	4b23      	ldr	r3, [pc, #140]	@ (8001380 <Debug_Print+0xa4>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80012fa:	f2a2 2231 	subw	r2, r2, #561	@ 0x231
 80012fe:	7812      	ldrb	r2, [r2, #0]
 8001300:	429a      	cmp	r2, r3
 8001302:	d835      	bhi.n	8001370 <Debug_Print+0x94>
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <Debug_Print+0xa8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d031      	beq.n	8001370 <Debug_Print+0x94>
    }

    char buffer[256];
    va_list args;

    va_start(args, format);
 800130c:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001310:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001314:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001318:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 800131a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800131e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001322:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f8d7 2244 	ldr.w	r2, [r7, #580]	@ 0x244
 800132c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001330:	f012 fdc8 	bl	8013ec4 <vsniprintf>

    // Убираем лишние пробелы и перенос строки в начале
    // Добавляем timestamp
    char timed_buffer[300];
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
             (unsigned long)HAL_GetTick(), buffer);
 8001334:	f007 f85e 	bl	80083f4 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
 800133a:	f107 0008 	add.w	r0, r7, #8
 800133e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	4613      	mov	r3, r2
 8001346:	4a10      	ldr	r2, [pc, #64]	@ (8001388 <Debug_Print+0xac>)
 8001348:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800134c:	f012 fcc2 	bl	8013cd4 <sniprintf>

    HAL_UART_Transmit(debug_uart, (uint8_t*)timed_buffer, strlen(timed_buffer), 100);
 8001350:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <Debug_Print+0xa8>)
 8001352:	681c      	ldr	r4, [r3, #0]
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f821 	bl	80003a0 <strlen>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	f107 0108 	add.w	r1, r7, #8
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	4620      	mov	r0, r4
 800136a:	f00e fb5d 	bl	800fa28 <HAL_UART_Transmit>
 800136e:	e000      	b.n	8001372 <Debug_Print+0x96>
        return;
 8001370:	bf00      	nop
}
 8001372:	f507 770e 	add.w	r7, r7, #568	@ 0x238
 8001376:	46bd      	mov	sp, r7
 8001378:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800137c:	b003      	add	sp, #12
 800137e:	4770      	bx	lr
 8001380:	24000000 	.word	0x24000000
 8001384:	24000638 	.word	0x24000638
 8001388:	08017610 	.word	0x08017610

0800138c <Export_Coil_Data_CSV>:

void Set_Monitoring_Interval(uint32_t interval_ms) {
    // Реализация установки интервала
}

void Export_Coil_Data_CSV(void) {
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Exporting coil data to CSV...\r\n");
 8001390:	4902      	ldr	r1, [pc, #8]	@ (800139c <Export_Coil_Data_CSV+0x10>)
 8001392:	2002      	movs	r0, #2
 8001394:	f7ff ffa2 	bl	80012dc <Debug_Print>
    // Реализация экспорта
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	0801761c 	.word	0x0801761c

080013a0 <Export_Sensor_Data_CSV>:

void Export_Sensor_Data_CSV(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Exporting sensor data to CSV...\r\n");
 80013a4:	4902      	ldr	r1, [pc, #8]	@ (80013b0 <Export_Sensor_Data_CSV+0x10>)
 80013a6:	2002      	movs	r0, #2
 80013a8:	f7ff ff98 	bl	80012dc <Debug_Print>
    // Реализация экспорта
}
 80013ac:	bf00      	nop
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	0801763c 	.word	0x0801763c

080013b4 <Export_System_Log>:

void Export_System_Log(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Exporting system log...\r\n");
 80013b8:	4902      	ldr	r1, [pc, #8]	@ (80013c4 <Export_System_Log+0x10>)
 80013ba:	2002      	movs	r0, #2
 80013bc:	f7ff ff8e 	bl	80012dc <Debug_Print>
    // Реализация экспорта лога
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	08017660 	.word	0x08017660

080013c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_DMA_Init+0x4c>)
 80013d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001414 <MX_DMA_Init+0x4c>)
 80013d6:	f043 0301 	orr.w	r3, r3, #1
 80013da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <MX_DMA_Init+0x4c>)
 80013e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2100      	movs	r1, #0
 80013f0:	200b      	movs	r0, #11
 80013f2:	f007 f92c 	bl	800864e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013f6:	200b      	movs	r0, #11
 80013f8:	f007 f943 	bl	8008682 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2100      	movs	r1, #0
 8001400:	200c      	movs	r0, #12
 8001402:	f007 f924 	bl	800864e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001406:	200c      	movs	r0, #12
 8001408:	f007 f93b 	bl	8008682 <HAL_NVIC_EnableIRQ>

}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	58024400 	.word	0x58024400

08001418 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	@ 0x30
 800141c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141e:	f107 031c 	add.w	r3, r7, #28
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800142e:	4b48      	ldr	r3, [pc, #288]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001434:	4a46      	ldr	r2, [pc, #280]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001436:	f043 0310 	orr.w	r3, r3, #16
 800143a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800143e:	4b44      	ldr	r3, [pc, #272]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001444:	f003 0310 	and.w	r3, r3, #16
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144c:	4b40      	ldr	r3, [pc, #256]	@ (8001550 <MX_GPIO_Init+0x138>)
 800144e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001452:	4a3f      	ldr	r2, [pc, #252]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001458:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800145c:	4b3c      	ldr	r3, [pc, #240]	@ (8001550 <MX_GPIO_Init+0x138>)
 800145e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001466:	617b      	str	r3, [r7, #20]
 8001468:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	4b39      	ldr	r3, [pc, #228]	@ (8001550 <MX_GPIO_Init+0x138>)
 800146c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001470:	4a37      	ldr	r2, [pc, #220]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001472:	f043 0304 	orr.w	r3, r3, #4
 8001476:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800147a:	4b35      	ldr	r3, [pc, #212]	@ (8001550 <MX_GPIO_Init+0x138>)
 800147c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001480:	f003 0304 	and.w	r3, r3, #4
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b31      	ldr	r3, [pc, #196]	@ (8001550 <MX_GPIO_Init+0x138>)
 800148a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148e:	4a30      	ldr	r2, [pc, #192]	@ (8001550 <MX_GPIO_Init+0x138>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001498:	4b2d      	ldr	r3, [pc, #180]	@ (8001550 <MX_GPIO_Init+0x138>)
 800149a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ac:	4a28      	ldr	r2, [pc, #160]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014ae:	f043 0302 	orr.w	r3, r3, #2
 80014b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014b6:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c4:	4b22      	ldr	r3, [pc, #136]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ca:	4a21      	ldr	r2, [pc, #132]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014cc:	f043 0308 	orr.w	r3, r3, #8
 80014d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <MX_GPIO_Init+0x138>)
 80014d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014da:	f003 0308 	and.w	r3, r3, #8
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Coil3_DIR_Pin|Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin
 80014e2:	2200      	movs	r2, #0
 80014e4:	f249 51ff 	movw	r1, #38399	@ 0x95ff
 80014e8:	481a      	ldr	r0, [pc, #104]	@ (8001554 <MX_GPIO_Init+0x13c>)
 80014ea:	f009 fd4b 	bl	800af84 <HAL_GPIO_WritePin>
                          |Coil7_DIR_Pin|Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin
                          |Coil11_DIR_Pin|Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin|Sensor4_CS_Pin
 80014ee:	2201      	movs	r2, #1
 80014f0:	21ff      	movs	r1, #255	@ 0xff
 80014f2:	4819      	ldr	r0, [pc, #100]	@ (8001558 <MX_GPIO_Init+0x140>)
 80014f4:	f009 fd46 	bl	800af84 <HAL_GPIO_WritePin>
                          |Sensor5_CS_Pin|Sensor6_CS_Pin|Sensor7_CS_Pin|Sensor8_CS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : Coil3_DIR_Pin Coil4_DIR_Pin Coil5_DIR_Pin Coil6_DIR_Pin
                           Coil7_DIR_Pin Coil8_DIR_Pin Coil9_DIR_Pin Coil10_DIR_Pin
                           Coil11_DIR_Pin Coil12_DIR_Pin Coil1_DIR_Pin Coil2_DIR_Pin */
  GPIO_InitStruct.Pin = Coil3_DIR_Pin|Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin
 80014f8:	f249 53ff 	movw	r3, #38399	@ 0x95ff
 80014fc:	61fb      	str	r3, [r7, #28]
                          |Coil7_DIR_Pin|Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin
                          |Coil11_DIR_Pin|Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	4619      	mov	r1, r3
 8001510:	4810      	ldr	r0, [pc, #64]	@ (8001554 <MX_GPIO_Init+0x13c>)
 8001512:	f009 fb6f 	bl	800abf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor1_CS_Pin Sensor2_CS_Pin Sensor3_CS_Pin Sensor4_CS_Pin
                           Sensor5_CS_Pin Sensor6_CS_Pin Sensor7_CS_Pin Sensor8_CS_Pin */
  GPIO_InitStruct.Pin = Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin|Sensor4_CS_Pin
 8001516:	23ff      	movs	r3, #255	@ 0xff
 8001518:	61fb      	str	r3, [r7, #28]
                          |Sensor5_CS_Pin|Sensor6_CS_Pin|Sensor7_CS_Pin|Sensor8_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151a:	2301      	movs	r3, #1
 800151c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	2300      	movs	r3, #0
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001526:	f107 031c 	add.w	r3, r7, #28
 800152a:	4619      	mov	r1, r3
 800152c:	480a      	ldr	r0, [pc, #40]	@ (8001558 <MX_GPIO_Init+0x140>)
 800152e:	f009 fb61 	bl	800abf4 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8001532:	2100      	movs	r1, #0
 8001534:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001538:	f006 ff98 	bl	800846c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 800153c:	2100      	movs	r1, #0
 800153e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8001542:	f006 ff93 	bl	800846c <HAL_SYSCFG_AnalogSwitchConfig>

}
 8001546:	bf00      	nop
 8001548:	3730      	adds	r7, #48	@ 0x30
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	58024400 	.word	0x58024400
 8001554:	58021000 	.word	0x58021000
 8001558:	58020800 	.word	0x58020800

0800155c <Calculate_Ball_Position>:
    sensors[4].geometry.orientation[0] = 0.0f;
    sensors[4].geometry.orientation[1] = 0.0f;
    sensors[4].geometry.orientation[2] = 1.0f;  // Смотрит вверх
}

void Calculate_Ball_Position(Position3D_t* position) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b08c      	sub	sp, #48	@ 0x30
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    // Упрощенный алгоритм триангуляции по 5 датчикам
    // В реальности нужен более сложный алгоритм на основе магнитного диполя

    float weights[ACTIVE_SENSORS];
    float total_weight = 0.0f;
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Рассчитываем веса на основе силы магнитного поля
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 800156a:	2300      	movs	r3, #0
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800156e:	e034      	b.n	80015da <Calculate_Ball_Position+0x7e>
        if(sensors[i].is_connected) {
 8001570:	4a87      	ldr	r2, [pc, #540]	@ (8001790 <Calculate_Ball_Position+0x234>)
 8001572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001574:	218c      	movs	r1, #140	@ 0x8c
 8001576:	fb01 f303 	mul.w	r3, r1, r3
 800157a:	4413      	add	r3, r2
 800157c:	3374      	adds	r3, #116	@ 0x74
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d01f      	beq.n	80015c4 <Calculate_Ball_Position+0x68>
            float B = Calculate_Magnetic_Field_Strength(i);
 8001584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001586:	b2db      	uxtb	r3, r3
 8001588:	4618      	mov	r0, r3
 800158a:	f005 fd55 	bl	8007038 <Calculate_Magnetic_Field_Strength>
 800158e:	ed87 0a07 	vstr	s0, [r7, #28]
            weights[i] = B * B;  // Квадрат для большего веса сильным сигналам
 8001592:	edd7 7a07 	vldr	s15, [r7, #28]
 8001596:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	3330      	adds	r3, #48	@ 0x30
 80015a0:	443b      	add	r3, r7
 80015a2:	3b28      	subs	r3, #40	@ 0x28
 80015a4:	edc3 7a00 	vstr	s15, [r3]
            total_weight += weights[i];
 80015a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	3330      	adds	r3, #48	@ 0x30
 80015ae:	443b      	add	r3, r7
 80015b0:	3b28      	subs	r3, #40	@ 0x28
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80015c2:	e007      	b.n	80015d4 <Calculate_Ball_Position+0x78>
        } else {
            weights[i] = 0.0f;
 80015c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	3330      	adds	r3, #48	@ 0x30
 80015ca:	443b      	add	r3, r7
 80015cc:	3b28      	subs	r3, #40	@ 0x28
 80015ce:	f04f 0200 	mov.w	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 80015d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d6:	3301      	adds	r3, #1
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015dc:	2b04      	cmp	r3, #4
 80015de:	ddc7      	ble.n	8001570 <Calculate_Ball_Position+0x14>
        }
    }

    if(total_weight < 0.001f) {
 80015e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e4:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8001794 <Calculate_Ball_Position+0x238>
 80015e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	d504      	bpl.n	80015fc <Calculate_Ball_Position+0xa0>
        position->confidence = 0.0f;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	e0c5      	b.n	8001788 <Calculate_Ball_Position+0x22c>
        return;
    }

    // Взвешенная сумма позиций датчиков
    position->x = 0.0f;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f04f 0200 	mov.w	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
    position->y = 0.0f;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	605a      	str	r2, [r3, #4]
    position->z = 0.0f;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	609a      	str	r2, [r3, #8]

    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
 8001618:	e079      	b.n	800170e <Calculate_Ball_Position+0x1b2>
        if(weights[i] > 0) {
 800161a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	3330      	adds	r3, #48	@ 0x30
 8001620:	443b      	add	r3, r7
 8001622:	3b28      	subs	r3, #40	@ 0x28
 8001624:	edd3 7a00 	vldr	s15, [r3]
 8001628:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001630:	dd6a      	ble.n	8001708 <Calculate_Ball_Position+0x1ac>
            // Предполагаем, что шар ближе к датчикам с большим полем
            float distance_factor = 1.0f / (weights[i] + 1.0f);
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	3330      	adds	r3, #48	@ 0x30
 8001638:	443b      	add	r3, r7
 800163a:	3b28      	subs	r3, #40	@ 0x28
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001644:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800164c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001650:	edc7 7a08 	vstr	s15, [r7, #32]

            position->x += sensors[i].geometry.x * distance_factor * weights[i];
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	ed93 7a00 	vldr	s14, [r3]
 800165a:	4a4d      	ldr	r2, [pc, #308]	@ (8001790 <Calculate_Ball_Position+0x234>)
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	218c      	movs	r1, #140	@ 0x8c
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	4413      	add	r3, r2
 8001666:	330c      	adds	r3, #12
 8001668:	edd3 6a00 	vldr	s13, [r3]
 800166c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001670:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	3330      	adds	r3, #48	@ 0x30
 800167a:	443b      	add	r3, r7
 800167c:	3b28      	subs	r3, #40	@ 0x28
 800167e:	edd3 7a00 	vldr	s15, [r3]
 8001682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	edc3 7a00 	vstr	s15, [r3]
            position->y += sensors[i].geometry.y * distance_factor * weights[i];
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	ed93 7a01 	vldr	s14, [r3, #4]
 8001696:	4a3e      	ldr	r2, [pc, #248]	@ (8001790 <Calculate_Ball_Position+0x234>)
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	218c      	movs	r1, #140	@ 0x8c
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	4413      	add	r3, r2
 80016a2:	3310      	adds	r3, #16
 80016a4:	edd3 6a00 	vldr	s13, [r3]
 80016a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80016ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	3330      	adds	r3, #48	@ 0x30
 80016b6:	443b      	add	r3, r7
 80016b8:	3b28      	subs	r3, #40	@ 0x28
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edc3 7a01 	vstr	s15, [r3, #4]
            position->z += sensors[i].geometry.z * distance_factor * weights[i];
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	ed93 7a02 	vldr	s14, [r3, #8]
 80016d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001790 <Calculate_Ball_Position+0x234>)
 80016d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d6:	218c      	movs	r1, #140	@ 0x8c
 80016d8:	fb01 f303 	mul.w	r3, r1, r3
 80016dc:	4413      	add	r3, r2
 80016de:	3314      	adds	r3, #20
 80016e0:	edd3 6a00 	vldr	s13, [r3]
 80016e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80016e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	3330      	adds	r3, #48	@ 0x30
 80016f2:	443b      	add	r3, r7
 80016f4:	3b28      	subs	r3, #40	@ 0x28
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	edc3 7a02 	vstr	s15, [r3, #8]
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8001708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170a:	3301      	adds	r3, #1
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
 800170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001710:	2b04      	cmp	r3, #4
 8001712:	dd82      	ble.n	800161a <Calculate_Ball_Position+0xbe>
        }
    }

    position->x /= total_weight;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	edd3 6a00 	vldr	s13, [r3]
 800171a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800171e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	edc3 7a00 	vstr	s15, [r3]
    position->y /= total_weight;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	edd3 6a01 	vldr	s13, [r3, #4]
 800172e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	edc3 7a01 	vstr	s15, [r3, #4]
    position->z /= total_weight;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001742:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001746:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	edc3 7a02 	vstr	s15, [r3, #8]

    // Рассчитываем уверенность
    position->confidence = total_weight / (ACTIVE_SENSORS * 10000.0f); // Примерная нормализация
 8001750:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001754:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001798 <Calculate_Ball_Position+0x23c>
 8001758:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edc3 7a03 	vstr	s15, [r3, #12]
    if(position->confidence > 1.0f) position->confidence = 1.0f;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	edd3 7a03 	vldr	s15, [r3, #12]
 8001768:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800176c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	dd03      	ble.n	800177e <Calculate_Ball_Position+0x222>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800177c:	60da      	str	r2, [r3, #12]

    position->timestamp = HAL_GetTick();
 800177e:	f006 fe39 	bl	80083f4 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	611a      	str	r2, [r3, #16]
}
 8001788:	3730      	adds	r7, #48	@ 0x30
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	24000a2c 	.word	0x24000a2c
 8001794:	3a83126f 	.word	0x3a83126f
 8001798:	47435000 	.word	0x47435000

0800179c <Update_PID_Controller>:

void Update_PID_Controller(float dt) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b08e      	sub	sp, #56	@ 0x38
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	ed87 0a01 	vstr	s0, [r7, #4]
    Position3D_t ball_pos;
    Calculate_Ball_Position(&ball_pos);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fed6 	bl	800155c <Calculate_Ball_Position>

    if(ball_pos.confidence < 0.3f) {
 80017b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80017b4:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8001a70 <Update_PID_Controller+0x2d4>
 80017b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	f100 8151 	bmi.w	8001a66 <Update_PID_Controller+0x2ca>
        // Недостаточно данных для управления
        return;
    }

    // Обновляем системное состояние
    system_state.ball_position[0] = ball_pos.x;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	4aab      	ldr	r2, [pc, #684]	@ (8001a74 <Update_PID_Controller+0x2d8>)
 80017c8:	6113      	str	r3, [r2, #16]
    system_state.ball_position[1] = ball_pos.y;
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	4aa9      	ldr	r2, [pc, #676]	@ (8001a74 <Update_PID_Controller+0x2d8>)
 80017ce:	6153      	str	r3, [r2, #20]
    system_state.ball_position[2] = ball_pos.z;
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	4aa8      	ldr	r2, [pc, #672]	@ (8001a74 <Update_PID_Controller+0x2d8>)
 80017d4:	6193      	str	r3, [r2, #24]

    // Рассчитываем ошибку
    float error[3];
    error[0] = pid_controller.setpoint[0] - ball_pos.x;
 80017d6:	4ba8      	ldr	r3, [pc, #672]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80017d8:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80017dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80017e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e4:	edc7 7a02 	vstr	s15, [r7, #8]
    error[1] = pid_controller.setpoint[1] - ball_pos.y;
 80017e8:	4ba3      	ldr	r3, [pc, #652]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80017ea:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80017ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80017f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f6:	edc7 7a03 	vstr	s15, [r7, #12]
    error[2] = pid_controller.setpoint[2] - ball_pos.z;
 80017fa:	4b9f      	ldr	r3, [pc, #636]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80017fc:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001800:	edd7 7a07 	vldr	s15, [r7, #28]
 8001804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001808:	edc7 7a04 	vstr	s15, [r7, #16]

    // Пропорциональная составляющая
    pid_controller.output[0] = pid_controller.Kp[0] * error[0];
 800180c:	4b9a      	ldr	r3, [pc, #616]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800180e:	ed93 7a00 	vldr	s14, [r3]
 8001812:	edd7 7a02 	vldr	s15, [r7, #8]
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	4b97      	ldr	r3, [pc, #604]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800181c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    pid_controller.output[1] = pid_controller.Kp[1] * error[1];
 8001820:	4b95      	ldr	r3, [pc, #596]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001822:	ed93 7a01 	vldr	s14, [r3, #4]
 8001826:	edd7 7a03 	vldr	s15, [r7, #12]
 800182a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800182e:	4b92      	ldr	r3, [pc, #584]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001830:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    pid_controller.output[2] = pid_controller.Kp[2] * error[2];
 8001834:	4b90      	ldr	r3, [pc, #576]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001836:	ed93 7a02 	vldr	s14, [r3, #8]
 800183a:	edd7 7a04 	vldr	s15, [r7, #16]
 800183e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001842:	4b8d      	ldr	r3, [pc, #564]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001844:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Интегральная составляющая (с анти-виндъяпом)
    for(int i = 0; i < 3; i++) {
 8001848:	2300      	movs	r3, #0
 800184a:	637b      	str	r3, [r7, #52]	@ 0x34
 800184c:	e07a      	b.n	8001944 <Update_PID_Controller+0x1a8>
        pid_controller.integral[i] += error[i] * dt;
 800184e:	4a8a      	ldr	r2, [pc, #552]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001852:	3308      	adds	r3, #8
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	3304      	adds	r3, #4
 800185a:	ed93 7a00 	vldr	s14, [r3]
 800185e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	3338      	adds	r3, #56	@ 0x38
 8001864:	443b      	add	r3, r7
 8001866:	3b30      	subs	r3, #48	@ 0x30
 8001868:	edd3 6a00 	vldr	s13, [r3]
 800186c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001878:	4a7f      	ldr	r2, [pc, #508]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800187a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800187c:	3308      	adds	r3, #8
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	3304      	adds	r3, #4
 8001884:	edc3 7a00 	vstr	s15, [r3]

        // Ограничение интегральной составляющей
        if(pid_controller.integral[i] > pid_controller.max_integral) {
 8001888:	4a7b      	ldr	r2, [pc, #492]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800188a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800188c:	3308      	adds	r3, #8
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3304      	adds	r3, #4
 8001894:	ed93 7a00 	vldr	s14, [r3]
 8001898:	4b77      	ldr	r3, [pc, #476]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800189a:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800189e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a6:	dd09      	ble.n	80018bc <Update_PID_Controller+0x120>
            pid_controller.integral[i] = pid_controller.max_integral;
 80018a8:	4b73      	ldr	r3, [pc, #460]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018aa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80018ac:	4972      	ldr	r1, [pc, #456]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018b0:	3308      	adds	r3, #8
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	440b      	add	r3, r1
 80018b6:	3304      	adds	r3, #4
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e01e      	b.n	80018fa <Update_PID_Controller+0x15e>
        } else if(pid_controller.integral[i] < -pid_controller.max_integral) {
 80018bc:	4a6e      	ldr	r2, [pc, #440]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c0:	3308      	adds	r3, #8
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	3304      	adds	r3, #4
 80018c8:	ed93 7a00 	vldr	s14, [r3]
 80018cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018ce:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80018d2:	eef1 7a67 	vneg.f32	s15, s15
 80018d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	d50c      	bpl.n	80018fa <Update_PID_Controller+0x15e>
            pid_controller.integral[i] = -pid_controller.max_integral;
 80018e0:	4b65      	ldr	r3, [pc, #404]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018e2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80018e6:	eef1 7a67 	vneg.f32	s15, s15
 80018ea:	4a63      	ldr	r2, [pc, #396]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ee:	3308      	adds	r3, #8
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4413      	add	r3, r2
 80018f4:	3304      	adds	r3, #4
 80018f6:	edc3 7a00 	vstr	s15, [r3]
        }

        pid_controller.output[i] += pid_controller.Ki[i] * pid_controller.integral[i];
 80018fa:	4a5f      	ldr	r2, [pc, #380]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80018fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018fe:	3312      	adds	r3, #18
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	ed93 7a00 	vldr	s14, [r3]
 8001908:	4a5b      	ldr	r2, [pc, #364]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800190a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800190c:	3302      	adds	r3, #2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	3304      	adds	r3, #4
 8001914:	edd3 6a00 	vldr	s13, [r3]
 8001918:	4a57      	ldr	r2, [pc, #348]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800191a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800191c:	3308      	adds	r3, #8
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	3304      	adds	r3, #4
 8001924:	edd3 7a00 	vldr	s15, [r3]
 8001928:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800192c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001930:	4a51      	ldr	r2, [pc, #324]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001934:	3312      	adds	r3, #18
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < 3; i++) {
 800193e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001940:	3301      	adds	r3, #1
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
 8001944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001946:	2b02      	cmp	r3, #2
 8001948:	dd81      	ble.n	800184e <Update_PID_Controller+0xb2>
    }

    // Дифференциальная составляющая
    if(dt > 0.001f) {
 800194a:	edd7 7a01 	vldr	s15, [r7, #4]
 800194e:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001a7c <Update_PID_Controller+0x2e0>
 8001952:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195a:	dd45      	ble.n	80019e8 <Update_PID_Controller+0x24c>
        for(int i = 0; i < 3; i++) {
 800195c:	2300      	movs	r3, #0
 800195e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001960:	e03f      	b.n	80019e2 <Update_PID_Controller+0x246>
            float derivative = (error[i] - pid_controller.prev_error[i]) / dt;
 8001962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	3338      	adds	r3, #56	@ 0x38
 8001968:	443b      	add	r3, r7
 800196a:	3b30      	subs	r3, #48	@ 0x30
 800196c:	ed93 7a00 	vldr	s14, [r3]
 8001970:	4a41      	ldr	r2, [pc, #260]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001974:	330c      	adds	r3, #12
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	edd3 7a00 	vldr	s15, [r3]
 800197e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001982:	ed97 7a01 	vldr	s14, [r7, #4]
 8001986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800198a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            pid_controller.output[i] += pid_controller.Kd[i] * derivative;
 800198e:	4a3a      	ldr	r2, [pc, #232]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001992:	3312      	adds	r3, #18
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4413      	add	r3, r2
 8001998:	ed93 7a00 	vldr	s14, [r3]
 800199c:	4a36      	ldr	r2, [pc, #216]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 800199e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019a0:	3306      	adds	r3, #6
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	edd3 6a00 	vldr	s13, [r3]
 80019aa:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b6:	4a30      	ldr	r2, [pc, #192]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80019b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019ba:	3312      	adds	r3, #18
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	edc3 7a00 	vstr	s15, [r3]
            pid_controller.prev_error[i] = error[i];
 80019c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	3338      	adds	r3, #56	@ 0x38
 80019ca:	443b      	add	r3, r7
 80019cc:	3b30      	subs	r3, #48	@ 0x30
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	4929      	ldr	r1, [pc, #164]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80019d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019d4:	330c      	adds	r3, #12
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	601a      	str	r2, [r3, #0]
        for(int i = 0; i < 3; i++) {
 80019dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019de:	3301      	adds	r3, #1
 80019e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	ddbc      	ble.n	8001962 <Update_PID_Controller+0x1c6>
        }
    }

    // Ограничение выходного сигнала
    for(int i = 0; i < 3; i++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019ec:	e037      	b.n	8001a5e <Update_PID_Controller+0x2c2>
        if(pid_controller.output[i] > pid_controller.max_output) {
 80019ee:	4a22      	ldr	r2, [pc, #136]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80019f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019f2:	3312      	adds	r3, #18
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	4413      	add	r3, r2
 80019f8:	ed93 7a00 	vldr	s14, [r3]
 80019fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 80019fe:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	dd08      	ble.n	8001a1e <Update_PID_Controller+0x282>
            pid_controller.output[i] = pid_controller.max_output;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a0e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001a10:	4919      	ldr	r1, [pc, #100]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a14:	3312      	adds	r3, #18
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	440b      	add	r3, r1
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	e01c      	b.n	8001a58 <Update_PID_Controller+0x2bc>
        } else if(pid_controller.output[i] < -pid_controller.max_output) {
 8001a1e:	4a16      	ldr	r2, [pc, #88]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a22:	3312      	adds	r3, #18
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	ed93 7a00 	vldr	s14, [r3]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a2e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001a32:	eef1 7a67 	vneg.f32	s15, s15
 8001a36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3e:	d50b      	bpl.n	8001a58 <Update_PID_Controller+0x2bc>
            pid_controller.output[i] = -pid_controller.max_output;
 8001a40:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a42:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001a46:	eef1 7a67 	vneg.f32	s15, s15
 8001a4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a78 <Update_PID_Controller+0x2dc>)
 8001a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a4e:	3312      	adds	r3, #18
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < 3; i++) {
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	ddc4      	ble.n	80019ee <Update_PID_Controller+0x252>
 8001a64:	e000      	b.n	8001a68 <Update_PID_Controller+0x2cc>
        return;
 8001a66:	bf00      	nop
        }
    }
}
 8001a68:	3738      	adds	r7, #56	@ 0x38
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	3e99999a 	.word	0x3e99999a
 8001a74:	24000760 	.word	0x24000760
 8001a78:	24000004 	.word	0x24000004
 8001a7c:	3a83126f 	.word	0x3a83126f

08001a80 <Calculate_Coil_Forces>:

void Calculate_Coil_Forces(float fx, float fy, float fz, float* coil_powers) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	@ 0x30
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a8a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a8e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001a92:	6038      	str	r0, [r7, #0]
    // Распределяем силы по катушкам на основе их ориентации

    for(int i = 0; i < NUM_COILS; i++) {
 8001a94:	2300      	movs	r3, #0
 8001a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a98:	e0bd      	b.n	8001c16 <Calculate_Coil_Forces+0x196>
        // Проекция силы на ориентацию катушки
        float projection =
            fx * coil_geometry[i].orientation[0] +
 8001a9a:	498b      	ldr	r1, [pc, #556]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	4413      	add	r3, r2
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	440b      	add	r3, r1
 8001aa8:	330c      	adds	r3, #12
 8001aaa:	ed93 7a00 	vldr	s14, [r3]
 8001aae:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ab2:	ee27 7a27 	vmul.f32	s14, s14, s15
            fy * coil_geometry[i].orientation[1] +
 8001ab6:	4984      	ldr	r1, [pc, #528]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	440b      	add	r3, r1
 8001ac4:	3310      	adds	r3, #16
 8001ac6:	edd3 6a00 	vldr	s13, [r3]
 8001aca:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ace:	ee66 7aa7 	vmul.f32	s15, s13, s15
            fx * coil_geometry[i].orientation[0] +
 8001ad2:	ee37 7a27 	vadd.f32	s14, s14, s15
            fz * coil_geometry[i].orientation[2];
 8001ad6:	497c      	ldr	r1, [pc, #496]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001ad8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ada:	4613      	mov	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	3314      	adds	r3, #20
 8001ae6:	edd3 6a00 	vldr	s13, [r3]
 8001aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aee:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float projection =
 8001af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af6:	edc7 7a06 	vstr	s15, [r7, #24]

        // Также учитываем расстояние до центра
        float distance = sqrtf(
            coil_geometry[i].x * coil_geometry[i].x +
 8001afa:	4973      	ldr	r1, [pc, #460]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001afc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	440b      	add	r3, r1
 8001b08:	ed93 7a00 	vldr	s14, [r3]
 8001b0c:	496e      	ldr	r1, [pc, #440]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001b0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b10:	4613      	mov	r3, r2
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	edd3 7a00 	vldr	s15, [r3]
 8001b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
            coil_geometry[i].y * coil_geometry[i].y +
 8001b22:	4969      	ldr	r1, [pc, #420]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001b24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b26:	4613      	mov	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	440b      	add	r3, r1
 8001b30:	3304      	adds	r3, #4
 8001b32:	edd3 6a00 	vldr	s13, [r3]
 8001b36:	4964      	ldr	r1, [pc, #400]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001b38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	4413      	add	r3, r2
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	440b      	add	r3, r1
 8001b44:	3304      	adds	r3, #4
 8001b46:	edd3 7a00 	vldr	s15, [r3]
 8001b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
            coil_geometry[i].x * coil_geometry[i].x +
 8001b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
            coil_geometry[i].z * coil_geometry[i].z
 8001b52:	495d      	ldr	r1, [pc, #372]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	440b      	add	r3, r1
 8001b60:	3308      	adds	r3, #8
 8001b62:	edd3 6a00 	vldr	s13, [r3]
 8001b66:	4958      	ldr	r1, [pc, #352]	@ (8001cc8 <Calculate_Coil_Forces+0x248>)
 8001b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	440b      	add	r3, r1
 8001b74:	3308      	adds	r3, #8
 8001b76:	edd3 7a00 	vldr	s15, [r3]
 8001b7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float distance = sqrtf(
 8001b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b82:	eeb0 0a67 	vmov.f32	s0, s15
 8001b86:	f015 fb13 	bl	80171b0 <sqrtf>
 8001b8a:	ed87 0a05 	vstr	s0, [r7, #20]
        );

        // Коэффициент эффективности (катушки ближе к центру более эффективны)
        float efficiency = 1.0f / (distance + 1.0f);
 8001b8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001b9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba2:	edc7 7a04 	vstr	s15, [r7, #16]

        coil_powers[i] = projection * efficiency * 2.0f; // Усиливаем
 8001ba6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001baa:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	4413      	add	r3, r2
 8001bba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bbe:	edc3 7a00 	vstr	s15, [r3]

        // Ограничение
        if(coil_powers[i] > 1.0f) coil_powers[i] = 1.0f;
 8001bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	4413      	add	r3, r2
 8001bca:	edd3 7a00 	vldr	s15, [r3]
 8001bce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001bd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bda:	dd06      	ble.n	8001bea <Calculate_Coil_Forces+0x16a>
 8001bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	4413      	add	r3, r2
 8001be4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001be8:	601a      	str	r2, [r3, #0]
        if(coil_powers[i] < -1.0f) coil_powers[i] = -1.0f;
 8001bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	edd3 7a00 	vldr	s15, [r3]
 8001bf6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c02:	d505      	bpl.n	8001c10 <Calculate_Coil_Forces+0x190>
 8001c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a2f      	ldr	r2, [pc, #188]	@ (8001ccc <Calculate_Coil_Forces+0x24c>)
 8001c0e:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < NUM_COILS; i++) {
 8001c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c12:	3301      	adds	r3, #1
 8001c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c18:	2b0b      	cmp	r3, #11
 8001c1a:	f77f af3e 	ble.w	8001a9a <Calculate_Coil_Forces+0x1a>
    }

    // Нормализуем, чтобы суммарная мощность не превышала лимит
    float max_power = 0.0f;
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    for(int i = 0; i < NUM_COILS; i++) {
 8001c24:	2300      	movs	r3, #0
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c28:	e01b      	b.n	8001c62 <Calculate_Coil_Forces+0x1e2>
        if(fabsf(coil_powers[i]) > max_power) {
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	eef0 7ae7 	vabs.f32	s15, s15
 8001c3a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001c3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c46:	d509      	bpl.n	8001c5c <Calculate_Coil_Forces+0x1dc>
            max_power = fabsf(coil_powers[i]);
 8001c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	edd3 7a00 	vldr	s15, [r3]
 8001c54:	eef0 7ae7 	vabs.f32	s15, s15
 8001c58:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    for(int i = 0; i < NUM_COILS; i++) {
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5e:	3301      	adds	r3, #1
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c64:	2b0b      	cmp	r3, #11
 8001c66:	dde0      	ble.n	8001c2a <Calculate_Coil_Forces+0x1aa>
        }
    }

    if(max_power > 0.8f) {
 8001c68:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c6c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001cd0 <Calculate_Coil_Forces+0x250>
 8001c70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c78:	dc00      	bgt.n	8001c7c <Calculate_Coil_Forces+0x1fc>
        float scale = 0.8f / max_power;
        for(int i = 0; i < NUM_COILS; i++) {
            coil_powers[i] *= scale;
        }
    }
}
 8001c7a:	e020      	b.n	8001cbe <Calculate_Coil_Forces+0x23e>
        float scale = 0.8f / max_power;
 8001c7c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001cd0 <Calculate_Coil_Forces+0x250>
 8001c80:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c88:	edc7 7a07 	vstr	s15, [r7, #28]
        for(int i = 0; i < NUM_COILS; i++) {
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
 8001c90:	e012      	b.n	8001cb8 <Calculate_Coil_Forces+0x238>
            coil_powers[i] *= scale;
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	4413      	add	r3, r2
 8001c9a:	ed93 7a00 	vldr	s14, [r3]
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cae:	edc3 7a00 	vstr	s15, [r3]
        for(int i = 0; i < NUM_COILS; i++) {
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	623b      	str	r3, [r7, #32]
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	2b0b      	cmp	r3, #11
 8001cbc:	dde9      	ble.n	8001c92 <Calculate_Coil_Forces+0x212>
}
 8001cbe:	bf00      	nop
 8001cc0:	3730      	adds	r7, #48	@ 0x30
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	2400063c 	.word	0x2400063c
 8001ccc:	bf800000 	.word	0xbf800000
 8001cd0:	3f4ccccd 	.word	0x3f4ccccd

08001cd4 <Apply_Levitation_Control>:

void Apply_Levitation_Control(void) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b092      	sub	sp, #72	@ 0x48
 8001cd8:	af00      	add	r7, sp, #0
    static uint32_t last_time = 0;
    uint32_t current_time = HAL_GetTick();
 8001cda:	f006 fb8b 	bl	80083f4 <HAL_GetTick>
 8001cde:	6438      	str	r0, [r7, #64]	@ 0x40

    if(last_time == 0) {
 8001ce0:	4b37      	ldr	r3, [pc, #220]	@ (8001dc0 <Apply_Levitation_Control+0xec>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d103      	bne.n	8001cf0 <Apply_Levitation_Control+0x1c>
        last_time = current_time;
 8001ce8:	4a35      	ldr	r2, [pc, #212]	@ (8001dc0 <Apply_Levitation_Control+0xec>)
 8001cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cec:	6013      	str	r3, [r2, #0]
        return;
 8001cee:	e063      	b.n	8001db8 <Apply_Levitation_Control+0xe4>
    }

    float dt = (current_time - last_time) / 1000.0f;  // в секундах
 8001cf0:	4b33      	ldr	r3, [pc, #204]	@ (8001dc0 <Apply_Levitation_Control+0xec>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d00:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8001dc4 <Apply_Levitation_Control+0xf0>
 8001d04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d08:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if(dt < 0.001f) return;  // Слишком маленький интервал
 8001d0c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d10:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001dc8 <Apply_Levitation_Control+0xf4>
 8001d14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1c:	d44b      	bmi.n	8001db6 <Apply_Levitation_Control+0xe2>

    // Обновляем ПИД контроллер
    Update_PID_Controller(dt);
 8001d1e:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001d22:	f7ff fd3b 	bl	800179c <Update_PID_Controller>

    // Преобразуем выход ПИД в силы
    float fx = pid_controller.output[0] * 10.0f;  // Масштабируем
 8001d26:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <Apply_Levitation_Control+0xf8>)
 8001d28:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001d2c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d34:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float fy = pid_controller.output[1] * 10.0f;
 8001d38:	4b24      	ldr	r3, [pc, #144]	@ (8001dcc <Apply_Levitation_Control+0xf8>)
 8001d3a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001d3e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d46:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float fz = pid_controller.output[2] * 10.0f;
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <Apply_Levitation_Control+0xf8>)
 8001d4c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001d50:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d58:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Добавляем гравитационную компенсацию (примерно 9.8 м/с²)
    fz += 9.8f;
 8001d5c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001d60:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001dd0 <Apply_Levitation_Control+0xfc>
 8001d64:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d68:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Рассчитываем мощности катушек
    float coil_powers[NUM_COILS];
    Calculate_Coil_Forces(fx, fy, fz, coil_powers);
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4618      	mov	r0, r3
 8001d70:	ed97 1a0c 	vldr	s2, [r7, #48]	@ 0x30
 8001d74:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8001d78:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001d7c:	f7ff fe80 	bl	8001a80 <Calculate_Coil_Forces>

    // Применяем мощности к катушкам
    for(int i = 0; i < NUM_COILS; i++) {
 8001d80:	2300      	movs	r3, #0
 8001d82:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d84:	e010      	b.n	8001da8 <Apply_Levitation_Control+0xd4>
        Set_Coil_Power(i, coil_powers[i]);
 8001d86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	3348      	adds	r3, #72	@ 0x48
 8001d90:	443b      	add	r3, r7
 8001d92:	3b48      	subs	r3, #72	@ 0x48
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	f7fe ffd1 	bl	8000d44 <Set_Coil_Power>
    for(int i = 0; i < NUM_COILS; i++) {
 8001da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001da4:	3301      	adds	r3, #1
 8001da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001daa:	2b0b      	cmp	r3, #11
 8001dac:	ddeb      	ble.n	8001d86 <Apply_Levitation_Control+0xb2>
    }

    last_time = current_time;
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <Apply_Levitation_Control+0xec>)
 8001db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	e000      	b.n	8001db8 <Apply_Levitation_Control+0xe4>
    if(dt < 0.001f) return;  // Слишком маленький интервал
 8001db6:	bf00      	nop
}
 8001db8:	3748      	adds	r7, #72	@ 0x48
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	2400075c 	.word	0x2400075c
 8001dc4:	447a0000 	.word	0x447a0000
 8001dc8:	3a83126f 	.word	0x3a83126f
 8001dcc:	24000004 	.word	0x24000004
 8001dd0:	411ccccd 	.word	0x411ccccd

08001dd4 <Start_Levitation>:

void Start_Levitation(void) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af04      	add	r7, sp, #16
    Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 8001dda:	4927      	ldr	r1, [pc, #156]	@ (8001e78 <Start_Levitation+0xa4>)
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f7ff fa7d 	bl	80012dc <Debug_Print>

    // Сбрасываем ПИД контроллер
    memset(pid_controller.integral, 0, sizeof(pid_controller.integral));
 8001de2:	220c      	movs	r2, #12
 8001de4:	2100      	movs	r1, #0
 8001de6:	4825      	ldr	r0, [pc, #148]	@ (8001e7c <Start_Levitation+0xa8>)
 8001de8:	f012 f87a 	bl	8013ee0 <memset>
    memset(pid_controller.prev_error, 0, sizeof(pid_controller.prev_error));
 8001dec:	220c      	movs	r2, #12
 8001dee:	2100      	movs	r1, #0
 8001df0:	4823      	ldr	r0, [pc, #140]	@ (8001e80 <Start_Levitation+0xac>)
 8001df2:	f012 f875 	bl	8013ee0 <memset>
    memset(pid_controller.output, 0, sizeof(pid_controller.output));
 8001df6:	220c      	movs	r2, #12
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4822      	ldr	r0, [pc, #136]	@ (8001e84 <Start_Levitation+0xb0>)
 8001dfc:	f012 f870 	bl	8013ee0 <memset>

    // Устанавливаем режим
    system_state.levitation_active = 1;
 8001e00:	4b21      	ldr	r3, [pc, #132]	@ (8001e88 <Start_Levitation+0xb4>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	731a      	strb	r2, [r3, #12]
    current_mode = MODE_LEVITATION;
 8001e06:	4b21      	ldr	r3, [pc, #132]	@ (8001e8c <Start_Levitation+0xb8>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	701a      	strb	r2, [r3, #0]

    // Включаем все датчики
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	e011      	b.n	8001e36 <Start_Levitation+0x62>
        if(!sensors[i].is_connected) {
 8001e12:	4a1f      	ldr	r2, [pc, #124]	@ (8001e90 <Start_Levitation+0xbc>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	218c      	movs	r1, #140	@ 0x8c
 8001e18:	fb01 f303 	mul.w	r3, r1, r3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	3374      	adds	r3, #116	@ 0x74
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d104      	bne.n	8001e30 <Start_Levitation+0x5c>
            Test_Sensor_Connection(i);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f005 f94a 	bl	80070c4 <Test_Sensor_Connection>
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3301      	adds	r3, #1
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	ddea      	ble.n	8001e12 <Start_Levitation+0x3e>
        }
    }

    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
               pid_controller.setpoint[0],
 8001e3c:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <Start_Levitation+0xc0>)
 8001e3e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 8001e42:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
               pid_controller.setpoint[1],
 8001e46:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <Start_Levitation+0xc0>)
 8001e48:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 8001e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               pid_controller.setpoint[2]);
 8001e50:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <Start_Levitation+0xc0>)
 8001e52:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 8001e56:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001e5a:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001e5e:	ed8d 7b00 	vstr	d7, [sp]
 8001e62:	ec53 2b15 	vmov	r2, r3, d5
 8001e66:	490c      	ldr	r1, [pc, #48]	@ (8001e98 <Start_Levitation+0xc4>)
 8001e68:	2002      	movs	r0, #2
 8001e6a:	f7ff fa37 	bl	80012dc <Debug_Print>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	0801767c 	.word	0x0801767c
 8001e7c:	24000028 	.word	0x24000028
 8001e80:	24000034 	.word	0x24000034
 8001e84:	2400004c 	.word	0x2400004c
 8001e88:	24000760 	.word	0x24000760
 8001e8c:	24000788 	.word	0x24000788
 8001e90:	24000a2c 	.word	0x24000a2c
 8001e94:	24000004 	.word	0x24000004
 8001e98:	080176a0 	.word	0x080176a0

08001e9c <Stop_Levitation>:

void Stop_Levitation(void) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Stopping levitation control...\r\n");
 8001ea0:	4906      	ldr	r1, [pc, #24]	@ (8001ebc <Stop_Levitation+0x20>)
 8001ea2:	2002      	movs	r0, #2
 8001ea4:	f7ff fa1a 	bl	80012dc <Debug_Print>

    // Выключаем все катушки
    Stop_All_Coils();
 8001ea8:	f7ff f81e 	bl	8000ee8 <Stop_All_Coils>

    // Сбрасываем флаги
    system_state.levitation_active = 0;
 8001eac:	4b04      	ldr	r3, [pc, #16]	@ (8001ec0 <Stop_Levitation+0x24>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	731a      	strb	r2, [r3, #12]
    current_mode = MODE_IDLE;
 8001eb2:	4b04      	ldr	r3, [pc, #16]	@ (8001ec4 <Stop_Levitation+0x28>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	701a      	strb	r2, [r3, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	080176d4 	.word	0x080176d4
 8001ec0:	24000760 	.word	0x24000760
 8001ec4:	24000788 	.word	0x24000788

08001ec8 <Set_Levitation_Target>:

void Set_Levitation_Target(float x, float y, float z) {
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af04      	add	r7, sp, #16
 8001ece:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ed2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001ed6:	ed87 1a01 	vstr	s2, [r7, #4]
    pid_controller.setpoint[0] = x;
 8001eda:	4a11      	ldr	r2, [pc, #68]	@ (8001f20 <Set_Levitation_Target+0x58>)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	63d3      	str	r3, [r2, #60]	@ 0x3c
    pid_controller.setpoint[1] = y;
 8001ee0:	4a0f      	ldr	r2, [pc, #60]	@ (8001f20 <Set_Levitation_Target+0x58>)
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	6413      	str	r3, [r2, #64]	@ 0x40
    pid_controller.setpoint[2] = z;
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f20 <Set_Levitation_Target+0x58>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6453      	str	r3, [r2, #68]	@ 0x44

    Debug_Print(LOG_LEVEL_INFO, "Levitation target updated: (%.1f, %.1f, %.1f)\r\n", x, y, z);
 8001eec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ef0:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001ef4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ef8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001efc:	edd7 6a01 	vldr	s13, [r7, #4]
 8001f00:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001f04:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001f08:	ed8d 7b00 	vstr	d7, [sp]
 8001f0c:	ec53 2b15 	vmov	r2, r3, d5
 8001f10:	4904      	ldr	r1, [pc, #16]	@ (8001f24 <Set_Levitation_Target+0x5c>)
 8001f12:	2002      	movs	r0, #2
 8001f14:	f7ff f9e2 	bl	80012dc <Debug_Print>
}
 8001f18:	bf00      	nop
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	24000004 	.word	0x24000004
 8001f24:	080176f8 	.word	0x080176f8

08001f28 <Get_Levitation_Status>:

void Get_Levitation_Status(char* buffer, uint16_t buffer_size) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	ed2d 8b04 	vpush	{d8-d9}
 8001f2e:	b09c      	sub	sp, #112	@ 0x70
 8001f30:	af14      	add	r7, sp, #80	@ 0x50
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	460b      	mov	r3, r1
 8001f36:	807b      	strh	r3, [r7, #2]
    Position3D_t pos;
    Calculate_Ball_Position(&pos);
 8001f38:	f107 030c 	add.w	r3, r7, #12
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fb0d 	bl	800155c <Calculate_Ball_Position>

    snprintf(buffer, buffer_size,
 8001f42:	8879      	ldrh	r1, [r7, #2]
             "Levitation: %s\r\n"
             "Ball: X=%.1f, Y=%.1f, Z=%.1f (conf=%.2f)\r\n"
             "Target: X=%.1f, Y=%.1f, Z=%.1f\r\n"
             "PID Out: X=%.3f, Y=%.3f, Z=%.3f\r\n",
             system_state.levitation_active ? "ACTIVE" : "INACTIVE",
 8001f44:	4b29      	ldr	r3, [pc, #164]	@ (8001fec <Get_Levitation_Status+0xc4>)
 8001f46:	7b1b      	ldrb	r3, [r3, #12]
    snprintf(buffer, buffer_size,
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <Get_Levitation_Status+0x28>
 8001f4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <Get_Levitation_Status+0xc8>)
 8001f4e:	e000      	b.n	8001f52 <Get_Levitation_Status+0x2a>
 8001f50:	4b28      	ldr	r3, [pc, #160]	@ (8001ff4 <Get_Levitation_Status+0xcc>)
             pos.x, pos.y, pos.z, pos.confidence,
 8001f52:	edd7 7a03 	vldr	s15, [r7, #12]
    snprintf(buffer, buffer_size,
 8001f56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
             pos.x, pos.y, pos.z, pos.confidence,
 8001f5a:	edd7 6a04 	vldr	s13, [r7, #16]
    snprintf(buffer, buffer_size,
 8001f5e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
             pos.x, pos.y, pos.z, pos.confidence,
 8001f62:	edd7 5a05 	vldr	s11, [r7, #20]
    snprintf(buffer, buffer_size,
 8001f66:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
             pos.x, pos.y, pos.z, pos.confidence,
 8001f6a:	edd7 4a06 	vldr	s9, [r7, #24]
    snprintf(buffer, buffer_size,
 8001f6e:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
             pid_controller.setpoint[0], pid_controller.setpoint[1], pid_controller.setpoint[2],
 8001f72:	4a21      	ldr	r2, [pc, #132]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001f74:	edd2 3a0f 	vldr	s7, [r2, #60]	@ 0x3c
    snprintf(buffer, buffer_size,
 8001f78:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
             pid_controller.setpoint[0], pid_controller.setpoint[1], pid_controller.setpoint[2],
 8001f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001f7e:	edd2 2a10 	vldr	s5, [r2, #64]	@ 0x40
    snprintf(buffer, buffer_size,
 8001f82:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
             pid_controller.setpoint[0], pid_controller.setpoint[1], pid_controller.setpoint[2],
 8001f86:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001f88:	edd2 1a11 	vldr	s3, [r2, #68]	@ 0x44
    snprintf(buffer, buffer_size,
 8001f8c:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
             pid_controller.output[0], pid_controller.output[1], pid_controller.output[2]);
 8001f90:	4a19      	ldr	r2, [pc, #100]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001f92:	edd2 0a12 	vldr	s1, [r2, #72]	@ 0x48
    snprintf(buffer, buffer_size,
 8001f96:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
             pid_controller.output[0], pid_controller.output[1], pid_controller.output[2]);
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001f9c:	ed92 8a13 	vldr	s16, [r2, #76]	@ 0x4c
    snprintf(buffer, buffer_size,
 8001fa0:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
             pid_controller.output[0], pid_controller.output[1], pid_controller.output[2]);
 8001fa4:	4a14      	ldr	r2, [pc, #80]	@ (8001ff8 <Get_Levitation_Status+0xd0>)
 8001fa6:	ed92 9a14 	vldr	s18, [r2, #80]	@ 0x50
    snprintf(buffer, buffer_size,
 8001faa:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8001fae:	ed8d 9b12 	vstr	d9, [sp, #72]	@ 0x48
 8001fb2:	ed8d 8b10 	vstr	d8, [sp, #64]	@ 0x40
 8001fb6:	ed8d 0b0e 	vstr	d0, [sp, #56]	@ 0x38
 8001fba:	ed8d 1b0c 	vstr	d1, [sp, #48]	@ 0x30
 8001fbe:	ed8d 2b0a 	vstr	d2, [sp, #40]	@ 0x28
 8001fc2:	ed8d 3b08 	vstr	d3, [sp, #32]
 8001fc6:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001fca:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001fce:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001fd2:	ed8d 7b00 	vstr	d7, [sp]
 8001fd6:	4a09      	ldr	r2, [pc, #36]	@ (8001ffc <Get_Levitation_Status+0xd4>)
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f011 fe7b 	bl	8013cd4 <sniprintf>
}
 8001fde:	bf00      	nop
 8001fe0:	3720      	adds	r7, #32
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	ecbd 8b04 	vpop	{d8-d9}
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	24000760 	.word	0x24000760
 8001ff0:	08017728 	.word	0x08017728
 8001ff4:	08017730 	.word	0x08017730
 8001ff8:	24000004 	.word	0x24000004
 8001ffc:	0801773c 	.word	0x0801773c

08002000 <System_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Инициализация системы
void System_Init(void) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002006:	1d3b      	adds	r3, r7, #4
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]

    // Инициализация отладки
    Debug_Init(&huart2);
 8002014:	4837      	ldr	r0, [pc, #220]	@ (80020f4 <System_Init+0xf4>)
 8002016:	f7ff f951 	bl	80012bc <Debug_Init>
    Debug_Print(LOG_LEVEL_INFO, "=== Magnetic Manipulator System Initialization ===\r\n");
 800201a:	4937      	ldr	r1, [pc, #220]	@ (80020f8 <System_Init+0xf8>)
 800201c:	2002      	movs	r0, #2
 800201e:	f7ff f95d 	bl	80012dc <Debug_Print>

    // Инициализация пина CS для датчика
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002022:	4b36      	ldr	r3, [pc, #216]	@ (80020fc <System_Init+0xfc>)
 8002024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002028:	4a34      	ldr	r2, [pc, #208]	@ (80020fc <System_Init+0xfc>)
 800202a:	f043 0304 	orr.w	r3, r3, #4
 800202e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002032:	4b32      	ldr	r3, [pc, #200]	@ (80020fc <System_Init+0xfc>)
 8002034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	603b      	str	r3, [r7, #0]
 800203e:	683b      	ldr	r3, [r7, #0]

    // Настраиваем PC0 (CS для датчика 1) как выход
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002040:	2301      	movs	r3, #1
 8002042:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002044:	2301      	movs	r3, #1
 8002046:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	4619      	mov	r1, r3
 8002054:	482a      	ldr	r0, [pc, #168]	@ (8002100 <System_Init+0x100>)
 8002056:	f008 fdcd 	bl	800abf4 <HAL_GPIO_Init>

    // Устанавливаем высокий уровень (CS неактивен)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	2101      	movs	r1, #1
 800205e:	4828      	ldr	r0, [pc, #160]	@ (8002100 <System_Init+0x100>)
 8002060:	f008 ff90 	bl	800af84 <HAL_GPIO_WritePin>

    // Инициализация катушек
    Debug_Print(LOG_LEVEL_INFO, "Initializing coil drivers...\r\n");
 8002064:	4927      	ldr	r1, [pc, #156]	@ (8002104 <System_Init+0x104>)
 8002066:	2002      	movs	r0, #2
 8002068:	f7ff f938 	bl	80012dc <Debug_Print>
    Coils_Init();
 800206c:	f7fe fd2a 	bl	8000ac4 <Coils_Init>
    system_state.coils_enabled = 1;
 8002070:	4b25      	ldr	r3, [pc, #148]	@ (8002108 <System_Init+0x108>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]

    // Инициализация датчиков
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 8002076:	4925      	ldr	r1, [pc, #148]	@ (800210c <System_Init+0x10c>)
 8002078:	2002      	movs	r0, #2
 800207a:	f7ff f92f 	bl	80012dc <Debug_Print>
    Sensors_Init();
 800207e:	f004 fcad 	bl	80069dc <Sensors_Init>
    system_state.sensors_enabled = 1;
 8002082:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <System_Init+0x108>)
 8002084:	2201      	movs	r2, #1
 8002086:	705a      	strb	r2, [r3, #1]

    // Загрузка конфигурации
    Load_System_Config();
 8002088:	f000 fa82 	bl	8002590 <Load_System_Config>

    // Запуск PWM для всех таймеров
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800208c:	2100      	movs	r1, #0
 800208e:	4820      	ldr	r0, [pc, #128]	@ (8002110 <System_Init+0x110>)
 8002090:	f00c fdb0 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002094:	2104      	movs	r1, #4
 8002096:	481e      	ldr	r0, [pc, #120]	@ (8002110 <System_Init+0x110>)
 8002098:	f00c fdac 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800209c:	2108      	movs	r1, #8
 800209e:	481c      	ldr	r0, [pc, #112]	@ (8002110 <System_Init+0x110>)
 80020a0:	f00c fda8 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80020a4:	210c      	movs	r1, #12
 80020a6:	481a      	ldr	r0, [pc, #104]	@ (8002110 <System_Init+0x110>)
 80020a8:	f00c fda4 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80020ac:	2100      	movs	r1, #0
 80020ae:	4819      	ldr	r0, [pc, #100]	@ (8002114 <System_Init+0x114>)
 80020b0:	f00c fda0 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80020b4:	2104      	movs	r1, #4
 80020b6:	4817      	ldr	r0, [pc, #92]	@ (8002114 <System_Init+0x114>)
 80020b8:	f00c fd9c 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80020bc:	2108      	movs	r1, #8
 80020be:	4815      	ldr	r0, [pc, #84]	@ (8002114 <System_Init+0x114>)
 80020c0:	f00c fd98 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80020c4:	210c      	movs	r1, #12
 80020c6:	4813      	ldr	r0, [pc, #76]	@ (8002114 <System_Init+0x114>)
 80020c8:	f00c fd94 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80020cc:	2100      	movs	r1, #0
 80020ce:	4812      	ldr	r0, [pc, #72]	@ (8002118 <System_Init+0x118>)
 80020d0:	f00c fd90 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80020d4:	2104      	movs	r1, #4
 80020d6:	4810      	ldr	r0, [pc, #64]	@ (8002118 <System_Init+0x118>)
 80020d8:	f00c fd8c 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80020dc:	2108      	movs	r1, #8
 80020de:	480e      	ldr	r0, [pc, #56]	@ (8002118 <System_Init+0x118>)
 80020e0:	f00c fd88 	bl	800ebf4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80020e4:	210c      	movs	r1, #12
 80020e6:	480c      	ldr	r0, [pc, #48]	@ (8002118 <System_Init+0x118>)
 80020e8:	f00c fd84 	bl	800ebf4 <HAL_TIM_PWM_Start>
}
 80020ec:	bf00      	nop
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	240010f0 	.word	0x240010f0
 80020f8:	080177b8 	.word	0x080177b8
 80020fc:	58024400 	.word	0x58024400
 8002100:	58020800 	.word	0x58020800
 8002104:	080177f0 	.word	0x080177f0
 8002108:	24000760 	.word	0x24000760
 800210c:	08017810 	.word	0x08017810
 8002110:	2400100c 	.word	0x2400100c
 8002114:	24001058 	.word	0x24001058
 8002118:	240010a4 	.word	0x240010a4

0800211c <Update_System_Status>:

void System_Deinit(void) {
    // Деинициализация
}

void Update_System_Status(void) {
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
    Update_Uptime();
 8002120:	f000 fa20 	bl	8002564 <Update_Uptime>
    Calculate_CPU_Usage();
 8002124:	f000 f9c6 	bl	80024b4 <Calculate_CPU_Usage>
    Check_Coils_Safety();
 8002128:	f7fe ffa6 	bl	8001078 <Check_Coils_Safety>
    // Добавьте другие проверки статуса
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}

08002130 <Handle_Emergency_Stop>:

void Handle_Emergency_Stop(void) {
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
    Stop_All_Coils();
 8002134:	f7fe fed8 	bl	8000ee8 <Stop_All_Coils>
    Debug_Print(LOG_LEVEL_ERROR, "Emergency stop activated!\r\n");
 8002138:	4905      	ldr	r1, [pc, #20]	@ (8002150 <Handle_Emergency_Stop+0x20>)
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff f8ce 	bl	80012dc <Debug_Print>
    emergency_stop = 0;
 8002140:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <Handle_Emergency_Stop+0x24>)
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
    current_mode = MODE_FAULT;
 8002146:	4b04      	ldr	r3, [pc, #16]	@ (8002158 <Handle_Emergency_Stop+0x28>)
 8002148:	2208      	movs	r2, #8
 800214a:	701a      	strb	r2, [r3, #0]
}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}
 8002150:	08017834 	.word	0x08017834
 8002154:	24000a25 	.word	0x24000a25
 8002158:	24000788 	.word	0x24000788

0800215c <Quick_Read_Sensor>:
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "SPI error: %d\r\n", status);
    }
}

uint8_t Quick_Read_Sensor(uint8_t sensor_idx) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b09e      	sub	sp, #120	@ 0x78
 8002160:	af08      	add	r7, sp, #32
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
    Debug_Print(LOG_LEVEL_INFO, "Quick_Read_Sensor: Testing sensor %d\n", sensor_idx);
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	461a      	mov	r2, r3
 800216a:	49b3      	ldr	r1, [pc, #716]	@ (8002438 <Quick_Read_Sensor+0x2dc>)
 800216c:	2002      	movs	r0, #2
 800216e:	f7ff f8b5 	bl	80012dc <Debug_Print>

    if(sensor_idx >= NUM_SENSORS) {
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	2b07      	cmp	r3, #7
 8002176:	d907      	bls.n	8002188 <Quick_Read_Sensor+0x2c>
        Debug_Print(LOG_LEVEL_ERROR, "Sensor index %d out of range\n", sensor_idx);
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	461a      	mov	r2, r3
 800217c:	49af      	ldr	r1, [pc, #700]	@ (800243c <Quick_Read_Sensor+0x2e0>)
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff f8ac 	bl	80012dc <Debug_Print>
        return 0;
 8002184:	2300      	movs	r3, #0
 8002186:	e152      	b.n	800242e <Quick_Read_Sensor+0x2d2>
    }

    MLX90393_t *sensor = &sensors[sensor_idx];
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	228c      	movs	r2, #140	@ 0x8c
 800218c:	fb02 f303 	mul.w	r3, r2, r3
 8002190:	4aab      	ldr	r2, [pc, #684]	@ (8002440 <Quick_Read_Sensor+0x2e4>)
 8002192:	4413      	add	r3, r2
 8002194:	653b      	str	r3, [r7, #80]	@ 0x50

    if (!sensor->is_connected) {
 8002196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002198:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800219c:	2b00      	cmp	r3, #0
 800219e:	d105      	bne.n	80021ac <Quick_Read_Sensor+0x50>
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d marked as not connected, but trying anyway...\n", sensor_idx);
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	461a      	mov	r2, r3
 80021a4:	49a7      	ldr	r1, [pc, #668]	@ (8002444 <Quick_Read_Sensor+0x2e8>)
 80021a6:	2002      	movs	r0, #2
 80021a8:	f7ff f898 	bl	80012dc <Debug_Print>
        // Попробуем все равно прочитать
    }
    // CS low
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80021ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021ae:	6858      	ldr	r0, [r3, #4]
 80021b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021b2:	891b      	ldrh	r3, [r3, #8]
 80021b4:	2200      	movs	r2, #0
 80021b6:	4619      	mov	r1, r3
 80021b8:	f008 fee4 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80021bc:	2001      	movs	r0, #1
 80021be:	f006 f925 	bl	800840c <HAL_Delay>

    // 1. Reset для надежности
    uint8_t reset_cmd[2] = {0xF0, 0x00};
 80021c2:	23f0      	movs	r3, #240	@ 0xf0
 80021c4:	873b      	strh	r3, [r7, #56]	@ 0x38
    uint8_t reset_resp[2] = {0};
 80021c6:	2300      	movs	r3, #0
 80021c8:	86bb      	strh	r3, [r7, #52]	@ 0x34
    HAL_SPI_TransmitReceive(sensor->spi, reset_cmd, reset_resp, 2, 100);
 80021ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021cc:	6818      	ldr	r0, [r3, #0]
 80021ce:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80021d2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80021d6:	2364      	movs	r3, #100	@ 0x64
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	2302      	movs	r3, #2
 80021dc:	f00b fe76 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_Delay(20);
 80021e0:	2014      	movs	r0, #20
 80021e2:	f006 f913 	bl	800840c <HAL_Delay>

    // 2. Exit any mode
    uint8_t exit_cmd[2] = {0x80, 0x00};
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint8_t exit_resp[2] = {0};
 80021ea:	2300      	movs	r3, #0
 80021ec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    HAL_SPI_TransmitReceive(sensor->spi, exit_cmd, exit_resp, 2, 100);
 80021ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021f0:	6818      	ldr	r0, [r3, #0]
 80021f2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80021f6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80021fa:	2364      	movs	r3, #100	@ 0x64
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2302      	movs	r3, #2
 8002200:	f00b fe64 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_Delay(20);
 8002204:	2014      	movs	r0, #20
 8002206:	f006 f901 	bl	800840c <HAL_Delay>

    // 3. Start Measurement XYZT
    uint8_t start_cmd[2] = {0x3F, 0x00};  // ПРАВИЛЬНАЯ КОМАНДА: XYZ with temp
 800220a:	233f      	movs	r3, #63	@ 0x3f
 800220c:	853b      	strh	r3, [r7, #40]	@ 0x28
    uint8_t start_resp[2] = {0};
 800220e:	2300      	movs	r3, #0
 8002210:	84bb      	strh	r3, [r7, #36]	@ 0x24
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8002212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002214:	6818      	ldr	r0, [r3, #0]
 8002216:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800221a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800221e:	2364      	movs	r3, #100	@ 0x64
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	2302      	movs	r3, #2
 8002224:	f00b fe52 	bl	800decc <HAL_SPI_TransmitReceive>
 8002228:	4603      	mov	r3, r0
 800222a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (status != HAL_OK) {
 800222e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002232:	2b00      	cmp	r3, #0
 8002234:	d010      	beq.n	8002258 <Quick_Read_Sensor+0xfc>
        Debug_Print(LOG_LEVEL_ERROR, "SPI error during start: %d\n", status);
 8002236:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800223a:	461a      	mov	r2, r3
 800223c:	4982      	ldr	r1, [pc, #520]	@ (8002448 <Quick_Read_Sensor+0x2ec>)
 800223e:	2000      	movs	r0, #0
 8002240:	f7ff f84c 	bl	80012dc <Debug_Print>
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002244:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002246:	6858      	ldr	r0, [r3, #4]
 8002248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800224a:	891b      	ldrh	r3, [r3, #8]
 800224c:	2201      	movs	r2, #1
 800224e:	4619      	mov	r1, r3
 8002250:	f008 fe98 	bl	800af84 <HAL_GPIO_WritePin>
        return 0;
 8002254:	2300      	movs	r3, #0
 8002256:	e0ea      	b.n	800242e <Quick_Read_Sensor+0x2d2>
    }

    Debug_Print(LOG_LEVEL_INFO, "Start response: 0x%02X 0x%02X\n", start_resp[0], start_resp[1]);
 8002258:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800225c:	461a      	mov	r2, r3
 800225e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002262:	497a      	ldr	r1, [pc, #488]	@ (800244c <Quick_Read_Sensor+0x2f0>)
 8002264:	2002      	movs	r0, #2
 8002266:	f7ff f839 	bl	80012dc <Debug_Print>

    // 4. Ждем измерение (минимум 1.2 мс для OSR=2)
    HAL_Delay(20);
 800226a:	2014      	movs	r0, #20
 800226c:	f006 f8ce 	bl	800840c <HAL_Delay>

    // 5. Read Measurement - 10 байт (статус + 8 байт данных)
    uint8_t read_cmd[10] = {0x4F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8002270:	234f      	movs	r3, #79	@ 0x4f
 8002272:	61bb      	str	r3, [r7, #24]
 8002274:	f107 031c 	add.w	r3, r7, #28
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	809a      	strh	r2, [r3, #4]
    uint8_t read_resp[10] = {0};
 800227e:	f107 030c 	add.w	r3, r7, #12
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	811a      	strh	r2, [r3, #8]
    status = HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 800228a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800228c:	6818      	ldr	r0, [r3, #0]
 800228e:	f107 020c 	add.w	r2, r7, #12
 8002292:	f107 0118 	add.w	r1, r7, #24
 8002296:	2364      	movs	r3, #100	@ 0x64
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	230a      	movs	r3, #10
 800229c:	f00b fe16 	bl	800decc <HAL_SPI_TransmitReceive>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    // CS high
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80022a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022a8:	6858      	ldr	r0, [r3, #4]
 80022aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022ac:	891b      	ldrh	r3, [r3, #8]
 80022ae:	2201      	movs	r2, #1
 80022b0:	4619      	mov	r1, r3
 80022b2:	f008 fe67 	bl	800af84 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 80022b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d010      	beq.n	80022e0 <Quick_Read_Sensor+0x184>
        Debug_Print(LOG_LEVEL_ERROR, "SPI error during start: %d\n", status);
 80022be:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80022c2:	461a      	mov	r2, r3
 80022c4:	4960      	ldr	r1, [pc, #384]	@ (8002448 <Quick_Read_Sensor+0x2ec>)
 80022c6:	2000      	movs	r0, #0
 80022c8:	f7ff f808 	bl	80012dc <Debug_Print>
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80022cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022ce:	6858      	ldr	r0, [r3, #4]
 80022d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022d2:	891b      	ldrh	r3, [r3, #8]
 80022d4:	2201      	movs	r2, #1
 80022d6:	4619      	mov	r1, r3
 80022d8:	f008 fe54 	bl	800af84 <HAL_GPIO_WritePin>
        return 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	e0a6      	b.n	800242e <Quick_Read_Sensor+0x2d2>

    }

    Debug_Print(LOG_LEVEL_INFO, "Read response: ");
 80022e0:	495b      	ldr	r1, [pc, #364]	@ (8002450 <Quick_Read_Sensor+0x2f4>)
 80022e2:	2002      	movs	r0, #2
 80022e4:	f7fe fffa 	bl	80012dc <Debug_Print>
    for(int i = 0; i < 10; i++) {
 80022e8:	2300      	movs	r3, #0
 80022ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80022ec:	e00c      	b.n	8002308 <Quick_Read_Sensor+0x1ac>
        Debug_Print(LOG_LEVEL_INFO, "0x%02X ", read_resp[i]);
 80022ee:	f107 020c 	add.w	r2, r7, #12
 80022f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022f4:	4413      	add	r3, r2
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4956      	ldr	r1, [pc, #344]	@ (8002454 <Quick_Read_Sensor+0x2f8>)
 80022fc:	2002      	movs	r0, #2
 80022fe:	f7fe ffed 	bl	80012dc <Debug_Print>
    for(int i = 0; i < 10; i++) {
 8002302:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002304:	3301      	adds	r3, #1
 8002306:	657b      	str	r3, [r7, #84]	@ 0x54
 8002308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800230a:	2b09      	cmp	r3, #9
 800230c:	ddef      	ble.n	80022ee <Quick_Read_Sensor+0x192>
    }
    Debug_Print(LOG_LEVEL_INFO, "\n");
 800230e:	4952      	ldr	r1, [pc, #328]	@ (8002458 <Quick_Read_Sensor+0x2fc>)
 8002310:	2002      	movs	r0, #2
 8002312:	f7fe ffe3 	bl	80012dc <Debug_Print>

    // Проверяем ERROR bit (бит 4)
    if ((read_resp[0] & 0x10) != 0) {
 8002316:	7b3b      	ldrb	r3, [r7, #12]
 8002318:	f003 0310 	and.w	r3, r3, #16
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <Quick_Read_Sensor+0x1d4>
        Debug_Print(LOG_LEVEL_WARNING, "Sensor %d ERROR bit set (status=0x%02X)\n",
 8002320:	79fa      	ldrb	r2, [r7, #7]
                   sensor_idx, read_resp[0]);
 8002322:	7b3b      	ldrb	r3, [r7, #12]
        Debug_Print(LOG_LEVEL_WARNING, "Sensor %d ERROR bit set (status=0x%02X)\n",
 8002324:	494d      	ldr	r1, [pc, #308]	@ (800245c <Quick_Read_Sensor+0x300>)
 8002326:	2001      	movs	r0, #1
 8002328:	f7fe ffd8 	bl	80012dc <Debug_Print>
        return 0;
 800232c:	2300      	movs	r3, #0
 800232e:	e07e      	b.n	800242e <Quick_Read_Sensor+0x2d2>
    }

    // Парсим данные (T, X, Y, Z - по 2 байта каждый)
    int16_t t_raw = (read_resp[2] << 8) | read_resp[3];
 8002330:	7bbb      	ldrb	r3, [r7, #14]
 8002332:	b21b      	sxth	r3, r3
 8002334:	021b      	lsls	r3, r3, #8
 8002336:	b21a      	sxth	r2, r3
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	b21b      	sxth	r3, r3
 800233c:	4313      	orrs	r3, r2
 800233e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8002342:	7c3b      	ldrb	r3, [r7, #16]
 8002344:	b21b      	sxth	r3, r3
 8002346:	021b      	lsls	r3, r3, #8
 8002348:	b21a      	sxth	r2, r3
 800234a:	7c7b      	ldrb	r3, [r7, #17]
 800234c:	b21b      	sxth	r3, r3
 800234e:	4313      	orrs	r3, r2
 8002350:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8002354:	7cbb      	ldrb	r3, [r7, #18]
 8002356:	b21b      	sxth	r3, r3
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	b21b      	sxth	r3, r3
 8002360:	4313      	orrs	r3, r2
 8002362:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8002366:	7d3b      	ldrb	r3, [r7, #20]
 8002368:	b21b      	sxth	r3, r3
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	b21a      	sxth	r2, r3
 800236e:	7d7b      	ldrb	r3, [r7, #21]
 8002370:	b21b      	sxth	r3, r3
 8002372:	4313      	orrs	r3, r2
 8002374:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    // Конвертация (примерные коэффициенты для gain=5, OSR=2)
    float lsb_xy = 0.751f;  // µT/LSB для X, Y
 8002378:	4b39      	ldr	r3, [pc, #228]	@ (8002460 <Quick_Read_Sensor+0x304>)
 800237a:	643b      	str	r3, [r7, #64]	@ 0x40
    float lsb_z = 1.210f;   // µT/LSB для Z
 800237c:	4b39      	ldr	r3, [pc, #228]	@ (8002464 <Quick_Read_Sensor+0x308>)
 800237e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    sensor->magnetic_field[0] = x_raw * lsb_xy;
 8002380:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800238c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002396:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    sensor->magnetic_field[1] = y_raw * lsb_xy;
 800239a:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800239e:	ee07 3a90 	vmov	s15, r3
 80023a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023a6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80023aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023b0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    sensor->magnetic_field[2] = z_raw * lsb_z;
 80023b4:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 80023b8:	ee07 3a90 	vmov	s15, r3
 80023bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023c0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80023c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023ca:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Температура (формула из даташита)
    sensor->temperature = Calculate_Temperature(t_raw);
 80023ce:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fbc4 	bl	8002b60 <Calculate_Temperature>
 80023d8:	eef0 7a40 	vmov.f32	s15, s0
 80023dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023de:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C\n",
 80023e2:	79fa      	ldrb	r2, [r7, #7]
               sensor_idx,
               sensor->magnetic_field[0],
 80023e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023e6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C\n",
 80023ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               sensor->magnetic_field[1],
 80023ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023f0:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C\n",
 80023f4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
               sensor->magnetic_field[2],
 80023f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023fa:	edd3 5a0b 	vldr	s11, [r3, #44]	@ 0x2c
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C\n",
 80023fe:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
               sensor->temperature);
 8002402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002404:	edd3 4a0c 	vldr	s9, [r3, #48]	@ 0x30
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C\n",
 8002408:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800240c:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002410:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002414:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002418:	ed8d 7b00 	vstr	d7, [sp]
 800241c:	4912      	ldr	r1, [pc, #72]	@ (8002468 <Quick_Read_Sensor+0x30c>)
 800241e:	2002      	movs	r0, #2
 8002420:	f7fe ff5c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Quick_Read_Sensor: Done\n");
 8002424:	4911      	ldr	r1, [pc, #68]	@ (800246c <Quick_Read_Sensor+0x310>)
 8002426:	2002      	movs	r0, #2
 8002428:	f7fe ff58 	bl	80012dc <Debug_Print>
    return 1;
 800242c:	2301      	movs	r3, #1
}
 800242e:	4618      	mov	r0, r3
 8002430:	3758      	adds	r7, #88	@ 0x58
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	080178e8 	.word	0x080178e8
 800243c:	08017910 	.word	0x08017910
 8002440:	24000a2c 	.word	0x24000a2c
 8002444:	08017930 	.word	0x08017930
 8002448:	0801796c 	.word	0x0801796c
 800244c:	08017988 	.word	0x08017988
 8002450:	080179a8 	.word	0x080179a8
 8002454:	080179b8 	.word	0x080179b8
 8002458:	080179c0 	.word	0x080179c0
 800245c:	080179c4 	.word	0x080179c4
 8002460:	3f404189 	.word	0x3f404189
 8002464:	3f9ae148 	.word	0x3f9ae148
 8002468:	080179f0 	.word	0x080179f0
 800246c:	08017a20 	.word	0x08017a20

08002470 <Run_SPI_Test_Suite>:
            Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not connected.\r\n", i);
        }
    }
}

void Run_SPI_Test_Suite(void) {
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Running SPI test suite...\r\n");
 8002474:	490c      	ldr	r1, [pc, #48]	@ (80024a8 <Run_SPI_Test_Suite+0x38>)
 8002476:	2002      	movs	r0, #2
 8002478:	f7fe ff30 	bl	80012dc <Debug_Print>
    Test_SPI_Bus(0xAA);
 800247c:	20aa      	movs	r0, #170	@ 0xaa
 800247e:	f004 fe6f 	bl	8007160 <Test_SPI_Bus>
    Measure_SPI_Timing();
 8002482:	f004 fed7 	bl	8007234 <Measure_SPI_Timing>
    if(Verify_SPI_Communication()) {
 8002486:	f004 fedf 	bl	8007248 <Verify_SPI_Communication>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d004      	beq.n	800249a <Run_SPI_Test_Suite+0x2a>
        Debug_Print(LOG_LEVEL_INFO, "SPI communication verified.\r\n");
 8002490:	4906      	ldr	r1, [pc, #24]	@ (80024ac <Run_SPI_Test_Suite+0x3c>)
 8002492:	2002      	movs	r0, #2
 8002494:	f7fe ff22 	bl	80012dc <Debug_Print>
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "SPI communication failed.\r\n");
    }
}
 8002498:	e003      	b.n	80024a2 <Run_SPI_Test_Suite+0x32>
        Debug_Print(LOG_LEVEL_ERROR, "SPI communication failed.\r\n");
 800249a:	4905      	ldr	r1, [pc, #20]	@ (80024b0 <Run_SPI_Test_Suite+0x40>)
 800249c:	2000      	movs	r0, #0
 800249e:	f7fe ff1d 	bl	80012dc <Debug_Print>
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	08017b40 	.word	0x08017b40
 80024ac:	08017b5c 	.word	0x08017b5c
 80024b0:	08017b7c 	.word	0x08017b7c

080024b4 <Calculate_CPU_Usage>:
    Read_All_Sensors();
    Stop_All_Coils();
    Debug_Print(LOG_LEVEL_INFO, "Integration test completed.\r\n");
}

void Calculate_CPU_Usage(void) {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80024ba:	f005 ff9b 	bl	80083f4 <HAL_GetTick>
 80024be:	60f8      	str	r0, [r7, #12]
    uint32_t elapsed = current_time - last_cpu_measure;
 80024c0:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <Calculate_CPU_Usage+0x94>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	60bb      	str	r3, [r7, #8]
    if(elapsed >= 1000) {  // Каждую секунду
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80024d0:	d335      	bcc.n	800253e <Calculate_CPU_Usage+0x8a>
        // Пример расчёта (адаптируйте под ваш код)
        float total_cycles = (SystemCoreClock / 1000) * elapsed;  // Пример
 80024d2:	4b1e      	ldr	r3, [pc, #120]	@ (800254c <Calculate_CPU_Usage+0x98>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002550 <Calculate_CPU_Usage+0x9c>)
 80024d8:	fba2 2303 	umull	r2, r3, r2, r3
 80024dc:	099b      	lsrs	r3, r3, #6
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	fb02 f303 	mul.w	r3, r2, r3
 80024e4:	ee07 3a90 	vmov	s15, r3
 80024e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ec:	edc7 7a01 	vstr	s15, [r7, #4]
        float usage = 100.0f - ((idle_counter * 100.0f) / total_cycles);
 80024f0:	4b18      	ldr	r3, [pc, #96]	@ (8002554 <Calculate_CPU_Usage+0xa0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	ee07 3a90 	vmov	s15, r3
 80024f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024fc:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002558 <Calculate_CPU_Usage+0xa4>
 8002500:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002504:	ed97 7a01 	vldr	s14, [r7, #4]
 8002508:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800250c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002558 <Calculate_CPU_Usage+0xa4>
 8002510:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002514:	edc7 7a00 	vstr	s15, [r7]
        system_state.cpu_usage_percent = usage;
 8002518:	4a10      	ldr	r2, [pc, #64]	@ (800255c <Calculate_CPU_Usage+0xa8>)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6093      	str	r3, [r2, #8]
        Debug_Print(LOG_LEVEL_DEBUG, "CPU usage: %.1f%%\r\n", usage);
 800251e:	edd7 7a00 	vldr	s15, [r7]
 8002522:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002526:	ec53 2b17 	vmov	r2, r3, d7
 800252a:	490d      	ldr	r1, [pc, #52]	@ (8002560 <Calculate_CPU_Usage+0xac>)
 800252c:	2003      	movs	r0, #3
 800252e:	f7fe fed5 	bl	80012dc <Debug_Print>
        idle_counter = 0;
 8002532:	4b08      	ldr	r3, [pc, #32]	@ (8002554 <Calculate_CPU_Usage+0xa0>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
        last_cpu_measure = current_time;
 8002538:	4a03      	ldr	r2, [pc, #12]	@ (8002548 <Calculate_CPU_Usage+0x94>)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6013      	str	r3, [r2, #0]
    }
}
 800253e:	bf00      	nop
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	24000a14 	.word	0x24000a14
 800254c:	24000064 	.word	0x24000064
 8002550:	10624dd3 	.word	0x10624dd3
 8002554:	24000a18 	.word	0x24000a18
 8002558:	42c80000 	.word	0x42c80000
 800255c:	24000760 	.word	0x24000760
 8002560:	08017bd8 	.word	0x08017bd8

08002564 <Update_Uptime>:

void Update_Uptime(void) {
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
    system_state.system_uptime_ms = HAL_GetTick();
 8002568:	f005 ff44 	bl	80083f4 <HAL_GetTick>
 800256c:	4603      	mov	r3, r0
 800256e:	4a02      	ldr	r2, [pc, #8]	@ (8002578 <Update_Uptime+0x14>)
 8002570:	6053      	str	r3, [r2, #4]
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	24000760 	.word	0x24000760

0800257c <Save_System_Config>:

void Save_System_Config(void) {
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Saving system config to flash...\r\n");
 8002580:	4902      	ldr	r1, [pc, #8]	@ (800258c <Save_System_Config+0x10>)
 8002582:	2002      	movs	r0, #2
 8002584:	f7fe feaa 	bl	80012dc <Debug_Print>
    // Реализация: Используйте HAL_FLASH для записи параметров
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	08017bec 	.word	0x08017bec

08002590 <Load_System_Config>:

void Load_System_Config(void) {
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Loading system config from flash...\r\n");
 8002594:	4903      	ldr	r1, [pc, #12]	@ (80025a4 <Load_System_Config+0x14>)
 8002596:	2002      	movs	r0, #2
 8002598:	f7fe fea0 	bl	80012dc <Debug_Print>
    // Реализация: Чтение из флеш
    Load_Calibration_From_Flash();
 800259c:	f004 fd42 	bl	8007024 <Load_Calibration_From_Flash>
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	08017c10 	.word	0x08017c10

080025a8 <Show_Help_Menu>:

void Show_Help_Menu(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	Debug_Print(LOG_LEVEL_INFO, "Available commands:\r\n");
 80025ac:	495c      	ldr	r1, [pc, #368]	@ (8002720 <Show_Help_Menu+0x178>)
 80025ae:	2002      	movs	r0, #2
 80025b0:	f7fe fe94 	bl	80012dc <Debug_Print>
	Debug_Print(LOG_LEVEL_INFO, "help - Show this menu\r\n");
 80025b4:	495b      	ldr	r1, [pc, #364]	@ (8002724 <Show_Help_Menu+0x17c>)
 80025b6:	2002      	movs	r0, #2
 80025b8:	f7fe fe90 	bl	80012dc <Debug_Print>
	Debug_Print(LOG_LEVEL_INFO, "status - Show system status\r\n");
 80025bc:	495a      	ldr	r1, [pc, #360]	@ (8002728 <Show_Help_Menu+0x180>)
 80025be:	2002      	movs	r0, #2
 80025c0:	f7fe fe8c 	bl	80012dc <Debug_Print>
	Debug_Print(LOG_LEVEL_INFO, "check_spi - Check SPI configuration\r\n");
 80025c4:	4959      	ldr	r1, [pc, #356]	@ (800272c <Show_Help_Menu+0x184>)
 80025c6:	2002      	movs	r0, #2
 80025c8:	f7fe fe88 	bl	80012dc <Debug_Print>
	Debug_Print(LOG_LEVEL_INFO, "sensor_test - Simple sensor test\r\n");
 80025cc:	4958      	ldr	r1, [pc, #352]	@ (8002730 <Show_Help_Menu+0x188>)
 80025ce:	2002      	movs	r0, #2
 80025d0:	f7fe fe84 	bl	80012dc <Debug_Print>
	Debug_Print(LOG_LEVEL_INFO, "Available commands:\r\n");
 80025d4:	4952      	ldr	r1, [pc, #328]	@ (8002720 <Show_Help_Menu+0x178>)
 80025d6:	2002      	movs	r0, #2
 80025d8:	f7fe fe80 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "help - Show this menu\r\n");
 80025dc:	4951      	ldr	r1, [pc, #324]	@ (8002724 <Show_Help_Menu+0x17c>)
 80025de:	2002      	movs	r0, #2
 80025e0:	f7fe fe7c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "status - Show system status\r\n");
 80025e4:	4950      	ldr	r1, [pc, #320]	@ (8002728 <Show_Help_Menu+0x180>)
 80025e6:	2002      	movs	r0, #2
 80025e8:	f7fe fe78 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testcoil <idx> <start_pwm> <end_pwm> <step> <duration_ms> - Test coil\r\n");
 80025ec:	4951      	ldr	r1, [pc, #324]	@ (8002734 <Show_Help_Menu+0x18c>)
 80025ee:	2002      	movs	r0, #2
 80025f0:	f7fe fe74 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testall - Run full system test\r\n");
 80025f4:	4950      	ldr	r1, [pc, #320]	@ (8002738 <Show_Help_Menu+0x190>)
 80025f6:	2002      	movs	r0, #2
 80025f8:	f7fe fe70 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testspi - Run SPI test\r\n");
 80025fc:	494f      	ldr	r1, [pc, #316]	@ (800273c <Show_Help_Menu+0x194>)
 80025fe:	2002      	movs	r0, #2
 8002600:	f7fe fe6c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testsensor <idx> - Test sensor\r\n");
 8002604:	494e      	ldr	r1, [pc, #312]	@ (8002740 <Show_Help_Menu+0x198>)
 8002606:	2002      	movs	r0, #2
 8002608:	f7fe fe68 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "calibrate - Start calibration\r\n");
 800260c:	494d      	ldr	r1, [pc, #308]	@ (8002744 <Show_Help_Menu+0x19c>)
 800260e:	2002      	movs	r0, #2
 8002610:	f7fe fe64 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "monitor - Start monitoring\r\n");
 8002614:	494c      	ldr	r1, [pc, #304]	@ (8002748 <Show_Help_Menu+0x1a0>)
 8002616:	2002      	movs	r0, #2
 8002618:	f7fe fe60 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop - Stop all coils\r\n");
 800261c:	494b      	ldr	r1, [pc, #300]	@ (800274c <Show_Help_Menu+0x1a4>)
 800261e:	2002      	movs	r0, #2
 8002620:	f7fe fe5c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "reset - Reset faults\r\n");
 8002624:	494a      	ldr	r1, [pc, #296]	@ (8002750 <Show_Help_Menu+0x1a8>)
 8002626:	2002      	movs	r0, #2
 8002628:	f7fe fe58 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "coil <idx> <power> - Set coil power\r\n");
 800262c:	4949      	ldr	r1, [pc, #292]	@ (8002754 <Show_Help_Menu+0x1ac>)
 800262e:	2002      	movs	r0, #2
 8002630:	f7fe fe54 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "sensor <idx> - Read sensor\r\n");
 8002634:	4948      	ldr	r1, [pc, #288]	@ (8002758 <Show_Help_Menu+0x1b0>)
 8002636:	2002      	movs	r0, #2
 8002638:	f7fe fe50 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "spi - SPI commands\r\n");
 800263c:	4947      	ldr	r1, [pc, #284]	@ (800275c <Show_Help_Menu+0x1b4>)
 800263e:	2002      	movs	r0, #2
 8002640:	f7fe fe4c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "export - Export data\r\n");
 8002644:	4946      	ldr	r1, [pc, #280]	@ (8002760 <Show_Help_Menu+0x1b8>)
 8002646:	2002      	movs	r0, #2
 8002648:	f7fe fe48 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "config - Config commands\r\n");
 800264c:	4945      	ldr	r1, [pc, #276]	@ (8002764 <Show_Help_Menu+0x1bc>)
 800264e:	2002      	movs	r0, #2
 8002650:	f7fe fe44 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testpins - Test SPI pins (CS and SCK)\r\n");
 8002654:	4944      	ldr	r1, [pc, #272]	@ (8002768 <Show_Help_Menu+0x1c0>)
 8002656:	2002      	movs	r0, #2
 8002658:	f7fe fe40 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testallcoils - Test all coils sequentially\r\n");
 800265c:	4943      	ldr	r1, [pc, #268]	@ (800276c <Show_Help_Menu+0x1c4>)
 800265e:	2002      	movs	r0, #2
 8002660:	f7fe fe3c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "quicktest - Quick test all sensors\r\n");
 8002664:	4942      	ldr	r1, [pc, #264]	@ (8002770 <Show_Help_Menu+0x1c8>)
 8002666:	2002      	movs	r0, #2
 8002668:	f7fe fe38 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "spiconfig - Show SPI configuration\r\n");
 800266c:	4941      	ldr	r1, [pc, #260]	@ (8002774 <Show_Help_Menu+0x1cc>)
 800266e:	2002      	movs	r0, #2
 8002670:	f7fe fe34 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "parse - Parse last sensor data\r\n");
 8002674:	4940      	ldr	r1, [pc, #256]	@ (8002778 <Show_Help_Menu+0x1d0>)
 8002676:	2002      	movs	r0, #2
 8002678:	f7fe fe30 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "simpletest - Simple sensor test with minimal config\r\n");
 800267c:	493f      	ldr	r1, [pc, #252]	@ (800277c <Show_Help_Menu+0x1d4>)
 800267e:	2002      	movs	r0, #2
 8002680:	f7fe fe2c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "debugsensor - Debug sensor with multiple readings\r\n");
 8002684:	493e      	ldr	r1, [pc, #248]	@ (8002780 <Show_Help_Menu+0x1d8>)
 8002686:	2002      	movs	r0, #2
 8002688:	f7fe fe28 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "read0 - Force read sensor 0\r\n");
 800268c:	493d      	ldr	r1, [pc, #244]	@ (8002784 <Show_Help_Menu+0x1dc>)
 800268e:	2002      	movs	r0, #2
 8002690:	f7fe fe24 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testcoeff - Test different sensor coefficients\r\n");
 8002694:	493c      	ldr	r1, [pc, #240]	@ (8002788 <Show_Help_Menu+0x1e0>)
 8002696:	2002      	movs	r0, #2
 8002698:	f7fe fe20 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "checkmode - Check sensor communication mode\r\n");
 800269c:	493b      	ldr	r1, [pc, #236]	@ (800278c <Show_Help_Menu+0x1e4>)
 800269e:	2002      	movs	r0, #2
 80026a0:	f7fe fe1c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "read0_correct - Read sensor with correct GAIN_SEL=0 coeff\r\n");
 80026a4:	493a      	ldr	r1, [pc, #232]	@ (8002790 <Show_Help_Menu+0x1e8>)
 80026a6:	2002      	movs	r0, #2
 80026a8:	f7fe fe18 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testmagnet - Test sensor with magnet\r\n");
 80026ac:	4939      	ldr	r1, [pc, #228]	@ (8002794 <Show_Help_Menu+0x1ec>)
 80026ae:	2002      	movs	r0, #2
 80026b0:	f7fe fe14 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "calibrate_offset - Calibrate sensor offset\r\n");
 80026b4:	4938      	ldr	r1, [pc, #224]	@ (8002798 <Show_Help_Menu+0x1f0>)
 80026b6:	2002      	movs	r0, #2
 80026b8:	f7fe fe10 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "read_compensated - Read with offset compensation\r\n");
 80026bc:	4937      	ldr	r1, [pc, #220]	@ (800279c <Show_Help_Menu+0x1f4>)
 80026be:	2002      	movs	r0, #2
 80026c0:	f7fe fe0c 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "coil_influence - Test coil influence on sensor\r\n");
 80026c4:	4936      	ldr	r1, [pc, #216]	@ (80027a0 <Show_Help_Menu+0x1f8>)
 80026c6:	2002      	movs	r0, #2
 80026c8:	f7fe fe08 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "start_stream [interval_ms] - Start data streaming (default: 50 ms)\r\n");
 80026cc:	4935      	ldr	r1, [pc, #212]	@ (80027a4 <Show_Help_Menu+0x1fc>)
 80026ce:	2002      	movs	r0, #2
 80026d0:	f7fe fe04 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_stream - Stop data streaming\r\n");
 80026d4:	4934      	ldr	r1, [pc, #208]	@ (80027a8 <Show_Help_Menu+0x200>)
 80026d6:	2002      	movs	r0, #2
 80026d8:	f7fe fe00 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stream_fast - Fast streaming (100 Hz)\r\n");
 80026dc:	4933      	ldr	r1, [pc, #204]	@ (80027ac <Show_Help_Menu+0x204>)
 80026de:	2002      	movs	r0, #2
 80026e0:	f7fe fdfc 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stream_slow - Slow streaming (10 Hz)\r\n");
 80026e4:	4932      	ldr	r1, [pc, #200]	@ (80027b0 <Show_Help_Menu+0x208>)
 80026e6:	2002      	movs	r0, #2
 80026e8:	f7fe fdf8 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "testall - Test all coils and sensors\r\n");
 80026ec:	4931      	ldr	r1, [pc, #196]	@ (80027b4 <Show_Help_Menu+0x20c>)
 80026ee:	2002      	movs	r0, #2
 80026f0:	f7fe fdf4 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "calibrate_all - Calibrate all sensors\r\n");
 80026f4:	4930      	ldr	r1, [pc, #192]	@ (80027b8 <Show_Help_Menu+0x210>)
 80026f6:	2002      	movs	r0, #2
 80026f8:	f7fe fdf0 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "levitate - Start levitation\r\n");
 80026fc:	492f      	ldr	r1, [pc, #188]	@ (80027bc <Show_Help_Menu+0x214>)
 80026fe:	2002      	movs	r0, #2
 8002700:	f7fe fdec 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_levitate - Stop levitation\r\n");
 8002704:	492e      	ldr	r1, [pc, #184]	@ (80027c0 <Show_Help_Menu+0x218>)
 8002706:	2002      	movs	r0, #2
 8002708:	f7fe fde8 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "set_target <x> <y> <z> - Set target position\r\n");
 800270c:	492d      	ldr	r1, [pc, #180]	@ (80027c4 <Show_Help_Menu+0x21c>)
 800270e:	2002      	movs	r0, #2
 8002710:	f7fe fde4 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "lev_status - Show levitation status\r\n");
 8002714:	492c      	ldr	r1, [pc, #176]	@ (80027c8 <Show_Help_Menu+0x220>)
 8002716:	2002      	movs	r0, #2
 8002718:	f7fe fde0 	bl	80012dc <Debug_Print>
}
 800271c:	bf00      	nop
 800271e:	bd80      	pop	{r7, pc}
 8002720:	08017c38 	.word	0x08017c38
 8002724:	08017c50 	.word	0x08017c50
 8002728:	08017c68 	.word	0x08017c68
 800272c:	08017c88 	.word	0x08017c88
 8002730:	08017cb0 	.word	0x08017cb0
 8002734:	08017cd4 	.word	0x08017cd4
 8002738:	08017d1c 	.word	0x08017d1c
 800273c:	08017d40 	.word	0x08017d40
 8002740:	08017d5c 	.word	0x08017d5c
 8002744:	08017d80 	.word	0x08017d80
 8002748:	08017da0 	.word	0x08017da0
 800274c:	08017dc0 	.word	0x08017dc0
 8002750:	08017dd8 	.word	0x08017dd8
 8002754:	08017df0 	.word	0x08017df0
 8002758:	08017e18 	.word	0x08017e18
 800275c:	08017e38 	.word	0x08017e38
 8002760:	08017e50 	.word	0x08017e50
 8002764:	08017e68 	.word	0x08017e68
 8002768:	08017e84 	.word	0x08017e84
 800276c:	08017eac 	.word	0x08017eac
 8002770:	08017edc 	.word	0x08017edc
 8002774:	08017f04 	.word	0x08017f04
 8002778:	08017f2c 	.word	0x08017f2c
 800277c:	08017f50 	.word	0x08017f50
 8002780:	08017f88 	.word	0x08017f88
 8002784:	08017fbc 	.word	0x08017fbc
 8002788:	08017fdc 	.word	0x08017fdc
 800278c:	08018010 	.word	0x08018010
 8002790:	08018040 	.word	0x08018040
 8002794:	0801807c 	.word	0x0801807c
 8002798:	080180a4 	.word	0x080180a4
 800279c:	080180d4 	.word	0x080180d4
 80027a0:	08018108 	.word	0x08018108
 80027a4:	0801813c 	.word	0x0801813c
 80027a8:	08018184 	.word	0x08018184
 80027ac:	080181a8 	.word	0x080181a8
 80027b0:	080181d0 	.word	0x080181d0
 80027b4:	080181f8 	.word	0x080181f8
 80027b8:	08018220 	.word	0x08018220
 80027bc:	08018248 	.word	0x08018248
 80027c0:	08018268 	.word	0x08018268
 80027c4:	0801828c 	.word	0x0801828c
 80027c8:	080182bc 	.word	0x080182bc

080027cc <Show_System_Status>:

void Show_System_Status(void) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "System status:\r\n");
 80027d0:	4927      	ldr	r1, [pc, #156]	@ (8002870 <Show_System_Status+0xa4>)
 80027d2:	2002      	movs	r0, #2
 80027d4:	f7fe fd82 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Mode: %d\r\n", current_mode);
 80027d8:	4b26      	ldr	r3, [pc, #152]	@ (8002874 <Show_System_Status+0xa8>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	4926      	ldr	r1, [pc, #152]	@ (8002878 <Show_System_Status+0xac>)
 80027e0:	2002      	movs	r0, #2
 80027e2:	f7fe fd7b 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Uptime: %lu ms\r\n", system_state.system_uptime_ms);
 80027e6:	4b25      	ldr	r3, [pc, #148]	@ (800287c <Show_System_Status+0xb0>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	461a      	mov	r2, r3
 80027ec:	4924      	ldr	r1, [pc, #144]	@ (8002880 <Show_System_Status+0xb4>)
 80027ee:	2002      	movs	r0, #2
 80027f0:	f7fe fd74 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "CPU usage: %.1f%%\r\n", system_state.cpu_usage_percent);
 80027f4:	4b21      	ldr	r3, [pc, #132]	@ (800287c <Show_System_Status+0xb0>)
 80027f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80027fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027fe:	ec53 2b17 	vmov	r2, r3, d7
 8002802:	4920      	ldr	r1, [pc, #128]	@ (8002884 <Show_System_Status+0xb8>)
 8002804:	2002      	movs	r0, #2
 8002806:	f7fe fd69 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Coils enabled: %d\r\n", system_state.coils_enabled);
 800280a:	4b1c      	ldr	r3, [pc, #112]	@ (800287c <Show_System_Status+0xb0>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	491d      	ldr	r1, [pc, #116]	@ (8002888 <Show_System_Status+0xbc>)
 8002812:	2002      	movs	r0, #2
 8002814:	f7fe fd62 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Sensors enabled: %d\r\n", system_state.sensors_enabled);
 8002818:	4b18      	ldr	r3, [pc, #96]	@ (800287c <Show_System_Status+0xb0>)
 800281a:	785b      	ldrb	r3, [r3, #1]
 800281c:	461a      	mov	r2, r3
 800281e:	491b      	ldr	r1, [pc, #108]	@ (800288c <Show_System_Status+0xc0>)
 8002820:	2002      	movs	r0, #2
 8002822:	f7fe fd5b 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Calibration done: %d\r\n", system_state.calibration_done);
 8002826:	4b15      	ldr	r3, [pc, #84]	@ (800287c <Show_System_Status+0xb0>)
 8002828:	78db      	ldrb	r3, [r3, #3]
 800282a:	461a      	mov	r2, r3
 800282c:	4918      	ldr	r1, [pc, #96]	@ (8002890 <Show_System_Status+0xc4>)
 800282e:	2002      	movs	r0, #2
 8002830:	f7fe fd54 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Monitoring active: %d\r\n", system_state.monitoring_active);
 8002834:	4b11      	ldr	r3, [pc, #68]	@ (800287c <Show_System_Status+0xb0>)
 8002836:	789b      	ldrb	r3, [r3, #2]
 8002838:	461a      	mov	r2, r3
 800283a:	4916      	ldr	r1, [pc, #88]	@ (8002894 <Show_System_Status+0xc8>)
 800283c:	2002      	movs	r0, #2
 800283e:	f7fe fd4d 	bl	80012dc <Debug_Print>
    Get_Coils_Status_String(console_buffer, sizeof(console_buffer));
 8002842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002846:	4814      	ldr	r0, [pc, #80]	@ (8002898 <Show_System_Status+0xcc>)
 8002848:	f7fe fcf6 	bl	8001238 <Get_Coils_Status_String>
    Debug_Print(LOG_LEVEL_INFO, "%s\r\n", console_buffer);
 800284c:	4a12      	ldr	r2, [pc, #72]	@ (8002898 <Show_System_Status+0xcc>)
 800284e:	4913      	ldr	r1, [pc, #76]	@ (800289c <Show_System_Status+0xd0>)
 8002850:	2002      	movs	r0, #2
 8002852:	f7fe fd43 	bl	80012dc <Debug_Print>
    Get_Sensor_Stats_String(console_buffer, sizeof(console_buffer));
 8002856:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800285a:	480f      	ldr	r0, [pc, #60]	@ (8002898 <Show_System_Status+0xcc>)
 800285c:	f004 fc52 	bl	8007104 <Get_Sensor_Stats_String>
    Debug_Print(LOG_LEVEL_INFO, "%s\r\n", console_buffer);
 8002860:	4a0d      	ldr	r2, [pc, #52]	@ (8002898 <Show_System_Status+0xcc>)
 8002862:	490e      	ldr	r1, [pc, #56]	@ (800289c <Show_System_Status+0xd0>)
 8002864:	2002      	movs	r0, #2
 8002866:	f7fe fd39 	bl	80012dc <Debug_Print>
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	080182e4 	.word	0x080182e4
 8002874:	24000788 	.word	0x24000788
 8002878:	080182f8 	.word	0x080182f8
 800287c:	24000760 	.word	0x24000760
 8002880:	08018304 	.word	0x08018304
 8002884:	08017bd8 	.word	0x08017bd8
 8002888:	08018318 	.word	0x08018318
 800288c:	0801832c 	.word	0x0801832c
 8002890:	08018344 	.word	0x08018344
 8002894:	0801835c 	.word	0x0801835c
 8002898:	2400078c 	.word	0x2400078c
 800289c:	08018374 	.word	0x08018374

080028a0 <Test_SPI_Pins>:

void Test_SPI_Pins(void) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]

    Debug_Print(LOG_LEVEL_INFO, "Testing SPI pins...\r\n");
 80028b4:	4935      	ldr	r1, [pc, #212]	@ (800298c <Test_SPI_Pins+0xec>)
 80028b6:	2002      	movs	r0, #2
 80028b8:	f7fe fd10 	bl	80012dc <Debug_Print>
    HAL_GPIO_WritePin(GPIOC, Sensor1_CS_Pin, GPIO_PIN_RESET);
 80028bc:	2200      	movs	r2, #0
 80028be:	2101      	movs	r1, #1
 80028c0:	4833      	ldr	r0, [pc, #204]	@ (8002990 <Test_SPI_Pins+0xf0>)
 80028c2:	f008 fb5f 	bl	800af84 <HAL_GPIO_WritePin>
    Debug_Print(LOG_LEVEL_INFO, "CS state: %d", HAL_GPIO_ReadPin(GPIOC, Sensor1_CS_Pin));
 80028c6:	2101      	movs	r1, #1
 80028c8:	4831      	ldr	r0, [pc, #196]	@ (8002990 <Test_SPI_Pins+0xf0>)
 80028ca:	f008 fb43 	bl	800af54 <HAL_GPIO_ReadPin>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	4930      	ldr	r1, [pc, #192]	@ (8002994 <Test_SPI_Pins+0xf4>)
 80028d4:	2002      	movs	r0, #2
 80028d6:	f7fe fd01 	bl	80012dc <Debug_Print>

    // Тест CS (PC0) - должен переключаться
    Debug_Print(LOG_LEVEL_INFO, "Testing CS pin (PC0)...\r\n");
 80028da:	492f      	ldr	r1, [pc, #188]	@ (8002998 <Test_SPI_Pins+0xf8>)
 80028dc:	2002      	movs	r0, #2
 80028de:	f7fe fcfd 	bl	80012dc <Debug_Print>
    for(int i = 0; i < 3; i++) {
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
 80028e6:	e012      	b.n	800290e <Test_SPI_Pins+0x6e>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80028e8:	2200      	movs	r2, #0
 80028ea:	2101      	movs	r1, #1
 80028ec:	4828      	ldr	r0, [pc, #160]	@ (8002990 <Test_SPI_Pins+0xf0>)
 80028ee:	f008 fb49 	bl	800af84 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80028f2:	2064      	movs	r0, #100	@ 0x64
 80028f4:	f005 fd8a 	bl	800840c <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80028f8:	2201      	movs	r2, #1
 80028fa:	2101      	movs	r1, #1
 80028fc:	4824      	ldr	r0, [pc, #144]	@ (8002990 <Test_SPI_Pins+0xf0>)
 80028fe:	f008 fb41 	bl	800af84 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8002902:	2064      	movs	r0, #100	@ 0x64
 8002904:	f005 fd82 	bl	800840c <HAL_Delay>
    for(int i = 0; i < 3; i++) {
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	3301      	adds	r3, #1
 800290c:	61fb      	str	r3, [r7, #28]
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	2b02      	cmp	r3, #2
 8002912:	dde9      	ble.n	80028e8 <Test_SPI_Pins+0x48>
    }

    // Тест SCK (PA5) - временно настраиваем как выход
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002914:	2320      	movs	r3, #32
 8002916:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002918:	2301      	movs	r3, #1
 800291a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002920:	2300      	movs	r3, #0
 8002922:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	4619      	mov	r1, r3
 8002928:	481c      	ldr	r0, [pc, #112]	@ (800299c <Test_SPI_Pins+0xfc>)
 800292a:	f008 f963 	bl	800abf4 <HAL_GPIO_Init>

    Debug_Print(LOG_LEVEL_INFO, "Testing SCK pin (PA5)...\r\n");
 800292e:	491c      	ldr	r1, [pc, #112]	@ (80029a0 <Test_SPI_Pins+0x100>)
 8002930:	2002      	movs	r0, #2
 8002932:	f7fe fcd3 	bl	80012dc <Debug_Print>
    for(int i = 0; i < 5; i++) {
 8002936:	2300      	movs	r3, #0
 8002938:	61bb      	str	r3, [r7, #24]
 800293a:	e012      	b.n	8002962 <Test_SPI_Pins+0xc2>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800293c:	2201      	movs	r2, #1
 800293e:	2120      	movs	r1, #32
 8002940:	4816      	ldr	r0, [pc, #88]	@ (800299c <Test_SPI_Pins+0xfc>)
 8002942:	f008 fb1f 	bl	800af84 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8002946:	2032      	movs	r0, #50	@ 0x32
 8002948:	f005 fd60 	bl	800840c <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800294c:	2200      	movs	r2, #0
 800294e:	2120      	movs	r1, #32
 8002950:	4812      	ldr	r0, [pc, #72]	@ (800299c <Test_SPI_Pins+0xfc>)
 8002952:	f008 fb17 	bl	800af84 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8002956:	2032      	movs	r0, #50	@ 0x32
 8002958:	f005 fd58 	bl	800840c <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	3301      	adds	r3, #1
 8002960:	61bb      	str	r3, [r7, #24]
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b04      	cmp	r3, #4
 8002966:	dde9      	ble.n	800293c <Test_SPI_Pins+0x9c>
    }

    // Возвращаем SCK в режим SPI
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002968:	2302      	movs	r3, #2
 800296a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800296c:	2305      	movs	r3, #5
 800296e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	4619      	mov	r1, r3
 8002974:	4809      	ldr	r0, [pc, #36]	@ (800299c <Test_SPI_Pins+0xfc>)
 8002976:	f008 f93d 	bl	800abf4 <HAL_GPIO_Init>

    Debug_Print(LOG_LEVEL_INFO, "SPI pins test complete\r\n");
 800297a:	490a      	ldr	r1, [pc, #40]	@ (80029a4 <Test_SPI_Pins+0x104>)
 800297c:	2002      	movs	r0, #2
 800297e:	f7fe fcad 	bl	80012dc <Debug_Print>
}
 8002982:	bf00      	nop
 8002984:	3720      	adds	r7, #32
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	0801837c 	.word	0x0801837c
 8002990:	58020800 	.word	0x58020800
 8002994:	08018394 	.word	0x08018394
 8002998:	080183a4 	.word	0x080183a4
 800299c:	58020000 	.word	0x58020000
 80029a0:	080183c0 	.word	0x080183c0
 80029a4:	080183dc 	.word	0x080183dc

080029a8 <Test_SPI_Communication>:

void Test_SPI_Communication(void) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b088      	sub	sp, #32
 80029ac:	af02      	add	r7, sp, #8
    Debug_Print(LOG_LEVEL_INFO, "=== SPI COMMUNICATION TEST ===\r\n");
 80029ae:	4933      	ldr	r1, [pc, #204]	@ (8002a7c <Test_SPI_Communication+0xd4>)
 80029b0:	2002      	movs	r0, #2
 80029b2:	f7fe fc93 	bl	80012dc <Debug_Print>

    uint8_t tx_data[] = {0xAA, 0x55, 0x00, 0xFF};
 80029b6:	4b32      	ldr	r3, [pc, #200]	@ (8002a80 <Test_SPI_Communication+0xd8>)
 80029b8:	60bb      	str	r3, [r7, #8]
    uint8_t rx_data[4] = {0};
 80029ba:	2300      	movs	r3, #0
 80029bc:	607b      	str	r3, [r7, #4]

    // Активируем CS
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80029be:	2200      	movs	r2, #0
 80029c0:	2101      	movs	r1, #1
 80029c2:	4830      	ldr	r0, [pc, #192]	@ (8002a84 <Test_SPI_Communication+0xdc>)
 80029c4:	f008 fade 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80029c8:	2001      	movs	r0, #1
 80029ca:	f005 fd1f 	bl	800840c <HAL_Delay>

    // Отправляем тестовые данные
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, 4, 100);
 80029ce:	1d3a      	adds	r2, r7, #4
 80029d0:	f107 0108 	add.w	r1, r7, #8
 80029d4:	2364      	movs	r3, #100	@ 0x64
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	2304      	movs	r3, #4
 80029da:	482b      	ldr	r0, [pc, #172]	@ (8002a88 <Test_SPI_Communication+0xe0>)
 80029dc:	f00b fa76 	bl	800decc <HAL_SPI_TransmitReceive>
 80029e0:	4603      	mov	r3, r0
 80029e2:	73fb      	strb	r3, [r7, #15]

    // Деактивируем CS
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80029e4:	2201      	movs	r2, #1
 80029e6:	2101      	movs	r1, #1
 80029e8:	4826      	ldr	r0, [pc, #152]	@ (8002a84 <Test_SPI_Communication+0xdc>)
 80029ea:	f008 facb 	bl	800af84 <HAL_GPIO_WritePin>

    if(status == HAL_OK) {
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d139      	bne.n	8002a68 <Test_SPI_Communication+0xc0>
        Debug_Print(LOG_LEVEL_INFO, "SPI communication OK\r\n");
 80029f4:	4925      	ldr	r1, [pc, #148]	@ (8002a8c <Test_SPI_Communication+0xe4>)
 80029f6:	2002      	movs	r0, #2
 80029f8:	f7fe fc70 	bl	80012dc <Debug_Print>
        Debug_Print(LOG_LEVEL_INFO, "Sent: ");
 80029fc:	4924      	ldr	r1, [pc, #144]	@ (8002a90 <Test_SPI_Communication+0xe8>)
 80029fe:	2002      	movs	r0, #2
 8002a00:	f7fe fc6c 	bl	80012dc <Debug_Print>
        for(int i = 0; i < 4; i++) {
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	e00c      	b.n	8002a24 <Test_SPI_Communication+0x7c>
            Debug_Print(LOG_LEVEL_INFO, "0x%02X ", tx_data[i]);
 8002a0a:	f107 0208 	add.w	r2, r7, #8
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	4413      	add	r3, r2
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	491f      	ldr	r1, [pc, #124]	@ (8002a94 <Test_SPI_Communication+0xec>)
 8002a18:	2002      	movs	r0, #2
 8002a1a:	f7fe fc5f 	bl	80012dc <Debug_Print>
        for(int i = 0; i < 4; i++) {
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3301      	adds	r3, #1
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	ddef      	ble.n	8002a0a <Test_SPI_Communication+0x62>
        }
        Debug_Print(LOG_LEVEL_INFO, "\r\n");
 8002a2a:	491b      	ldr	r1, [pc, #108]	@ (8002a98 <Test_SPI_Communication+0xf0>)
 8002a2c:	2002      	movs	r0, #2
 8002a2e:	f7fe fc55 	bl	80012dc <Debug_Print>
        Debug_Print(LOG_LEVEL_INFO, "Received: ");
 8002a32:	491a      	ldr	r1, [pc, #104]	@ (8002a9c <Test_SPI_Communication+0xf4>)
 8002a34:	2002      	movs	r0, #2
 8002a36:	f7fe fc51 	bl	80012dc <Debug_Print>
        for(int i = 0; i < 4; i++) {
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	e00b      	b.n	8002a58 <Test_SPI_Communication+0xb0>
            Debug_Print(LOG_LEVEL_INFO, "0x%02X ", rx_data[i]);
 8002a40:	1d3a      	adds	r2, r7, #4
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	4413      	add	r3, r2
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4912      	ldr	r1, [pc, #72]	@ (8002a94 <Test_SPI_Communication+0xec>)
 8002a4c:	2002      	movs	r0, #2
 8002a4e:	f7fe fc45 	bl	80012dc <Debug_Print>
        for(int i = 0; i < 4; i++) {
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	3301      	adds	r3, #1
 8002a56:	613b      	str	r3, [r7, #16]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	ddf0      	ble.n	8002a40 <Test_SPI_Communication+0x98>
        }
        Debug_Print(LOG_LEVEL_INFO, "\r\n");
 8002a5e:	490e      	ldr	r1, [pc, #56]	@ (8002a98 <Test_SPI_Communication+0xf0>)
 8002a60:	2002      	movs	r0, #2
 8002a62:	f7fe fc3b 	bl	80012dc <Debug_Print>
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "SPI communication FAILED: %d\r\n", status);
    }
}
 8002a66:	e005      	b.n	8002a74 <Test_SPI_Communication+0xcc>
        Debug_Print(LOG_LEVEL_ERROR, "SPI communication FAILED: %d\r\n", status);
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	490c      	ldr	r1, [pc, #48]	@ (8002aa0 <Test_SPI_Communication+0xf8>)
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7fe fc34 	bl	80012dc <Debug_Print>
}
 8002a74:	bf00      	nop
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	080183f8 	.word	0x080183f8
 8002a80:	ff0055aa 	.word	0xff0055aa
 8002a84:	58020800 	.word	0x58020800
 8002a88:	24000e90 	.word	0x24000e90
 8002a8c:	0801841c 	.word	0x0801841c
 8002a90:	08018434 	.word	0x08018434
 8002a94:	080179b8 	.word	0x080179b8
 8002a98:	0801843c 	.word	0x0801843c
 8002a9c:	08018440 	.word	0x08018440
 8002aa0:	0801844c 	.word	0x0801844c

08002aa4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a24      	ldr	r2, [pc, #144]	@ (8002b44 <HAL_UART_RxCpltCallback+0xa0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d141      	bne.n	8002b3a <HAL_UART_RxCpltCallback+0x96>
        // Обработка RxChar
        if (RxChar == '\r' || RxChar == '\n') {
 8002ab6:	4b24      	ldr	r3, [pc, #144]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b0d      	cmp	r3, #13
 8002abc:	d003      	beq.n	8002ac6 <HAL_UART_RxCpltCallback+0x22>
 8002abe:	4b22      	ldr	r3, [pc, #136]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b0a      	cmp	r3, #10
 8002ac4:	d107      	bne.n	8002ad6 <HAL_UART_RxCpltCallback+0x32>
            if (command_index > 0) {
 8002ac6:	4b21      	ldr	r3, [pc, #132]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d02a      	beq.n	8002b24 <HAL_UART_RxCpltCallback+0x80>
                new_command = 1;
 8002ace:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <HAL_UART_RxCpltCallback+0xac>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
            if (command_index > 0) {
 8002ad4:	e026      	b.n	8002b24 <HAL_UART_RxCpltCallback+0x80>
            }
        } else if (RxChar == '\b' || RxChar == 127) {
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d003      	beq.n	8002ae6 <HAL_UART_RxCpltCallback+0x42>
 8002ade:	4b1a      	ldr	r3, [pc, #104]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ae4:	d10a      	bne.n	8002afc <HAL_UART_RxCpltCallback+0x58>
            if (command_index > 0) {
 8002ae6:	4b19      	ldr	r3, [pc, #100]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d01a      	beq.n	8002b24 <HAL_UART_RxCpltCallback+0x80>
                command_index--;
 8002aee:	4b17      	ldr	r3, [pc, #92]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	4b15      	ldr	r3, [pc, #84]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002af8:	801a      	strh	r2, [r3, #0]
            if (command_index > 0) {
 8002afa:	e013      	b.n	8002b24 <HAL_UART_RxCpltCallback+0x80>
            }
        } else if (command_index < sizeof(command_buffer) - 1) {
 8002afc:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b02:	d80f      	bhi.n	8002b24 <HAL_UART_RxCpltCallback+0x80>
            command_buffer[command_index++] = RxChar;
 8002b04:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	b291      	uxth	r1, r2
 8002b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b4c <HAL_UART_RxCpltCallback+0xa8>)
 8002b0e:	8011      	strh	r1, [r2, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002b14:	7819      	ldrb	r1, [r3, #0]
 8002b16:	4b0f      	ldr	r3, [pc, #60]	@ (8002b54 <HAL_UART_RxCpltCallback+0xb0>)
 8002b18:	5499      	strb	r1, [r3, r2]
            bytes_received++;
 8002b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <HAL_UART_RxCpltCallback+0xb4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	4a0d      	ldr	r2, [pc, #52]	@ (8002b58 <HAL_UART_RxCpltCallback+0xb4>)
 8002b22:	6013      	str	r3, [r2, #0]
        }

        // Эхо
        HAL_UART_Transmit(&huart2, &RxChar, 1, 10);
 8002b24:	230a      	movs	r3, #10
 8002b26:	2201      	movs	r2, #1
 8002b28:	4907      	ldr	r1, [pc, #28]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002b2a:	480c      	ldr	r0, [pc, #48]	@ (8002b5c <HAL_UART_RxCpltCallback+0xb8>)
 8002b2c:	f00c ff7c 	bl	800fa28 <HAL_UART_Transmit>

        // Перезапустить прием
        HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8002b30:	2201      	movs	r2, #1
 8002b32:	4905      	ldr	r1, [pc, #20]	@ (8002b48 <HAL_UART_RxCpltCallback+0xa4>)
 8002b34:	4809      	ldr	r0, [pc, #36]	@ (8002b5c <HAL_UART_RxCpltCallback+0xb8>)
 8002b36:	f00d f805 	bl	800fb44 <HAL_UART_Receive_IT>
    }
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	40004400 	.word	0x40004400
 8002b48:	24000a0e 	.word	0x24000a0e
 8002b4c:	24000a0c 	.word	0x24000a0c
 8002b50:	24000a24 	.word	0x24000a24
 8002b54:	2400098c 	.word	0x2400098c
 8002b58:	24000a20 	.word	0x24000a20
 8002b5c:	240010f0 	.word	0x240010f0

08002b60 <Calculate_Temperature>:
float Calculate_Temperature(int16_t t_raw) {
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	80fb      	strh	r3, [r7, #6]
    // Формула из даташита
    return ((float)t_raw - 46244.0f) / 45.2f + 25.0f;
 8002b6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b6e:	ee07 3a90 	vmov	s15, r3
 8002b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b76:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002b9c <Calculate_Temperature+0x3c>
 8002b7a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002b7e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8002ba0 <Calculate_Temperature+0x40>
 8002b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b86:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002b8a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8002b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	4734a400 	.word	0x4734a400
 8002ba0:	4234cccd 	.word	0x4234cccd

08002ba4 <Fast_Read_Sensor>:
uint8_t Fast_Read_Sensor(uint8_t sensor_idx, float *x, float *y, float *z) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b094      	sub	sp, #80	@ 0x50
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	60b9      	str	r1, [r7, #8]
 8002bac:	607a      	str	r2, [r7, #4]
 8002bae:	603b      	str	r3, [r7, #0]
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	73fb      	strb	r3, [r7, #15]
    if(sensor_idx >= NUM_SENSORS) return 0;
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	2b07      	cmp	r3, #7
 8002bb8:	d901      	bls.n	8002bbe <Fast_Read_Sensor+0x1a>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e0c9      	b.n	8002d52 <Fast_Read_Sensor+0x1ae>

    MLX90393_t *sensor = &sensors[sensor_idx];
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	228c      	movs	r2, #140	@ 0x8c
 8002bc2:	fb02 f303 	mul.w	r3, r2, r3
 8002bc6:	4a65      	ldr	r2, [pc, #404]	@ (8002d5c <Fast_Read_Sensor+0x1b8>)
 8002bc8:	4413      	add	r3, r2
 8002bca:	647b      	str	r3, [r7, #68]	@ 0x44
    if(!sensor->is_connected) return 0;
 8002bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bce:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <Fast_Read_Sensor+0x36>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e0bb      	b.n	8002d52 <Fast_Read_Sensor+0x1ae>

    // 1. Start measurement
    uint8_t start_cmd[2] = {0x3F, 0x00};
 8002bda:	233f      	movs	r3, #63	@ 0x3f
 8002bdc:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint8_t start_resp[2] = {0};
 8002bde:	2300      	movs	r3, #0
 8002be0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8002be2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be4:	6858      	ldr	r0, [r3, #4]
 8002be6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be8:	891b      	ldrh	r3, [r3, #8]
 8002bea:	2200      	movs	r2, #0
 8002bec:	4619      	mov	r1, r3
 8002bee:	f008 f9c9 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002bf2:	2001      	movs	r0, #1
 8002bf4:	f005 fc0a 	bl	800840c <HAL_Delay>
    HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8002bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002c00:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002c04:	2364      	movs	r3, #100	@ 0x64
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	2302      	movs	r3, #2
 8002c0a:	f00b f95f 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002c0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c10:	6858      	ldr	r0, [r3, #4]
 8002c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c14:	891b      	ldrh	r3, [r3, #8]
 8002c16:	2201      	movs	r2, #1
 8002c18:	4619      	mov	r1, r3
 8002c1a:	f008 f9b3 	bl	800af84 <HAL_GPIO_WritePin>

    // Wait for measurement (уменьшим до минимума)
    HAL_Delay(5);
 8002c1e:	2005      	movs	r0, #5
 8002c20:	f005 fbf4 	bl	800840c <HAL_Delay>

    // 2. Read measurement
    uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8002c24:	234f      	movs	r3, #79	@ 0x4f
 8002c26:	623b      	str	r3, [r7, #32]
 8002c28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	809a      	strh	r2, [r3, #4]
    uint8_t read_resp[10] = {0};
 8002c32:	f107 0314 	add.w	r3, r7, #20
 8002c36:	2200      	movs	r2, #0
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	811a      	strh	r2, [r3, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8002c3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c40:	6858      	ldr	r0, [r3, #4]
 8002c42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c44:	891b      	ldrh	r3, [r3, #8]
 8002c46:	2200      	movs	r2, #0
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f008 f99b 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8002c4e:	2001      	movs	r0, #1
 8002c50:	f005 fbdc 	bl	800840c <HAL_Delay>
    HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 8002c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c56:	6818      	ldr	r0, [r3, #0]
 8002c58:	f107 0214 	add.w	r2, r7, #20
 8002c5c:	f107 0120 	add.w	r1, r7, #32
 8002c60:	2364      	movs	r3, #100	@ 0x64
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	230a      	movs	r3, #10
 8002c66:	f00b f931 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8002c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c6c:	6858      	ldr	r0, [r3, #4]
 8002c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c70:	891b      	ldrh	r3, [r3, #8]
 8002c72:	2201      	movs	r2, #1
 8002c74:	4619      	mov	r1, r3
 8002c76:	f008 f985 	bl	800af84 <HAL_GPIO_WritePin>

    // Parse data
    int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8002c7a:	7e3b      	ldrb	r3, [r7, #24]
 8002c7c:	b21b      	sxth	r3, r3
 8002c7e:	021b      	lsls	r3, r3, #8
 8002c80:	b21a      	sxth	r2, r3
 8002c82:	7e7b      	ldrb	r3, [r7, #25]
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8002c8c:	7ebb      	ldrb	r3, [r7, #26]
 8002c8e:	b21b      	sxth	r3, r3
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	b21a      	sxth	r2, r3
 8002c94:	7efb      	ldrb	r3, [r7, #27]
 8002c96:	b21b      	sxth	r3, r3
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8002c9e:	7f3b      	ldrb	r3, [r7, #28]
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	021b      	lsls	r3, r3, #8
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	7f7b      	ldrb	r3, [r7, #29]
 8002ca8:	b21b      	sxth	r3, r3
 8002caa:	4313      	orrs	r3, r2
 8002cac:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Convert with GAIN_SEL=0 coefficients
    const float lsb_xy = 0.751f;
 8002cae:	4b2c      	ldr	r3, [pc, #176]	@ (8002d60 <Fast_Read_Sensor+0x1bc>)
 8002cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float lsb_z = 1.210f;
 8002cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8002d64 <Fast_Read_Sensor+0x1c0>)
 8002cb4:	637b      	str	r3, [r7, #52]	@ 0x34

    *x = x_raw * lsb_xy;
 8002cb6:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002cba:	ee07 3a90 	vmov	s15, r3
 8002cbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cc2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	edc3 7a00 	vstr	s15, [r3]
    *y = y_raw * lsb_xy;
 8002cd0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002cd4:	ee07 3a90 	vmov	s15, r3
 8002cd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cdc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	edc3 7a00 	vstr	s15, [r3]
    *z = z_raw * lsb_z;
 8002cea:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002cee:	ee07 3a90 	vmov	s15, r3
 8002cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cf6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	edc3 7a00 	vstr	s15, [r3]

    // Apply calibration
    if(sensor->is_calibrated) {
 8002d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d06:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d020      	beq.n	8002d50 <Fast_Read_Sensor+0x1ac>
        *x -= sensor->offset[0];
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	ed93 7a00 	vldr	s14, [r3]
 8002d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d16:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002d1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	edc3 7a00 	vstr	s15, [r3]
        *y -= sensor->offset[1];
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	ed93 7a00 	vldr	s14, [r3]
 8002d2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d2c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002d30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	edc3 7a00 	vstr	s15, [r3]
        *z -= sensor->offset[2];
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	ed93 7a00 	vldr	s14, [r3]
 8002d40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d42:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002d46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	edc3 7a00 	vstr	s15, [r3]
    }

    return 1;
 8002d50:	2301      	movs	r3, #1
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3748      	adds	r7, #72	@ 0x48
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	24000a2c 	.word	0x24000a2c
 8002d60:	3f404189 	.word	0x3f404189
 8002d64:	3f9ae148 	.word	0x3f9ae148

08002d68 <Stream_Sensor_Data>:
void Stream_Sensor_Data(void) {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b09c      	sub	sp, #112	@ 0x70
 8002d6c:	af06      	add	r7, sp, #24
    if(!streaming_active) return;
 8002d6e:	4b22      	ldr	r3, [pc, #136]	@ (8002df8 <Stream_Sensor_Data+0x90>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d03a      	beq.n	8002dec <Stream_Sensor_Data+0x84>

    uint32_t current_time = HAL_GetTick();
 8002d76:	f005 fb3d 	bl	80083f4 <HAL_GetTick>
 8002d7a:	6578      	str	r0, [r7, #84]	@ 0x54
    if(current_time - last_stream_time < stream_interval_ms) {
 8002d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dfc <Stream_Sensor_Data+0x94>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002d82:	1ad2      	subs	r2, r2, r3
 8002d84:	4b1e      	ldr	r3, [pc, #120]	@ (8002e00 <Stream_Sensor_Data+0x98>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d331      	bcc.n	8002df0 <Stream_Sensor_Data+0x88>
        return;
    }
    last_stream_time = current_time;
 8002d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002dfc <Stream_Sensor_Data+0x94>)
 8002d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d90:	6013      	str	r3, [r2, #0]

    float x, y, z;
    if(Fast_Read_Sensor(0, &x, &y, &z)) {
 8002d92:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002d96:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002d9a:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f7ff ff00 	bl	8002ba4 <Fast_Read_Sensor>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d023      	beq.n	8002df2 <Stream_Sensor_Data+0x8a>
        // Формат: X,Y,Z\n
        char buffer[64];
        int len = snprintf(buffer, sizeof(buffer), "%.1f,%.1f,%.1f\n", x, y, z);
 8002daa:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002dae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002db2:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8002db6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002dba:	edd7 5a11 	vldr	s11, [r7, #68]	@ 0x44
 8002dbe:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002dc2:	1d3b      	adds	r3, r7, #4
 8002dc4:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002dc8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002dcc:	ed8d 7b00 	vstr	d7, [sp]
 8002dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8002e04 <Stream_Sensor_Data+0x9c>)
 8002dd2:	2140      	movs	r1, #64	@ 0x40
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f010 ff7d 	bl	8013cd4 <sniprintf>
 8002dda:	6538      	str	r0, [r7, #80]	@ 0x50
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, 10);
 8002ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	1d39      	adds	r1, r7, #4
 8002de2:	230a      	movs	r3, #10
 8002de4:	4808      	ldr	r0, [pc, #32]	@ (8002e08 <Stream_Sensor_Data+0xa0>)
 8002de6:	f00c fe1f 	bl	800fa28 <HAL_UART_Transmit>
 8002dea:	e002      	b.n	8002df2 <Stream_Sensor_Data+0x8a>
    if(!streaming_active) return;
 8002dec:	bf00      	nop
 8002dee:	e000      	b.n	8002df2 <Stream_Sensor_Data+0x8a>
        return;
 8002df0:	bf00      	nop
    }
}
 8002df2:	3758      	adds	r7, #88	@ 0x58
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	24000a26 	.word	0x24000a26
 8002dfc:	24000a28 	.word	0x24000a28
 8002e00:	24000060 	.word	0x24000060
 8002e04:	0801846c 	.word	0x0801846c
 8002e08:	240010f0 	.word	0x240010f0

08002e0c <Test_All_Hardware>:
// Новые функции
void Test_All_Hardware(void) {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af04      	add	r7, sp, #16
    Debug_Print(LOG_LEVEL_INFO, "=== COMPLETE HARDWARE TEST ===\r\n");
 8002e12:	4946      	ldr	r1, [pc, #280]	@ (8002f2c <Test_All_Hardware+0x120>)
 8002e14:	2002      	movs	r0, #2
 8002e16:	f7fe fa61 	bl	80012dc <Debug_Print>

    // Тест катушек
    Debug_Print(LOG_LEVEL_INFO, "Testing all coils...\r\n");
 8002e1a:	4945      	ldr	r1, [pc, #276]	@ (8002f30 <Test_All_Hardware+0x124>)
 8002e1c:	2002      	movs	r0, #2
 8002e1e:	f7fe fa5d 	bl	80012dc <Debug_Print>
    for(int i = 0; i < NUM_COILS; i++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	e029      	b.n	8002e7c <Test_All_Hardware+0x70>
        Debug_Print(LOG_LEVEL_INFO, "Coil %d: ", i);
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	4942      	ldr	r1, [pc, #264]	@ (8002f34 <Test_All_Hardware+0x128>)
 8002e2c:	2002      	movs	r0, #2
 8002e2e:	f7fe fa55 	bl	80012dc <Debug_Print>
        Set_Coil_Power(i, 0.1f);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8002f38 <Test_All_Hardware+0x12c>
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd ff82 	bl	8000d44 <Set_Coil_Power>
        HAL_Delay(100);
 8002e40:	2064      	movs	r0, #100	@ 0x64
 8002e42:	f005 fae3 	bl	800840c <HAL_Delay>
        Set_Coil_Power(i, -0.1f);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8002f3c <Test_All_Hardware+0x130>
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fd ff78 	bl	8000d44 <Set_Coil_Power>
        HAL_Delay(100);
 8002e54:	2064      	movs	r0, #100	@ 0x64
 8002e56:	f005 fad9 	bl	800840c <HAL_Delay>
        Set_Coil_Power(i, 0.0f);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8002f40 <Test_All_Hardware+0x134>
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fd ff6e 	bl	8000d44 <Set_Coil_Power>
        Debug_Print(LOG_LEVEL_INFO, "OK\r\n");
 8002e68:	4936      	ldr	r1, [pc, #216]	@ (8002f44 <Test_All_Hardware+0x138>)
 8002e6a:	2002      	movs	r0, #2
 8002e6c:	f7fe fa36 	bl	80012dc <Debug_Print>
        HAL_Delay(50);
 8002e70:	2032      	movs	r0, #50	@ 0x32
 8002e72:	f005 facb 	bl	800840c <HAL_Delay>
    for(int i = 0; i < NUM_COILS; i++) {
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b0b      	cmp	r3, #11
 8002e80:	ddd2      	ble.n	8002e28 <Test_All_Hardware+0x1c>
    }

    // Тест датчиков
    Debug_Print(LOG_LEVEL_INFO, "Testing all sensors...\r\n");
 8002e82:	4931      	ldr	r1, [pc, #196]	@ (8002f48 <Test_All_Hardware+0x13c>)
 8002e84:	2002      	movs	r0, #2
 8002e86:	f7fe fa29 	bl	80012dc <Debug_Print>
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	603b      	str	r3, [r7, #0]
 8002e8e:	e042      	b.n	8002f16 <Test_All_Hardware+0x10a>
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d: ", i);
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	492e      	ldr	r1, [pc, #184]	@ (8002f4c <Test_All_Hardware+0x140>)
 8002e94:	2002      	movs	r0, #2
 8002e96:	f7fe fa21 	bl	80012dc <Debug_Print>
        if(Quick_Read_Sensor(i)) {
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff f95c 	bl	800215c <Quick_Read_Sensor>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d02b      	beq.n	8002f02 <Test_All_Hardware+0xf6>
            Debug_Print(LOG_LEVEL_INFO, "OK - X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
                       sensors[i].magnetic_field[0],
 8002eaa:	4a29      	ldr	r2, [pc, #164]	@ (8002f50 <Test_All_Hardware+0x144>)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	218c      	movs	r1, #140	@ 0x8c
 8002eb0:	fb01 f303 	mul.w	r3, r1, r3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3324      	adds	r3, #36	@ 0x24
 8002eb8:	edd3 7a00 	vldr	s15, [r3]
            Debug_Print(LOG_LEVEL_INFO, "OK - X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 8002ebc:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                       sensors[i].magnetic_field[1],
 8002ec0:	4a23      	ldr	r2, [pc, #140]	@ (8002f50 <Test_All_Hardware+0x144>)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	218c      	movs	r1, #140	@ 0x8c
 8002ec6:	fb01 f303 	mul.w	r3, r1, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	3328      	adds	r3, #40	@ 0x28
 8002ece:	edd3 7a00 	vldr	s15, [r3]
            Debug_Print(LOG_LEVEL_INFO, "OK - X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 8002ed2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       sensors[i].magnetic_field[2]);
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f50 <Test_All_Hardware+0x144>)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	218c      	movs	r1, #140	@ 0x8c
 8002edc:	fb01 f303 	mul.w	r3, r1, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	332c      	adds	r3, #44	@ 0x2c
 8002ee4:	edd3 6a00 	vldr	s13, [r3]
            Debug_Print(LOG_LEVEL_INFO, "OK - X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 8002ee8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002eec:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002ef0:	ed8d 7b00 	vstr	d7, [sp]
 8002ef4:	ec53 2b15 	vmov	r2, r3, d5
 8002ef8:	4916      	ldr	r1, [pc, #88]	@ (8002f54 <Test_All_Hardware+0x148>)
 8002efa:	2002      	movs	r0, #2
 8002efc:	f7fe f9ee 	bl	80012dc <Debug_Print>
 8002f00:	e003      	b.n	8002f0a <Test_All_Hardware+0xfe>
        } else {
            Debug_Print(LOG_LEVEL_INFO, "FAILED\r\n");
 8002f02:	4915      	ldr	r1, [pc, #84]	@ (8002f58 <Test_All_Hardware+0x14c>)
 8002f04:	2002      	movs	r0, #2
 8002f06:	f7fe f9e9 	bl	80012dc <Debug_Print>
        }
        HAL_Delay(100);
 8002f0a:	2064      	movs	r0, #100	@ 0x64
 8002f0c:	f005 fa7e 	bl	800840c <HAL_Delay>
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	603b      	str	r3, [r7, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	ddb9      	ble.n	8002e90 <Test_All_Hardware+0x84>
    }

    Debug_Print(LOG_LEVEL_INFO, "Hardware test completed.\r\n");
 8002f1c:	490f      	ldr	r1, [pc, #60]	@ (8002f5c <Test_All_Hardware+0x150>)
 8002f1e:	2002      	movs	r0, #2
 8002f20:	f7fe f9dc 	bl	80012dc <Debug_Print>
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	0801847c 	.word	0x0801847c
 8002f30:	080184a0 	.word	0x080184a0
 8002f34:	080184b8 	.word	0x080184b8
 8002f38:	3dcccccd 	.word	0x3dcccccd
 8002f3c:	bdcccccd 	.word	0xbdcccccd
 8002f40:	00000000 	.word	0x00000000
 8002f44:	080184c4 	.word	0x080184c4
 8002f48:	080184cc 	.word	0x080184cc
 8002f4c:	080184e8 	.word	0x080184e8
 8002f50:	24000a2c 	.word	0x24000a2c
 8002f54:	080184f4 	.word	0x080184f4
 8002f58:	08018518 	.word	0x08018518
 8002f5c:	08018524 	.word	0x08018524

08002f60 <Calibrate_Sensors_Offset>:

void Calibrate_Sensors_Offset(void) {
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08e      	sub	sp, #56	@ 0x38
 8002f64:	af06      	add	r7, sp, #24
    Debug_Print(LOG_LEVEL_INFO, "=== CALIBRATING ALL SENSORS ===\r\n");
 8002f66:	495a      	ldr	r1, [pc, #360]	@ (80030d0 <Calibrate_Sensors_Offset+0x170>)
 8002f68:	2002      	movs	r0, #2
 8002f6a:	f7fe f9b7 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Remove all magnets from the bowl...\r\n");
 8002f6e:	4959      	ldr	r1, [pc, #356]	@ (80030d4 <Calibrate_Sensors_Offset+0x174>)
 8002f70:	2002      	movs	r0, #2
 8002f72:	f7fe f9b3 	bl	80012dc <Debug_Print>
    HAL_Delay(2000);
 8002f76:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002f7a:	f005 fa47 	bl	800840c <HAL_Delay>

    // Выключаем все катушки
    Stop_All_Coils();
 8002f7e:	f7fd ffb3 	bl	8000ee8 <Stop_All_Coils>

    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	e096      	b.n	80030b6 <Calibrate_Sensors_Offset+0x156>
        MLX90393_t *sensor = &sensors[i];
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	228c      	movs	r2, #140	@ 0x8c
 8002f8c:	fb02 f303 	mul.w	r3, r2, r3
 8002f90:	4a51      	ldr	r2, [pc, #324]	@ (80030d8 <Calibrate_Sensors_Offset+0x178>)
 8002f92:	4413      	add	r3, r2
 8002f94:	60bb      	str	r3, [r7, #8]

        if(!sensor->is_connected) {
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <Calibrate_Sensors_Offset+0x4c>
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not connected, skipping\r\n", i);
 8002fa0:	69fa      	ldr	r2, [r7, #28]
 8002fa2:	494e      	ldr	r1, [pc, #312]	@ (80030dc <Calibrate_Sensors_Offset+0x17c>)
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	f7fe f999 	bl	80012dc <Debug_Print>
            continue;
 8002faa:	e081      	b.n	80030b0 <Calibrate_Sensors_Offset+0x150>
        }

        Debug_Print(LOG_LEVEL_INFO, "Calibrating sensor %d...\r\n", i);
 8002fac:	69fa      	ldr	r2, [r7, #28]
 8002fae:	494c      	ldr	r1, [pc, #304]	@ (80030e0 <Calibrate_Sensors_Offset+0x180>)
 8002fb0:	2002      	movs	r0, #2
 8002fb2:	f7fe f993 	bl	80012dc <Debug_Print>

        float sum_x = 0, sum_y = 0, sum_z = 0;
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	61bb      	str	r3, [r7, #24]
 8002fbc:	f04f 0300 	mov.w	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	613b      	str	r3, [r7, #16]
        int num_samples = 20;
 8002fc8:	2314      	movs	r3, #20
 8002fca:	607b      	str	r3, [r7, #4]

        for(int j = 0; j < num_samples; j++) {
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	e028      	b.n	8003024 <Calibrate_Sensors_Offset+0xc4>
            if(Quick_Read_Sensor(i)) {
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff f8c0 	bl	800215c <Quick_Read_Sensor>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d01a      	beq.n	8003018 <Calibrate_Sensors_Offset+0xb8>
                sum_x += sensor->magnetic_field[0];
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002fe8:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff0:	edc7 7a06 	vstr	s15, [r7, #24]
                sum_y += sensor->magnetic_field[1];
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002ffa:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003002:	edc7 7a05 	vstr	s15, [r7, #20]
                sum_z += sensor->magnetic_field[2];
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800300c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003014:	edc7 7a04 	vstr	s15, [r7, #16]
            }
            HAL_Delay(50);
 8003018:	2032      	movs	r0, #50	@ 0x32
 800301a:	f005 f9f7 	bl	800840c <HAL_Delay>
        for(int j = 0; j < num_samples; j++) {
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	3301      	adds	r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	429a      	cmp	r2, r3
 800302a:	dbd2      	blt.n	8002fd2 <Calibrate_Sensors_Offset+0x72>
        }

        sensor->offset[0] = sum_x / num_samples;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	ee07 3a90 	vmov	s15, r3
 8003032:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003036:	edd7 6a06 	vldr	s13, [r7, #24]
 800303a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
        sensor->offset[1] = sum_y / num_samples;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800304e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
        sensor->offset[2] = sum_z / num_samples;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	ee07 3a90 	vmov	s15, r3
 8003062:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003066:	edd7 6a04 	vldr	s13, [r7, #16]
 800306a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
        sensor->is_calibrated = 1;
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

        Debug_Print(LOG_LEVEL_INFO, "Sensor %d offset: X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
                   i, sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d offset: X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 8003082:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   i, sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d offset: X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 800308c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                   i, sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	edd3 5a10 	vldr	s11, [r3, #64]	@ 0x40
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d offset: X=%.1f, Y=%.1f, Z=%.1f uT\r\n",
 8003096:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800309a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800309e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80030a2:	ed8d 7b00 	vstr	d7, [sp]
 80030a6:	69fa      	ldr	r2, [r7, #28]
 80030a8:	490e      	ldr	r1, [pc, #56]	@ (80030e4 <Calibrate_Sensors_Offset+0x184>)
 80030aa:	2002      	movs	r0, #2
 80030ac:	f7fe f916 	bl	80012dc <Debug_Print>
    for(int i = 0; i < ACTIVE_SENSORS; i++) {
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	3301      	adds	r3, #1
 80030b4:	61fb      	str	r3, [r7, #28]
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	2b04      	cmp	r3, #4
 80030ba:	f77f af65 	ble.w	8002f88 <Calibrate_Sensors_Offset+0x28>
    }

    Debug_Print(LOG_LEVEL_INFO, "Calibration complete.\r\n");
 80030be:	490a      	ldr	r1, [pc, #40]	@ (80030e8 <Calibrate_Sensors_Offset+0x188>)
 80030c0:	2002      	movs	r0, #2
 80030c2:	f7fe f90b 	bl	80012dc <Debug_Print>
}
 80030c6:	bf00      	nop
 80030c8:	3720      	adds	r7, #32
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	08018540 	.word	0x08018540
 80030d4:	08018564 	.word	0x08018564
 80030d8:	24000a2c 	.word	0x24000a2c
 80030dc:	0801858c 	.word	0x0801858c
 80030e0:	080185b0 	.word	0x080185b0
 80030e4:	080185cc 	.word	0x080185cc
 80030e8:	080185fc 	.word	0x080185fc

080030ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_Init();
 80030f0:	f005 f8fa 	bl	80082e8 <HAL_Init>
  /* USER CODE END 1 */

  /* MPU Configuration*/

  MPU_Config();
 80030f4:	f003 f8be 	bl	8006274 <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030f8:	f000 f886 	bl	8003208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030fc:	f7fe f98c 	bl	8001418 <MX_GPIO_Init>
  MX_DMA_Init();
 8003100:	f7fe f962 	bl	80013c8 <MX_DMA_Init>
  MX_SPI1_Init();
 8003104:	f004 f962 	bl	80073cc <MX_SPI1_Init>
  MX_TIM1_Init();
 8003108:	f004 fcc4 	bl	8007a94 <MX_TIM1_Init>
  MX_TIM2_Init();
 800310c:	f004 fd76 	bl	8007bfc <MX_TIM2_Init>
  MX_TIM3_Init();
 8003110:	f004 fdf0 	bl	8007cf4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003114:	f004 ff62 	bl	8007fdc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003118:	f004 ffac 	bl	8008074 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // Инициализация системы
  System_Init();
 800311c:	f7fe ff70 	bl	8002000 <System_Init>
  // Включаем прием по UART
  HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8003120:	2201      	movs	r2, #1
 8003122:	492a      	ldr	r1, [pc, #168]	@ (80031cc <main+0xe0>)
 8003124:	482a      	ldr	r0, [pc, #168]	@ (80031d0 <main+0xe4>)
 8003126:	f00c fd0d 	bl	800fb44 <HAL_UART_Receive_IT>

  // Запускаем системный таймер
  last_monitor_time = HAL_GetTick();
 800312a:	f005 f963 	bl	80083f4 <HAL_GetTick>
 800312e:	4603      	mov	r3, r0
 8003130:	4a28      	ldr	r2, [pc, #160]	@ (80031d4 <main+0xe8>)
 8003132:	6013      	str	r3, [r2, #0]
  last_cpu_measure = HAL_GetTick();
 8003134:	f005 f95e 	bl	80083f4 <HAL_GetTick>
 8003138:	4603      	mov	r3, r0
 800313a:	4a27      	ldr	r2, [pc, #156]	@ (80031d8 <main+0xec>)
 800313c:	6013      	str	r3, [r2, #0]

  // Выводим приветствие
  Debug_Print(LOG_LEVEL_INFO, "\r\n");
 800313e:	4927      	ldr	r1, [pc, #156]	@ (80031dc <main+0xf0>)
 8003140:	2002      	movs	r0, #2
 8003142:	f7fe f8cb 	bl	80012dc <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n");
 8003146:	4926      	ldr	r1, [pc, #152]	@ (80031e0 <main+0xf4>)
 8003148:	2002      	movs	r0, #2
 800314a:	f7fe f8c7 	bl	80012dc <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   MAGNETIC MANIPULATOR CONTROL SYSTEM\r\n");
 800314e:	4925      	ldr	r1, [pc, #148]	@ (80031e4 <main+0xf8>)
 8003150:	2002      	movs	r0, #2
 8003152:	f7fe f8c3 	bl	80012dc <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   Version: 2.0 | Built: %s %s\r\n", __DATE__, __TIME__);
 8003156:	4b24      	ldr	r3, [pc, #144]	@ (80031e8 <main+0xfc>)
 8003158:	4a24      	ldr	r2, [pc, #144]	@ (80031ec <main+0x100>)
 800315a:	4925      	ldr	r1, [pc, #148]	@ (80031f0 <main+0x104>)
 800315c:	2002      	movs	r0, #2
 800315e:	f7fe f8bd 	bl	80012dc <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   Coils: %d | Sensors: %d\r\n", NUM_COILS, NUM_SENSORS);
 8003162:	2308      	movs	r3, #8
 8003164:	220c      	movs	r2, #12
 8003166:	4923      	ldr	r1, [pc, #140]	@ (80031f4 <main+0x108>)
 8003168:	2002      	movs	r0, #2
 800316a:	f7fe f8b7 	bl	80012dc <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n\r\n");
 800316e:	4922      	ldr	r1, [pc, #136]	@ (80031f8 <main+0x10c>)
 8003170:	2002      	movs	r0, #2
 8003172:	f7fe f8b3 	bl	80012dc <Debug_Print>

  // Показываем помощь
  Show_Help_Menu();
 8003176:	f7ff fa17 	bl	80025a8 <Show_Help_Menu>

  // Тест пинов SPI
  Test_SPI_Pins();
 800317a:	f7ff fb91 	bl	80028a0 <Test_SPI_Pins>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Обработка команд
	      Process_Console_Commands();
 800317e:	f000 f8d3 	bl	8003328 <Process_Console_Commands>

	      // Если активен режим парения
	          if(system_state.levitation_active) {
 8003182:	4b1e      	ldr	r3, [pc, #120]	@ (80031fc <main+0x110>)
 8003184:	7b1b      	ldrb	r3, [r3, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <main+0xa2>
	              Apply_Levitation_Control();
 800318a:	f7fe fda3 	bl	8001cd4 <Apply_Levitation_Control>
	          }

	      // Потоковая передача данных
	      Stream_Sensor_Data();
 800318e:	f7ff fdeb 	bl	8002d68 <Stream_Sensor_Data>

	      // Обновление статуса системы
	      Update_System_Status();
 8003192:	f7fe ffc3 	bl	800211c <Update_System_Status>

	      // Обработка тестов катушек
	      if(Is_Coil_Test_Running()) {
 8003196:	f7fd ff63 	bl	8001060 <Is_Coil_Test_Running>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <main+0xb8>
	          Process_Coil_Test();
 80031a0:	f7fd fee4 	bl	8000f6c <Process_Coil_Test>
	      }

	      // Обработка калибровки
	      if(Is_Calibration_Running()) {
 80031a4:	f003 ff32 	bl	800700c <Is_Calibration_Running>
	          // Калибровка в процессе
	      }

	      // Проверка аварийной остановки
	      if(emergency_stop) {
 80031a8:	4b15      	ldr	r3, [pc, #84]	@ (8003200 <main+0x114>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <main+0xc8>
	          Handle_Emergency_Stop();
 80031b0:	f7fe ffbe 	bl	8002130 <Handle_Emergency_Stop>
	      }

	      // Небольшая задержка для стабильности
	      if(!streaming_active) {
 80031b4:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <main+0x118>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d103      	bne.n	80031c4 <main+0xd8>
	          HAL_Delay(1);
 80031bc:	2001      	movs	r0, #1
 80031be:	f005 f925 	bl	800840c <HAL_Delay>
 80031c2:	e7dc      	b.n	800317e <main+0x92>
	      }
	      // При активной потоковой передаче уменьшаем задержку
	      else {
	          HAL_Delay(0);
 80031c4:	2000      	movs	r0, #0
 80031c6:	f005 f921 	bl	800840c <HAL_Delay>
	      Process_Console_Commands();
 80031ca:	e7d8      	b.n	800317e <main+0x92>
 80031cc:	24000a0e 	.word	0x24000a0e
 80031d0:	240010f0 	.word	0x240010f0
 80031d4:	24000a10 	.word	0x24000a10
 80031d8:	24000a14 	.word	0x24000a14
 80031dc:	0801843c 	.word	0x0801843c
 80031e0:	08018614 	.word	0x08018614
 80031e4:	08018640 	.word	0x08018640
 80031e8:	0801866c 	.word	0x0801866c
 80031ec:	08018678 	.word	0x08018678
 80031f0:	08018684 	.word	0x08018684
 80031f4:	080186a8 	.word	0x080186a8
 80031f8:	080186c8 	.word	0x080186c8
 80031fc:	24000760 	.word	0x24000760
 8003200:	24000a25 	.word	0x24000a25
 8003204:	24000a26 	.word	0x24000a26

08003208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b09c      	sub	sp, #112	@ 0x70
 800320c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800320e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003212:	224c      	movs	r2, #76	@ 0x4c
 8003214:	2100      	movs	r1, #0
 8003216:	4618      	mov	r0, r3
 8003218:	f010 fe62 	bl	8013ee0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	2220      	movs	r2, #32
 8003220:	2100      	movs	r1, #0
 8003222:	4618      	mov	r0, r3
 8003224:	f010 fe5c 	bl	8013ee0 <memset>

    /** Supply configuration update enable
    */
    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003228:	2002      	movs	r0, #2
 800322a:	f007 fedf 	bl	800afec <HAL_PWREx_ConfigSupply>

    /** Configure the main internal regulator output voltage
    */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800322e:	2300      	movs	r3, #0
 8003230:	603b      	str	r3, [r7, #0]
 8003232:	4b30      	ldr	r3, [pc, #192]	@ (80032f4 <SystemClock_Config+0xec>)
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	4a2f      	ldr	r2, [pc, #188]	@ (80032f4 <SystemClock_Config+0xec>)
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800323e:	4b2d      	ldr	r3, [pc, #180]	@ (80032f4 <SystemClock_Config+0xec>)
 8003240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	4b2b      	ldr	r3, [pc, #172]	@ (80032f8 <SystemClock_Config+0xf0>)
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	4a2a      	ldr	r2, [pc, #168]	@ (80032f8 <SystemClock_Config+0xf0>)
 800324e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003252:	6193      	str	r3, [r2, #24]
 8003254:	4b28      	ldr	r3, [pc, #160]	@ (80032f8 <SystemClock_Config+0xf0>)
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800325c:	603b      	str	r3, [r7, #0]
 800325e:	683b      	ldr	r3, [r7, #0]

    while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003260:	bf00      	nop
 8003262:	4b25      	ldr	r3, [pc, #148]	@ (80032f8 <SystemClock_Config+0xf0>)
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800326a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800326e:	d1f8      	bne.n	8003262 <SystemClock_Config+0x5a>

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  // ВАЖНО: HSE вместо HSI
 8003270:	2301      	movs	r3, #1
 8003272:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;  // Включить HSE
 8003274:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003278:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800327a:	2302      	movs	r3, #2
 800327c:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;  // PLL от HSE
 800327e:	2302      	movs	r3, #2
 8003280:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLM = 2;
 8003282:	2302      	movs	r3, #2
 8003284:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLN = 64;
 8003286:	2340      	movs	r3, #64	@ 0x40
 8003288:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLP = 2;
 800328a:	2302      	movs	r3, #2
 800328c:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_OscInitStruct.PLL.PLLQ = 4;
 800328e:	2304      	movs	r3, #4
 8003290:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_OscInitStruct.PLL.PLLR = 2;
 8003292:	2302      	movs	r3, #2
 8003294:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003296:	230c      	movs	r3, #12
 8003298:	667b      	str	r3, [r7, #100]	@ 0x64
    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800329a:	2300      	movs	r3, #0
 800329c:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800329e:	2300      	movs	r3, #0
 80032a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032a6:	4618      	mov	r0, r3
 80032a8:	f007 feda 	bl	800b060 <HAL_RCC_OscConfig>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <SystemClock_Config+0xae>
    {
        Error_Handler();
 80032b2:	f000 f823 	bl	80032fc <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032b6:	233f      	movs	r3, #63	@ 0x3f
 80032b8:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                                |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032ba:	2303      	movs	r3, #3
 80032bc:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80032c2:	2308      	movs	r3, #8
 80032c4:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80032c6:	2340      	movs	r3, #64	@ 0x40
 80032c8:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80032ca:	2340      	movs	r3, #64	@ 0x40
 80032cc:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80032ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032d2:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80032d4:	2340      	movs	r3, #64	@ 0x40
 80032d6:	623b      	str	r3, [r7, #32]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80032d8:	1d3b      	adds	r3, r7, #4
 80032da:	2102      	movs	r1, #2
 80032dc:	4618      	mov	r0, r3
 80032de:	f008 fb19 	bl	800b914 <HAL_RCC_ClockConfig>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <SystemClock_Config+0xe4>
    {
        Error_Handler();
 80032e8:	f000 f808 	bl	80032fc <Error_Handler>
    }
}
 80032ec:	bf00      	nop
 80032ee:	3770      	adds	r7, #112	@ 0x70
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	58000400 	.word	0x58000400
 80032f8:	58024800 	.word	0x58024800

080032fc <Error_Handler>:

/* USER CODE BEGIN 4 */
// Обработчики ошибок
void Error_Handler(void) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_ERROR, "Fatal error occurred! System halted.\r\n");
 8003300:	4907      	ldr	r1, [pc, #28]	@ (8003320 <Error_Handler+0x24>)
 8003302:	2000      	movs	r0, #0
 8003304:	f7fd ffea 	bl	80012dc <Debug_Print>

    // Мигаем светодиодом
    while(1) {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003308:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800330c:	4805      	ldr	r0, [pc, #20]	@ (8003324 <Error_Handler+0x28>)
 800330e:	f007 fe52 	bl	800afb6 <HAL_GPIO_TogglePin>
        HAL_Delay(500);
 8003312:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003316:	f005 f879 	bl	800840c <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800331a:	bf00      	nop
 800331c:	e7f4      	b.n	8003308 <Error_Handler+0xc>
 800331e:	bf00      	nop
 8003320:	080186f8 	.word	0x080186f8
 8003324:	58020800 	.word	0x58020800

08003328 <Process_Console_Commands>:
    }
}

void Process_Console_Commands(void) {
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	ed2d 8b02 	vpush	{d8}
 800332e:	f2ad 4d0c 	subw	sp, sp, #1036	@ 0x40c
 8003332:	af06      	add	r7, sp, #24
    if (!new_command) return;
 8003334:	4bc0      	ldr	r3, [pc, #768]	@ (8003638 <Process_Console_Commands+0x310>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f002 875a 	beq.w	80061f2 <Process_Console_Commands+0x2eca>
    new_command = 0;
 800333e:	4bbe      	ldr	r3, [pc, #760]	@ (8003638 <Process_Console_Commands+0x310>)
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]

    command_buffer[command_index] = '\0';  // Null-terminate
 8003344:	4bbd      	ldr	r3, [pc, #756]	@ (800363c <Process_Console_Commands+0x314>)
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	4bbd      	ldr	r3, [pc, #756]	@ (8003640 <Process_Console_Commands+0x318>)
 800334c:	2100      	movs	r1, #0
 800334e:	5499      	strb	r1, [r3, r2]
    total_commands++;
 8003350:	4bbc      	ldr	r3, [pc, #752]	@ (8003644 <Process_Console_Commands+0x31c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	3301      	adds	r3, #1
 8003356:	4abb      	ldr	r2, [pc, #748]	@ (8003644 <Process_Console_Commands+0x31c>)
 8003358:	6013      	str	r3, [r2, #0]

    // Детальный отладочный вывод полученной команды
    Debug_Print(LOG_LEVEL_INFO, "\r\n=== COMMAND DEBUG ===\r\n");
 800335a:	49bb      	ldr	r1, [pc, #748]	@ (8003648 <Process_Console_Commands+0x320>)
 800335c:	2002      	movs	r0, #2
 800335e:	f7fd ffbd 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Raw command buffer (%d bytes): ", command_index);
 8003362:	4bb6      	ldr	r3, [pc, #728]	@ (800363c <Process_Console_Commands+0x314>)
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	461a      	mov	r2, r3
 8003368:	49b8      	ldr	r1, [pc, #736]	@ (800364c <Process_Console_Commands+0x324>)
 800336a:	2002      	movs	r0, #2
 800336c:	f7fd ffb6 	bl	80012dc <Debug_Print>
    for(int i = 0; i < command_index; i++) {
 8003370:	2300      	movs	r3, #0
 8003372:	f8c7 33ec 	str.w	r3, [r7, #1004]	@ 0x3ec
 8003376:	e00e      	b.n	8003396 <Process_Console_Commands+0x6e>
        Debug_Print(LOG_LEVEL_INFO, "%02X ", command_buffer[i]);
 8003378:	4ab1      	ldr	r2, [pc, #708]	@ (8003640 <Process_Console_Commands+0x318>)
 800337a:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 800337e:	4413      	add	r3, r2
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	49b2      	ldr	r1, [pc, #712]	@ (8003650 <Process_Console_Commands+0x328>)
 8003386:	2002      	movs	r0, #2
 8003388:	f7fd ffa8 	bl	80012dc <Debug_Print>
    for(int i = 0; i < command_index; i++) {
 800338c:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 8003390:	3301      	adds	r3, #1
 8003392:	f8c7 33ec 	str.w	r3, [r7, #1004]	@ 0x3ec
 8003396:	4ba9      	ldr	r3, [pc, #676]	@ (800363c <Process_Console_Commands+0x314>)
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 80033a0:	4293      	cmp	r3, r2
 80033a2:	dbe9      	blt.n	8003378 <Process_Console_Commands+0x50>
    }
    Debug_Print(LOG_LEVEL_INFO, "\r\n");
 80033a4:	49ab      	ldr	r1, [pc, #684]	@ (8003654 <Process_Console_Commands+0x32c>)
 80033a6:	2002      	movs	r0, #2
 80033a8:	f7fd ff98 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "As string: '%s'\r\n", command_buffer);
 80033ac:	4aa4      	ldr	r2, [pc, #656]	@ (8003640 <Process_Console_Commands+0x318>)
 80033ae:	49aa      	ldr	r1, [pc, #680]	@ (8003658 <Process_Console_Commands+0x330>)
 80033b0:	2002      	movs	r0, #2
 80033b2:	f7fd ff93 	bl	80012dc <Debug_Print>

    // Удаляем возможные символы \r и \n в конце
    int len = command_index;
 80033b6:	4ba1      	ldr	r3, [pc, #644]	@ (800363c <Process_Console_Commands+0x314>)
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	f8c7 33e8 	str.w	r3, [r7, #1000]	@ 0x3e8
    while (len > 0 && (command_buffer[len-1] == '\r' || command_buffer[len-1] == '\n' || command_buffer[len-1] == ' ')) {
 80033be:	e00a      	b.n	80033d6 <Process_Console_Commands+0xae>
        command_buffer[len-1] = '\0';
 80033c0:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033c4:	3b01      	subs	r3, #1
 80033c6:	4a9e      	ldr	r2, [pc, #632]	@ (8003640 <Process_Console_Commands+0x318>)
 80033c8:	2100      	movs	r1, #0
 80033ca:	54d1      	strb	r1, [r2, r3]
        len--;
 80033cc:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033d0:	3b01      	subs	r3, #1
 80033d2:	f8c7 33e8 	str.w	r3, [r7, #1000]	@ 0x3e8
    while (len > 0 && (command_buffer[len-1] == '\r' || command_buffer[len-1] == '\n' || command_buffer[len-1] == ' ')) {
 80033d6:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033da:	2b00      	cmp	r3, #0
 80033dc:	dd14      	ble.n	8003408 <Process_Console_Commands+0xe0>
 80033de:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033e2:	3b01      	subs	r3, #1
 80033e4:	4a96      	ldr	r2, [pc, #600]	@ (8003640 <Process_Console_Commands+0x318>)
 80033e6:	5cd3      	ldrb	r3, [r2, r3]
 80033e8:	2b0d      	cmp	r3, #13
 80033ea:	d0e9      	beq.n	80033c0 <Process_Console_Commands+0x98>
 80033ec:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033f0:	3b01      	subs	r3, #1
 80033f2:	4a93      	ldr	r2, [pc, #588]	@ (8003640 <Process_Console_Commands+0x318>)
 80033f4:	5cd3      	ldrb	r3, [r2, r3]
 80033f6:	2b0a      	cmp	r3, #10
 80033f8:	d0e2      	beq.n	80033c0 <Process_Console_Commands+0x98>
 80033fa:	f8d7 33e8 	ldr.w	r3, [r7, #1000]	@ 0x3e8
 80033fe:	3b01      	subs	r3, #1
 8003400:	4a8f      	ldr	r2, [pc, #572]	@ (8003640 <Process_Console_Commands+0x318>)
 8003402:	5cd3      	ldrb	r3, [r2, r3]
 8003404:	2b20      	cmp	r3, #32
 8003406:	d0db      	beq.n	80033c0 <Process_Console_Commands+0x98>
    }
    Debug_Print(LOG_LEVEL_INFO, "Trimmed: '%s' (len=%d)\r\n", command_buffer, strlen((char*)command_buffer));
 8003408:	488d      	ldr	r0, [pc, #564]	@ (8003640 <Process_Console_Commands+0x318>)
 800340a:	f7fc ffc9 	bl	80003a0 <strlen>
 800340e:	4603      	mov	r3, r0
 8003410:	4a8b      	ldr	r2, [pc, #556]	@ (8003640 <Process_Console_Commands+0x318>)
 8003412:	4992      	ldr	r1, [pc, #584]	@ (800365c <Process_Console_Commands+0x334>)
 8003414:	2002      	movs	r0, #2
 8003416:	f7fd ff61 	bl	80012dc <Debug_Print>

    char cmd[32];
    // Используем sscanf для извлечения первой команды
    if (sscanf((char*)command_buffer, "%31s", cmd) == 1) {
 800341a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800341e:	461a      	mov	r2, r3
 8003420:	498f      	ldr	r1, [pc, #572]	@ (8003660 <Process_Console_Commands+0x338>)
 8003422:	4887      	ldr	r0, [pc, #540]	@ (8003640 <Process_Console_Commands+0x318>)
 8003424:	f010 fcae 	bl	8013d84 <siscanf>
 8003428:	4603      	mov	r3, r0
 800342a:	2b01      	cmp	r3, #1
 800342c:	f042 86d0 	bne.w	80061d0 <Process_Console_Commands+0x2ea8>
        Debug_Print(LOG_LEVEL_INFO, "Parsed command: '%s'\r\n", cmd);
 8003430:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003434:	461a      	mov	r2, r3
 8003436:	498b      	ldr	r1, [pc, #556]	@ (8003664 <Process_Console_Commands+0x33c>)
 8003438:	2002      	movs	r0, #2
 800343a:	f7fd ff4f 	bl	80012dc <Debug_Print>

        // === HELP ===
        if (strcmp(cmd, CMD_HELP) == 0) {
 800343e:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003442:	4989      	ldr	r1, [pc, #548]	@ (8003668 <Process_Console_Commands+0x340>)
 8003444:	4618      	mov	r0, r3
 8003446:	f7fc ff4b 	bl	80002e0 <strcmp>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d103      	bne.n	8003458 <Process_Console_Commands+0x130>
            Show_Help_Menu();
 8003450:	f7ff f8aa 	bl	80025a8 <Show_Help_Menu>
 8003454:	f002 bec0 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "testall") == 0) {
 8003458:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800345c:	4983      	ldr	r1, [pc, #524]	@ (800366c <Process_Console_Commands+0x344>)
 800345e:	4618      	mov	r0, r3
 8003460:	f7fc ff3e 	bl	80002e0 <strcmp>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d103      	bne.n	8003472 <Process_Console_Commands+0x14a>
            Test_All_Hardware();
 800346a:	f7ff fccf 	bl	8002e0c <Test_All_Hardware>
 800346e:	f002 beb3 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "levitate") == 0) {
 8003472:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003476:	497e      	ldr	r1, [pc, #504]	@ (8003670 <Process_Console_Commands+0x348>)
 8003478:	4618      	mov	r0, r3
 800347a:	f7fc ff31 	bl	80002e0 <strcmp>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d103      	bne.n	800348c <Process_Console_Commands+0x164>
            Start_Levitation();
 8003484:	f7fe fca6 	bl	8001dd4 <Start_Levitation>
 8003488:	f002 bea6 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "stop_levitate") == 0) {
 800348c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003490:	4978      	ldr	r1, [pc, #480]	@ (8003674 <Process_Console_Commands+0x34c>)
 8003492:	4618      	mov	r0, r3
 8003494:	f7fc ff24 	bl	80002e0 <strcmp>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d103      	bne.n	80034a6 <Process_Console_Commands+0x17e>
            Stop_Levitation();
 800349e:	f7fe fcfd 	bl	8001e9c <Stop_Levitation>
 80034a2:	f002 be99 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "set_target") == 0) {
 80034a6:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80034aa:	4973      	ldr	r1, [pc, #460]	@ (8003678 <Process_Console_Commands+0x350>)
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fc ff17 	bl	80002e0 <strcmp>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d146      	bne.n	8003546 <Process_Console_Commands+0x21e>
            char* args_start = (char*)command_buffer + strlen(cmd);
 80034b8:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fc ff6f 	bl	80003a0 <strlen>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a5e      	ldr	r2, [pc, #376]	@ (8003640 <Process_Console_Commands+0x318>)
 80034c6:	4413      	add	r3, r2
 80034c8:	f8c7 33e4 	str.w	r3, [r7, #996]	@ 0x3e4
            while(*args_start == ' ') args_start++;
 80034cc:	e004      	b.n	80034d8 <Process_Console_Commands+0x1b0>
 80034ce:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80034d2:	3301      	adds	r3, #1
 80034d4:	f8c7 33e4 	str.w	r3, [r7, #996]	@ 0x3e4
 80034d8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b20      	cmp	r3, #32
 80034e0:	d0f5      	beq.n	80034ce <Process_Console_Commands+0x1a6>

            float x, y, z;
            if (sscanf(args_start, "%f %f %f", &x, &y, &z) == 3) {
 80034e2:	f507 7111 	add.w	r1, r7, #580	@ 0x244
 80034e6:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 80034ea:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	460b      	mov	r3, r1
 80034f2:	4962      	ldr	r1, [pc, #392]	@ (800367c <Process_Console_Commands+0x354>)
 80034f4:	f8d7 03e4 	ldr.w	r0, [r7, #996]	@ 0x3e4
 80034f8:	f010 fc44 	bl	8013d84 <siscanf>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d11b      	bne.n	800353a <Process_Console_Commands+0x212>
                Set_Levitation_Target(x, y, z);
 8003502:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003506:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800350a:	edd3 7a00 	vldr	s15, [r3]
 800350e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003512:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003516:	ed93 7a00 	vldr	s14, [r3]
 800351a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800351e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003522:	edd3 6a00 	vldr	s13, [r3]
 8003526:	eeb0 1a66 	vmov.f32	s2, s13
 800352a:	eef0 0a47 	vmov.f32	s1, s14
 800352e:	eeb0 0a67 	vmov.f32	s0, s15
 8003532:	f7fe fcc9 	bl	8001ec8 <Set_Levitation_Target>
 8003536:	f002 be4f 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: set_target <x> <y> <z>\r\n");
 800353a:	4951      	ldr	r1, [pc, #324]	@ (8003680 <Process_Console_Commands+0x358>)
 800353c:	2000      	movs	r0, #0
 800353e:	f7fd fecd 	bl	80012dc <Debug_Print>
 8003542:	f002 be49 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }
        else if (strcmp(cmd, "lev_status") == 0) {
 8003546:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800354a:	494e      	ldr	r1, [pc, #312]	@ (8003684 <Process_Console_Commands+0x35c>)
 800354c:	4618      	mov	r0, r3
 800354e:	f7fc fec7 	bl	80002e0 <strcmp>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10f      	bne.n	8003578 <Process_Console_Commands+0x250>
            char status[256];
            Get_Levitation_Status(status, sizeof(status));
 8003558:	f107 0308 	add.w	r3, r7, #8
 800355c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003560:	4618      	mov	r0, r3
 8003562:	f7fe fce1 	bl	8001f28 <Get_Levitation_Status>
            Debug_Print(LOG_LEVEL_INFO, "%s", status);
 8003566:	f107 0308 	add.w	r3, r7, #8
 800356a:	461a      	mov	r2, r3
 800356c:	4946      	ldr	r1, [pc, #280]	@ (8003688 <Process_Console_Commands+0x360>)
 800356e:	2002      	movs	r0, #2
 8003570:	f7fd feb4 	bl	80012dc <Debug_Print>
 8003574:	f002 be30 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "calibrate_all") == 0) {
 8003578:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800357c:	4943      	ldr	r1, [pc, #268]	@ (800368c <Process_Console_Commands+0x364>)
 800357e:	4618      	mov	r0, r3
 8003580:	f7fc feae 	bl	80002e0 <strcmp>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d103      	bne.n	8003592 <Process_Console_Commands+0x26a>
            Calibrate_Sensors_Offset();
 800358a:	f7ff fce9 	bl	8002f60 <Calibrate_Sensors_Offset>
 800358e:	f002 be23 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "start_stream") == 0) {
 8003592:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003596:	493e      	ldr	r1, [pc, #248]	@ (8003690 <Process_Console_Commands+0x368>)
 8003598:	4618      	mov	r0, r3
 800359a:	f7fc fea1 	bl	80002e0 <strcmp>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d17f      	bne.n	80036a4 <Process_Console_Commands+0x37c>
            char* args_start = (char*)command_buffer + strlen(cmd);
 80035a4:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7fc fef9 	bl	80003a0 <strlen>
 80035ae:	4603      	mov	r3, r0
 80035b0:	4a23      	ldr	r2, [pc, #140]	@ (8003640 <Process_Console_Commands+0x318>)
 80035b2:	4413      	add	r3, r2
 80035b4:	f8c7 33e0 	str.w	r3, [r7, #992]	@ 0x3e0
            while(*args_start == ' ') args_start++;
 80035b8:	e004      	b.n	80035c4 <Process_Console_Commands+0x29c>
 80035ba:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 80035be:	3301      	adds	r3, #1
 80035c0:	f8c7 33e0 	str.w	r3, [r7, #992]	@ 0x3e0
 80035c4:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	2b20      	cmp	r3, #32
 80035cc:	d0f5      	beq.n	80035ba <Process_Console_Commands+0x292>

            if(*args_start != '\0') {
 80035ce:	f8d7 33e0 	ldr.w	r3, [r7, #992]	@ 0x3e0
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d01e      	beq.n	8003616 <Process_Console_Commands+0x2ee>
                // Парсим интервал
                int interval = atoi(args_start);
 80035d8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80035dc:	f5a3 74c2 	sub.w	r4, r3, #388	@ 0x184
 80035e0:	f8d7 03e0 	ldr.w	r0, [r7, #992]	@ 0x3e0
 80035e4:	f00e fe1d 	bl	8012222 <atoi>
 80035e8:	6020      	str	r0, [r4, #0]
                if(interval >= 10 && interval <= 1000) {
 80035ea:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80035ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b09      	cmp	r3, #9
 80035f6:	dd0e      	ble.n	8003616 <Process_Console_Commands+0x2ee>
 80035f8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80035fc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003606:	dc06      	bgt.n	8003616 <Process_Console_Commands+0x2ee>
                    stream_interval_ms = interval;
 8003608:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800360c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a20      	ldr	r2, [pc, #128]	@ (8003694 <Process_Console_Commands+0x36c>)
 8003614:	6013      	str	r3, [r2, #0]
                }
            }

            streaming_active = 1;
 8003616:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <Process_Console_Commands+0x370>)
 8003618:	2201      	movs	r2, #1
 800361a:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Streaming started (interval: %lu ms)\r\n", stream_interval_ms);
 800361c:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <Process_Console_Commands+0x36c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	461a      	mov	r2, r3
 8003622:	491e      	ldr	r1, [pc, #120]	@ (800369c <Process_Console_Commands+0x374>)
 8003624:	2002      	movs	r0, #2
 8003626:	f7fd fe59 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Format: X,Y,Z\\n (in µT)\r\n");
 800362a:	491d      	ldr	r1, [pc, #116]	@ (80036a0 <Process_Console_Commands+0x378>)
 800362c:	2002      	movs	r0, #2
 800362e:	f7fd fe55 	bl	80012dc <Debug_Print>
 8003632:	f002 bdd1 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 8003636:	bf00      	nop
 8003638:	24000a24 	.word	0x24000a24
 800363c:	24000a0c 	.word	0x24000a0c
 8003640:	2400098c 	.word	0x2400098c
 8003644:	24000a1c 	.word	0x24000a1c
 8003648:	08018720 	.word	0x08018720
 800364c:	0801873c 	.word	0x0801873c
 8003650:	0801875c 	.word	0x0801875c
 8003654:	0801843c 	.word	0x0801843c
 8003658:	08018764 	.word	0x08018764
 800365c:	08018778 	.word	0x08018778
 8003660:	08018794 	.word	0x08018794
 8003664:	0801879c 	.word	0x0801879c
 8003668:	080187b4 	.word	0x080187b4
 800366c:	080187bc 	.word	0x080187bc
 8003670:	080187c4 	.word	0x080187c4
 8003674:	080187d0 	.word	0x080187d0
 8003678:	080187e0 	.word	0x080187e0
 800367c:	080187ec 	.word	0x080187ec
 8003680:	080187f8 	.word	0x080187f8
 8003684:	08018818 	.word	0x08018818
 8003688:	08018824 	.word	0x08018824
 800368c:	08018828 	.word	0x08018828
 8003690:	08018838 	.word	0x08018838
 8003694:	24000060 	.word	0x24000060
 8003698:	24000a26 	.word	0x24000a26
 800369c:	08018848 	.word	0x08018848
 80036a0:	08018870 	.word	0x08018870
        }
        else if (strcmp(cmd, "stop_stream") == 0) {
 80036a4:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80036a8:	49be      	ldr	r1, [pc, #760]	@ (80039a4 <Process_Console_Commands+0x67c>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fc fe18 	bl	80002e0 <strcmp>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d108      	bne.n	80036c8 <Process_Console_Commands+0x3a0>
            streaming_active = 0;
 80036b6:	4bbc      	ldr	r3, [pc, #752]	@ (80039a8 <Process_Console_Commands+0x680>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Streaming stopped\r\n");
 80036bc:	49bb      	ldr	r1, [pc, #748]	@ (80039ac <Process_Console_Commands+0x684>)
 80036be:	2002      	movs	r0, #2
 80036c0:	f7fd fe0c 	bl	80012dc <Debug_Print>
 80036c4:	f002 bd88 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "stream_fast") == 0) {
 80036c8:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80036cc:	49b8      	ldr	r1, [pc, #736]	@ (80039b0 <Process_Console_Commands+0x688>)
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fc fe06 	bl	80002e0 <strcmp>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10b      	bne.n	80036f2 <Process_Console_Commands+0x3ca>
            stream_interval_ms = 10;  // 100 Гц
 80036da:	4bb6      	ldr	r3, [pc, #728]	@ (80039b4 <Process_Console_Commands+0x68c>)
 80036dc:	220a      	movs	r2, #10
 80036de:	601a      	str	r2, [r3, #0]
            streaming_active = 1;
 80036e0:	4bb1      	ldr	r3, [pc, #708]	@ (80039a8 <Process_Console_Commands+0x680>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Fast streaming started (100 Hz)\r\n");
 80036e6:	49b4      	ldr	r1, [pc, #720]	@ (80039b8 <Process_Console_Commands+0x690>)
 80036e8:	2002      	movs	r0, #2
 80036ea:	f7fd fdf7 	bl	80012dc <Debug_Print>
 80036ee:	f002 bd73 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "stream_slow") == 0) {
 80036f2:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80036f6:	49b1      	ldr	r1, [pc, #708]	@ (80039bc <Process_Console_Commands+0x694>)
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7fc fdf1 	bl	80002e0 <strcmp>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10b      	bne.n	800371c <Process_Console_Commands+0x3f4>
            stream_interval_ms = 100;  // 10 Гц
 8003704:	4bab      	ldr	r3, [pc, #684]	@ (80039b4 <Process_Console_Commands+0x68c>)
 8003706:	2264      	movs	r2, #100	@ 0x64
 8003708:	601a      	str	r2, [r3, #0]
            streaming_active = 1;
 800370a:	4ba7      	ldr	r3, [pc, #668]	@ (80039a8 <Process_Console_Commands+0x680>)
 800370c:	2201      	movs	r2, #1
 800370e:	701a      	strb	r2, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Slow streaming started (10 Hz)\r\n");
 8003710:	49ab      	ldr	r1, [pc, #684]	@ (80039c0 <Process_Console_Commands+0x698>)
 8003712:	2002      	movs	r0, #2
 8003714:	f7fd fde2 	bl	80012dc <Debug_Print>
 8003718:	f002 bd5e 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "control_test") == 0) {
 800371c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003720:	49a8      	ldr	r1, [pc, #672]	@ (80039c4 <Process_Console_Commands+0x69c>)
 8003722:	4618      	mov	r0, r3
 8003724:	f7fc fddc 	bl	80002e0 <strcmp>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	f040 80d7 	bne.w	80038de <Process_Console_Commands+0x5b6>
            Debug_Print(LOG_LEVEL_INFO, "=== CONTROL SYSTEM TEST ===\r\n");
 8003730:	49a5      	ldr	r1, [pc, #660]	@ (80039c8 <Process_Console_Commands+0x6a0>)
 8003732:	2002      	movs	r0, #2
 8003734:	f7fd fdd2 	bl	80012dc <Debug_Print>

            // Цель: установить поле в определенной точке
            float target_x = 100.0f;  // µT
 8003738:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800373c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003740:	4aa2      	ldr	r2, [pc, #648]	@ (80039cc <Process_Console_Commands+0x6a4>)
 8003742:	601a      	str	r2, [r3, #0]
            float target_y = 0.0f;
 8003744:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003748:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
            float target_z = 0.0f;
 8003752:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003756:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	601a      	str	r2, [r3, #0]

            Debug_Print(LOG_LEVEL_INFO, "Target field: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8003760:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003764:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003768:	edd3 7a00 	vldr	s15, [r3]
 800376c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003770:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003774:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003778:	edd3 7a00 	vldr	s15, [r3]
 800377c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003780:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003784:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003788:	edd3 6a00 	vldr	s13, [r3]
 800378c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003790:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003794:	ed8d 7b00 	vstr	d7, [sp]
 8003798:	ec53 2b15 	vmov	r2, r3, d5
 800379c:	498c      	ldr	r1, [pc, #560]	@ (80039d0 <Process_Console_Commands+0x6a8>)
 800379e:	2002      	movs	r0, #2
 80037a0:	f7fd fd9c 	bl	80012dc <Debug_Print>
                       target_x, target_y, target_z);

            // Простой П-регулятор
            float error_x;  // Удаляем error_y и error_z если они не используются
            float coil_power = 0.0f;
 80037a4:	f04f 0300 	mov.w	r3, #0
 80037a8:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
            float Kp = 0.001f;  // Коэффициент усиления
 80037ac:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80037b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037b4:	4a87      	ldr	r2, [pc, #540]	@ (80039d4 <Process_Console_Commands+0x6ac>)
 80037b6:	601a      	str	r2, [r3, #0]

            for(int i = 0; i < 10; i++) {
 80037b8:	2300      	movs	r3, #0
 80037ba:	f8c7 33d8 	str.w	r3, [r7, #984]	@ 0x3d8
 80037be:	e07e      	b.n	80038be <Process_Console_Commands+0x596>
                // Измеряем текущее поле
                float x_comp, y_comp, z_comp;
                if (Fast_Read_Sensor(0, &x_comp, &y_comp, &z_comp)) {
 80037c0:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 80037c4:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80037c8:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 80037cc:	2000      	movs	r0, #0
 80037ce:	f7ff f9e9 	bl	8002ba4 <Fast_Read_Sensor>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d065      	beq.n	80038a4 <Process_Console_Commands+0x57c>
                    // Вычисляем ошибку
                    error_x = target_x - x_comp;
 80037d8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80037dc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80037e0:	edd3 7a00 	vldr	s15, [r3]
 80037e4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80037e8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80037ec:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 80037f0:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 80037f4:	ed92 7a00 	vldr	s14, [r2]
 80037f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037fc:	edc3 7a00 	vstr	s15, [r3]
                    // error_y = target_y - y_comp;  // Удаляем если не используется
                    // error_z = target_z - z_comp;  // Удаляем если не используется

                    // Простое управление одной катушкой по X
                    coil_power += Kp * error_x;
 8003800:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003804:	f5a3 72be 	sub.w	r2, r3, #380	@ 0x17c
 8003808:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800380c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003810:	ed92 7a00 	vldr	s14, [r2]
 8003814:	edd3 7a00 	vldr	s15, [r3]
 8003818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381c:	ed97 7af7 	vldr	s14, [r7, #988]	@ 0x3dc
 8003820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003824:	edc7 7af7 	vstr	s15, [r7, #988]	@ 0x3dc
                    if (coil_power < 0) coil_power = 0;
 8003828:	edd7 7af7 	vldr	s15, [r7, #988]	@ 0x3dc
 800382c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003834:	d503      	bpl.n	800383e <Process_Console_Commands+0x516>
 8003836:	f04f 0300 	mov.w	r3, #0
 800383a:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
                    if (coil_power > 1) coil_power = 1;
 800383e:	edd7 7af7 	vldr	s15, [r7, #988]	@ 0x3dc
 8003842:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003846:	eef4 7ac7 	vcmpe.f32	s15, s14
 800384a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384e:	dd03      	ble.n	8003858 <Process_Console_Commands+0x530>
 8003850:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003854:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc

                    Set_Coil_Power(0, coil_power);
 8003858:	ed97 0af7 	vldr	s0, [r7, #988]	@ 0x3dc
 800385c:	2000      	movs	r0, #0
 800385e:	f7fd fa71 	bl	8000d44 <Set_Coil_Power>

                    Debug_Print(LOG_LEVEL_INFO, "Iteration %d: X=%.1f, Error X=%.1f, Coil power=%.3f\r\n",
 8003862:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003866:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800386a:	edd3 7a00 	vldr	s15, [r3]
 800386e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003872:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003876:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800387a:	edd3 6a00 	vldr	s13, [r3]
 800387e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003882:	edd7 5af7 	vldr	s11, [r7, #988]	@ 0x3dc
 8003886:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800388a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800388e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003892:	ed8d 7b00 	vstr	d7, [sp]
 8003896:	f8d7 23d8 	ldr.w	r2, [r7, #984]	@ 0x3d8
 800389a:	494f      	ldr	r1, [pc, #316]	@ (80039d8 <Process_Console_Commands+0x6b0>)
 800389c:	2002      	movs	r0, #2
 800389e:	f7fd fd1d 	bl	80012dc <Debug_Print>
 80038a2:	e003      	b.n	80038ac <Process_Console_Commands+0x584>
                               i, x_comp, error_x, coil_power);
                } else {
                    Debug_Print(LOG_LEVEL_ERROR, "Failed to read sensor\r\n");
 80038a4:	494d      	ldr	r1, [pc, #308]	@ (80039dc <Process_Console_Commands+0x6b4>)
 80038a6:	2000      	movs	r0, #0
 80038a8:	f7fd fd18 	bl	80012dc <Debug_Print>
                }

                HAL_Delay(500);
 80038ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80038b0:	f004 fdac 	bl	800840c <HAL_Delay>
            for(int i = 0; i < 10; i++) {
 80038b4:	f8d7 33d8 	ldr.w	r3, [r7, #984]	@ 0x3d8
 80038b8:	3301      	adds	r3, #1
 80038ba:	f8c7 33d8 	str.w	r3, [r7, #984]	@ 0x3d8
 80038be:	f8d7 33d8 	ldr.w	r3, [r7, #984]	@ 0x3d8
 80038c2:	2b09      	cmp	r3, #9
 80038c4:	f77f af7c 	ble.w	80037c0 <Process_Console_Commands+0x498>
            }

            // Выключаем катушку
            Set_Coil_Power(0, 0.0f);
 80038c8:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 80039e0 <Process_Console_Commands+0x6b8>
 80038cc:	2000      	movs	r0, #0
 80038ce:	f7fd fa39 	bl	8000d44 <Set_Coil_Power>
            Debug_Print(LOG_LEVEL_INFO, "Control test completed\r\n");
 80038d2:	4944      	ldr	r1, [pc, #272]	@ (80039e4 <Process_Console_Commands+0x6bc>)
 80038d4:	2002      	movs	r0, #2
 80038d6:	f7fd fd01 	bl	80012dc <Debug_Print>
 80038da:	f002 bc7d 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "check_all") == 0) {
 80038de:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80038e2:	4941      	ldr	r1, [pc, #260]	@ (80039e8 <Process_Console_Commands+0x6c0>)
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7fc fcfb 	bl	80002e0 <strcmp>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d12a      	bne.n	8003946 <Process_Console_Commands+0x61e>
            Debug_Print(LOG_LEVEL_INFO, "=== CHECKING ALL SENSORS ===\r\n");
 80038f0:	493e      	ldr	r1, [pc, #248]	@ (80039ec <Process_Console_Commands+0x6c4>)
 80038f2:	2002      	movs	r0, #2
 80038f4:	f7fd fcf2 	bl	80012dc <Debug_Print>

            for(int i = 0; i < NUM_SENSORS; i++) {
 80038f8:	2300      	movs	r3, #0
 80038fa:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 80038fe:	e01c      	b.n	800393a <Process_Console_Commands+0x612>
                if (sensors[i].is_connected) {
 8003900:	4a3b      	ldr	r2, [pc, #236]	@ (80039f0 <Process_Console_Commands+0x6c8>)
 8003902:	f8d7 33d4 	ldr.w	r3, [r7, #980]	@ 0x3d4
 8003906:	218c      	movs	r1, #140	@ 0x8c
 8003908:	fb01 f303 	mul.w	r3, r1, r3
 800390c:	4413      	add	r3, r2
 800390e:	3374      	adds	r3, #116	@ 0x74
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d006      	beq.n	8003924 <Process_Console_Commands+0x5fc>
                    Debug_Print(LOG_LEVEL_INFO, "Sensor %d: connected\r\n", i);
 8003916:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 800391a:	4936      	ldr	r1, [pc, #216]	@ (80039f4 <Process_Console_Commands+0x6cc>)
 800391c:	2002      	movs	r0, #2
 800391e:	f7fd fcdd 	bl	80012dc <Debug_Print>
 8003922:	e005      	b.n	8003930 <Process_Console_Commands+0x608>

                    // Можно добавить быстрое измерение
                    // ... код измерения ...
                } else {
                    Debug_Print(LOG_LEVEL_WARNING, "Sensor %d: not connected\r\n", i);
 8003924:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 8003928:	4933      	ldr	r1, [pc, #204]	@ (80039f8 <Process_Console_Commands+0x6d0>)
 800392a:	2001      	movs	r0, #1
 800392c:	f7fd fcd6 	bl	80012dc <Debug_Print>
            for(int i = 0; i < NUM_SENSORS; i++) {
 8003930:	f8d7 33d4 	ldr.w	r3, [r7, #980]	@ 0x3d4
 8003934:	3301      	adds	r3, #1
 8003936:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 800393a:	f8d7 33d4 	ldr.w	r3, [r7, #980]	@ 0x3d4
 800393e:	2b07      	cmp	r3, #7
 8003940:	ddde      	ble.n	8003900 <Process_Console_Commands+0x5d8>
 8003942:	f002 bc49 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
                }
            }
        }
        else if (strcmp(cmd, "calibrate_offset") == 0) {
 8003946:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800394a:	492c      	ldr	r1, [pc, #176]	@ (80039fc <Process_Console_Commands+0x6d4>)
 800394c:	4618      	mov	r0, r3
 800394e:	f7fc fcc7 	bl	80002e0 <strcmp>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	f040 8239 	bne.w	8003dcc <Process_Console_Commands+0xaa4>
            Debug_Print(LOG_LEVEL_INFO, "=== CALIBRATING OFFSET ===\r\n");
 800395a:	4929      	ldr	r1, [pc, #164]	@ (8003a00 <Process_Console_Commands+0x6d8>)
 800395c:	2002      	movs	r0, #2
 800395e:	f7fd fcbd 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Make sure no magnets are nearby...\r\n");
 8003962:	4928      	ldr	r1, [pc, #160]	@ (8003a04 <Process_Console_Commands+0x6dc>)
 8003964:	2002      	movs	r0, #2
 8003966:	f7fd fcb9 	bl	80012dc <Debug_Print>

            MLX90393_t *sensor = &sensors[0];
 800396a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800396e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003972:	4a1f      	ldr	r2, [pc, #124]	@ (80039f0 <Process_Console_Commands+0x6c8>)
 8003974:	601a      	str	r2, [r3, #0]

            // Среднее нескольких измерений
            float sum_x = 0, sum_y = 0, sum_z = 0;
 8003976:	f04f 0300 	mov.w	r3, #0
 800397a:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	f8c7 33c8 	str.w	r3, [r7, #968]	@ 0x3c8
            int num_samples = 10;
 800398e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003992:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003996:	220a      	movs	r2, #10
 8003998:	601a      	str	r2, [r3, #0]

            for(int i = 0; i < num_samples; i++) {
 800399a:	2300      	movs	r3, #0
 800399c:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 80039a0:	e197      	b.n	8003cd2 <Process_Console_Commands+0x9aa>
 80039a2:	bf00      	nop
 80039a4:	0801888c 	.word	0x0801888c
 80039a8:	24000a26 	.word	0x24000a26
 80039ac:	08018898 	.word	0x08018898
 80039b0:	080188ac 	.word	0x080188ac
 80039b4:	24000060 	.word	0x24000060
 80039b8:	080188b8 	.word	0x080188b8
 80039bc:	080188dc 	.word	0x080188dc
 80039c0:	080188e8 	.word	0x080188e8
 80039c4:	0801890c 	.word	0x0801890c
 80039c8:	0801891c 	.word	0x0801891c
 80039cc:	42c80000 	.word	0x42c80000
 80039d0:	0801893c 	.word	0x0801893c
 80039d4:	3a83126f 	.word	0x3a83126f
 80039d8:	08018968 	.word	0x08018968
 80039dc:	080189a0 	.word	0x080189a0
 80039e0:	00000000 	.word	0x00000000
 80039e4:	080189b8 	.word	0x080189b8
 80039e8:	080189d4 	.word	0x080189d4
 80039ec:	080189e0 	.word	0x080189e0
 80039f0:	24000a2c 	.word	0x24000a2c
 80039f4:	08018a00 	.word	0x08018a00
 80039f8:	08018a18 	.word	0x08018a18
 80039fc:	08018a34 	.word	0x08018a34
 8003a00:	08018a48 	.word	0x08018a48
 8003a04:	08018a68 	.word	0x08018a68
                // Выполняем простое измерение
                uint8_t start_cmd[2] = {0x3F, 0x00};
 8003a08:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a0c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003a10:	223f      	movs	r2, #63	@ 0x3f
 8003a12:	801a      	strh	r2, [r3, #0]
                uint8_t start_resp[2] = {0};
 8003a14:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a18:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	801a      	strh	r2, [r3, #0]

                HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003a20:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a24:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6858      	ldr	r0, [r3, #4]
 8003a2c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a30:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	891b      	ldrh	r3, [r3, #8]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	f007 faa2 	bl	800af84 <HAL_GPIO_WritePin>
                HAL_Delay(1);
 8003a40:	2001      	movs	r0, #1
 8003a42:	f004 fce3 	bl	800840c <HAL_Delay>
                HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8003a46:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a4a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	f507 720b 	add.w	r2, r7, #556	@ 0x22c
 8003a56:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8003a5a:	2364      	movs	r3, #100	@ 0x64
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	2302      	movs	r3, #2
 8003a60:	f00a fa34 	bl	800decc <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003a64:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a68:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6858      	ldr	r0, [r3, #4]
 8003a70:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a74:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	891b      	ldrh	r3, [r3, #8]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4619      	mov	r1, r3
 8003a80:	f007 fa80 	bl	800af84 <HAL_GPIO_WritePin>

                HAL_Delay(20);
 8003a84:	2014      	movs	r0, #20
 8003a86:	f004 fcc1 	bl	800840c <HAL_Delay>

                uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8003a8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003a8e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003a92:	224f      	movs	r2, #79	@ 0x4f
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	3304      	adds	r3, #4
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	809a      	strh	r2, [r3, #4]
                uint8_t read_resp[10] = {0};
 8003a9e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003aa2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	605a      	str	r2, [r3, #4]
 8003aac:	811a      	strh	r2, [r3, #8]

                HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003aae:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ab2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6858      	ldr	r0, [r3, #4]
 8003aba:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003abe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	891b      	ldrh	r3, [r3, #8]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	4619      	mov	r1, r3
 8003aca:	f007 fa5b 	bl	800af84 <HAL_GPIO_WritePin>
                HAL_Delay(1);
 8003ace:	2001      	movs	r0, #1
 8003ad0:	f004 fc9c 	bl	800840c <HAL_Delay>
                HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 8003ad4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ad8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6818      	ldr	r0, [r3, #0]
 8003ae0:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8003ae4:	f507 7108 	add.w	r1, r7, #544	@ 0x220
 8003ae8:	2364      	movs	r3, #100	@ 0x64
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	230a      	movs	r3, #10
 8003aee:	f00a f9ed 	bl	800decc <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003af2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003af6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6858      	ldr	r0, [r3, #4]
 8003afe:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b02:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	891b      	ldrh	r3, [r3, #8]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f007 fa39 	bl	800af84 <HAL_GPIO_WritePin>

                // Парсим данные
                int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8003b12:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b16:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b1a:	791b      	ldrb	r3, [r3, #4]
 8003b1c:	b21b      	sxth	r3, r3
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	b219      	sxth	r1, r3
 8003b22:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b26:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b2a:	795b      	ldrb	r3, [r3, #5]
 8003b2c:	b21a      	sxth	r2, r3
 8003b2e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b32:	f5a3 73a9 	sub.w	r3, r3, #338	@ 0x152
 8003b36:	430a      	orrs	r2, r1
 8003b38:	801a      	strh	r2, [r3, #0]
                int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8003b3a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b3e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b42:	799b      	ldrb	r3, [r3, #6]
 8003b44:	b21b      	sxth	r3, r3
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	b219      	sxth	r1, r3
 8003b4a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b4e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b52:	79db      	ldrb	r3, [r3, #7]
 8003b54:	b21a      	sxth	r2, r3
 8003b56:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b5a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	801a      	strh	r2, [r3, #0]
                int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8003b62:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b66:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b6a:	7a1b      	ldrb	r3, [r3, #8]
 8003b6c:	b21b      	sxth	r3, r3
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	b219      	sxth	r1, r3
 8003b72:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b76:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003b7a:	7a5b      	ldrb	r3, [r3, #9]
 8003b7c:	b21a      	sxth	r2, r3
 8003b7e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b82:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 8003b86:	430a      	orrs	r2, r1
 8003b88:	801a      	strh	r2, [r3, #0]

                // Коэффициенты для GAIN_SEL=0
                float lsb_xy = 0.751f;
 8003b8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b8e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003b92:	4a8a      	ldr	r2, [pc, #552]	@ (8003dbc <Process_Console_Commands+0xa94>)
 8003b94:	601a      	str	r2, [r3, #0]
                float lsb_z = 1.210f;
 8003b96:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003b9a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003b9e:	4a88      	ldr	r2, [pc, #544]	@ (8003dc0 <Process_Console_Commands+0xa98>)
 8003ba0:	601a      	str	r2, [r3, #0]

                float x_ut = x_raw * lsb_xy;
 8003ba2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ba6:	f5a3 73a9 	sub.w	r3, r3, #338	@ 0x152
 8003baa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bae:	ee07 3a90 	vmov	s15, r3
 8003bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bb6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003bba:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003bbe:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8003bc2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003bc6:	ed92 7a00 	vldr	s14, [r2]
 8003bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bce:	edc3 7a00 	vstr	s15, [r3]
                float y_ut = y_raw * lsb_xy;
 8003bd2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003bd6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003bda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bde:	ee07 3a90 	vmov	s15, r3
 8003be2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003be6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003bea:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003bee:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8003bf2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003bf6:	ed92 7a00 	vldr	s14, [r2]
 8003bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bfe:	edc3 7a00 	vstr	s15, [r3]
                float z_ut = z_raw * lsb_z;
 8003c02:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c06:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 8003c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c0e:	ee07 3a90 	vmov	s15, r3
 8003c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c16:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c1a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c1e:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8003c22:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003c26:	ed92 7a00 	vldr	s14, [r2]
 8003c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c2e:	edc3 7a00 	vstr	s15, [r3]

                sum_x += x_ut;
 8003c32:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c36:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003c3a:	ed97 7af4 	vldr	s14, [r7, #976]	@ 0x3d0
 8003c3e:	edd3 7a00 	vldr	s15, [r3]
 8003c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c46:	edc7 7af4 	vstr	s15, [r7, #976]	@ 0x3d0
                sum_y += y_ut;
 8003c4a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c4e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003c52:	ed97 7af3 	vldr	s14, [r7, #972]	@ 0x3cc
 8003c56:	edd3 7a00 	vldr	s15, [r3]
 8003c5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c5e:	edc7 7af3 	vstr	s15, [r7, #972]	@ 0x3cc
                sum_z += z_ut;
 8003c62:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c66:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c6a:	ed97 7af2 	vldr	s14, [r7, #968]	@ 0x3c8
 8003c6e:	edd3 7a00 	vldr	s15, [r3]
 8003c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c76:	edc7 7af2 	vstr	s15, [r7, #968]	@ 0x3c8

                Debug_Print(LOG_LEVEL_INFO, "Sample %d: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8003c7a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c7e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003c82:	edd3 7a00 	vldr	s15, [r3]
 8003c86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c8e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003c92:	edd3 6a00 	vldr	s13, [r3]
 8003c96:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003c9a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003c9e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ca2:	edd3 5a00 	vldr	s11, [r3]
 8003ca6:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003caa:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003cae:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003cb2:	ed8d 7b00 	vstr	d7, [sp]
 8003cb6:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 8003cba:	4942      	ldr	r1, [pc, #264]	@ (8003dc4 <Process_Console_Commands+0xa9c>)
 8003cbc:	2002      	movs	r0, #2
 8003cbe:	f7fd fb0d 	bl	80012dc <Debug_Print>
                           i, x_ut, y_ut, z_ut);

                HAL_Delay(100);
 8003cc2:	2064      	movs	r0, #100	@ 0x64
 8003cc4:	f004 fba2 	bl	800840c <HAL_Delay>
            for(int i = 0; i < num_samples; i++) {
 8003cc8:	f8d7 33c4 	ldr.w	r3, [r7, #964]	@ 0x3c4
 8003ccc:	3301      	adds	r3, #1
 8003cce:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 8003cd2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003cd6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003cda:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	f6ff ae91 	blt.w	8003a08 <Process_Console_Commands+0x6e0>
            }

            // Сохраняем смещения в структуре датчика
            sensor->offset[0] = sum_x / num_samples;
 8003ce6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003cea:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	ee07 3a90 	vmov	s15, r3
 8003cf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cf8:	edd7 6af4 	vldr	s13, [r7, #976]	@ 0x3d0
 8003cfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d00:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d04:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
            sensor->offset[1] = sum_y / num_samples;
 8003d0e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d12:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	ee07 3a90 	vmov	s15, r3
 8003d1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d20:	edd7 6af3 	vldr	s13, [r7, #972]	@ 0x3cc
 8003d24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d28:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d2c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            sensor->offset[2] = sum_z / num_samples;
 8003d36:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d3a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	ee07 3a90 	vmov	s15, r3
 8003d44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d48:	edd7 6af2 	vldr	s13, [r7, #968]	@ 0x3c8
 8003d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d50:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d54:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
            sensor->is_calibrated = 1;
 8003d5e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d62:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

            Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
                       sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 8003d6e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d72:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
            Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8003d7c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                       sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 8003d80:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d84:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
            Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8003d8e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       sensor->offset[0], sensor->offset[1], sensor->offset[2]);
 8003d92:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003d96:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
            Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8003da0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003da4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003da8:	ed8d 7b00 	vstr	d7, [sp]
 8003dac:	ec53 2b15 	vmov	r2, r3, d5
 8003db0:	4905      	ldr	r1, [pc, #20]	@ (8003dc8 <Process_Console_Commands+0xaa0>)
 8003db2:	2002      	movs	r0, #2
 8003db4:	f7fd fa92 	bl	80012dc <Debug_Print>
 8003db8:	f002 ba0e 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 8003dbc:	3f404189 	.word	0x3f404189
 8003dc0:	3f9ae148 	.word	0x3f9ae148
 8003dc4:	08018a90 	.word	0x08018a90
 8003dc8:	08018ab8 	.word	0x08018ab8
        }
        else if (strcmp(cmd, "read_compensated") == 0) {
 8003dcc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8003dd0:	49dc      	ldr	r1, [pc, #880]	@ (8004144 <Process_Console_Commands+0xe1c>)
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fa84 	bl	80002e0 <strcmp>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f040 8214 	bne.w	8004208 <Process_Console_Commands+0xee0>
            Debug_Print(LOG_LEVEL_INFO, "=== COMPENSATED READ ===\r\n");
 8003de0:	49d9      	ldr	r1, [pc, #868]	@ (8004148 <Process_Console_Commands+0xe20>)
 8003de2:	2002      	movs	r0, #2
 8003de4:	f7fd fa7a 	bl	80012dc <Debug_Print>

            MLX90393_t *sensor = &sensors[0];
 8003de8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003dec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003df0:	4ad6      	ldr	r2, [pc, #856]	@ (800414c <Process_Console_Commands+0xe24>)
 8003df2:	601a      	str	r2, [r3, #0]

            // Прочитать датчик (аналогично read0_correct)
            uint8_t start_cmd[2] = {0x3F, 0x00};
 8003df4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003df8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003dfc:	223f      	movs	r2, #63	@ 0x3f
 8003dfe:	801a      	strh	r2, [r3, #0]
            uint8_t start_resp[2] = {0};
 8003e00:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e04:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003e08:	2200      	movs	r2, #0
 8003e0a:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003e0c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e10:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6858      	ldr	r0, [r3, #4]
 8003e18:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e1c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	891b      	ldrh	r3, [r3, #8]
 8003e24:	2200      	movs	r2, #0
 8003e26:	4619      	mov	r1, r3
 8003e28:	f007 f8ac 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8003e2c:	2001      	movs	r0, #1
 8003e2e:	f004 faed 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8003e32:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e36:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6818      	ldr	r0, [r3, #0]
 8003e3e:	f507 7203 	add.w	r2, r7, #524	@ 0x20c
 8003e42:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 8003e46:	2364      	movs	r3, #100	@ 0x64
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	f00a f83e 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003e50:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e54:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6858      	ldr	r0, [r3, #4]
 8003e5c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e60:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	891b      	ldrh	r3, [r3, #8]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	f007 f88a 	bl	800af84 <HAL_GPIO_WritePin>

            HAL_Delay(20);
 8003e70:	2014      	movs	r0, #20
 8003e72:	f004 facb 	bl	800840c <HAL_Delay>

            uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8003e76:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e7a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003e7e:	224f      	movs	r2, #79	@ 0x4f
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	3304      	adds	r3, #4
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	809a      	strh	r2, [r3, #4]
            uint8_t read_resp[10] = {0};
 8003e8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e8e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	605a      	str	r2, [r3, #4]
 8003e98:	811a      	strh	r2, [r3, #8]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003e9a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003e9e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6858      	ldr	r0, [r3, #4]
 8003ea6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003eaa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	891b      	ldrh	r3, [r3, #8]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f007 f865 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8003eba:	2001      	movs	r0, #1
 8003ebc:	f004 faa6 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 8003ec0:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ec4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6818      	ldr	r0, [r3, #0]
 8003ecc:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 8003ed0:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8003ed4:	2364      	movs	r3, #100	@ 0x64
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	230a      	movs	r3, #10
 8003eda:	f009 fff7 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003ede:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ee2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6858      	ldr	r0, [r3, #4]
 8003eea:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003eee:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	891b      	ldrh	r3, [r3, #8]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	4619      	mov	r1, r3
 8003efa:	f007 f843 	bl	800af84 <HAL_GPIO_WritePin>

            // Парсим данные
            int16_t t_raw = (read_resp[2] << 8) | read_resp[3];
 8003efe:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f06:	789b      	ldrb	r3, [r3, #2]
 8003f08:	b21b      	sxth	r3, r3
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	b219      	sxth	r1, r3
 8003f0e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f16:	78db      	ldrb	r3, [r3, #3]
 8003f18:	b21a      	sxth	r2, r3
 8003f1a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f1e:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8003f22:	430a      	orrs	r2, r1
 8003f24:	801a      	strh	r2, [r3, #0]
            int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8003f26:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f2e:	791b      	ldrb	r3, [r3, #4]
 8003f30:	b21b      	sxth	r3, r3
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	b219      	sxth	r1, r3
 8003f36:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f3e:	795b      	ldrb	r3, [r3, #5]
 8003f40:	b21a      	sxth	r2, r3
 8003f42:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f46:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	801a      	strh	r2, [r3, #0]
            int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8003f4e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f56:	799b      	ldrb	r3, [r3, #6]
 8003f58:	b21b      	sxth	r3, r3
 8003f5a:	021b      	lsls	r3, r3, #8
 8003f5c:	b219      	sxth	r1, r3
 8003f5e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f66:	79db      	ldrb	r3, [r3, #7]
 8003f68:	b21a      	sxth	r2, r3
 8003f6a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f6e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8003f72:	430a      	orrs	r2, r1
 8003f74:	801a      	strh	r2, [r3, #0]
            int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8003f76:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f7e:	7a1b      	ldrb	r3, [r3, #8]
 8003f80:	b21b      	sxth	r3, r3
 8003f82:	021b      	lsls	r3, r3, #8
 8003f84:	b219      	sxth	r1, r3
 8003f86:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f8e:	7a5b      	ldrb	r3, [r3, #9]
 8003f90:	b21a      	sxth	r2, r3
 8003f92:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003f96:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	801a      	strh	r2, [r3, #0]

            // Коэффициенты для GAIN_SEL=0
            float lsb_xy = 0.751f;
 8003f9e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003fa2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003fa6:	4a6a      	ldr	r2, [pc, #424]	@ (8004150 <Process_Console_Commands+0xe28>)
 8003fa8:	601a      	str	r2, [r3, #0]
            float lsb_z = 1.210f;
 8003faa:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003fae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003fb2:	4a68      	ldr	r2, [pc, #416]	@ (8004154 <Process_Console_Commands+0xe2c>)
 8003fb4:	601a      	str	r2, [r3, #0]

            float x_ut = x_raw * lsb_xy;
 8003fb6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003fba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003fbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fc2:	ee07 3a90 	vmov	s15, r3
 8003fc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fca:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003fce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003fd2:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8003fd6:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8003fda:	ed92 7a00 	vldr	s14, [r2]
 8003fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe2:	edc3 7a00 	vstr	s15, [r3]
            float y_ut = y_raw * lsb_xy;
 8003fe6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003fea:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8003fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ff2:	ee07 3a90 	vmov	s15, r3
 8003ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ffa:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003ffe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004002:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8004006:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 800400a:	ed92 7a00 	vldr	s14, [r2]
 800400e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004012:	edc3 7a00 	vstr	s15, [r3]
            float z_ut = z_raw * lsb_z;
 8004016:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800401a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800401e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004022:	ee07 3a90 	vmov	s15, r3
 8004026:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800402a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800402e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004032:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 8004036:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800403a:	ed92 7a00 	vldr	s14, [r2]
 800403e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004042:	edc3 7a00 	vstr	s15, [r3]
            float temp = Calculate_Temperature(t_raw);
 8004046:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800404a:	f5a3 749c 	sub.w	r4, r3, #312	@ 0x138
 800404e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004052:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8004056:	f9b3 3000 	ldrsh.w	r3, [r3]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fe fd80 	bl	8002b60 <Calculate_Temperature>
 8004060:	ed84 0a00 	vstr	s0, [r4]

            // Применяем компенсацию
            float x_comp = x_ut - sensor->offset[0];
 8004064:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004068:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8004072:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004076:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800407a:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 800407e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004082:	ed92 7a00 	vldr	s14, [r2]
 8004086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800408a:	edc3 7a00 	vstr	s15, [r3]
            float y_comp = y_ut - sensor->offset[1];
 800408e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004092:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800409c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80040a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80040a4:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 80040a8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80040ac:	ed92 7a00 	vldr	s14, [r2]
 80040b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040b4:	edc3 7a00 	vstr	s15, [r3]
            float z_comp = z_ut - sensor->offset[2];
 80040b8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80040bc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80040c6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80040ca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80040ce:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 80040d2:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80040d6:	ed92 7a00 	vldr	s14, [r2]
 80040da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040de:	edc3 7a00 	vstr	s15, [r3]

            float magnitude = sqrtf(x_comp*x_comp + y_comp*y_comp + z_comp*z_comp);
 80040e2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80040e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80040ea:	edd3 7a00 	vldr	s15, [r3]
 80040ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80040f2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80040f6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80040fa:	edd3 7a00 	vldr	s15, [r3]
 80040fe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004102:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004106:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800410a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800410e:	edd3 7a00 	vldr	s15, [r3]
 8004112:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800411a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800411e:	f5a3 74a4 	sub.w	r4, r3, #328	@ 0x148
 8004122:	eeb0 0a67 	vmov.f32	s0, s15
 8004126:	f013 f843 	bl	80171b0 <sqrtf>
 800412a:	ed84 0a00 	vstr	s0, [r4]

            Debug_Print(LOG_LEVEL_INFO, "Raw: X=%.1f, Y=%.1f, Z=%.1f µT\r\n", x_ut, y_ut, z_ut);
 800412e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004132:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004136:	edd3 7a00 	vldr	s15, [r3]
 800413a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800413e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004142:	e009      	b.n	8004158 <Process_Console_Commands+0xe30>
 8004144:	08018ae8 	.word	0x08018ae8
 8004148:	08018afc 	.word	0x08018afc
 800414c:	24000a2c 	.word	0x24000a2c
 8004150:	3f404189 	.word	0x3f404189
 8004154:	3f9ae148 	.word	0x3f9ae148
 8004158:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800415c:	edd3 7a00 	vldr	s15, [r3]
 8004160:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004164:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004168:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800416c:	edd3 6a00 	vldr	s13, [r3]
 8004170:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8004174:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004178:	ed8d 7b00 	vstr	d7, [sp]
 800417c:	ec53 2b15 	vmov	r2, r3, d5
 8004180:	4982      	ldr	r1, [pc, #520]	@ (800438c <Process_Console_Commands+0x1064>)
 8004182:	2002      	movs	r0, #2
 8004184:	f7fd f8aa 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Compensated: X=%.1f, Y=%.1f, Z=%.1f µT\r\n",
 8004188:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800418c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004190:	edd3 7a00 	vldr	s15, [r3]
 8004194:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8004198:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800419c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80041a0:	edd3 7a00 	vldr	s15, [r3]
 80041a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041a8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80041ac:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80041b0:	edd3 6a00 	vldr	s13, [r3]
 80041b4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80041b8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80041bc:	ed8d 7b00 	vstr	d7, [sp]
 80041c0:	ec53 2b15 	vmov	r2, r3, d5
 80041c4:	4972      	ldr	r1, [pc, #456]	@ (8004390 <Process_Console_Commands+0x1068>)
 80041c6:	2002      	movs	r0, #2
 80041c8:	f7fd f888 	bl	80012dc <Debug_Print>
                       x_comp, y_comp, z_comp);
            Debug_Print(LOG_LEVEL_INFO, "Magnitude: %.1f µT (Earth: ~50 µT)\r\n", magnitude);
 80041cc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80041d0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041d4:	edd3 7a00 	vldr	s15, [r3]
 80041d8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041dc:	ec53 2b17 	vmov	r2, r3, d7
 80041e0:	496c      	ldr	r1, [pc, #432]	@ (8004394 <Process_Console_Commands+0x106c>)
 80041e2:	2002      	movs	r0, #2
 80041e4:	f7fd f87a 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Temperature: %.1f°C\r\n", temp);
 80041e8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80041ec:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80041f0:	edd3 7a00 	vldr	s15, [r3]
 80041f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041f8:	ec53 2b17 	vmov	r2, r3, d7
 80041fc:	4966      	ldr	r1, [pc, #408]	@ (8004398 <Process_Console_Commands+0x1070>)
 80041fe:	2002      	movs	r0, #2
 8004200:	f7fd f86c 	bl	80012dc <Debug_Print>
 8004204:	f001 bfe8 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "coil_influence") == 0) {
 8004208:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800420c:	4963      	ldr	r1, [pc, #396]	@ (800439c <Process_Console_Commands+0x1074>)
 800420e:	4618      	mov	r0, r3
 8004210:	f7fc f866 	bl	80002e0 <strcmp>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d11f      	bne.n	800425a <Process_Console_Commands+0xf32>
            Debug_Print(LOG_LEVEL_INFO, "=== TESTING COIL INFLUENCE ===\r\n");
 800421a:	4961      	ldr	r1, [pc, #388]	@ (80043a0 <Process_Console_Commands+0x1078>)
 800421c:	2002      	movs	r0, #2
 800421e:	f7fd f85d 	bl	80012dc <Debug_Print>

            // 1. Измерить с выключенными катушками
            Debug_Print(LOG_LEVEL_INFO, "1. All coils OFF:\r\n");
 8004222:	4960      	ldr	r1, [pc, #384]	@ (80043a4 <Process_Console_Commands+0x107c>)
 8004224:	2002      	movs	r0, #2
 8004226:	f7fd f859 	bl	80012dc <Debug_Print>
            // MLX90393_t *sensor = &sensors[0];

            // ... код измерения аналогичный read_compensated ...

            // 2. Включить одну катушку на 10%
            Debug_Print(LOG_LEVEL_INFO, "\r\n2. Coil 0 at 10%%:\r\n");
 800422a:	495f      	ldr	r1, [pc, #380]	@ (80043a8 <Process_Console_Commands+0x1080>)
 800422c:	2002      	movs	r0, #2
 800422e:	f7fd f855 	bl	80012dc <Debug_Print>
            Set_Coil_Power(0, 0.1f);
 8004232:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 80043ac <Process_Console_Commands+0x1084>
 8004236:	2000      	movs	r0, #0
 8004238:	f7fc fd84 	bl	8000d44 <Set_Coil_Power>
            HAL_Delay(500);
 800423c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004240:	f004 f8e4 	bl	800840c <HAL_Delay>

            // ... код измерения ...

            // 3. Выключить
            Set_Coil_Power(0, 0.0f);
 8004244:	ed9f 0a5a 	vldr	s0, [pc, #360]	@ 80043b0 <Process_Console_Commands+0x1088>
 8004248:	2000      	movs	r0, #0
 800424a:	f7fc fd7b 	bl	8000d44 <Set_Coil_Power>
            HAL_Delay(500);
 800424e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004252:	f004 f8db 	bl	800840c <HAL_Delay>
 8004256:	f001 bfbf 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "checkmode") == 0) {
 800425a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800425e:	4955      	ldr	r1, [pc, #340]	@ (80043b4 <Process_Console_Commands+0x108c>)
 8004260:	4618      	mov	r0, r3
 8004262:	f7fc f83d 	bl	80002e0 <strcmp>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	f040 80af 	bne.w	80043cc <Process_Console_Commands+0x10a4>
            Debug_Print(LOG_LEVEL_INFO, "=== CHECKING SENSOR MODE ===\r\n");
 800426e:	4952      	ldr	r1, [pc, #328]	@ (80043b8 <Process_Console_Commands+0x1090>)
 8004270:	2002      	movs	r0, #2
 8004272:	f7fd f833 	bl	80012dc <Debug_Print>

            // 1. Попробуем прочитать регистр 1 (COMM_MODE)
            uint8_t tx[4] = {0x50, 0x04, 0x00, 0x00}; // RR reg1 (адрес 0x01 << 2 = 0x04)
 8004276:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800427a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800427e:	f44f 628a 	mov.w	r2, #1104	@ 0x450
 8004282:	601a      	str	r2, [r3, #0]
            uint8_t rx[4] = {0};
 8004284:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004288:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8004290:	2200      	movs	r2, #0
 8004292:	2101      	movs	r1, #1
 8004294:	4849      	ldr	r0, [pc, #292]	@ (80043bc <Process_Console_Commands+0x1094>)
 8004296:	f006 fe75 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 800429a:	2001      	movs	r0, #1
 800429c:	f004 f8b6 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(&hspi1, tx, rx, 4, 100);
 80042a0:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 80042a4:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 80042a8:	2364      	movs	r3, #100	@ 0x64
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	2304      	movs	r3, #4
 80042ae:	4844      	ldr	r0, [pc, #272]	@ (80043c0 <Process_Console_Commands+0x1098>)
 80042b0:	f009 fe0c 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80042b4:	2201      	movs	r2, #1
 80042b6:	2101      	movs	r1, #1
 80042b8:	4840      	ldr	r0, [pc, #256]	@ (80043bc <Process_Console_Commands+0x1094>)
 80042ba:	f006 fe63 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Read reg1 response: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",
                       rx[0], rx[1], rx[2], rx[3]);
 80042be:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80042c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042c6:	781b      	ldrb	r3, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Read reg1 response: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",
 80042c8:	4619      	mov	r1, r3
                       rx[0], rx[1], rx[2], rx[3]);
 80042ca:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80042ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042d2:	785b      	ldrb	r3, [r3, #1]
            Debug_Print(LOG_LEVEL_INFO, "Read reg1 response: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",
 80042d4:	4618      	mov	r0, r3
                       rx[0], rx[1], rx[2], rx[3]);
 80042d6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80042da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042de:	789b      	ldrb	r3, [r3, #2]
            Debug_Print(LOG_LEVEL_INFO, "Read reg1 response: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",
 80042e0:	461a      	mov	r2, r3
                       rx[0], rx[1], rx[2], rx[3]);
 80042e2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80042e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042ea:	78db      	ldrb	r3, [r3, #3]
            Debug_Print(LOG_LEVEL_INFO, "Read reg1 response: 0x%02X 0x%02X 0x%02X 0x%02X\r\n",
 80042ec:	9301      	str	r3, [sp, #4]
 80042ee:	9200      	str	r2, [sp, #0]
 80042f0:	4603      	mov	r3, r0
 80042f2:	460a      	mov	r2, r1
 80042f4:	4933      	ldr	r1, [pc, #204]	@ (80043c4 <Process_Console_Commands+0x109c>)
 80042f6:	2002      	movs	r0, #2
 80042f8:	f7fc fff0 	bl	80012dc <Debug_Print>

            // 2. Проверим, отвечает ли датчик вообще
            for(int i = 0; i < 3; i++) {
 80042fc:	2300      	movs	r3, #0
 80042fe:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
 8004302:	e03d      	b.n	8004380 <Process_Console_Commands+0x1058>
                uint8_t nop_cmd[2] = {0x00, 0x00};
 8004304:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004308:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800430c:	2200      	movs	r2, #0
 800430e:	801a      	strh	r2, [r3, #0]
                uint8_t nop_resp[2] = {0};
 8004310:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004314:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8004318:	2200      	movs	r2, #0
 800431a:	801a      	strh	r2, [r3, #0]

                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800431c:	2200      	movs	r2, #0
 800431e:	2101      	movs	r1, #1
 8004320:	4826      	ldr	r0, [pc, #152]	@ (80043bc <Process_Console_Commands+0x1094>)
 8004322:	f006 fe2f 	bl	800af84 <HAL_GPIO_WritePin>
                HAL_Delay(1);
 8004326:	2001      	movs	r0, #1
 8004328:	f004 f870 	bl	800840c <HAL_Delay>
                HAL_SPI_TransmitReceive(&hspi1, nop_cmd, nop_resp, 2, 100);
 800432c:	f507 72f2 	add.w	r2, r7, #484	@ 0x1e4
 8004330:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 8004334:	2364      	movs	r3, #100	@ 0x64
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	2302      	movs	r3, #2
 800433a:	4821      	ldr	r0, [pc, #132]	@ (80043c0 <Process_Console_Commands+0x1098>)
 800433c:	f009 fdc6 	bl	800decc <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8004340:	2201      	movs	r2, #1
 8004342:	2101      	movs	r1, #1
 8004344:	481d      	ldr	r0, [pc, #116]	@ (80043bc <Process_Console_Commands+0x1094>)
 8004346:	f006 fe1d 	bl	800af84 <HAL_GPIO_WritePin>

                Debug_Print(LOG_LEVEL_INFO, "NOP attempt %d: 0x%02X 0x%02X\r\n",
                           i, nop_resp[0], nop_resp[1]);
 800434a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800434e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8004352:	781b      	ldrb	r3, [r3, #0]
                Debug_Print(LOG_LEVEL_INFO, "NOP attempt %d: 0x%02X 0x%02X\r\n",
 8004354:	461a      	mov	r2, r3
                           i, nop_resp[0], nop_resp[1]);
 8004356:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800435a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800435e:	785b      	ldrb	r3, [r3, #1]
                Debug_Print(LOG_LEVEL_INFO, "NOP attempt %d: 0x%02X 0x%02X\r\n",
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	4613      	mov	r3, r2
 8004364:	f8d7 23c0 	ldr.w	r2, [r7, #960]	@ 0x3c0
 8004368:	4917      	ldr	r1, [pc, #92]	@ (80043c8 <Process_Console_Commands+0x10a0>)
 800436a:	2002      	movs	r0, #2
 800436c:	f7fc ffb6 	bl	80012dc <Debug_Print>
                HAL_Delay(10);
 8004370:	200a      	movs	r0, #10
 8004372:	f004 f84b 	bl	800840c <HAL_Delay>
            for(int i = 0; i < 3; i++) {
 8004376:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 800437a:	3301      	adds	r3, #1
 800437c:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
 8004380:	f8d7 33c0 	ldr.w	r3, [r7, #960]	@ 0x3c0
 8004384:	2b02      	cmp	r3, #2
 8004386:	ddbd      	ble.n	8004304 <Process_Console_Commands+0xfdc>
 8004388:	f001 bf26 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 800438c:	08018b18 	.word	0x08018b18
 8004390:	08018b3c 	.word	0x08018b3c
 8004394:	08018b68 	.word	0x08018b68
 8004398:	08018b90 	.word	0x08018b90
 800439c:	08018ba8 	.word	0x08018ba8
 80043a0:	08018bb8 	.word	0x08018bb8
 80043a4:	08018bdc 	.word	0x08018bdc
 80043a8:	08018bf0 	.word	0x08018bf0
 80043ac:	3dcccccd 	.word	0x3dcccccd
 80043b0:	00000000 	.word	0x00000000
 80043b4:	08018c08 	.word	0x08018c08
 80043b8:	08018c14 	.word	0x08018c14
 80043bc:	58020800 	.word	0x58020800
 80043c0:	24000e90 	.word	0x24000e90
 80043c4:	08018c34 	.word	0x08018c34
 80043c8:	08018c68 	.word	0x08018c68
            }
        }
        else if (strcmp(cmd, "testcoeff") == 0) {
 80043cc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80043d0:	49c0      	ldr	r1, [pc, #768]	@ (80046d4 <Process_Console_Commands+0x13ac>)
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fb ff84 	bl	80002e0 <strcmp>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f040 818e 	bne.w	80046fc <Process_Console_Commands+0x13d4>
            Debug_Print(LOG_LEVEL_INFO, "=== TESTING DIFFERENT COEFFICIENTS ===\r\n");
 80043e0:	49bd      	ldr	r1, [pc, #756]	@ (80046d8 <Process_Console_Commands+0x13b0>)
 80043e2:	2002      	movs	r0, #2
 80043e4:	f7fc ff7a 	bl	80012dc <Debug_Print>

            // Примерные данные из read0
            int16_t t_raw = -19626;
 80043e8:	f24b 3356 	movw	r3, #45910	@ 0xb356
 80043ec:	f8a7 32fe 	strh.w	r3, [r7, #766]	@ 0x2fe
            int16_t x_raw = 1356;
 80043f0:	f240 534c 	movw	r3, #1356	@ 0x54c
 80043f4:	f8a7 32fc 	strh.w	r3, [r7, #764]	@ 0x2fc
            int16_t y_raw = 32;
 80043f8:	2320      	movs	r3, #32
 80043fa:	f8a7 32fa 	strh.w	r3, [r7, #762]	@ 0x2fa
            int16_t z_raw = 1364;
 80043fe:	f240 5354 	movw	r3, #1364	@ 0x554
 8004402:	f8a7 32f8 	strh.w	r3, [r7, #760]	@ 0x2f8

            Debug_Print(LOG_LEVEL_INFO, "Raw: t=%d, x=%d, y=%d, z=%d\r\n", t_raw, x_raw, y_raw, z_raw);
 8004406:	f9b7 12fe 	ldrsh.w	r1, [r7, #766]	@ 0x2fe
 800440a:	f9b7 02fc 	ldrsh.w	r0, [r7, #764]	@ 0x2fc
 800440e:	f9b7 32fa 	ldrsh.w	r3, [r7, #762]	@ 0x2fa
 8004412:	f9b7 22f8 	ldrsh.w	r2, [r7, #760]	@ 0x2f8
 8004416:	9201      	str	r2, [sp, #4]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	4603      	mov	r3, r0
 800441c:	460a      	mov	r2, r1
 800441e:	49af      	ldr	r1, [pc, #700]	@ (80046dc <Process_Console_Commands+0x13b4>)
 8004420:	2002      	movs	r0, #2
 8004422:	f7fc ff5b 	bl	80012dc <Debug_Print>

            // GAIN_SEL=0 (default)
            float lsb_xy_0 = 0.751f;
 8004426:	4bae      	ldr	r3, [pc, #696]	@ (80046e0 <Process_Console_Commands+0x13b8>)
 8004428:	f8c7 32f4 	str.w	r3, [r7, #756]	@ 0x2f4
            float lsb_z_0 = 1.210f;
 800442c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004430:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004434:	4aab      	ldr	r2, [pc, #684]	@ (80046e4 <Process_Console_Commands+0x13bc>)
 8004436:	601a      	str	r2, [r3, #0]
            float temp_0 = Calculate_Temperature(t_raw);
 8004438:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800443c:	f5a3 7482 	sub.w	r4, r3, #260	@ 0x104
 8004440:	f9b7 32fe 	ldrsh.w	r3, [r7, #766]	@ 0x2fe
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe fb8b 	bl	8002b60 <Calculate_Temperature>
 800444a:	ed84 0a00 	vstr	s0, [r4]

            // GAIN_SEL=5 (attempted)
            float lsb_xy_5 = 0.250f;
 800444e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004452:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004456:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 800445a:	601a      	str	r2, [r3, #0]
            float lsb_z_5 = 0.403f;
 800445c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004460:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004464:	4aa0      	ldr	r2, [pc, #640]	@ (80046e8 <Process_Console_Commands+0x13c0>)
 8004466:	601a      	str	r2, [r3, #0]

            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=0: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
                       x_raw * lsb_xy_0, y_raw * lsb_xy_0, z_raw * lsb_z_0, temp_0);
 8004468:	f9b7 32fc 	ldrsh.w	r3, [r7, #764]	@ 0x2fc
 800446c:	ee07 3a90 	vmov	s15, r3
 8004470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004474:	edd7 7abd 	vldr	s15, [r7, #756]	@ 0x2f4
 8004478:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=0: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 800447c:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
                       x_raw * lsb_xy_0, y_raw * lsb_xy_0, z_raw * lsb_z_0, temp_0);
 8004480:	f9b7 32fa 	ldrsh.w	r3, [r7, #762]	@ 0x2fa
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800448c:	edd7 7abd 	vldr	s15, [r7, #756]	@ 0x2f4
 8004490:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=0: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8004494:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       x_raw * lsb_xy_0, y_raw * lsb_xy_0, z_raw * lsb_z_0, temp_0);
 8004498:	f9b7 32f8 	ldrsh.w	r3, [r7, #760]	@ 0x2f8
 800449c:	ee06 3a90 	vmov	s13, r3
 80044a0:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 80044a4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80044a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80044ac:	edd3 6a00 	vldr	s13, [r3]
 80044b0:	ee66 6a26 	vmul.f32	s13, s12, s13
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=0: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 80044b4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80044b8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80044bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80044c0:	edd3 5a00 	vldr	s11, [r3]
 80044c4:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80044c8:	ed8d 5b04 	vstr	d5, [sp, #16]
 80044cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80044d0:	ed8d 7b00 	vstr	d7, [sp]
 80044d4:	ec53 2b14 	vmov	r2, r3, d4
 80044d8:	4984      	ldr	r1, [pc, #528]	@ (80046ec <Process_Console_Commands+0x13c4>)
 80044da:	2002      	movs	r0, #2
 80044dc:	f7fc fefe 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=5: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
                       x_raw * lsb_xy_5, y_raw * lsb_xy_5, z_raw * lsb_z_5, temp_0);
 80044e0:	f9b7 32fc 	ldrsh.w	r3, [r7, #764]	@ 0x2fc
 80044e4:	ee07 3a90 	vmov	s15, r3
 80044e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044ec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80044f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80044f4:	edd3 7a00 	vldr	s15, [r3]
 80044f8:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=5: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 80044fc:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
                       x_raw * lsb_xy_5, y_raw * lsb_xy_5, z_raw * lsb_z_5, temp_0);
 8004500:	f9b7 32fa 	ldrsh.w	r3, [r7, #762]	@ 0x2fa
 8004504:	ee07 3a90 	vmov	s15, r3
 8004508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800450c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004510:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004514:	edd3 7a00 	vldr	s15, [r3]
 8004518:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=5: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 800451c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       x_raw * lsb_xy_5, y_raw * lsb_xy_5, z_raw * lsb_z_5, temp_0);
 8004520:	f9b7 32f8 	ldrsh.w	r3, [r7, #760]	@ 0x2f8
 8004524:	ee06 3a90 	vmov	s13, r3
 8004528:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 800452c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004530:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004534:	edd3 6a00 	vldr	s13, [r3]
 8004538:	ee66 6a26 	vmul.f32	s13, s12, s13
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL=5: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 800453c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8004540:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004544:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004548:	edd3 5a00 	vldr	s11, [r3]
 800454c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8004550:	ed8d 5b04 	vstr	d5, [sp, #16]
 8004554:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004558:	ed8d 7b00 	vstr	d7, [sp]
 800455c:	ec53 2b14 	vmov	r2, r3, d4
 8004560:	4963      	ldr	r1, [pc, #396]	@ (80046f0 <Process_Console_Commands+0x13c8>)
 8004562:	2002      	movs	r0, #2
 8004564:	f7fc feba 	bl	80012dc <Debug_Print>

            // Земное поле должно быть ~50 µT
            float magnitude_0 = sqrtf(powf(x_raw * lsb_xy_0, 2) + powf(y_raw * lsb_xy_0, 2) + powf(z_raw * lsb_z_0, 2));
 8004568:	f9b7 32fc 	ldrsh.w	r3, [r7, #764]	@ 0x2fc
 800456c:	ee07 3a90 	vmov	s15, r3
 8004570:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004574:	edd7 7abd 	vldr	s15, [r7, #756]	@ 0x2f4
 8004578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800457c:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004580:	eeb0 0a67 	vmov.f32	s0, s15
 8004584:	f012 fe4c 	bl	8017220 <powf>
 8004588:	eeb0 8a40 	vmov.f32	s16, s0
 800458c:	f9b7 32fa 	ldrsh.w	r3, [r7, #762]	@ 0x2fa
 8004590:	ee07 3a90 	vmov	s15, r3
 8004594:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004598:	edd7 7abd 	vldr	s15, [r7, #756]	@ 0x2f4
 800459c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045a0:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80045a4:	eeb0 0a67 	vmov.f32	s0, s15
 80045a8:	f012 fe3a 	bl	8017220 <powf>
 80045ac:	eef0 7a40 	vmov.f32	s15, s0
 80045b0:	ee38 8a27 	vadd.f32	s16, s16, s15
 80045b4:	f9b7 32f8 	ldrsh.w	r3, [r7, #760]	@ 0x2f8
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045c0:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80045c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80045c8:	edd3 7a00 	vldr	s15, [r3]
 80045cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d0:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80045d4:	eeb0 0a67 	vmov.f32	s0, s15
 80045d8:	f012 fe22 	bl	8017220 <powf>
 80045dc:	eef0 7a40 	vmov.f32	s15, s0
 80045e0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80045e4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80045e8:	f5a3 7488 	sub.w	r4, r3, #272	@ 0x110
 80045ec:	eeb0 0a67 	vmov.f32	s0, s15
 80045f0:	f012 fdde 	bl	80171b0 <sqrtf>
 80045f4:	ed84 0a00 	vstr	s0, [r4]
            float magnitude_5 = sqrtf(powf(x_raw * lsb_xy_5, 2) + powf(y_raw * lsb_xy_5, 2) + powf(z_raw * lsb_z_5, 2));
 80045f8:	f9b7 32fc 	ldrsh.w	r3, [r7, #764]	@ 0x2fc
 80045fc:	ee07 3a90 	vmov	s15, r3
 8004600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004604:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004608:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800460c:	edd3 7a00 	vldr	s15, [r3]
 8004610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004614:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004618:	eeb0 0a67 	vmov.f32	s0, s15
 800461c:	f012 fe00 	bl	8017220 <powf>
 8004620:	eeb0 8a40 	vmov.f32	s16, s0
 8004624:	f9b7 32fa 	ldrsh.w	r3, [r7, #762]	@ 0x2fa
 8004628:	ee07 3a90 	vmov	s15, r3
 800462c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004630:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004638:	edd3 7a00 	vldr	s15, [r3]
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004644:	eeb0 0a67 	vmov.f32	s0, s15
 8004648:	f012 fdea 	bl	8017220 <powf>
 800464c:	eef0 7a40 	vmov.f32	s15, s0
 8004650:	ee38 8a27 	vadd.f32	s16, s16, s15
 8004654:	f9b7 32f8 	ldrsh.w	r3, [r7, #760]	@ 0x2f8
 8004658:	ee07 3a90 	vmov	s15, r3
 800465c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004660:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004668:	edd3 7a00 	vldr	s15, [r3]
 800466c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004670:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8004674:	eeb0 0a67 	vmov.f32	s0, s15
 8004678:	f012 fdd2 	bl	8017220 <powf>
 800467c:	eef0 7a40 	vmov.f32	s15, s0
 8004680:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004684:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004688:	f5a3 748a 	sub.w	r4, r3, #276	@ 0x114
 800468c:	eeb0 0a67 	vmov.f32	s0, s15
 8004690:	f012 fd8e 	bl	80171b0 <sqrtf>
 8004694:	ed84 0a00 	vstr	s0, [r4]

            Debug_Print(LOG_LEVEL_INFO, "Magnitude GAIN_SEL=0: %.1f µT\r\n", magnitude_0);
 8004698:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800469c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80046a0:	edd3 7a00 	vldr	s15, [r3]
 80046a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046a8:	ec53 2b17 	vmov	r2, r3, d7
 80046ac:	4911      	ldr	r1, [pc, #68]	@ (80046f4 <Process_Console_Commands+0x13cc>)
 80046ae:	2002      	movs	r0, #2
 80046b0:	f7fc fe14 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Magnitude GAIN_SEL=5: %.1f µT\r\n", magnitude_5);
 80046b4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80046b8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80046bc:	edd3 7a00 	vldr	s15, [r3]
 80046c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046c4:	ec53 2b17 	vmov	r2, r3, d7
 80046c8:	490b      	ldr	r1, [pc, #44]	@ (80046f8 <Process_Console_Commands+0x13d0>)
 80046ca:	2002      	movs	r0, #2
 80046cc:	f7fc fe06 	bl	80012dc <Debug_Print>
 80046d0:	f001 bd82 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 80046d4:	08018c88 	.word	0x08018c88
 80046d8:	08018c94 	.word	0x08018c94
 80046dc:	08018cc0 	.word	0x08018cc0
 80046e0:	3f404189 	.word	0x3f404189
 80046e4:	3f9ae148 	.word	0x3f9ae148
 80046e8:	3ece5604 	.word	0x3ece5604
 80046ec:	08018ce0 	.word	0x08018ce0
 80046f0:	08018d14 	.word	0x08018d14
 80046f4:	08018d48 	.word	0x08018d48
 80046f8:	08018d6c 	.word	0x08018d6c
        }
        else if (strcmp(cmd, "read0_correct") == 0) {
 80046fc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8004700:	49b4      	ldr	r1, [pc, #720]	@ (80049d4 <Process_Console_Commands+0x16ac>)
 8004702:	4618      	mov	r0, r3
 8004704:	f7fb fdec 	bl	80002e0 <strcmp>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	f040 8144 	bne.w	8004998 <Process_Console_Commands+0x1670>
            Debug_Print(LOG_LEVEL_INFO, "=== READ SENSOR 0 (GAIN_SEL=0) ===\r\n");
 8004710:	49b1      	ldr	r1, [pc, #708]	@ (80049d8 <Process_Console_Commands+0x16b0>)
 8004712:	2002      	movs	r0, #2
 8004714:	f7fc fde2 	bl	80012dc <Debug_Print>

            MLX90393_t *sensor = &sensors[0];
 8004718:	4bb0      	ldr	r3, [pc, #704]	@ (80049dc <Process_Console_Commands+0x16b4>)
 800471a:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324

            // Простая последовательность без сброса
            uint8_t start_cmd[2] = {0x3F, 0x00}; // Start measurement XYZT
 800471e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004722:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8004726:	223f      	movs	r2, #63	@ 0x3f
 8004728:	801a      	strh	r2, [r3, #0]
            uint8_t start_resp[2] = {0};
 800472a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800472e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8004732:	2200      	movs	r2, #0
 8004734:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8004736:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 800473a:	6858      	ldr	r0, [r3, #4]
 800473c:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8004740:	891b      	ldrh	r3, [r3, #8]
 8004742:	2200      	movs	r2, #0
 8004744:	4619      	mov	r1, r3
 8004746:	f006 fc1d 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 800474a:	2001      	movs	r0, #1
 800474c:	f003 fe5e 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8004750:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800475a:	f507 71f0 	add.w	r1, r7, #480	@ 0x1e0
 800475e:	2364      	movs	r3, #100	@ 0x64
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	2302      	movs	r3, #2
 8004764:	f009 fbb2 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8004768:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 800476c:	6858      	ldr	r0, [r3, #4]
 800476e:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 8004772:	891b      	ldrh	r3, [r3, #8]
 8004774:	2201      	movs	r2, #1
 8004776:	4619      	mov	r1, r3
 8004778:	f006 fc04 	bl	800af84 <HAL_GPIO_WritePin>

            HAL_Delay(20); // Ожидание измерения
 800477c:	2014      	movs	r0, #20
 800477e:	f003 fe45 	bl	800840c <HAL_Delay>

            uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8004782:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004786:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 800478a:	224f      	movs	r2, #79	@ 0x4f
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	3304      	adds	r3, #4
 8004790:	2200      	movs	r2, #0
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	809a      	strh	r2, [r3, #4]
            uint8_t read_resp[10] = {0};
 8004796:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800479a:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	605a      	str	r2, [r3, #4]
 80047a4:	811a      	strh	r2, [r3, #8]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80047a6:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80047aa:	6858      	ldr	r0, [r3, #4]
 80047ac:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80047b0:	891b      	ldrh	r3, [r3, #8]
 80047b2:	2200      	movs	r2, #0
 80047b4:	4619      	mov	r1, r3
 80047b6:	f006 fbe5 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 80047ba:	2001      	movs	r0, #1
 80047bc:	f003 fe26 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 80047c0:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80047c4:	6818      	ldr	r0, [r3, #0]
 80047c6:	f507 72e2 	add.w	r2, r7, #452	@ 0x1c4
 80047ca:	f507 71e8 	add.w	r1, r7, #464	@ 0x1d0
 80047ce:	2364      	movs	r3, #100	@ 0x64
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	230a      	movs	r3, #10
 80047d4:	f009 fb7a 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80047d8:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80047dc:	6858      	ldr	r0, [r3, #4]
 80047de:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
 80047e2:	891b      	ldrh	r3, [r3, #8]
 80047e4:	2201      	movs	r2, #1
 80047e6:	4619      	mov	r1, r3
 80047e8:	f006 fbcc 	bl	800af84 <HAL_GPIO_WritePin>

            // Парсим данные
            int16_t t_raw = (read_resp[2] << 8) | read_resp[3];
 80047ec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80047f0:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 80047f4:	789b      	ldrb	r3, [r3, #2]
 80047f6:	b21b      	sxth	r3, r3
 80047f8:	021b      	lsls	r3, r3, #8
 80047fa:	b21a      	sxth	r2, r3
 80047fc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004800:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8004804:	78db      	ldrb	r3, [r3, #3]
 8004806:	b21b      	sxth	r3, r3
 8004808:	4313      	orrs	r3, r2
 800480a:	f8a7 3322 	strh.w	r3, [r7, #802]	@ 0x322
            int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 800480e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004812:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8004816:	791b      	ldrb	r3, [r3, #4]
 8004818:	b21b      	sxth	r3, r3
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	b21a      	sxth	r2, r3
 800481e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004822:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8004826:	795b      	ldrb	r3, [r3, #5]
 8004828:	b21b      	sxth	r3, r3
 800482a:	4313      	orrs	r3, r2
 800482c:	f8a7 3320 	strh.w	r3, [r7, #800]	@ 0x320
            int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8004830:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004834:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8004838:	799b      	ldrb	r3, [r3, #6]
 800483a:	b21b      	sxth	r3, r3
 800483c:	021b      	lsls	r3, r3, #8
 800483e:	b21a      	sxth	r2, r3
 8004840:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004844:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8004848:	79db      	ldrb	r3, [r3, #7]
 800484a:	b21b      	sxth	r3, r3
 800484c:	4313      	orrs	r3, r2
 800484e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e
            int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8004852:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004856:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 800485a:	7a1b      	ldrb	r3, [r3, #8]
 800485c:	b21b      	sxth	r3, r3
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	b21a      	sxth	r2, r3
 8004862:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004866:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 800486a:	7a5b      	ldrb	r3, [r3, #9]
 800486c:	b21b      	sxth	r3, r3
 800486e:	4313      	orrs	r3, r2
 8004870:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c

            // Коэффициенты для GAIN_SEL=0
            float lsb_xy = 0.751f;
 8004874:	4b5a      	ldr	r3, [pc, #360]	@ (80049e0 <Process_Console_Commands+0x16b8>)
 8004876:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
            float lsb_z = 1.210f;
 800487a:	4b5a      	ldr	r3, [pc, #360]	@ (80049e4 <Process_Console_Commands+0x16bc>)
 800487c:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314

            float x_ut = x_raw * lsb_xy;
 8004880:	f9b7 3320 	ldrsh.w	r3, [r7, #800]	@ 0x320
 8004884:	ee07 3a90 	vmov	s15, r3
 8004888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800488c:	ed97 7ac6 	vldr	s14, [r7, #792]	@ 0x318
 8004890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004894:	edc7 7ac4 	vstr	s15, [r7, #784]	@ 0x310
            float y_ut = y_raw * lsb_xy;
 8004898:	f9b7 331e 	ldrsh.w	r3, [r7, #798]	@ 0x31e
 800489c:	ee07 3a90 	vmov	s15, r3
 80048a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048a4:	ed97 7ac6 	vldr	s14, [r7, #792]	@ 0x318
 80048a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ac:	edc7 7ac3 	vstr	s15, [r7, #780]	@ 0x30c
            float z_ut = z_raw * lsb_z;
 80048b0:	f9b7 331c 	ldrsh.w	r3, [r7, #796]	@ 0x31c
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048bc:	ed97 7ac5 	vldr	s14, [r7, #788]	@ 0x314
 80048c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c4:	edc7 7ac2 	vstr	s15, [r7, #776]	@ 0x308
            float temp = Calculate_Temperature(t_raw);
 80048c8:	f9b7 3322 	ldrsh.w	r3, [r7, #802]	@ 0x322
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7fe f947 	bl	8002b60 <Calculate_Temperature>
 80048d2:	ed87 0ac1 	vstr	s0, [r7, #772]	@ 0x304

            // Вычисляем общую напряженность
            float magnitude = sqrtf(x_ut*x_ut + y_ut*y_ut + z_ut*z_ut);
 80048d6:	edd7 7ac4 	vldr	s15, [r7, #784]	@ 0x310
 80048da:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80048de:	edd7 7ac3 	vldr	s15, [r7, #780]	@ 0x30c
 80048e2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80048e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048ea:	edd7 7ac2 	vldr	s15, [r7, #776]	@ 0x308
 80048ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80048f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048f6:	eeb0 0a67 	vmov.f32	s0, s15
 80048fa:	f012 fc59 	bl	80171b0 <sqrtf>
 80048fe:	ed87 0ac0 	vstr	s0, [r7, #768]	@ 0x300

            Debug_Print(LOG_LEVEL_INFO, "Raw: t=%d, x=%d, y=%d, z=%d\r\n", t_raw, x_raw, y_raw, z_raw);
 8004902:	f9b7 1322 	ldrsh.w	r1, [r7, #802]	@ 0x322
 8004906:	f9b7 0320 	ldrsh.w	r0, [r7, #800]	@ 0x320
 800490a:	f9b7 331e 	ldrsh.w	r3, [r7, #798]	@ 0x31e
 800490e:	f9b7 231c 	ldrsh.w	r2, [r7, #796]	@ 0x31c
 8004912:	9201      	str	r2, [sp, #4]
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	4603      	mov	r3, r0
 8004918:	460a      	mov	r2, r1
 800491a:	4933      	ldr	r1, [pc, #204]	@ (80049e8 <Process_Console_Commands+0x16c0>)
 800491c:	2002      	movs	r0, #2
 800491e:	f7fc fcdd 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Field: X=%.1f, Y=%.1f, Z=%.1f µT\r\n", x_ut, y_ut, z_ut);
 8004922:	edd7 7ac4 	vldr	s15, [r7, #784]	@ 0x310
 8004926:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800492a:	edd7 7ac3 	vldr	s15, [r7, #780]	@ 0x30c
 800492e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004932:	edd7 6ac2 	vldr	s13, [r7, #776]	@ 0x308
 8004936:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800493a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800493e:	ed8d 7b00 	vstr	d7, [sp]
 8004942:	ec53 2b15 	vmov	r2, r3, d5
 8004946:	4929      	ldr	r1, [pc, #164]	@ (80049ec <Process_Console_Commands+0x16c4>)
 8004948:	2002      	movs	r0, #2
 800494a:	f7fc fcc7 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Magnitude: %.1f µT (Earth: ~50 µT)\r\n", magnitude);
 800494e:	edd7 7ac0 	vldr	s15, [r7, #768]	@ 0x300
 8004952:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004956:	ec53 2b17 	vmov	r2, r3, d7
 800495a:	4925      	ldr	r1, [pc, #148]	@ (80049f0 <Process_Console_Commands+0x16c8>)
 800495c:	2002      	movs	r0, #2
 800495e:	f7fc fcbd 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Temperature: %.1f°C (expected: 25°C)\r\n", temp);
 8004962:	edd7 7ac1 	vldr	s15, [r7, #772]	@ 0x304
 8004966:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800496a:	ec53 2b17 	vmov	r2, r3, d7
 800496e:	4921      	ldr	r1, [pc, #132]	@ (80049f4 <Process_Console_Commands+0x16cc>)
 8004970:	2002      	movs	r0, #2
 8004972:	f7fc fcb3 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Raw temperature: %d (0x%04X)\r\n", t_raw, t_raw);
 8004976:	f9b7 2322 	ldrsh.w	r2, [r7, #802]	@ 0x322
 800497a:	f9b7 3322 	ldrsh.w	r3, [r7, #802]	@ 0x322
 800497e:	491e      	ldr	r1, [pc, #120]	@ (80049f8 <Process_Console_Commands+0x16d0>)
 8004980:	2002      	movs	r0, #2
 8004982:	f7fc fcab 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Temp calculation: (%d - 46244) / 45.2 + 25\r\n", t_raw);
 8004986:	f9b7 3322 	ldrsh.w	r3, [r7, #802]	@ 0x322
 800498a:	461a      	mov	r2, r3
 800498c:	491b      	ldr	r1, [pc, #108]	@ (80049fc <Process_Console_Commands+0x16d4>)
 800498e:	2002      	movs	r0, #2
 8004990:	f7fc fca4 	bl	80012dc <Debug_Print>
 8004994:	f001 bc20 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "testmagnet") == 0) {
 8004998:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800499c:	4918      	ldr	r1, [pc, #96]	@ (8004a00 <Process_Console_Commands+0x16d8>)
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fb fc9e 	bl	80002e0 <strcmp>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d132      	bne.n	8004a10 <Process_Console_Commands+0x16e8>
            Debug_Print(LOG_LEVEL_INFO, "=== TEST WITH MAGNET ===\r\n");
 80049aa:	4916      	ldr	r1, [pc, #88]	@ (8004a04 <Process_Console_Commands+0x16dc>)
 80049ac:	2002      	movs	r0, #2
 80049ae:	f7fc fc95 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Place magnet near sensor and press any key...\r\n");
 80049b2:	4915      	ldr	r1, [pc, #84]	@ (8004a08 <Process_Console_Commands+0x16e0>)
 80049b4:	2002      	movs	r0, #2
 80049b6:	f7fc fc91 	bl	80012dc <Debug_Print>

            // Читаем без магнита
            system("read0_correct");
 80049ba:	4806      	ldr	r0, [pc, #24]	@ (80049d4 <Process_Console_Commands+0x16ac>)
 80049bc:	f00e fa82 	bl	8012ec4 <system>

            Debug_Print(LOG_LEVEL_INFO, "Now place magnet and press any key...\r\n");
 80049c0:	4912      	ldr	r1, [pc, #72]	@ (8004a0c <Process_Console_Commands+0x16e4>)
 80049c2:	2002      	movs	r0, #2
 80049c4:	f7fc fc8a 	bl	80012dc <Debug_Print>
            // Здесь можно добавить ожидание ввода

            // Читаем с магнитом
            system("read0_correct");
 80049c8:	4802      	ldr	r0, [pc, #8]	@ (80049d4 <Process_Console_Commands+0x16ac>)
 80049ca:	f00e fa7b 	bl	8012ec4 <system>
 80049ce:	f001 bc03 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 80049d2:	bf00      	nop
 80049d4:	08018d90 	.word	0x08018d90
 80049d8:	08018da0 	.word	0x08018da0
 80049dc:	24000a2c 	.word	0x24000a2c
 80049e0:	3f404189 	.word	0x3f404189
 80049e4:	3f9ae148 	.word	0x3f9ae148
 80049e8:	08018cc0 	.word	0x08018cc0
 80049ec:	08018dc8 	.word	0x08018dc8
 80049f0:	08018b68 	.word	0x08018b68
 80049f4:	08018dec 	.word	0x08018dec
 80049f8:	08018e18 	.word	0x08018e18
 80049fc:	08018e38 	.word	0x08018e38
 8004a00:	08018e68 	.word	0x08018e68
 8004a04:	08018e74 	.word	0x08018e74
 8004a08:	08018e90 	.word	0x08018e90
 8004a0c:	08018ec0 	.word	0x08018ec0
        }
        else if (strcmp(cmd, "read0") == 0) {
 8004a10:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8004a14:	49c4      	ldr	r1, [pc, #784]	@ (8004d28 <Process_Console_Commands+0x1a00>)
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7fb fc62 	bl	80002e0 <strcmp>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f040 819c 	bne.w	8004d5c <Process_Console_Commands+0x1a34>
            Debug_Print(LOG_LEVEL_INFO, "=== FORCE READ SENSOR 0 ===\r\n");
 8004a24:	49c1      	ldr	r1, [pc, #772]	@ (8004d2c <Process_Console_Commands+0x1a04>)
 8004a26:	2002      	movs	r0, #2
 8004a28:	f7fc fc58 	bl	80012dc <Debug_Print>
            MLX90393_t *sensor = &sensors[0];
 8004a2c:	4bc0      	ldr	r3, [pc, #768]	@ (8004d30 <Process_Console_Commands+0x1a08>)
 8004a2e:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c

            // 1. NOP для проверки
            uint8_t nop_cmd[2] = {0x00, 0x00};
 8004a32:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004a36:	f5a3 730c 	sub.w	r3, r3, #560	@ 0x230
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	801a      	strh	r2, [r3, #0]
            uint8_t nop_resp[2] = {0};
 8004a3e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004a42:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8004a46:	2200      	movs	r2, #0
 8004a48:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8004a4a:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004a4e:	6858      	ldr	r0, [r3, #4]
 8004a50:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004a54:	891b      	ldrh	r3, [r3, #8]
 8004a56:	2200      	movs	r2, #0
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f006 fa93 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8004a5e:	2001      	movs	r0, #1
 8004a60:	f003 fcd4 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, nop_cmd, nop_resp, 2, 100);
 8004a64:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004a68:	6818      	ldr	r0, [r3, #0]
 8004a6a:	f507 72de 	add.w	r2, r7, #444	@ 0x1bc
 8004a6e:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8004a72:	2364      	movs	r3, #100	@ 0x64
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	2302      	movs	r3, #2
 8004a78:	f009 fa28 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8004a7c:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004a80:	6858      	ldr	r0, [r3, #4]
 8004a82:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004a86:	891b      	ldrh	r3, [r3, #8]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f006 fa7a 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "NOP: 0x%02X 0x%02X\r\n", nop_resp[0], nop_resp[1]);
 8004a90:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004a94:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8004a98:	781b      	ldrb	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004aa0:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8004aa4:	785b      	ldrb	r3, [r3, #1]
 8004aa6:	49a3      	ldr	r1, [pc, #652]	@ (8004d34 <Process_Console_Commands+0x1a0c>)
 8004aa8:	2002      	movs	r0, #2
 8004aaa:	f7fc fc17 	bl	80012dc <Debug_Print>

            // 2. Start measurement
            uint8_t start_cmd[2] = {0x3F, 0x00}; // XYZT
 8004aae:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004ab2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8004ab6:	223f      	movs	r2, #63	@ 0x3f
 8004ab8:	801a      	strh	r2, [r3, #0]
            uint8_t start_resp[2] = {0};
 8004aba:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004abe:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8004ac6:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004aca:	6858      	ldr	r0, [r3, #4]
 8004acc:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004ad0:	891b      	ldrh	r3, [r3, #8]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	f006 fa55 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8004ada:	2001      	movs	r0, #1
 8004adc:	f003 fc96 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, start_cmd, start_resp, 2, 100);
 8004ae0:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	f507 72da 	add.w	r2, r7, #436	@ 0x1b4
 8004aea:	f507 71dc 	add.w	r1, r7, #440	@ 0x1b8
 8004aee:	2364      	movs	r3, #100	@ 0x64
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	2302      	movs	r3, #2
 8004af4:	f009 f9ea 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8004af8:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004afc:	6858      	ldr	r0, [r3, #4]
 8004afe:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b02:	891b      	ldrh	r3, [r3, #8]
 8004b04:	2201      	movs	r2, #1
 8004b06:	4619      	mov	r1, r3
 8004b08:	f006 fa3c 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Start: 0x%02X 0x%02X\r\n", start_resp[0], start_resp[1]);
 8004b0c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004b10:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	461a      	mov	r2, r3
 8004b18:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004b1c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8004b20:	785b      	ldrb	r3, [r3, #1]
 8004b22:	4985      	ldr	r1, [pc, #532]	@ (8004d38 <Process_Console_Commands+0x1a10>)
 8004b24:	2002      	movs	r0, #2
 8004b26:	f7fc fbd9 	bl	80012dc <Debug_Print>

            // 3. Wait
            HAL_Delay(20);
 8004b2a:	2014      	movs	r0, #20
 8004b2c:	f003 fc6e 	bl	800840c <HAL_Delay>

            // 4. Read measurement
            uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8004b30:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004b34:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8004b38:	224f      	movs	r2, #79	@ 0x4f
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	809a      	strh	r2, [r3, #4]
            uint8_t read_resp[10] = {0};
 8004b44:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004b48:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	605a      	str	r2, [r3, #4]
 8004b52:	811a      	strh	r2, [r3, #8]

            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8004b54:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b58:	6858      	ldr	r0, [r3, #4]
 8004b5a:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b5e:	891b      	ldrh	r3, [r3, #8]
 8004b60:	2200      	movs	r2, #0
 8004b62:	4619      	mov	r1, r3
 8004b64:	f006 fa0e 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8004b68:	2001      	movs	r0, #1
 8004b6a:	f003 fc4f 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 10, 100);
 8004b6e:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b72:	6818      	ldr	r0, [r3, #0]
 8004b74:	f507 72ce 	add.w	r2, r7, #412	@ 0x19c
 8004b78:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8004b7c:	2364      	movs	r3, #100	@ 0x64
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	230a      	movs	r3, #10
 8004b82:	f009 f9a3 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8004b86:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b8a:	6858      	ldr	r0, [r3, #4]
 8004b8c:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8004b90:	891b      	ldrh	r3, [r3, #8]
 8004b92:	2201      	movs	r2, #1
 8004b94:	4619      	mov	r1, r3
 8004b96:	f006 f9f5 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Data: ");
 8004b9a:	4968      	ldr	r1, [pc, #416]	@ (8004d3c <Process_Console_Commands+0x1a14>)
 8004b9c:	2002      	movs	r0, #2
 8004b9e:	f7fc fb9d 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 10; i++) {
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 8004ba8:	e011      	b.n	8004bce <Process_Console_Commands+0x18a6>
                Debug_Print(LOG_LEVEL_INFO, "0x%02X ", read_resp[i]);
 8004baa:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004bae:	f5a3 7215 	sub.w	r2, r3, #596	@ 0x254
 8004bb2:	f8d7 33bc 	ldr.w	r3, [r7, #956]	@ 0x3bc
 8004bb6:	4413      	add	r3, r2
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	4960      	ldr	r1, [pc, #384]	@ (8004d40 <Process_Console_Commands+0x1a18>)
 8004bbe:	2002      	movs	r0, #2
 8004bc0:	f7fc fb8c 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 10; i++) {
 8004bc4:	f8d7 33bc 	ldr.w	r3, [r7, #956]	@ 0x3bc
 8004bc8:	3301      	adds	r3, #1
 8004bca:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 8004bce:	f8d7 33bc 	ldr.w	r3, [r7, #956]	@ 0x3bc
 8004bd2:	2b09      	cmp	r3, #9
 8004bd4:	dde9      	ble.n	8004baa <Process_Console_Commands+0x1882>
            }
            Debug_Print(LOG_LEVEL_INFO, "\r\n");
 8004bd6:	495b      	ldr	r1, [pc, #364]	@ (8004d44 <Process_Console_Commands+0x1a1c>)
 8004bd8:	2002      	movs	r0, #2
 8004bda:	f7fc fb7f 	bl	80012dc <Debug_Print>

            // 5. Parse
            int16_t t_raw = (read_resp[2] << 8) | read_resp[3];
 8004bde:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004be2:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004be6:	789b      	ldrb	r3, [r3, #2]
 8004be8:	b21b      	sxth	r3, r3
 8004bea:	021b      	lsls	r3, r3, #8
 8004bec:	b21a      	sxth	r2, r3
 8004bee:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004bf2:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004bf6:	78db      	ldrb	r3, [r3, #3]
 8004bf8:	b21b      	sxth	r3, r3
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	f8a7 333a 	strh.w	r3, [r7, #826]	@ 0x33a
            int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8004c00:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c04:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c08:	791b      	ldrb	r3, [r3, #4]
 8004c0a:	b21b      	sxth	r3, r3
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	b21a      	sxth	r2, r3
 8004c10:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c14:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c18:	795b      	ldrb	r3, [r3, #5]
 8004c1a:	b21b      	sxth	r3, r3
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	f8a7 3338 	strh.w	r3, [r7, #824]	@ 0x338
            int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8004c22:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c26:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c2a:	799b      	ldrb	r3, [r3, #6]
 8004c2c:	b21b      	sxth	r3, r3
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	b21a      	sxth	r2, r3
 8004c32:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c36:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c3a:	79db      	ldrb	r3, [r3, #7]
 8004c3c:	b21b      	sxth	r3, r3
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	f8a7 3336 	strh.w	r3, [r7, #822]	@ 0x336
            int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8004c44:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c48:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c4c:	7a1b      	ldrb	r3, [r3, #8]
 8004c4e:	b21b      	sxth	r3, r3
 8004c50:	021b      	lsls	r3, r3, #8
 8004c52:	b21a      	sxth	r2, r3
 8004c54:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004c58:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8004c5c:	7a5b      	ldrb	r3, [r3, #9]
 8004c5e:	b21b      	sxth	r3, r3
 8004c60:	4313      	orrs	r3, r2
 8004c62:	f8a7 3334 	strh.w	r3, [r7, #820]	@ 0x334

            Debug_Print(LOG_LEVEL_INFO, "Raw: t=%d, x=%d, y=%d, z=%d\r\n", t_raw, x_raw, y_raw, z_raw);
 8004c66:	f9b7 133a 	ldrsh.w	r1, [r7, #826]	@ 0x33a
 8004c6a:	f9b7 0338 	ldrsh.w	r0, [r7, #824]	@ 0x338
 8004c6e:	f9b7 3336 	ldrsh.w	r3, [r7, #822]	@ 0x336
 8004c72:	f9b7 2334 	ldrsh.w	r2, [r7, #820]	@ 0x334
 8004c76:	9201      	str	r2, [sp, #4]
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	460a      	mov	r2, r1
 8004c7e:	4932      	ldr	r1, [pc, #200]	@ (8004d48 <Process_Console_Commands+0x1a20>)
 8004c80:	2002      	movs	r0, #2
 8004c82:	f7fc fb2b 	bl	80012dc <Debug_Print>

            // 6. Convert
            float lsb_xy = 0.250f; // GAIN_SEL=5
 8004c86:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 8004c8a:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
            float lsb_z = 0.403f;
 8004c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d4c <Process_Console_Commands+0x1a24>)
 8004c90:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
            float temp = ((float)t_raw - 46244.0f) / 45.2f + 25.0f;
 8004c94:	f9b7 333a 	ldrsh.w	r3, [r7, #826]	@ 0x33a
 8004c98:	ee07 3a90 	vmov	s15, r3
 8004c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ca0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004d50 <Process_Console_Commands+0x1a28>
 8004ca4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004ca8:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8004d54 <Process_Console_Commands+0x1a2c>
 8004cac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cb0:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8004cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cb8:	edc7 7aca 	vstr	s15, [r7, #808]	@ 0x328

            Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
                       x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 8004cbc:	f9b7 3338 	ldrsh.w	r3, [r7, #824]	@ 0x338
 8004cc0:	ee07 3a90 	vmov	s15, r3
 8004cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cc8:	edd7 7acc 	vldr	s15, [r7, #816]	@ 0x330
 8004ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8004cd0:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
                       x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 8004cd4:	f9b7 3336 	ldrsh.w	r3, [r7, #822]	@ 0x336
 8004cd8:	ee07 3a90 	vmov	s15, r3
 8004cdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ce0:	edd7 7acc 	vldr	s15, [r7, #816]	@ 0x330
 8004ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
            Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8004ce8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 8004cec:	f9b7 3334 	ldrsh.w	r3, [r7, #820]	@ 0x334
 8004cf0:	ee06 3a90 	vmov	s13, r3
 8004cf4:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8004cf8:	edd7 6acb 	vldr	s13, [r7, #812]	@ 0x32c
 8004cfc:	ee66 6a26 	vmul.f32	s13, s12, s13
            Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8004d00:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8004d04:	edd7 5aca 	vldr	s11, [r7, #808]	@ 0x328
 8004d08:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8004d0c:	ed8d 5b04 	vstr	d5, [sp, #16]
 8004d10:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004d14:	ed8d 7b00 	vstr	d7, [sp]
 8004d18:	ec53 2b14 	vmov	r2, r3, d4
 8004d1c:	490e      	ldr	r1, [pc, #56]	@ (8004d58 <Process_Console_Commands+0x1a30>)
 8004d1e:	2002      	movs	r0, #2
 8004d20:	f7fc fadc 	bl	80012dc <Debug_Print>
 8004d24:	f001 ba58 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 8004d28:	08018ee8 	.word	0x08018ee8
 8004d2c:	08018ef0 	.word	0x08018ef0
 8004d30:	24000a2c 	.word	0x24000a2c
 8004d34:	08018f10 	.word	0x08018f10
 8004d38:	08018f28 	.word	0x08018f28
 8004d3c:	08018f40 	.word	0x08018f40
 8004d40:	080179b8 	.word	0x080179b8
 8004d44:	0801843c 	.word	0x0801843c
 8004d48:	08018cc0 	.word	0x08018cc0
 8004d4c:	3ece5604 	.word	0x3ece5604
 8004d50:	4734a400 	.word	0x4734a400
 8004d54:	4234cccd 	.word	0x4234cccd
 8004d58:	08018f48 	.word	0x08018f48
        }
        else if (strcmp(cmd, "debugsensor") == 0) {
 8004d5c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8004d60:	4991      	ldr	r1, [pc, #580]	@ (8004fa8 <Process_Console_Commands+0x1c80>)
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fb fabc 	bl	80002e0 <strcmp>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f040 812c 	bne.w	8004fc8 <Process_Console_Commands+0x1ca0>
            Debug_Print(LOG_LEVEL_INFO, "=== SENSOR DEBUG ===\r\n");
 8004d70:	498e      	ldr	r1, [pc, #568]	@ (8004fac <Process_Console_Commands+0x1c84>)
 8004d72:	2002      	movs	r0, #2
 8004d74:	f7fc fab2 	bl	80012dc <Debug_Print>

            // 1. Проверим конфигурацию датчика
            uint8_t tx[4] = {0x50, 0x00, 0x00, 0x00}; // Read register 0
 8004d78:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004d7c:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8004d80:	2250      	movs	r2, #80	@ 0x50
 8004d82:	601a      	str	r2, [r3, #0]
            uint8_t rx[4] = {0};
 8004d84:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004d88:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8004d90:	2200      	movs	r2, #0
 8004d92:	2101      	movs	r1, #1
 8004d94:	4886      	ldr	r0, [pc, #536]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004d96:	f006 f8f5 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8004d9a:	2001      	movs	r0, #1
 8004d9c:	f003 fb36 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(&hspi1, tx, rx, 4, 100);
 8004da0:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004da4:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 8004da8:	2364      	movs	r3, #100	@ 0x64
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	2304      	movs	r3, #4
 8004dae:	4881      	ldr	r0, [pc, #516]	@ (8004fb4 <Process_Console_Commands+0x1c8c>)
 8004db0:	f009 f88c 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8004db4:	2201      	movs	r2, #1
 8004db6:	2101      	movs	r1, #1
 8004db8:	487d      	ldr	r0, [pc, #500]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004dba:	f006 f8e3 	bl	800af84 <HAL_GPIO_WritePin>

            uint16_t reg0 = (rx[2] << 8) | rx[3];
 8004dbe:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004dc2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8004dc6:	789b      	ldrb	r3, [r3, #2]
 8004dc8:	b21b      	sxth	r3, r3
 8004dca:	021b      	lsls	r3, r3, #8
 8004dcc:	b21a      	sxth	r2, r3
 8004dce:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004dd2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8004dd6:	78db      	ldrb	r3, [r3, #3]
 8004dd8:	b21b      	sxth	r3, r3
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	b21b      	sxth	r3, r3
 8004dde:	f8a7 334a 	strh.w	r3, [r7, #842]	@ 0x34a
            Debug_Print(LOG_LEVEL_INFO, "Register 0: 0x%04X\r\n", reg0);
 8004de2:	f8b7 334a 	ldrh.w	r3, [r7, #842]	@ 0x34a
 8004de6:	461a      	mov	r2, r3
 8004de8:	4973      	ldr	r1, [pc, #460]	@ (8004fb8 <Process_Console_Commands+0x1c90>)
 8004dea:	2002      	movs	r0, #2
 8004dec:	f7fc fa76 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL: %d, HALLCONF: 0x%X\r\n",
 8004df0:	f8b7 334a 	ldrh.w	r3, [r7, #842]	@ 0x34a
 8004df4:	0a9b      	lsrs	r3, r3, #10
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	f003 0207 	and.w	r2, r3, #7
 8004dfc:	f8b7 334a 	ldrh.w	r3, [r7, #842]	@ 0x34a
 8004e00:	099b      	lsrs	r3, r3, #6
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	f003 030f 	and.w	r3, r3, #15
 8004e08:	496c      	ldr	r1, [pc, #432]	@ (8004fbc <Process_Console_Commands+0x1c94>)
 8004e0a:	2002      	movs	r0, #2
 8004e0c:	f7fc fa66 	bl	80012dc <Debug_Print>
                       (reg0 >> 10) & 0x07, (reg0 >> 6) & 0x0F);

            // 2. Несколько последовательных измерений
            for (int i = 0; i < 5; i++) {
 8004e10:	2300      	movs	r3, #0
 8004e12:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8
 8004e16:	e0bf      	b.n	8004f98 <Process_Console_Commands+0x1c70>
                // Start measurement
                uint8_t start_cmd[2] = {0x3F, 0x00};
 8004e18:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004e1c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8004e20:	223f      	movs	r2, #63	@ 0x3f
 8004e22:	801a      	strh	r2, [r3, #0]
                uint8_t start_resp[2] = {0};
 8004e24:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004e28:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	801a      	strh	r2, [r3, #0]

                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8004e30:	2200      	movs	r2, #0
 8004e32:	2101      	movs	r1, #1
 8004e34:	485e      	ldr	r0, [pc, #376]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004e36:	f006 f8a5 	bl	800af84 <HAL_GPIO_WritePin>
                HAL_Delay(1);
 8004e3a:	2001      	movs	r0, #1
 8004e3c:	f003 fae6 	bl	800840c <HAL_Delay>
                HAL_SPI_TransmitReceive(&hspi1, start_cmd, start_resp, 2, 100);
 8004e40:	f507 72c6 	add.w	r2, r7, #396	@ 0x18c
 8004e44:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8004e48:	2364      	movs	r3, #100	@ 0x64
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	2302      	movs	r3, #2
 8004e4e:	4859      	ldr	r0, [pc, #356]	@ (8004fb4 <Process_Console_Commands+0x1c8c>)
 8004e50:	f009 f83c 	bl	800decc <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8004e54:	2201      	movs	r2, #1
 8004e56:	2101      	movs	r1, #1
 8004e58:	4855      	ldr	r0, [pc, #340]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004e5a:	f006 f893 	bl	800af84 <HAL_GPIO_WritePin>

                Debug_Print(LOG_LEVEL_INFO, "Start response %d: 0x%02X 0x%02X\r\n",
                           i, start_resp[0], start_resp[1]);
 8004e5e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004e62:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8004e66:	781b      	ldrb	r3, [r3, #0]
                Debug_Print(LOG_LEVEL_INFO, "Start response %d: 0x%02X 0x%02X\r\n",
 8004e68:	461a      	mov	r2, r3
                           i, start_resp[0], start_resp[1]);
 8004e6a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004e6e:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8004e72:	785b      	ldrb	r3, [r3, #1]
                Debug_Print(LOG_LEVEL_INFO, "Start response %d: 0x%02X 0x%02X\r\n",
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	4613      	mov	r3, r2
 8004e78:	f8d7 23b8 	ldr.w	r2, [r7, #952]	@ 0x3b8
 8004e7c:	4950      	ldr	r1, [pc, #320]	@ (8004fc0 <Process_Console_Commands+0x1c98>)
 8004e7e:	2002      	movs	r0, #2
 8004e80:	f7fc fa2c 	bl	80012dc <Debug_Print>

                // Wait for measurement
                HAL_Delay(20);
 8004e84:	2014      	movs	r0, #20
 8004e86:	f003 fac1 	bl	800840c <HAL_Delay>

                // Read data
                uint8_t read_cmd[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8004e8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004e8e:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8004e92:	224f      	movs	r2, #79	@ 0x4f
 8004e94:	601a      	str	r2, [r3, #0]
 8004e96:	3304      	adds	r3, #4
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	809a      	strh	r2, [r3, #4]
                uint8_t read_resp[10] = {0};
 8004e9e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004ea2:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	605a      	str	r2, [r3, #4]
 8004eac:	811a      	strh	r2, [r3, #8]

                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8004eae:	2200      	movs	r2, #0
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	483f      	ldr	r0, [pc, #252]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004eb4:	f006 f866 	bl	800af84 <HAL_GPIO_WritePin>
                HAL_Delay(1);
 8004eb8:	2001      	movs	r0, #1
 8004eba:	f003 faa7 	bl	800840c <HAL_Delay>
                HAL_SPI_TransmitReceive(&hspi1, read_cmd, read_resp, 10, 100);
 8004ebe:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 8004ec2:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004ec6:	2364      	movs	r3, #100	@ 0x64
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	230a      	movs	r3, #10
 8004ecc:	4839      	ldr	r0, [pc, #228]	@ (8004fb4 <Process_Console_Commands+0x1c8c>)
 8004ece:	f008 fffd 	bl	800decc <HAL_SPI_TransmitReceive>
                HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	4836      	ldr	r0, [pc, #216]	@ (8004fb0 <Process_Console_Commands+0x1c88>)
 8004ed8:	f006 f854 	bl	800af84 <HAL_GPIO_WritePin>

                // Parse
                int16_t t_raw = (read_resp[2] << 8) | read_resp[3];
 8004edc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004ee0:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004ee4:	789b      	ldrb	r3, [r3, #2]
 8004ee6:	b21b      	sxth	r3, r3
 8004ee8:	021b      	lsls	r3, r3, #8
 8004eea:	b21a      	sxth	r2, r3
 8004eec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004ef0:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004ef4:	78db      	ldrb	r3, [r3, #3]
 8004ef6:	b21b      	sxth	r3, r3
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8a7 3348 	strh.w	r3, [r7, #840]	@ 0x348
                int16_t x_raw = (read_resp[4] << 8) | read_resp[5];
 8004efe:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f02:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f06:	791b      	ldrb	r3, [r3, #4]
 8004f08:	b21b      	sxth	r3, r3
 8004f0a:	021b      	lsls	r3, r3, #8
 8004f0c:	b21a      	sxth	r2, r3
 8004f0e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f12:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f16:	795b      	ldrb	r3, [r3, #5]
 8004f18:	b21b      	sxth	r3, r3
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	f8a7 3346 	strh.w	r3, [r7, #838]	@ 0x346
                int16_t y_raw = (read_resp[6] << 8) | read_resp[7];
 8004f20:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f24:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f28:	799b      	ldrb	r3, [r3, #6]
 8004f2a:	b21b      	sxth	r3, r3
 8004f2c:	021b      	lsls	r3, r3, #8
 8004f2e:	b21a      	sxth	r2, r3
 8004f30:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f34:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f38:	79db      	ldrb	r3, [r3, #7]
 8004f3a:	b21b      	sxth	r3, r3
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	f8a7 3344 	strh.w	r3, [r7, #836]	@ 0x344
                int16_t z_raw = (read_resp[8] << 8) | read_resp[9];
 8004f42:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f46:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f4a:	7a1b      	ldrb	r3, [r3, #8]
 8004f4c:	b21b      	sxth	r3, r3
 8004f4e:	021b      	lsls	r3, r3, #8
 8004f50:	b21a      	sxth	r2, r3
 8004f52:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8004f56:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8004f5a:	7a5b      	ldrb	r3, [r3, #9]
 8004f5c:	b21b      	sxth	r3, r3
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	f8a7 3342 	strh.w	r3, [r7, #834]	@ 0x342

                Debug_Print(LOG_LEVEL_INFO, "Raw %d: t=%d, x=%d, y=%d, z=%d\r\n",
 8004f64:	f9b7 0348 	ldrsh.w	r0, [r7, #840]	@ 0x348
 8004f68:	f9b7 3346 	ldrsh.w	r3, [r7, #838]	@ 0x346
 8004f6c:	f9b7 2344 	ldrsh.w	r2, [r7, #836]	@ 0x344
 8004f70:	f9b7 1342 	ldrsh.w	r1, [r7, #834]	@ 0x342
 8004f74:	9102      	str	r1, [sp, #8]
 8004f76:	9201      	str	r2, [sp, #4]
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	f8d7 23b8 	ldr.w	r2, [r7, #952]	@ 0x3b8
 8004f80:	4910      	ldr	r1, [pc, #64]	@ (8004fc4 <Process_Console_Commands+0x1c9c>)
 8004f82:	2002      	movs	r0, #2
 8004f84:	f7fc f9aa 	bl	80012dc <Debug_Print>
                           i, t_raw, x_raw, y_raw, z_raw);

                HAL_Delay(100);
 8004f88:	2064      	movs	r0, #100	@ 0x64
 8004f8a:	f003 fa3f 	bl	800840c <HAL_Delay>
            for (int i = 0; i < 5; i++) {
 8004f8e:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8004f92:	3301      	adds	r3, #1
 8004f94:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8
 8004f98:	f8d7 33b8 	ldr.w	r3, [r7, #952]	@ 0x3b8
 8004f9c:	2b04      	cmp	r3, #4
 8004f9e:	f77f af3b 	ble.w	8004e18 <Process_Console_Commands+0x1af0>
 8004fa2:	f001 b919 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 8004fa6:	bf00      	nop
 8004fa8:	08018f7c 	.word	0x08018f7c
 8004fac:	08018f88 	.word	0x08018f88
 8004fb0:	58020800 	.word	0x58020800
 8004fb4:	24000e90 	.word	0x24000e90
 8004fb8:	08018fa0 	.word	0x08018fa0
 8004fbc:	08018fb8 	.word	0x08018fb8
 8004fc0:	08018fd8 	.word	0x08018fd8
 8004fc4:	08018ffc 	.word	0x08018ffc
            }
        }
        else if (strcmp(cmd, "parse") == 0) {
 8004fc8:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8004fcc:	4985      	ldr	r1, [pc, #532]	@ (80051e4 <Process_Console_Commands+0x1ebc>)
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fb f986 	bl	80002e0 <strcmp>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f040 8094 	bne.w	8005104 <Process_Console_Commands+0x1ddc>
            // Парсинг последних полученных данных
            Debug_Print(LOG_LEVEL_INFO, "=== PARSING LAST DATA ===\r\n");
 8004fdc:	4982      	ldr	r1, [pc, #520]	@ (80051e8 <Process_Console_Commands+0x1ec0>)
 8004fde:	2002      	movs	r0, #2
 8004fe0:	f7fc f97c 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "From read0 command we got:\r\n");
 8004fe4:	4981      	ldr	r1, [pc, #516]	@ (80051ec <Process_Console_Commands+0x1ec4>)
 8004fe6:	2002      	movs	r0, #2
 8004fe8:	f7fc f978 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "0xFF 0x03 0xB4 0x11 0x07 0xD0 0x00 0xA7 0x09 0x11\r\n");
 8004fec:	4980      	ldr	r1, [pc, #512]	@ (80051f0 <Process_Console_Commands+0x1ec8>)
 8004fee:	2002      	movs	r0, #2
 8004ff0:	f7fc f974 	bl	80012dc <Debug_Print>

            int16_t t_raw = 0xB411; // 46113
 8004ff4:	f24b 4311 	movw	r3, #46097	@ 0xb411
 8004ff8:	f8a7 336a 	strh.w	r3, [r7, #874]	@ 0x36a
            int16_t x_raw = 0x07D0; // 2000
 8004ffc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005000:	f8a7 3368 	strh.w	r3, [r7, #872]	@ 0x368
            int16_t y_raw = 0x00A7; // 167
 8005004:	23a7      	movs	r3, #167	@ 0xa7
 8005006:	f8a7 3366 	strh.w	r3, [r7, #870]	@ 0x366
            int16_t z_raw = 0x0911; // 2321
 800500a:	f640 1311 	movw	r3, #2321	@ 0x911
 800500e:	f8a7 3364 	strh.w	r3, [r7, #868]	@ 0x364

            // правильные (GAIN_SEL=5, RES=0):
            float lsb_xy = 0.250f;  // µT/LSB для X, Y (из даташита таблица 17)
 8005012:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 8005016:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
            float lsb_z = 0.403f;   // µT/LSB для Z
 800501a:	4b76      	ldr	r3, [pc, #472]	@ (80051f4 <Process_Console_Commands+0x1ecc>)
 800501c:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c

            float x_uT = x_raw * lsb_xy;
 8005020:	f9b7 3368 	ldrsh.w	r3, [r7, #872]	@ 0x368
 8005024:	ee07 3a90 	vmov	s15, r3
 8005028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800502c:	ed97 7ad8 	vldr	s14, [r7, #864]	@ 0x360
 8005030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005034:	edc7 7ad6 	vstr	s15, [r7, #856]	@ 0x358
            float y_uT = y_raw * lsb_xy;
 8005038:	f9b7 3366 	ldrsh.w	r3, [r7, #870]	@ 0x366
 800503c:	ee07 3a90 	vmov	s15, r3
 8005040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005044:	ed97 7ad8 	vldr	s14, [r7, #864]	@ 0x360
 8005048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800504c:	edc7 7ad5 	vstr	s15, [r7, #852]	@ 0x354
            float z_uT = z_raw * lsb_z;
 8005050:	f9b7 3364 	ldrsh.w	r3, [r7, #868]	@ 0x364
 8005054:	ee07 3a90 	vmov	s15, r3
 8005058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800505c:	ed97 7ad7 	vldr	s14, [r7, #860]	@ 0x35c
 8005060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005064:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
            float temp = ((float)t_raw - 46244.0f) / 45.2f + 25.0f;
 8005068:	f9b7 336a 	ldrsh.w	r3, [r7, #874]	@ 0x36a
 800506c:	ee07 3a90 	vmov	s15, r3
 8005070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005074:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80051f8 <Process_Console_Commands+0x1ed0>
 8005078:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800507c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80051fc <Process_Console_Commands+0x1ed4>
 8005080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005084:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8005088:	ee77 7a87 	vadd.f32	s15, s15, s14
 800508c:	edc7 7ad3 	vstr	s15, [r7, #844]	@ 0x34c

            Debug_Print(LOG_LEVEL_INFO, "Parsed values:\r\n");
 8005090:	495b      	ldr	r1, [pc, #364]	@ (8005200 <Process_Console_Commands+0x1ed8>)
 8005092:	2002      	movs	r0, #2
 8005094:	f7fc f922 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Temperature: %d raw -> %.1f °C\r\n", t_raw, temp);
 8005098:	f9b7 336a 	ldrsh.w	r3, [r7, #874]	@ 0x36a
 800509c:	edd7 7ad3 	vldr	s15, [r7, #844]	@ 0x34c
 80050a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050a4:	ed8d 7b00 	vstr	d7, [sp]
 80050a8:	461a      	mov	r2, r3
 80050aa:	4956      	ldr	r1, [pc, #344]	@ (8005204 <Process_Console_Commands+0x1edc>)
 80050ac:	2002      	movs	r0, #2
 80050ae:	f7fc f915 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "X: %d raw -> %.1f µT\r\n", x_raw, x_uT);
 80050b2:	f9b7 3368 	ldrsh.w	r3, [r7, #872]	@ 0x368
 80050b6:	edd7 7ad6 	vldr	s15, [r7, #856]	@ 0x358
 80050ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050be:	ed8d 7b00 	vstr	d7, [sp]
 80050c2:	461a      	mov	r2, r3
 80050c4:	4950      	ldr	r1, [pc, #320]	@ (8005208 <Process_Console_Commands+0x1ee0>)
 80050c6:	2002      	movs	r0, #2
 80050c8:	f7fc f908 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Y: %d raw -> %.1f µT\r\n", y_raw, y_uT);
 80050cc:	f9b7 3366 	ldrsh.w	r3, [r7, #870]	@ 0x366
 80050d0:	edd7 7ad5 	vldr	s15, [r7, #852]	@ 0x354
 80050d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050d8:	ed8d 7b00 	vstr	d7, [sp]
 80050dc:	461a      	mov	r2, r3
 80050de:	494b      	ldr	r1, [pc, #300]	@ (800520c <Process_Console_Commands+0x1ee4>)
 80050e0:	2002      	movs	r0, #2
 80050e2:	f7fc f8fb 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Z: %d raw -> %.1f µT\r\n", z_raw, z_uT);
 80050e6:	f9b7 3364 	ldrsh.w	r3, [r7, #868]	@ 0x364
 80050ea:	edd7 7ad4 	vldr	s15, [r7, #848]	@ 0x350
 80050ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050f2:	ed8d 7b00 	vstr	d7, [sp]
 80050f6:	461a      	mov	r2, r3
 80050f8:	4945      	ldr	r1, [pc, #276]	@ (8005210 <Process_Console_Commands+0x1ee8>)
 80050fa:	2002      	movs	r0, #2
 80050fc:	f7fc f8ee 	bl	80012dc <Debug_Print>
 8005100:	f001 b86a 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "spiconfig") == 0) {
 8005104:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005108:	4942      	ldr	r1, [pc, #264]	@ (8005214 <Process_Console_Commands+0x1eec>)
 800510a:	4618      	mov	r0, r3
 800510c:	f7fb f8e8 	bl	80002e0 <strcmp>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d159      	bne.n	80051ca <Process_Console_Commands+0x1ea2>
            Debug_Print(LOG_LEVEL_INFO, "=== SPI CONFIGURATION ===\r\n");
 8005116:	4940      	ldr	r1, [pc, #256]	@ (8005218 <Process_Console_Commands+0x1ef0>)
 8005118:	2002      	movs	r0, #2
 800511a:	f7fc f8df 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "SPI1 Configuration:\r\n");
 800511e:	493f      	ldr	r1, [pc, #252]	@ (800521c <Process_Console_Commands+0x1ef4>)
 8005120:	2002      	movs	r0, #2
 8005122:	f7fc f8db 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Mode: %s\r\n", hspi1.Init.Mode == SPI_MODE_MASTER ? "MASTER" : "SLAVE");
 8005126:	4b3e      	ldr	r3, [pc, #248]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800512e:	d101      	bne.n	8005134 <Process_Console_Commands+0x1e0c>
 8005130:	4b3c      	ldr	r3, [pc, #240]	@ (8005224 <Process_Console_Commands+0x1efc>)
 8005132:	e000      	b.n	8005136 <Process_Console_Commands+0x1e0e>
 8005134:	4b3c      	ldr	r3, [pc, #240]	@ (8005228 <Process_Console_Commands+0x1f00>)
 8005136:	461a      	mov	r2, r3
 8005138:	493c      	ldr	r1, [pc, #240]	@ (800522c <Process_Console_Commands+0x1f04>)
 800513a:	2002      	movs	r0, #2
 800513c:	f7fc f8ce 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Direction: %s\r\n", hspi1.Init.Direction == SPI_DIRECTION_2LINES ? "2LINES" : "1LINE");
 8005140:	4b37      	ldr	r3, [pc, #220]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <Process_Console_Commands+0x1e24>
 8005148:	4b39      	ldr	r3, [pc, #228]	@ (8005230 <Process_Console_Commands+0x1f08>)
 800514a:	e000      	b.n	800514e <Process_Console_Commands+0x1e26>
 800514c:	4b39      	ldr	r3, [pc, #228]	@ (8005234 <Process_Console_Commands+0x1f0c>)
 800514e:	461a      	mov	r2, r3
 8005150:	4939      	ldr	r1, [pc, #228]	@ (8005238 <Process_Console_Commands+0x1f10>)
 8005152:	2002      	movs	r0, #2
 8005154:	f7fc f8c2 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "DataSize: %d bits\r\n", hspi1.Init.DataSize == SPI_DATASIZE_8BIT ? 8 : 16);
 8005158:	4b31      	ldr	r3, [pc, #196]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2b07      	cmp	r3, #7
 800515e:	d101      	bne.n	8005164 <Process_Console_Commands+0x1e3c>
 8005160:	2308      	movs	r3, #8
 8005162:	e000      	b.n	8005166 <Process_Console_Commands+0x1e3e>
 8005164:	2310      	movs	r3, #16
 8005166:	461a      	mov	r2, r3
 8005168:	4934      	ldr	r1, [pc, #208]	@ (800523c <Process_Console_Commands+0x1f14>)
 800516a:	2002      	movs	r0, #2
 800516c:	f7fc f8b6 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "CLKPolarity: %s\r\n", hspi1.Init.CLKPolarity == SPI_POLARITY_LOW ? "LOW (0)" : "HIGH (1)");
 8005170:	4b2b      	ldr	r3, [pc, #172]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d101      	bne.n	800517c <Process_Console_Commands+0x1e54>
 8005178:	4b31      	ldr	r3, [pc, #196]	@ (8005240 <Process_Console_Commands+0x1f18>)
 800517a:	e000      	b.n	800517e <Process_Console_Commands+0x1e56>
 800517c:	4b31      	ldr	r3, [pc, #196]	@ (8005244 <Process_Console_Commands+0x1f1c>)
 800517e:	461a      	mov	r2, r3
 8005180:	4931      	ldr	r1, [pc, #196]	@ (8005248 <Process_Console_Commands+0x1f20>)
 8005182:	2002      	movs	r0, #2
 8005184:	f7fc f8aa 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "CLKPhase: %s\r\n", hspi1.Init.CLKPhase == SPI_PHASE_1EDGE ? "1EDGE" : "2EDGE");
 8005188:	4b25      	ldr	r3, [pc, #148]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <Process_Console_Commands+0x1e6c>
 8005190:	4b2e      	ldr	r3, [pc, #184]	@ (800524c <Process_Console_Commands+0x1f24>)
 8005192:	e000      	b.n	8005196 <Process_Console_Commands+0x1e6e>
 8005194:	4b2e      	ldr	r3, [pc, #184]	@ (8005250 <Process_Console_Commands+0x1f28>)
 8005196:	461a      	mov	r2, r3
 8005198:	492e      	ldr	r1, [pc, #184]	@ (8005254 <Process_Console_Commands+0x1f2c>)
 800519a:	2002      	movs	r0, #2
 800519c:	f7fc f89e 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "BaudRatePrescaler: %d\r\n", hspi1.Init.BaudRatePrescaler);
 80051a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	461a      	mov	r2, r3
 80051a6:	492c      	ldr	r1, [pc, #176]	@ (8005258 <Process_Console_Commands+0x1f30>)
 80051a8:	2002      	movs	r0, #2
 80051aa:	f7fc f897 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "FirstBit: %s\r\n", hspi1.Init.FirstBit == SPI_FIRSTBIT_MSB ? "MSB" : "LSB");
 80051ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005220 <Process_Console_Commands+0x1ef8>)
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d101      	bne.n	80051ba <Process_Console_Commands+0x1e92>
 80051b6:	4b29      	ldr	r3, [pc, #164]	@ (800525c <Process_Console_Commands+0x1f34>)
 80051b8:	e000      	b.n	80051bc <Process_Console_Commands+0x1e94>
 80051ba:	4b29      	ldr	r3, [pc, #164]	@ (8005260 <Process_Console_Commands+0x1f38>)
 80051bc:	461a      	mov	r2, r3
 80051be:	4929      	ldr	r1, [pc, #164]	@ (8005264 <Process_Console_Commands+0x1f3c>)
 80051c0:	2002      	movs	r0, #2
 80051c2:	f7fc f88b 	bl	80012dc <Debug_Print>
 80051c6:	f001 b807 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === STATUS ===
        else if (strcmp(cmd, CMD_STATUS) == 0) {
 80051ca:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80051ce:	4926      	ldr	r1, [pc, #152]	@ (8005268 <Process_Console_Commands+0x1f40>)
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7fb f885 	bl	80002e0 <strcmp>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d147      	bne.n	800526c <Process_Console_Commands+0x1f44>
            Show_System_Status();
 80051dc:	f7fd faf6 	bl	80027cc <Show_System_Status>
 80051e0:	f000 bffa 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 80051e4:	08019020 	.word	0x08019020
 80051e8:	08019028 	.word	0x08019028
 80051ec:	08019044 	.word	0x08019044
 80051f0:	08019064 	.word	0x08019064
 80051f4:	3ece5604 	.word	0x3ece5604
 80051f8:	4734a400 	.word	0x4734a400
 80051fc:	4234cccd 	.word	0x4234cccd
 8005200:	08019098 	.word	0x08019098
 8005204:	080190ac 	.word	0x080190ac
 8005208:	080190d0 	.word	0x080190d0
 800520c:	080190e8 	.word	0x080190e8
 8005210:	08019100 	.word	0x08019100
 8005214:	08019118 	.word	0x08019118
 8005218:	08019124 	.word	0x08019124
 800521c:	08019140 	.word	0x08019140
 8005220:	24000e90 	.word	0x24000e90
 8005224:	08019158 	.word	0x08019158
 8005228:	08019160 	.word	0x08019160
 800522c:	08019168 	.word	0x08019168
 8005230:	08019174 	.word	0x08019174
 8005234:	0801917c 	.word	0x0801917c
 8005238:	08019184 	.word	0x08019184
 800523c:	08019194 	.word	0x08019194
 8005240:	080191a8 	.word	0x080191a8
 8005244:	080191b0 	.word	0x080191b0
 8005248:	080191bc 	.word	0x080191bc
 800524c:	080191d0 	.word	0x080191d0
 8005250:	080191d8 	.word	0x080191d8
 8005254:	080191e0 	.word	0x080191e0
 8005258:	080191f0 	.word	0x080191f0
 800525c:	08019208 	.word	0x08019208
 8005260:	0801920c 	.word	0x0801920c
 8005264:	08019210 	.word	0x08019210
 8005268:	08019220 	.word	0x08019220
        }
        else if (strcmp(cmd, "simpletest") == 0) {
 800526c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005270:	498d      	ldr	r1, [pc, #564]	@ (80054a8 <Process_Console_Commands+0x2180>)
 8005272:	4618      	mov	r0, r3
 8005274:	f7fb f834 	bl	80002e0 <strcmp>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	f040 8128 	bne.w	80054d0 <Process_Console_Commands+0x21a8>
            Debug_Print(LOG_LEVEL_INFO, "=== SIMPLE SENSOR TEST ===\r\n");
 8005280:	498a      	ldr	r1, [pc, #552]	@ (80054ac <Process_Console_Commands+0x2184>)
 8005282:	2002      	movs	r0, #2
 8005284:	f7fc f82a 	bl	80012dc <Debug_Print>

            // MLX90393_t *sensor = &sensors[0];

            // 1. NOP command
            uint8_t nop_cmd[2] = {0x00, 0x00};
 8005288:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800528c:	f5a3 7320 	sub.w	r3, r3, #640	@ 0x280
 8005290:	2200      	movs	r2, #0
 8005292:	801a      	strh	r2, [r3, #0]
            uint8_t nop_resp[2] = {0};
 8005294:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005298:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 800529c:	2200      	movs	r2, #0
 800529e:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80052a0:	2200      	movs	r2, #0
 80052a2:	2101      	movs	r1, #1
 80052a4:	4882      	ldr	r0, [pc, #520]	@ (80054b0 <Process_Console_Commands+0x2188>)
 80052a6:	f005 fe6d 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 80052aa:	2001      	movs	r0, #1
 80052ac:	f003 f8ae 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(&hspi1, nop_cmd, nop_resp, 2, 100);
 80052b0:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80052b4:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 80052b8:	2364      	movs	r3, #100	@ 0x64
 80052ba:	9300      	str	r3, [sp, #0]
 80052bc:	2302      	movs	r3, #2
 80052be:	487d      	ldr	r0, [pc, #500]	@ (80054b4 <Process_Console_Commands+0x218c>)
 80052c0:	f008 fe04 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80052c4:	2201      	movs	r2, #1
 80052c6:	2101      	movs	r1, #1
 80052c8:	4879      	ldr	r0, [pc, #484]	@ (80054b0 <Process_Console_Commands+0x2188>)
 80052ca:	f005 fe5b 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
                        nop_resp[0], nop_resp[1]);
 80052ce:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80052d2:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 80052d6:	781b      	ldrb	r3, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
 80052d8:	461a      	mov	r2, r3
                        nop_resp[0], nop_resp[1]);
 80052da:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80052de:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 80052e2:	785b      	ldrb	r3, [r3, #1]
            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
 80052e4:	4974      	ldr	r1, [pc, #464]	@ (80054b8 <Process_Console_Commands+0x2190>)
 80052e6:	2002      	movs	r0, #2
 80052e8:	f7fb fff8 	bl	80012dc <Debug_Print>

            // 2. Simple read - попробуем прочитать 1 байт статуса
            uint8_t read_cmd[2] = {0x3F, 0x00}; // Start measurement XYZT
 80052ec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80052f0:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80052f4:	223f      	movs	r2, #63	@ 0x3f
 80052f6:	801a      	strh	r2, [r3, #0]
            uint8_t read_resp[2] = {0};
 80052f8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80052fc:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8005300:	2200      	movs	r2, #0
 8005302:	801a      	strh	r2, [r3, #0]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8005304:	2200      	movs	r2, #0
 8005306:	2101      	movs	r1, #1
 8005308:	4869      	ldr	r0, [pc, #420]	@ (80054b0 <Process_Console_Commands+0x2188>)
 800530a:	f005 fe3b 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 800530e:	2001      	movs	r0, #1
 8005310:	f003 f87c 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(&hspi1, read_cmd, read_resp, 2, 100);
 8005314:	f507 72b2 	add.w	r2, r7, #356	@ 0x164
 8005318:	f507 71b4 	add.w	r1, r7, #360	@ 0x168
 800531c:	2364      	movs	r3, #100	@ 0x64
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	2302      	movs	r3, #2
 8005322:	4864      	ldr	r0, [pc, #400]	@ (80054b4 <Process_Console_Commands+0x218c>)
 8005324:	f008 fdd2 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8005328:	2201      	movs	r2, #1
 800532a:	2101      	movs	r1, #1
 800532c:	4860      	ldr	r0, [pc, #384]	@ (80054b0 <Process_Console_Commands+0x2188>)
 800532e:	f005 fe29 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Start measurement response: 0x%02X 0x%02X\r\n",
                        read_resp[0], read_resp[1]);
 8005332:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005336:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800533a:	781b      	ldrb	r3, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Start measurement response: 0x%02X 0x%02X\r\n",
 800533c:	461a      	mov	r2, r3
                        read_resp[0], read_resp[1]);
 800533e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005342:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8005346:	785b      	ldrb	r3, [r3, #1]
            Debug_Print(LOG_LEVEL_INFO, "Start measurement response: 0x%02X 0x%02X\r\n",
 8005348:	495c      	ldr	r1, [pc, #368]	@ (80054bc <Process_Console_Commands+0x2194>)
 800534a:	2002      	movs	r0, #2
 800534c:	f7fb ffc6 	bl	80012dc <Debug_Print>

            // 3. Ждем и читаем результат
            HAL_Delay(10);
 8005350:	200a      	movs	r0, #10
 8005352:	f003 f85b 	bl	800840c <HAL_Delay>

            uint8_t read_data[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8005356:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800535a:	f5a3 7326 	sub.w	r3, r3, #664	@ 0x298
 800535e:	224f      	movs	r2, #79	@ 0x4f
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	3304      	adds	r3, #4
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	809a      	strh	r2, [r3, #4]
            uint8_t data_resp[10] = {0};
 800536a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800536e:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005372:	2200      	movs	r2, #0
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	605a      	str	r2, [r3, #4]
 8005378:	811a      	strh	r2, [r3, #8]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800537a:	2200      	movs	r2, #0
 800537c:	2101      	movs	r1, #1
 800537e:	484c      	ldr	r0, [pc, #304]	@ (80054b0 <Process_Console_Commands+0x2188>)
 8005380:	f005 fe00 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8005384:	2001      	movs	r0, #1
 8005386:	f003 f841 	bl	800840c <HAL_Delay>
            HAL_SPI_TransmitReceive(&hspi1, read_data, data_resp, 10, 100);
 800538a:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 800538e:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 8005392:	2364      	movs	r3, #100	@ 0x64
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	230a      	movs	r3, #10
 8005398:	4846      	ldr	r0, [pc, #280]	@ (80054b4 <Process_Console_Commands+0x218c>)
 800539a:	f008 fd97 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800539e:	2201      	movs	r2, #1
 80053a0:	2101      	movs	r1, #1
 80053a2:	4843      	ldr	r0, [pc, #268]	@ (80054b0 <Process_Console_Commands+0x2188>)
 80053a4:	f005 fdee 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Data response: ");
 80053a8:	4945      	ldr	r1, [pc, #276]	@ (80054c0 <Process_Console_Commands+0x2198>)
 80053aa:	2002      	movs	r0, #2
 80053ac:	f7fb ff96 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 10; i++) {
 80053b0:	2300      	movs	r3, #0
 80053b2:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80053b6:	e011      	b.n	80053dc <Process_Console_Commands+0x20b4>
                Debug_Print(LOG_LEVEL_INFO, "0x%02X ", data_resp[i]);
 80053b8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80053bc:	f5a3 7229 	sub.w	r2, r3, #676	@ 0x2a4
 80053c0:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
 80053c4:	4413      	add	r3, r2
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	461a      	mov	r2, r3
 80053ca:	493e      	ldr	r1, [pc, #248]	@ (80054c4 <Process_Console_Commands+0x219c>)
 80053cc:	2002      	movs	r0, #2
 80053ce:	f7fb ff85 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 10; i++) {
 80053d2:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
 80053d6:	3301      	adds	r3, #1
 80053d8:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80053dc:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
 80053e0:	2b09      	cmp	r3, #9
 80053e2:	dde9      	ble.n	80053b8 <Process_Console_Commands+0x2090>
            }
            Debug_Print(LOG_LEVEL_INFO, "\r\n");
 80053e4:	4938      	ldr	r1, [pc, #224]	@ (80054c8 <Process_Console_Commands+0x21a0>)
 80053e6:	2002      	movs	r0, #2
 80053e8:	f7fb ff78 	bl	80012dc <Debug_Print>

            // 4. Парсим
            if (data_resp[0] != 0xFF) { // Если не все FF
 80053ec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80053f0:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	2bff      	cmp	r3, #255	@ 0xff
 80053f8:	f000 86ee 	beq.w	80061d8 <Process_Console_Commands+0x2eb0>
                int16_t t_raw = (data_resp[2] << 8) | data_resp[3];
 80053fc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005400:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005404:	789b      	ldrb	r3, [r3, #2]
 8005406:	b21b      	sxth	r3, r3
 8005408:	021b      	lsls	r3, r3, #8
 800540a:	b21a      	sxth	r2, r3
 800540c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005410:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005414:	78db      	ldrb	r3, [r3, #3]
 8005416:	b21b      	sxth	r3, r3
 8005418:	4313      	orrs	r3, r2
 800541a:	f8a7 3372 	strh.w	r3, [r7, #882]	@ 0x372
                int16_t x_raw = (data_resp[4] << 8) | data_resp[5];
 800541e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005422:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005426:	791b      	ldrb	r3, [r3, #4]
 8005428:	b21b      	sxth	r3, r3
 800542a:	021b      	lsls	r3, r3, #8
 800542c:	b21a      	sxth	r2, r3
 800542e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005432:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005436:	795b      	ldrb	r3, [r3, #5]
 8005438:	b21b      	sxth	r3, r3
 800543a:	4313      	orrs	r3, r2
 800543c:	f8a7 3370 	strh.w	r3, [r7, #880]	@ 0x370
                int16_t y_raw = (data_resp[6] << 8) | data_resp[7];
 8005440:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005444:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005448:	799b      	ldrb	r3, [r3, #6]
 800544a:	b21b      	sxth	r3, r3
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	b21a      	sxth	r2, r3
 8005450:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005454:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8005458:	79db      	ldrb	r3, [r3, #7]
 800545a:	b21b      	sxth	r3, r3
 800545c:	4313      	orrs	r3, r2
 800545e:	f8a7 336e 	strh.w	r3, [r7, #878]	@ 0x36e
                int16_t z_raw = (data_resp[8] << 8) | data_resp[9];
 8005462:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005466:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 800546a:	7a1b      	ldrb	r3, [r3, #8]
 800546c:	b21b      	sxth	r3, r3
 800546e:	021b      	lsls	r3, r3, #8
 8005470:	b21a      	sxth	r2, r3
 8005472:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005476:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 800547a:	7a5b      	ldrb	r3, [r3, #9]
 800547c:	b21b      	sxth	r3, r3
 800547e:	4313      	orrs	r3, r2
 8005480:	f8a7 336c 	strh.w	r3, [r7, #876]	@ 0x36c

                Debug_Print(LOG_LEVEL_INFO, "Raw: t=%d, x=%d, y=%d, z=%d\r\n",
 8005484:	f9b7 1372 	ldrsh.w	r1, [r7, #882]	@ 0x372
 8005488:	f9b7 0370 	ldrsh.w	r0, [r7, #880]	@ 0x370
 800548c:	f9b7 336e 	ldrsh.w	r3, [r7, #878]	@ 0x36e
 8005490:	f9b7 236c 	ldrsh.w	r2, [r7, #876]	@ 0x36c
 8005494:	9201      	str	r2, [sp, #4]
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	4603      	mov	r3, r0
 800549a:	460a      	mov	r2, r1
 800549c:	490b      	ldr	r1, [pc, #44]	@ (80054cc <Process_Console_Commands+0x21a4>)
 800549e:	2002      	movs	r0, #2
 80054a0:	f7fb ff1c 	bl	80012dc <Debug_Print>
 80054a4:	f000 be98 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 80054a8:	08019228 	.word	0x08019228
 80054ac:	08019234 	.word	0x08019234
 80054b0:	58020800 	.word	0x58020800
 80054b4:	24000e90 	.word	0x24000e90
 80054b8:	08019254 	.word	0x08019254
 80054bc:	08019274 	.word	0x08019274
 80054c0:	080192a0 	.word	0x080192a0
 80054c4:	080179b8 	.word	0x080179b8
 80054c8:	0801843c 	.word	0x0801843c
 80054cc:	08018cc0 	.word	0x08018cc0
                           t_raw, x_raw, y_raw, z_raw);
            }
        }
        else if (strcmp(cmd, "sensordebug") == 0) {
 80054d0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80054d4:	49cd      	ldr	r1, [pc, #820]	@ (800580c <Process_Console_Commands+0x24e4>)
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fa ff02 	bl	80002e0 <strcmp>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f040 80c6 	bne.w	8005670 <Process_Console_Commands+0x2348>
            Debug_Print(LOG_LEVEL_INFO, "=== SENSOR DEBUG ===\r\n");
 80054e4:	49ca      	ldr	r1, [pc, #808]	@ (8005810 <Process_Console_Commands+0x24e8>)
 80054e6:	2002      	movs	r0, #2
 80054e8:	f7fb fef8 	bl	80012dc <Debug_Print>

            // 1. Полный сброс
            MLX90393_Reset_Sensor(0);
 80054ec:	2000      	movs	r0, #0
 80054ee:	f001 fee5 	bl	80072bc <MLX90393_Reset_Sensor>

            // 2. Чтение регистра 0
            uint16_t reg0;
            if (MLX90393_Read_Register(0, 0x00, &reg0)) {
 80054f2:	f507 73a5 	add.w	r3, r7, #330	@ 0x14a
 80054f6:	461a      	mov	r2, r3
 80054f8:	2100      	movs	r1, #0
 80054fa:	2000      	movs	r0, #0
 80054fc:	f001 febe 	bl	800727c <MLX90393_Read_Register>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d01f      	beq.n	8005546 <Process_Console_Commands+0x221e>
                Debug_Print(LOG_LEVEL_INFO, "Reg0: 0x%04X\r\n", reg0);
 8005506:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800550a:	f2a3 23a6 	subw	r3, r3, #678	@ 0x2a6
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	461a      	mov	r2, r3
 8005512:	49c0      	ldr	r1, [pc, #768]	@ (8005814 <Process_Console_Commands+0x24ec>)
 8005514:	2002      	movs	r0, #2
 8005516:	f7fb fee1 	bl	80012dc <Debug_Print>
                Debug_Print(LOG_LEVEL_INFO, "GAIN_SEL: %d, HALLCONF: 0x%X\r\n",
 800551a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800551e:	f2a3 23a6 	subw	r3, r3, #678	@ 0x2a6
 8005522:	881b      	ldrh	r3, [r3, #0]
 8005524:	0a9b      	lsrs	r3, r3, #10
 8005526:	b29b      	uxth	r3, r3
 8005528:	f003 0207 	and.w	r2, r3, #7
 800552c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005530:	f2a3 23a6 	subw	r3, r3, #678	@ 0x2a6
 8005534:	881b      	ldrh	r3, [r3, #0]
 8005536:	099b      	lsrs	r3, r3, #6
 8005538:	b29b      	uxth	r3, r3
 800553a:	f003 030f 	and.w	r3, r3, #15
 800553e:	49b6      	ldr	r1, [pc, #728]	@ (8005818 <Process_Console_Commands+0x24f0>)
 8005540:	2002      	movs	r0, #2
 8005542:	f7fb fecb 	bl	80012dc <Debug_Print>
                           (reg0 >> 10) & 0x07, (reg0 >> 6) & 0x0F);
            }

            // 3. Получение сырых данных
            int16_t t_raw, x_raw, y_raw, z_raw;
            if (MLX90393_Get_Raw_Data(0, &t_raw, &x_raw, &y_raw, &z_raw)) {
 8005546:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 800554a:	f507 72a3 	add.w	r2, r7, #326	@ 0x146
 800554e:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8005552:	f507 73a1 	add.w	r3, r7, #322	@ 0x142
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	4603      	mov	r3, r0
 800555a:	2000      	movs	r0, #0
 800555c:	f001 fef6 	bl	800734c <MLX90393_Get_Raw_Data>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 8638 	beq.w	80061d8 <Process_Console_Commands+0x2eb0>
                Debug_Print(LOG_LEVEL_INFO, "Raw: t=%d, x=%d, y=%d, z=%d\r\n",
 8005568:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800556c:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8005570:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005574:	4619      	mov	r1, r3
 8005576:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800557a:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800557e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005582:	4618      	mov	r0, r3
 8005584:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005588:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800558c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005590:	461a      	mov	r2, r3
 8005592:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005596:	f2a3 23ae 	subw	r3, r3, #686	@ 0x2ae
 800559a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800559e:	9301      	str	r3, [sp, #4]
 80055a0:	9200      	str	r2, [sp, #0]
 80055a2:	4603      	mov	r3, r0
 80055a4:	460a      	mov	r2, r1
 80055a6:	499d      	ldr	r1, [pc, #628]	@ (800581c <Process_Console_Commands+0x24f4>)
 80055a8:	2002      	movs	r0, #2
 80055aa:	f7fb fe97 	bl	80012dc <Debug_Print>
                           t_raw, x_raw, y_raw, z_raw);

                // Конвертация
                float lsb_xy = 0.250f;
 80055ae:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 80055b2:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
                float lsb_z = 0.403f;
 80055b6:	4b9a      	ldr	r3, [pc, #616]	@ (8005820 <Process_Console_Commands+0x24f8>)
 80055b8:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
                float temp = ((float)t_raw - 46244.0f) / 45.2f + 25.0f;
 80055bc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80055c0:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 80055c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055c8:	ee07 3a90 	vmov	s15, r3
 80055cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055d0:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8005824 <Process_Console_Commands+0x24fc>
 80055d4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80055d8:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8005828 <Process_Console_Commands+0x2500>
 80055dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055e0:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80055e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80055e8:	edc7 7add 	vstr	s15, [r7, #884]	@ 0x374

                Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
                           x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 80055ec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80055f0:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 80055f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055f8:	ee07 3a90 	vmov	s15, r3
 80055fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005600:	edd7 7adf 	vldr	s15, [r7, #892]	@ 0x37c
 8005604:	ee67 7a27 	vmul.f32	s15, s14, s15
                Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8005608:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
                           x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 800560c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005610:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8005614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005618:	ee07 3a90 	vmov	s15, r3
 800561c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005620:	edd7 7adf 	vldr	s15, [r7, #892]	@ 0x37c
 8005624:	ee67 7a27 	vmul.f32	s15, s14, s15
                Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8005628:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                           x_raw * lsb_xy, y_raw * lsb_xy, z_raw * lsb_z, temp);
 800562c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005630:	f2a3 23ae 	subw	r3, r3, #686	@ 0x2ae
 8005634:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005638:	ee06 3a90 	vmov	s13, r3
 800563c:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8005640:	edd7 6ade 	vldr	s13, [r7, #888]	@ 0x378
 8005644:	ee66 6a26 	vmul.f32	s13, s12, s13
                Debug_Print(LOG_LEVEL_INFO, "Converted: X=%.1f, Y=%.1f, Z=%.1f µT, T=%.1f°C\r\n",
 8005648:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800564c:	edd7 5add 	vldr	s11, [r7, #884]	@ 0x374
 8005650:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8005654:	ed8d 5b04 	vstr	d5, [sp, #16]
 8005658:	ed8d 6b02 	vstr	d6, [sp, #8]
 800565c:	ed8d 7b00 	vstr	d7, [sp]
 8005660:	ec53 2b14 	vmov	r2, r3, d4
 8005664:	4971      	ldr	r1, [pc, #452]	@ (800582c <Process_Console_Commands+0x2504>)
 8005666:	2002      	movs	r0, #2
 8005668:	f7fb fe38 	bl	80012dc <Debug_Print>
 800566c:	f000 bdb4 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }

        // === TEST_COIL ===
        else if (strcmp(cmd, CMD_TEST_COIL) == 0) {
 8005670:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005674:	496e      	ldr	r1, [pc, #440]	@ (8005830 <Process_Console_Commands+0x2508>)
 8005676:	4618      	mov	r0, r3
 8005678:	f7fa fe32 	bl	80002e0 <strcmp>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d171      	bne.n	8005766 <Process_Console_Commands+0x243e>
            Debug_Print(LOG_LEVEL_INFO, "Processing testcoil command\r\n");
 8005682:	496c      	ldr	r1, [pc, #432]	@ (8005834 <Process_Console_Commands+0x250c>)
 8005684:	2002      	movs	r0, #2
 8005686:	f7fb fe29 	bl	80012dc <Debug_Print>
            uint8_t idx;
            float start, end, step;
            uint32_t duration;
            char* args = (char*)command_buffer + strlen(cmd);
 800568a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800568e:	4618      	mov	r0, r3
 8005690:	f7fa fe86 	bl	80003a0 <strlen>
 8005694:	4603      	mov	r3, r0
 8005696:	4a68      	ldr	r2, [pc, #416]	@ (8005838 <Process_Console_Commands+0x2510>)
 8005698:	4413      	add	r3, r2
 800569a:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0

            // Пропускаем пробелы
            while(*args == ' ') args++;
 800569e:	e004      	b.n	80056aa <Process_Console_Commands+0x2382>
 80056a0:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 80056a4:	3301      	adds	r3, #1
 80056a6:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0
 80056aa:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b20      	cmp	r3, #32
 80056b2:	d0f5      	beq.n	80056a0 <Process_Console_Commands+0x2378>

            int parsed = sscanf(args, "%hhu %f %f %f %lu", &idx, &start, &end, &step, &duration);
 80056b4:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 80056b8:	f207 1241 	addw	r2, r7, #321	@ 0x141
 80056bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80056c0:	9302      	str	r3, [sp, #8]
 80056c2:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80056c6:	9301      	str	r3, [sp, #4]
 80056c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	460b      	mov	r3, r1
 80056d0:	495a      	ldr	r1, [pc, #360]	@ (800583c <Process_Console_Commands+0x2514>)
 80056d2:	f8d7 03b0 	ldr.w	r0, [r7, #944]	@ 0x3b0
 80056d6:	f00e fb55 	bl	8013d84 <siscanf>
 80056da:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
            Debug_Print(LOG_LEVEL_INFO, "Parsed %d arguments for testcoil\r\n", parsed);
 80056de:	f8d7 2380 	ldr.w	r2, [r7, #896]	@ 0x380
 80056e2:	4957      	ldr	r1, [pc, #348]	@ (8005840 <Process_Console_Commands+0x2518>)
 80056e4:	2002      	movs	r0, #2
 80056e6:	f7fb fdf9 	bl	80012dc <Debug_Print>

            if (parsed == 5) {
 80056ea:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80056ee:	2b05      	cmp	r3, #5
 80056f0:	d127      	bne.n	8005742 <Process_Console_Commands+0x241a>
                Start_Coil_Test(idx, start, end, step, duration);
 80056f2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80056f6:	f2a3 23af 	subw	r3, r3, #687	@ 0x2af
 80056fa:	781a      	ldrb	r2, [r3, #0]
 80056fc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005700:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8005704:	edd3 7a00 	vldr	s15, [r3]
 8005708:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800570c:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8005710:	ed93 7a00 	vldr	s14, [r3]
 8005714:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005718:	f5a3 732f 	sub.w	r3, r3, #700	@ 0x2bc
 800571c:	edd3 6a00 	vldr	s13, [r3]
 8005720:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005724:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4619      	mov	r1, r3
 800572c:	eeb0 1a66 	vmov.f32	s2, s13
 8005730:	eef0 0a47 	vmov.f32	s1, s14
 8005734:	eeb0 0a67 	vmov.f32	s0, s15
 8005738:	4610      	mov	r0, r2
 800573a:	f7fb fbdf 	bl	8000efc <Start_Coil_Test>
 800573e:	f000 bd4b 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: testcoil <idx> <start> <end> <step> <duration>\r\n");
 8005742:	4940      	ldr	r1, [pc, #256]	@ (8005844 <Process_Console_Commands+0x251c>)
 8005744:	2000      	movs	r0, #0
 8005746:	f7fb fdc9 	bl	80012dc <Debug_Print>
                Debug_Print(LOG_LEVEL_ERROR, "Received: '%s'\r\n", args);
 800574a:	f8d7 23b0 	ldr.w	r2, [r7, #944]	@ 0x3b0
 800574e:	493e      	ldr	r1, [pc, #248]	@ (8005848 <Process_Console_Commands+0x2520>)
 8005750:	2000      	movs	r0, #0
 8005752:	f7fb fdc3 	bl	80012dc <Debug_Print>
                Debug_Print(LOG_LEVEL_ERROR, "Expected 5 args, got %d\r\n", parsed);
 8005756:	f8d7 2380 	ldr.w	r2, [r7, #896]	@ 0x380
 800575a:	493c      	ldr	r1, [pc, #240]	@ (800584c <Process_Console_Commands+0x2524>)
 800575c:	2000      	movs	r0, #0
 800575e:	f7fb fdbd 	bl	80012dc <Debug_Print>
 8005762:	f000 bd39 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }
        // === QUICKTEST ===
        else if (strcmp(cmd, "quicktest") == 0) {
 8005766:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800576a:	4939      	ldr	r1, [pc, #228]	@ (8005850 <Process_Console_Commands+0x2528>)
 800576c:	4618      	mov	r0, r3
 800576e:	f7fa fdb7 	bl	80002e0 <strcmp>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d11d      	bne.n	80057b4 <Process_Console_Commands+0x248c>
            Debug_Print(LOG_LEVEL_INFO, "=== QUICK SENSOR TEST ===\n");
 8005778:	4936      	ldr	r1, [pc, #216]	@ (8005854 <Process_Console_Commands+0x252c>)
 800577a:	2002      	movs	r0, #2
 800577c:	f7fb fdae 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Testing sensor 0...\n");
 8005780:	4935      	ldr	r1, [pc, #212]	@ (8005858 <Process_Console_Commands+0x2530>)
 8005782:	2002      	movs	r0, #2
 8005784:	f7fb fdaa 	bl	80012dc <Debug_Print>

            // Принудительно читаем сенсор 0
            uint8_t success = Quick_Read_Sensor(0);
 8005788:	2000      	movs	r0, #0
 800578a:	f7fc fce7 	bl	800215c <Quick_Read_Sensor>
 800578e:	4603      	mov	r3, r0
 8005790:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387

            if (success) {
 8005794:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <Process_Console_Commands+0x2480>
                Debug_Print(LOG_LEVEL_INFO, "Sensor 0 read successful\n");
 800579c:	492f      	ldr	r1, [pc, #188]	@ (800585c <Process_Console_Commands+0x2534>)
 800579e:	2002      	movs	r0, #2
 80057a0:	f7fb fd9c 	bl	80012dc <Debug_Print>
 80057a4:	f000 bd18 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Sensor 0 read failed\n");
 80057a8:	492d      	ldr	r1, [pc, #180]	@ (8005860 <Process_Console_Commands+0x2538>)
 80057aa:	2000      	movs	r0, #0
 80057ac:	f7fb fd96 	bl	80012dc <Debug_Print>
 80057b0:	f000 bd12 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }
        // === TEST_SENSOR ===
        else if (strcmp(cmd, CMD_TEST_SENSOR) == 0) {
 80057b4:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80057b8:	492a      	ldr	r1, [pc, #168]	@ (8005864 <Process_Console_Commands+0x253c>)
 80057ba:	4618      	mov	r0, r3
 80057bc:	f7fa fd90 	bl	80002e0 <strcmp>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d154      	bne.n	8005870 <Process_Console_Commands+0x2548>
            uint8_t idx;
            if (sscanf((char*)command_buffer + strlen(cmd) + 1, "%hhu", &idx) == 1) {
 80057c6:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fa fde8 	bl	80003a0 <strlen>
 80057d0:	4603      	mov	r3, r0
 80057d2:	3301      	adds	r3, #1
 80057d4:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <Process_Console_Commands+0x2510>)
 80057d6:	4413      	add	r3, r2
 80057d8:	f207 122f 	addw	r2, r7, #303	@ 0x12f
 80057dc:	4922      	ldr	r1, [pc, #136]	@ (8005868 <Process_Console_Commands+0x2540>)
 80057de:	4618      	mov	r0, r3
 80057e0:	f00e fad0 	bl	8013d84 <siscanf>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d109      	bne.n	80057fe <Process_Console_Commands+0x24d6>
                Read_Sensor(idx);
 80057ea:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80057ee:	f2a3 23c1 	subw	r3, r3, #705	@ 0x2c1
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f001 fa67 	bl	8006cc8 <Read_Sensor>
 80057fa:	f000 bced 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: testsensor <idx>\r\n");
 80057fe:	491b      	ldr	r1, [pc, #108]	@ (800586c <Process_Console_Commands+0x2544>)
 8005800:	2000      	movs	r0, #0
 8005802:	f7fb fd6b 	bl	80012dc <Debug_Print>
 8005806:	f000 bce7 	b.w	80061d8 <Process_Console_Commands+0x2eb0>
 800580a:	bf00      	nop
 800580c:	080192b0 	.word	0x080192b0
 8005810:	08018f88 	.word	0x08018f88
 8005814:	080192bc 	.word	0x080192bc
 8005818:	08018fb8 	.word	0x08018fb8
 800581c:	08018cc0 	.word	0x08018cc0
 8005820:	3ece5604 	.word	0x3ece5604
 8005824:	4734a400 	.word	0x4734a400
 8005828:	4234cccd 	.word	0x4234cccd
 800582c:	08018f48 	.word	0x08018f48
 8005830:	080192cc 	.word	0x080192cc
 8005834:	080192d8 	.word	0x080192d8
 8005838:	2400098c 	.word	0x2400098c
 800583c:	080192f8 	.word	0x080192f8
 8005840:	0801930c 	.word	0x0801930c
 8005844:	08019330 	.word	0x08019330
 8005848:	08019368 	.word	0x08019368
 800584c:	0801937c 	.word	0x0801937c
 8005850:	08019398 	.word	0x08019398
 8005854:	080193a4 	.word	0x080193a4
 8005858:	080193c0 	.word	0x080193c0
 800585c:	080193d8 	.word	0x080193d8
 8005860:	080193f4 	.word	0x080193f4
 8005864:	0801940c 	.word	0x0801940c
 8005868:	08019418 	.word	0x08019418
 800586c:	08019420 	.word	0x08019420
            }
        }
        else if (strcmp(cmd, "check_spi") == 0) {
 8005870:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005874:	49ae      	ldr	r1, [pc, #696]	@ (8005b30 <Process_Console_Commands+0x2808>)
 8005876:	4618      	mov	r0, r3
 8005878:	f7fa fd32 	bl	80002e0 <strcmp>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	f040 80cc 	bne.w	8005a1c <Process_Console_Commands+0x26f4>
            Debug_Print(LOG_LEVEL_INFO, "=== SPI CONFIGURATION CHECK ===\r\n");
 8005884:	49ab      	ldr	r1, [pc, #684]	@ (8005b34 <Process_Console_Commands+0x280c>)
 8005886:	2002      	movs	r0, #2
 8005888:	f7fb fd28 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "SPI1 Instance: 0x%08lX\r\n", (uint32_t)hspi1.Instance);
 800588c:	4baa      	ldr	r3, [pc, #680]	@ (8005b38 <Process_Console_Commands+0x2810>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	461a      	mov	r2, r3
 8005892:	49aa      	ldr	r1, [pc, #680]	@ (8005b3c <Process_Console_Commands+0x2814>)
 8005894:	2002      	movs	r0, #2
 8005896:	f7fb fd21 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Mode: %s\r\n",
                        (hspi1.Init.Mode == SPI_MODE_MASTER) ? "MASTER" : "SLAVE");
 800589a:	4ba7      	ldr	r3, [pc, #668]	@ (8005b38 <Process_Console_Commands+0x2810>)
 800589c:	685b      	ldr	r3, [r3, #4]
            Debug_Print(LOG_LEVEL_INFO, "Mode: %s\r\n",
 800589e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058a2:	d101      	bne.n	80058a8 <Process_Console_Commands+0x2580>
 80058a4:	4ba6      	ldr	r3, [pc, #664]	@ (8005b40 <Process_Console_Commands+0x2818>)
 80058a6:	e000      	b.n	80058aa <Process_Console_Commands+0x2582>
 80058a8:	4ba6      	ldr	r3, [pc, #664]	@ (8005b44 <Process_Console_Commands+0x281c>)
 80058aa:	461a      	mov	r2, r3
 80058ac:	49a6      	ldr	r1, [pc, #664]	@ (8005b48 <Process_Console_Commands+0x2820>)
 80058ae:	2002      	movs	r0, #2
 80058b0:	f7fb fd14 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Direction: %s\r\n",
                        (hspi1.Init.Direction == SPI_DIRECTION_2LINES) ? "2LINES" : "1LINE");
 80058b4:	4ba0      	ldr	r3, [pc, #640]	@ (8005b38 <Process_Console_Commands+0x2810>)
 80058b6:	689b      	ldr	r3, [r3, #8]
            Debug_Print(LOG_LEVEL_INFO, "Direction: %s\r\n",
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <Process_Console_Commands+0x2598>
 80058bc:	4ba3      	ldr	r3, [pc, #652]	@ (8005b4c <Process_Console_Commands+0x2824>)
 80058be:	e000      	b.n	80058c2 <Process_Console_Commands+0x259a>
 80058c0:	4ba3      	ldr	r3, [pc, #652]	@ (8005b50 <Process_Console_Commands+0x2828>)
 80058c2:	461a      	mov	r2, r3
 80058c4:	49a3      	ldr	r1, [pc, #652]	@ (8005b54 <Process_Console_Commands+0x282c>)
 80058c6:	2002      	movs	r0, #2
 80058c8:	f7fb fd08 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "DataSize: %s\r\n",
                        (hspi1.Init.DataSize == SPI_DATASIZE_8BIT) ? "8BIT" : "16BIT");
 80058cc:	4b9a      	ldr	r3, [pc, #616]	@ (8005b38 <Process_Console_Commands+0x2810>)
 80058ce:	68db      	ldr	r3, [r3, #12]
            Debug_Print(LOG_LEVEL_INFO, "DataSize: %s\r\n",
 80058d0:	2b07      	cmp	r3, #7
 80058d2:	d101      	bne.n	80058d8 <Process_Console_Commands+0x25b0>
 80058d4:	4ba0      	ldr	r3, [pc, #640]	@ (8005b58 <Process_Console_Commands+0x2830>)
 80058d6:	e000      	b.n	80058da <Process_Console_Commands+0x25b2>
 80058d8:	4ba0      	ldr	r3, [pc, #640]	@ (8005b5c <Process_Console_Commands+0x2834>)
 80058da:	461a      	mov	r2, r3
 80058dc:	49a0      	ldr	r1, [pc, #640]	@ (8005b60 <Process_Console_Commands+0x2838>)
 80058de:	2002      	movs	r0, #2
 80058e0:	f7fb fcfc 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "CLKPolarity: %s\r\n",
                        (hspi1.Init.CLKPolarity == SPI_POLARITY_LOW) ? "LOW (CPOL=0)" : "HIGH (CPOL=1)");
 80058e4:	4b94      	ldr	r3, [pc, #592]	@ (8005b38 <Process_Console_Commands+0x2810>)
 80058e6:	691b      	ldr	r3, [r3, #16]
            Debug_Print(LOG_LEVEL_INFO, "CLKPolarity: %s\r\n",
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d101      	bne.n	80058f0 <Process_Console_Commands+0x25c8>
 80058ec:	4b9d      	ldr	r3, [pc, #628]	@ (8005b64 <Process_Console_Commands+0x283c>)
 80058ee:	e000      	b.n	80058f2 <Process_Console_Commands+0x25ca>
 80058f0:	4b9d      	ldr	r3, [pc, #628]	@ (8005b68 <Process_Console_Commands+0x2840>)
 80058f2:	461a      	mov	r2, r3
 80058f4:	499d      	ldr	r1, [pc, #628]	@ (8005b6c <Process_Console_Commands+0x2844>)
 80058f6:	2002      	movs	r0, #2
 80058f8:	f7fb fcf0 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "CLKPhase: %s\r\n",
                        (hspi1.Init.CLKPhase == SPI_PHASE_1EDGE) ? "1EDGE (CPHA=0)" : "2EDGE (CPHA=1)");
 80058fc:	4b8e      	ldr	r3, [pc, #568]	@ (8005b38 <Process_Console_Commands+0x2810>)
 80058fe:	695b      	ldr	r3, [r3, #20]
            Debug_Print(LOG_LEVEL_INFO, "CLKPhase: %s\r\n",
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <Process_Console_Commands+0x25e0>
 8005904:	4b9a      	ldr	r3, [pc, #616]	@ (8005b70 <Process_Console_Commands+0x2848>)
 8005906:	e000      	b.n	800590a <Process_Console_Commands+0x25e2>
 8005908:	4b9a      	ldr	r3, [pc, #616]	@ (8005b74 <Process_Console_Commands+0x284c>)
 800590a:	461a      	mov	r2, r3
 800590c:	499a      	ldr	r1, [pc, #616]	@ (8005b78 <Process_Console_Commands+0x2850>)
 800590e:	2002      	movs	r0, #2
 8005910:	f7fb fce4 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "BaudRatePrescaler: %d\r\n", hspi1.Init.BaudRatePrescaler);
 8005914:	4b88      	ldr	r3, [pc, #544]	@ (8005b38 <Process_Console_Commands+0x2810>)
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	461a      	mov	r2, r3
 800591a:	4998      	ldr	r1, [pc, #608]	@ (8005b7c <Process_Console_Commands+0x2854>)
 800591c:	2002      	movs	r0, #2
 800591e:	f7fb fcdd 	bl	80012dc <Debug_Print>

            // Рассчитаем реальную скорость SPI
            uint32_t spi_clock = HAL_RCC_GetPCLK2Freq(); // SPI1 на APB2
 8005922:	f006 fb6d 	bl	800c000 <HAL_RCC_GetPCLK2Freq>
 8005926:	f8c7 038c 	str.w	r0, [r7, #908]	@ 0x38c
            uint32_t baud_div = 2;
 800592a:	2302      	movs	r3, #2
 800592c:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
            switch(hspi1.Init.BaudRatePrescaler) {
 8005930:	4b81      	ldr	r3, [pc, #516]	@ (8005b38 <Process_Console_Commands+0x2810>)
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f1b3 4fe0 	cmp.w	r3, #1879048192	@ 0x70000000
 8005938:	d042      	beq.n	80059c0 <Process_Console_Commands+0x2698>
 800593a:	f1b3 4fe0 	cmp.w	r3, #1879048192	@ 0x70000000
 800593e:	d844      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 8005940:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8005944:	d038      	beq.n	80059b8 <Process_Console_Commands+0x2690>
 8005946:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800594a:	d83e      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 800594c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005950:	d02e      	beq.n	80059b0 <Process_Console_Commands+0x2688>
 8005952:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005956:	d838      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 8005958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800595c:	d024      	beq.n	80059a8 <Process_Console_Commands+0x2680>
 800595e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005962:	d832      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 8005964:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005968:	d01a      	beq.n	80059a0 <Process_Console_Commands+0x2678>
 800596a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800596e:	d82c      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 8005970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005974:	d010      	beq.n	8005998 <Process_Console_Commands+0x2670>
 8005976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800597a:	d826      	bhi.n	80059ca <Process_Console_Commands+0x26a2>
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <Process_Console_Commands+0x2660>
 8005980:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005984:	d004      	beq.n	8005990 <Process_Console_Commands+0x2668>
 8005986:	e020      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_2: baud_div = 2; break;
 8005988:	2302      	movs	r3, #2
 800598a:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 800598e:	e01c      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_4: baud_div = 4; break;
 8005990:	2304      	movs	r3, #4
 8005992:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 8005996:	e018      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_8: baud_div = 8; break;
 8005998:	2308      	movs	r3, #8
 800599a:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 800599e:	e014      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_16: baud_div = 16; break;
 80059a0:	2310      	movs	r3, #16
 80059a2:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 80059a6:	e010      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_32: baud_div = 32; break;
 80059a8:	2320      	movs	r3, #32
 80059aa:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 80059ae:	e00c      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_64: baud_div = 64; break;
 80059b0:	2340      	movs	r3, #64	@ 0x40
 80059b2:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 80059b6:	e008      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_128: baud_div = 128; break;
 80059b8:	2380      	movs	r3, #128	@ 0x80
 80059ba:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 80059be:	e004      	b.n	80059ca <Process_Console_Commands+0x26a2>
                case SPI_BAUDRATEPRESCALER_256: baud_div = 256; break;
 80059c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059c4:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 80059c8:	bf00      	nop
            }
            uint32_t spi_speed = spi_clock / baud_div;
 80059ca:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 80059ce:	f8d7 33ac 	ldr.w	r3, [r7, #940]	@ 0x3ac
 80059d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d6:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
            Debug_Print(LOG_LEVEL_INFO, "SPI Clock: %lu Hz\r\n", spi_clock);
 80059da:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 80059de:	4968      	ldr	r1, [pc, #416]	@ (8005b80 <Process_Console_Commands+0x2858>)
 80059e0:	2002      	movs	r0, #2
 80059e2:	f7fb fc7b 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "SPI Speed: %lu Hz\r\n", spi_speed);
 80059e6:	f8d7 2388 	ldr.w	r2, [r7, #904]	@ 0x388
 80059ea:	4966      	ldr	r1, [pc, #408]	@ (8005b84 <Process_Console_Commands+0x285c>)
 80059ec:	2002      	movs	r0, #2
 80059ee:	f7fb fc75 	bl	80012dc <Debug_Print>

            // Проверим пины
            Debug_Print(LOG_LEVEL_INFO, "CS pin (PC0) state: %d\r\n",
                        HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0));
 80059f2:	2101      	movs	r1, #1
 80059f4:	4864      	ldr	r0, [pc, #400]	@ (8005b88 <Process_Console_Commands+0x2860>)
 80059f6:	f005 faad 	bl	800af54 <HAL_GPIO_ReadPin>
 80059fa:	4603      	mov	r3, r0
            Debug_Print(LOG_LEVEL_INFO, "CS pin (PC0) state: %d\r\n",
 80059fc:	461a      	mov	r2, r3
 80059fe:	4963      	ldr	r1, [pc, #396]	@ (8005b8c <Process_Console_Commands+0x2864>)
 8005a00:	2002      	movs	r0, #2
 8005a02:	f7fb fc6b 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "SCK pin (PA5) state: %d\r\n",
                        HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5));
 8005a06:	2120      	movs	r1, #32
 8005a08:	4861      	ldr	r0, [pc, #388]	@ (8005b90 <Process_Console_Commands+0x2868>)
 8005a0a:	f005 faa3 	bl	800af54 <HAL_GPIO_ReadPin>
 8005a0e:	4603      	mov	r3, r0
            Debug_Print(LOG_LEVEL_INFO, "SCK pin (PA5) state: %d\r\n",
 8005a10:	461a      	mov	r2, r3
 8005a12:	4960      	ldr	r1, [pc, #384]	@ (8005b94 <Process_Console_Commands+0x286c>)
 8005a14:	2002      	movs	r0, #2
 8005a16:	f7fb fc61 	bl	80012dc <Debug_Print>
 8005a1a:	e3dd      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        else if (strcmp(cmd, "sensor_test") == 0) {
 8005a1c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005a20:	495d      	ldr	r1, [pc, #372]	@ (8005b98 <Process_Console_Commands+0x2870>)
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fa fc5c 	bl	80002e0 <strcmp>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f040 8117 	bne.w	8005c5e <Process_Console_Commands+0x2936>
            Debug_Print(LOG_LEVEL_INFO, "=== SENSOR SIMPLE TEST ===\r\n");
 8005a30:	495a      	ldr	r1, [pc, #360]	@ (8005b9c <Process_Console_Commands+0x2874>)
 8005a32:	2002      	movs	r0, #2
 8005a34:	f7fb fc52 	bl	80012dc <Debug_Print>

            // Простой тест: попробуем прочитать регистр 0
            MLX90393_t *sensor = &sensors[0];
 8005a38:	4b59      	ldr	r3, [pc, #356]	@ (8005ba0 <Process_Console_Commands+0x2878>)
 8005a3a:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390

            // 1. Сброс
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8005a3e:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005a42:	6858      	ldr	r0, [r3, #4]
 8005a44:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005a48:	891b      	ldrh	r3, [r3, #8]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	f005 fa99 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8005a52:	2001      	movs	r0, #1
 8005a54:	f002 fcda 	bl	800840c <HAL_Delay>
            uint8_t reset_cmd[2] = {0xF0, 0x00};
 8005a58:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005a5c:	f5a3 7331 	sub.w	r3, r3, #708	@ 0x2c4
 8005a60:	22f0      	movs	r2, #240	@ 0xf0
 8005a62:	801a      	strh	r2, [r3, #0]
            uint8_t reset_resp[2] = {0};
 8005a64:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005a68:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	801a      	strh	r2, [r3, #0]
            HAL_SPI_TransmitReceive(sensor->spi, reset_cmd, reset_resp, 2, 100);
 8005a70:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005a74:	6818      	ldr	r0, [r3, #0]
 8005a76:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8005a7a:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8005a7e:	2364      	movs	r3, #100	@ 0x64
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	2302      	movs	r3, #2
 8005a84:	f008 fa22 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8005a88:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005a8c:	6858      	ldr	r0, [r3, #4]
 8005a8e:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005a92:	891b      	ldrh	r3, [r3, #8]
 8005a94:	2201      	movs	r2, #1
 8005a96:	4619      	mov	r1, r3
 8005a98:	f005 fa74 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(2);
 8005a9c:	2002      	movs	r0, #2
 8005a9e:	f002 fcb5 	bl	800840c <HAL_Delay>

            Debug_Print(LOG_LEVEL_INFO, "Reset response: 0x%02X 0x%02X\r\n",
                        reset_resp[0], reset_resp[1]);
 8005aa2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005aa6:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 8005aaa:	781b      	ldrb	r3, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "Reset response: 0x%02X 0x%02X\r\n",
 8005aac:	461a      	mov	r2, r3
                        reset_resp[0], reset_resp[1]);
 8005aae:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005ab2:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 8005ab6:	785b      	ldrb	r3, [r3, #1]
            Debug_Print(LOG_LEVEL_INFO, "Reset response: 0x%02X 0x%02X\r\n",
 8005ab8:	493a      	ldr	r1, [pc, #232]	@ (8005ba4 <Process_Console_Commands+0x287c>)
 8005aba:	2002      	movs	r0, #2
 8005abc:	f7fb fc0e 	bl	80012dc <Debug_Print>

            // 2. Чтение регистра 0
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8005ac0:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005ac4:	6858      	ldr	r0, [r3, #4]
 8005ac6:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005aca:	891b      	ldrh	r3, [r3, #8]
 8005acc:	2200      	movs	r2, #0
 8005ace:	4619      	mov	r1, r3
 8005ad0:	f005 fa58 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8005ad4:	2001      	movs	r0, #1
 8005ad6:	f002 fc99 	bl	800840c <HAL_Delay>
            uint8_t read_cmd[4] = {0x50, 0x00, 0x00, 0x00}; // Read register 0
 8005ada:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005ade:	f5a3 7333 	sub.w	r3, r3, #716	@ 0x2cc
 8005ae2:	2250      	movs	r2, #80	@ 0x50
 8005ae4:	601a      	str	r2, [r3, #0]
            uint8_t read_resp[4] = {0};
 8005ae6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005aea:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
            HAL_SPI_TransmitReceive(sensor->spi, read_cmd, read_resp, 4, 100);
 8005af2:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005afc:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 8005b00:	2364      	movs	r3, #100	@ 0x64
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	2304      	movs	r3, #4
 8005b06:	f008 f9e1 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8005b0a:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005b0e:	6858      	ldr	r0, [r3, #4]
 8005b10:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005b14:	891b      	ldrh	r3, [r3, #8]
 8005b16:	2201      	movs	r2, #1
 8005b18:	4619      	mov	r1, r3
 8005b1a:	f005 fa33 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "Read register 0 response: ");
 8005b1e:	4922      	ldr	r1, [pc, #136]	@ (8005ba8 <Process_Console_Commands+0x2880>)
 8005b20:	2002      	movs	r0, #2
 8005b22:	f7fb fbdb 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 4; i++) {
 8005b26:	2300      	movs	r3, #0
 8005b28:	f8c7 33a8 	str.w	r3, [r7, #936]	@ 0x3a8
 8005b2c:	e050      	b.n	8005bd0 <Process_Console_Commands+0x28a8>
 8005b2e:	bf00      	nop
 8005b30:	0801943c 	.word	0x0801943c
 8005b34:	08019448 	.word	0x08019448
 8005b38:	24000e90 	.word	0x24000e90
 8005b3c:	0801946c 	.word	0x0801946c
 8005b40:	08019158 	.word	0x08019158
 8005b44:	08019160 	.word	0x08019160
 8005b48:	08019168 	.word	0x08019168
 8005b4c:	08019174 	.word	0x08019174
 8005b50:	0801917c 	.word	0x0801917c
 8005b54:	08019184 	.word	0x08019184
 8005b58:	08019488 	.word	0x08019488
 8005b5c:	08019490 	.word	0x08019490
 8005b60:	08019498 	.word	0x08019498
 8005b64:	080194a8 	.word	0x080194a8
 8005b68:	080194b8 	.word	0x080194b8
 8005b6c:	080191bc 	.word	0x080191bc
 8005b70:	080194c8 	.word	0x080194c8
 8005b74:	080194d8 	.word	0x080194d8
 8005b78:	080191e0 	.word	0x080191e0
 8005b7c:	080191f0 	.word	0x080191f0
 8005b80:	080194e8 	.word	0x080194e8
 8005b84:	080194fc 	.word	0x080194fc
 8005b88:	58020800 	.word	0x58020800
 8005b8c:	08019510 	.word	0x08019510
 8005b90:	58020000 	.word	0x58020000
 8005b94:	0801952c 	.word	0x0801952c
 8005b98:	08019548 	.word	0x08019548
 8005b9c:	08019554 	.word	0x08019554
 8005ba0:	24000a2c 	.word	0x24000a2c
 8005ba4:	08019574 	.word	0x08019574
 8005ba8:	08019594 	.word	0x08019594
                Debug_Print(LOG_LEVEL_INFO, "0x%02X ", read_resp[i]);
 8005bac:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005bb0:	f5a3 7234 	sub.w	r2, r3, #720	@ 0x2d0
 8005bb4:	f8d7 33a8 	ldr.w	r3, [r7, #936]	@ 0x3a8
 8005bb8:	4413      	add	r3, r2
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	49b9      	ldr	r1, [pc, #740]	@ (8005ea4 <Process_Console_Commands+0x2b7c>)
 8005bc0:	2002      	movs	r0, #2
 8005bc2:	f7fb fb8b 	bl	80012dc <Debug_Print>
            for(int i = 0; i < 4; i++) {
 8005bc6:	f8d7 33a8 	ldr.w	r3, [r7, #936]	@ 0x3a8
 8005bca:	3301      	adds	r3, #1
 8005bcc:	f8c7 33a8 	str.w	r3, [r7, #936]	@ 0x3a8
 8005bd0:	f8d7 33a8 	ldr.w	r3, [r7, #936]	@ 0x3a8
 8005bd4:	2b03      	cmp	r3, #3
 8005bd6:	dde9      	ble.n	8005bac <Process_Console_Commands+0x2884>
            }
            Debug_Print(LOG_LEVEL_INFO, "\r\n");
 8005bd8:	49b3      	ldr	r1, [pc, #716]	@ (8005ea8 <Process_Console_Commands+0x2b80>)
 8005bda:	2002      	movs	r0, #2
 8005bdc:	f7fb fb7e 	bl	80012dc <Debug_Print>

            // 3. Простая команда NOP
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8005be0:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005be4:	6858      	ldr	r0, [r3, #4]
 8005be6:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005bea:	891b      	ldrh	r3, [r3, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	4619      	mov	r1, r3
 8005bf0:	f005 f9c8 	bl	800af84 <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8005bf4:	2001      	movs	r0, #1
 8005bf6:	f002 fc09 	bl	800840c <HAL_Delay>
            uint8_t nop_cmd[2] = {0x00, 0x00};
 8005bfa:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005bfe:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8005c02:	2200      	movs	r2, #0
 8005c04:	801a      	strh	r2, [r3, #0]
            uint8_t nop_resp[2] = {0};
 8005c06:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005c0a:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8005c0e:	2200      	movs	r2, #0
 8005c10:	801a      	strh	r2, [r3, #0]
            HAL_SPI_TransmitReceive(sensor->spi, nop_cmd, nop_resp, 2, 100);
 8005c12:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8005c1c:	f507 718e 	add.w	r1, r7, #284	@ 0x11c
 8005c20:	2364      	movs	r3, #100	@ 0x64
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	2302      	movs	r3, #2
 8005c26:	f008 f951 	bl	800decc <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8005c2a:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005c2e:	6858      	ldr	r0, [r3, #4]
 8005c30:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8005c34:	891b      	ldrh	r3, [r3, #8]
 8005c36:	2201      	movs	r2, #1
 8005c38:	4619      	mov	r1, r3
 8005c3a:	f005 f9a3 	bl	800af84 <HAL_GPIO_WritePin>

            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
                        nop_resp[0], nop_resp[1]);
 8005c3e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005c42:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8005c46:	781b      	ldrb	r3, [r3, #0]
            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
 8005c48:	461a      	mov	r2, r3
                        nop_resp[0], nop_resp[1]);
 8005c4a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005c4e:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8005c52:	785b      	ldrb	r3, [r3, #1]
            Debug_Print(LOG_LEVEL_INFO, "NOP response: 0x%02X 0x%02X\r\n",
 8005c54:	4995      	ldr	r1, [pc, #596]	@ (8005eac <Process_Console_Commands+0x2b84>)
 8005c56:	2002      	movs	r0, #2
 8005c58:	f7fb fb40 	bl	80012dc <Debug_Print>
 8005c5c:	e2bc      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === CALIBRATE ===
        else if (strcmp(cmd, CMD_CALIBRATE) == 0) {
 8005c5e:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005c62:	4993      	ldr	r1, [pc, #588]	@ (8005eb0 <Process_Console_Commands+0x2b88>)
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7fa fb3b 	bl	80002e0 <strcmp>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d102      	bne.n	8005c76 <Process_Console_Commands+0x294e>
            Calibrate_Sensors_Start();
 8005c70:	f001 f966 	bl	8006f40 <Calibrate_Sensors_Start>
 8005c74:	e2b0      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === MONITOR ===
        else if (strcmp(cmd, CMD_MONITOR) == 0) {
 8005c76:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005c7a:	498e      	ldr	r1, [pc, #568]	@ (8005eb4 <Process_Console_Commands+0x2b8c>)
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7fa fb2f 	bl	80002e0 <strcmp>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d107      	bne.n	8005c98 <Process_Console_Commands+0x2970>
            system_state.monitoring_active = 1;
 8005c88:	4b8b      	ldr	r3, [pc, #556]	@ (8005eb8 <Process_Console_Commands+0x2b90>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	709a      	strb	r2, [r3, #2]
            Debug_Print(LOG_LEVEL_INFO, "Monitoring started.\r\n");
 8005c8e:	498b      	ldr	r1, [pc, #556]	@ (8005ebc <Process_Console_Commands+0x2b94>)
 8005c90:	2002      	movs	r0, #2
 8005c92:	f7fb fb23 	bl	80012dc <Debug_Print>
 8005c96:	e29f      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === STOP ===
        else if (strcmp(cmd, CMD_STOP) == 0) {
 8005c98:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005c9c:	4988      	ldr	r1, [pc, #544]	@ (8005ec0 <Process_Console_Commands+0x2b98>)
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7fa fb1e 	bl	80002e0 <strcmp>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d109      	bne.n	8005cbe <Process_Console_Commands+0x2996>
            Stop_All_Coils();
 8005caa:	f7fb f91d 	bl	8000ee8 <Stop_All_Coils>
            system_state.monitoring_active = 0;
 8005cae:	4b82      	ldr	r3, [pc, #520]	@ (8005eb8 <Process_Console_Commands+0x2b90>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	709a      	strb	r2, [r3, #2]
            Debug_Print(LOG_LEVEL_INFO, "All stopped.\r\n");
 8005cb4:	4983      	ldr	r1, [pc, #524]	@ (8005ec4 <Process_Console_Commands+0x2b9c>)
 8005cb6:	2002      	movs	r0, #2
 8005cb8:	f7fb fb10 	bl	80012dc <Debug_Print>
 8005cbc:	e28c      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === RESET ===
        else if (strcmp(cmd, CMD_RESET) == 0) {
 8005cbe:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005cc2:	4981      	ldr	r1, [pc, #516]	@ (8005ec8 <Process_Console_Commands+0x2ba0>)
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fa fb0b 	bl	80002e0 <strcmp>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d117      	bne.n	8005d00 <Process_Console_Commands+0x29d8>
            for(int i = 0; i < NUM_COILS; i++) Reset_Coil_Fault(i);
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8005cd6:	e00a      	b.n	8005cee <Process_Console_Commands+0x29c6>
 8005cd8:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fb fa84 	bl	80011ec <Reset_Coil_Fault>
 8005ce4:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8005ce8:	3301      	adds	r3, #1
 8005cea:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8005cee:	f8d7 33a4 	ldr.w	r3, [r7, #932]	@ 0x3a4
 8005cf2:	2b0b      	cmp	r3, #11
 8005cf4:	ddf0      	ble.n	8005cd8 <Process_Console_Commands+0x29b0>
            Debug_Print(LOG_LEVEL_INFO, "Faults reset.\r\n");
 8005cf6:	4975      	ldr	r1, [pc, #468]	@ (8005ecc <Process_Console_Commands+0x2ba4>)
 8005cf8:	2002      	movs	r0, #2
 8005cfa:	f7fb faef 	bl	80012dc <Debug_Print>
 8005cfe:	e26b      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === COIL ===
        else if (strcmp(cmd, CMD_COIL) == 0) {
 8005d00:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005d04:	4972      	ldr	r1, [pc, #456]	@ (8005ed0 <Process_Console_Commands+0x2ba8>)
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7fa faea 	bl	80002e0 <strcmp>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f040 8156 	bne.w	8005fc0 <Process_Console_Commands+0x2c98>
            Debug_Print(LOG_LEVEL_INFO, "Processing COIL command\r\n");
 8005d14:	496f      	ldr	r1, [pc, #444]	@ (8005ed4 <Process_Console_Commands+0x2bac>)
 8005d16:	2002      	movs	r0, #2
 8005d18:	f7fb fae0 	bl	80012dc <Debug_Print>

            // Создаем копию аргументов для безопасного парсинга
            char args_str[64];
            char* args_start = (char*)command_buffer + strlen(cmd);
 8005d1c:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fa fb3d 	bl	80003a0 <strlen>
 8005d26:	4603      	mov	r3, r0
 8005d28:	4a6b      	ldr	r2, [pc, #428]	@ (8005ed8 <Process_Console_Commands+0x2bb0>)
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0

            // Пропускаем пробелы после команды
            while(*args_start == ' ') args_start++;
 8005d30:	e004      	b.n	8005d3c <Process_Console_Commands+0x2a14>
 8005d32:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8005d36:	3301      	adds	r3, #1
 8005d38:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0
 8005d3c:	f8d7 33a0 	ldr.w	r3, [r7, #928]	@ 0x3a0
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d0f5      	beq.n	8005d32 <Process_Console_Commands+0x2a0a>

            strncpy(args_str, args_start, sizeof(args_str) - 1);
 8005d46:	f107 0308 	add.w	r3, r7, #8
 8005d4a:	223f      	movs	r2, #63	@ 0x3f
 8005d4c:	f8d7 13a0 	ldr.w	r1, [r7, #928]	@ 0x3a0
 8005d50:	4618      	mov	r0, r3
 8005d52:	f00e f8f2 	bl	8013f3a <strncpy>
            args_str[sizeof(args_str) - 1] = '\0';
 8005d56:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005d5a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

            Debug_Print(LOG_LEVEL_INFO, "Coil args string: '%s'\r\n", args_str);
 8005d64:	f107 0308 	add.w	r3, r7, #8
 8005d68:	461a      	mov	r2, r3
 8005d6a:	495c      	ldr	r1, [pc, #368]	@ (8005edc <Process_Console_Commands+0x2bb4>)
 8005d6c:	2002      	movs	r0, #2
 8005d6e:	f7fb fab5 	bl	80012dc <Debug_Print>
            float power;

            // Пробуем разные форматы парсинга

            // 1. Стандартный: coil 0 0.1
            if (sscanf(args_str, "%hhu %f", &idx, &power) == 2) {
 8005d72:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005d76:	f207 1217 	addw	r2, r7, #279	@ 0x117
 8005d7a:	f107 0008 	add.w	r0, r7, #8
 8005d7e:	4958      	ldr	r1, [pc, #352]	@ (8005ee0 <Process_Console_Commands+0x2bb8>)
 8005d80:	f00e f800 	bl	8013d84 <siscanf>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d124      	bne.n	8005dd4 <Process_Console_Commands+0x2aac>
                Debug_Print(LOG_LEVEL_INFO, "Parsed standard: idx=%d, power=%.3f\r\n", idx, power);
 8005d8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005d8e:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	461a      	mov	r2, r3
 8005d96:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005d9a:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005d9e:	edd3 7a00 	vldr	s15, [r3]
 8005da2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005da6:	ed8d 7b00 	vstr	d7, [sp]
 8005daa:	494e      	ldr	r1, [pc, #312]	@ (8005ee4 <Process_Console_Commands+0x2bbc>)
 8005dac:	2002      	movs	r0, #2
 8005dae:	f7fb fa95 	bl	80012dc <Debug_Print>
                Set_Coil_Power(idx, power);
 8005db2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005db6:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005dba:	781a      	ldrb	r2, [r3, #0]
 8005dbc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005dc0:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005dc4:	edd3 7a00 	vldr	s15, [r3]
 8005dc8:	eeb0 0a67 	vmov.f32	s0, s15
 8005dcc:	4610      	mov	r0, r2
 8005dce:	f7fa ffb9 	bl	8000d44 <Set_Coil_Power>
 8005dd2:	e201      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            }
            // 2. С целыми числами: coil 0 10 (10%)
            else if (sscanf(args_str, "%hhu %d", &idx, (int*)&power) == 2) {
 8005dd4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005dd8:	f207 1217 	addw	r2, r7, #279	@ 0x117
 8005ddc:	f107 0008 	add.w	r0, r7, #8
 8005de0:	4941      	ldr	r1, [pc, #260]	@ (8005ee8 <Process_Console_Commands+0x2bc0>)
 8005de2:	f00d ffcf 	bl	8013d84 <siscanf>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d128      	bne.n	8005e3e <Process_Console_Commands+0x2b16>
                Debug_Print(LOG_LEVEL_INFO, "Parsed as int: idx=%d, power=%d%%\r\n", idx, (int)power);
 8005dec:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005df0:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	461a      	mov	r2, r3
 8005df8:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005dfc:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005e00:	edd3 7a00 	vldr	s15, [r3]
 8005e04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e08:	ee17 3a90 	vmov	r3, s15
 8005e0c:	4937      	ldr	r1, [pc, #220]	@ (8005eec <Process_Console_Commands+0x2bc4>)
 8005e0e:	2002      	movs	r0, #2
 8005e10:	f7fb fa64 	bl	80012dc <Debug_Print>
                Set_Coil_Power(idx, (float)power / 100.0f);
 8005e14:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e18:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005e1c:	781a      	ldrb	r2, [r3, #0]
 8005e1e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e22:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005e26:	edd3 7a00 	vldr	s15, [r3]
 8005e2a:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8005ef0 <Process_Console_Commands+0x2bc8>
 8005e2e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e32:	eeb0 0a47 	vmov.f32	s0, s14
 8005e36:	4610      	mov	r0, r2
 8005e38:	f7fa ff84 	bl	8000d44 <Set_Coil_Power>
 8005e3c:	e1cc      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            }
            // 3. Без десятичной точки: coil 0 1 (100%)
            else if (sscanf(args_str, "%hhu %hhu", &idx, (uint8_t*)&power) == 2) {
 8005e3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005e42:	f207 1217 	addw	r2, r7, #279	@ 0x117
 8005e46:	f107 0008 	add.w	r0, r7, #8
 8005e4a:	492a      	ldr	r1, [pc, #168]	@ (8005ef4 <Process_Console_Commands+0x2bcc>)
 8005e4c:	f00d ff9a 	bl	8013d84 <siscanf>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d152      	bne.n	8005efc <Process_Console_Commands+0x2bd4>
                Debug_Print(LOG_LEVEL_INFO, "Parsed as byte: idx=%d, power=%d\r\n", idx, (uint8_t)power);
 8005e56:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e5a:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e66:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005e6a:	edd3 7a00 	vldr	s15, [r3]
 8005e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e72:	edc7 7a01 	vstr	s15, [r7, #4]
 8005e76:	793b      	ldrb	r3, [r7, #4]
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	491f      	ldr	r1, [pc, #124]	@ (8005ef8 <Process_Console_Commands+0x2bd0>)
 8005e7c:	2002      	movs	r0, #2
 8005e7e:	f7fb fa2d 	bl	80012dc <Debug_Print>
                Set_Coil_Power(idx, (float)power);
 8005e82:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e86:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005e8a:	781a      	ldrb	r2, [r3, #0]
 8005e8c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005e90:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005e94:	edd3 7a00 	vldr	s15, [r3]
 8005e98:	eeb0 0a67 	vmov.f32	s0, s15
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	f7fa ff51 	bl	8000d44 <Set_Coil_Power>
 8005ea2:	e199      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
 8005ea4:	080179b8 	.word	0x080179b8
 8005ea8:	0801843c 	.word	0x0801843c
 8005eac:	08019254 	.word	0x08019254
 8005eb0:	080195b0 	.word	0x080195b0
 8005eb4:	080195bc 	.word	0x080195bc
 8005eb8:	24000760 	.word	0x24000760
 8005ebc:	080195c4 	.word	0x080195c4
 8005ec0:	080195dc 	.word	0x080195dc
 8005ec4:	080195e4 	.word	0x080195e4
 8005ec8:	080195f4 	.word	0x080195f4
 8005ecc:	080195fc 	.word	0x080195fc
 8005ed0:	0801960c 	.word	0x0801960c
 8005ed4:	08019614 	.word	0x08019614
 8005ed8:	2400098c 	.word	0x2400098c
 8005edc:	08019630 	.word	0x08019630
 8005ee0:	0801964c 	.word	0x0801964c
 8005ee4:	08019654 	.word	0x08019654
 8005ee8:	0801967c 	.word	0x0801967c
 8005eec:	08019684 	.word	0x08019684
 8005ef0:	42c80000 	.word	0x42c80000
 8005ef4:	080196a8 	.word	0x080196a8
 8005ef8:	080196b4 	.word	0x080196b4
            }
            // 4. Пробуем через strtok
            else {
                Debug_Print(LOG_LEVEL_INFO, "Trying strtok parsing...\r\n");
 8005efc:	49c0      	ldr	r1, [pc, #768]	@ (8006200 <Process_Console_Commands+0x2ed8>)
 8005efe:	2002      	movs	r0, #2
 8005f00:	f7fb f9ec 	bl	80012dc <Debug_Print>
                char* token = strtok(args_str, " ");
 8005f04:	f107 0308 	add.w	r3, r7, #8
 8005f08:	49be      	ldr	r1, [pc, #760]	@ (8006204 <Process_Console_Commands+0x2edc>)
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f00e f828 	bl	8013f60 <strtok>
 8005f10:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
                if (token) {
 8005f14:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d04c      	beq.n	8005fb6 <Process_Console_Commands+0x2c8e>
                    idx = atoi(token);
 8005f1c:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 8005f20:	f00c f97f 	bl	8012222 <atoi>
 8005f24:	4603      	mov	r3, r0
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f2c:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005f30:	701a      	strb	r2, [r3, #0]
                    token = strtok(NULL, " ");
 8005f32:	49b4      	ldr	r1, [pc, #720]	@ (8006204 <Process_Console_Commands+0x2edc>)
 8005f34:	2000      	movs	r0, #0
 8005f36:	f00e f813 	bl	8013f60 <strtok>
 8005f3a:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
                    if (token) {
 8005f3e:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d032      	beq.n	8005fac <Process_Console_Commands+0x2c84>
                        power = atof(token);
 8005f46:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 8005f4a:	f00c f967 	bl	801221c <atof>
 8005f4e:	eeb0 7b40 	vmov.f64	d7, d0
 8005f52:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005f56:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f5a:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005f5e:	edc3 7a00 	vstr	s15, [r3]
                        Debug_Print(LOG_LEVEL_INFO, "Strtok parsed: idx=%d, power=%.3f\r\n", idx, power);
 8005f62:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f66:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f72:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005f76:	edd3 7a00 	vldr	s15, [r3]
 8005f7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005f7e:	ed8d 7b00 	vstr	d7, [sp]
 8005f82:	49a1      	ldr	r1, [pc, #644]	@ (8006208 <Process_Console_Commands+0x2ee0>)
 8005f84:	2002      	movs	r0, #2
 8005f86:	f7fb f9a9 	bl	80012dc <Debug_Print>
                        Set_Coil_Power(idx, power);
 8005f8a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f8e:	f2a3 23d9 	subw	r3, r3, #729	@ 0x2d9
 8005f92:	781a      	ldrb	r2, [r3, #0]
 8005f94:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005f98:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8005f9c:	edd3 7a00 	vldr	s15, [r3]
 8005fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fa4:	4610      	mov	r0, r2
 8005fa6:	f7fa fecd 	bl	8000d44 <Set_Coil_Power>
 8005faa:	e115      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
                    } else {
                        Debug_Print(LOG_LEVEL_ERROR, "Usage: coil <idx> <power>\r\n");
 8005fac:	4997      	ldr	r1, [pc, #604]	@ (800620c <Process_Console_Commands+0x2ee4>)
 8005fae:	2000      	movs	r0, #0
 8005fb0:	f7fb f994 	bl	80012dc <Debug_Print>
 8005fb4:	e110      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
                    }
                } else {
                    Debug_Print(LOG_LEVEL_ERROR, "Usage: coil <idx> <power>\r\n");
 8005fb6:	4995      	ldr	r1, [pc, #596]	@ (800620c <Process_Console_Commands+0x2ee4>)
 8005fb8:	2000      	movs	r0, #0
 8005fba:	f7fb f98f 	bl	80012dc <Debug_Print>
 8005fbe:	e10b      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
                }
            }
        }
        // === SENSOR ===
        else if (strcmp(cmd, CMD_SENSOR) == 0) {
 8005fc0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005fc4:	4992      	ldr	r1, [pc, #584]	@ (8006210 <Process_Console_Commands+0x2ee8>)
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fa f98a 	bl	80002e0 <strcmp>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d11f      	bne.n	8006012 <Process_Console_Commands+0x2cea>
            uint8_t idx;
            if (sscanf((char*)command_buffer + strlen(cmd) + 1, "%hhu", &idx) == 1) {
 8005fd2:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7fa f9e2 	bl	80003a0 <strlen>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	3301      	adds	r3, #1
 8005fe0:	4a8c      	ldr	r2, [pc, #560]	@ (8006214 <Process_Console_Commands+0x2eec>)
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8005fe8:	498b      	ldr	r1, [pc, #556]	@ (8006218 <Process_Console_Commands+0x2ef0>)
 8005fea:	4618      	mov	r0, r3
 8005fec:	f00d feca 	bl	8013d84 <siscanf>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d108      	bne.n	8006008 <Process_Console_Commands+0x2ce0>
                Read_Sensor(idx);
 8005ff6:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8005ffa:	f2a3 23e1 	subw	r3, r3, #737	@ 0x2e1
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	4618      	mov	r0, r3
 8006002:	f000 fe61 	bl	8006cc8 <Read_Sensor>
 8006006:	e0e7      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: sensor <idx>\r\n");
 8006008:	4984      	ldr	r1, [pc, #528]	@ (800621c <Process_Console_Commands+0x2ef4>)
 800600a:	2000      	movs	r0, #0
 800600c:	f7fb f966 	bl	80012dc <Debug_Print>
 8006010:	e0e2      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }
        // === SPI ===
        else if (strcmp(cmd, CMD_SPI) == 0) {
 8006012:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8006016:	4982      	ldr	r1, [pc, #520]	@ (8006220 <Process_Console_Commands+0x2ef8>)
 8006018:	4618      	mov	r0, r3
 800601a:	f7fa f961 	bl	80002e0 <strcmp>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d102      	bne.n	800602a <Process_Console_Commands+0x2d02>
            Run_SPI_Test_Suite();
 8006024:	f7fc fa24 	bl	8002470 <Run_SPI_Test_Suite>
 8006028:	e0d6      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === EXPORT ===
        else if (strcmp(cmd, CMD_EXPORT) == 0) {
 800602a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800602e:	497d      	ldr	r1, [pc, #500]	@ (8006224 <Process_Console_Commands+0x2efc>)
 8006030:	4618      	mov	r0, r3
 8006032:	f7fa f955 	bl	80002e0 <strcmp>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d106      	bne.n	800604a <Process_Console_Commands+0x2d22>
            Export_Coil_Data_CSV();
 800603c:	f7fb f9a6 	bl	800138c <Export_Coil_Data_CSV>
            Export_Sensor_Data_CSV();
 8006040:	f7fb f9ae 	bl	80013a0 <Export_Sensor_Data_CSV>
            Export_System_Log();
 8006044:	f7fb f9b6 	bl	80013b4 <Export_System_Log>
 8006048:	e0c6      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === CONFIG ===
        else if (strcmp(cmd, CMD_CONFIG) == 0) {
 800604a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800604e:	4976      	ldr	r1, [pc, #472]	@ (8006228 <Process_Console_Commands+0x2f00>)
 8006050:	4618      	mov	r0, r3
 8006052:	f7fa f945 	bl	80002e0 <strcmp>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d102      	bne.n	8006062 <Process_Console_Commands+0x2d3a>
            Save_System_Config();
 800605c:	f7fc fa8e 	bl	800257c <Save_System_Config>
 8006060:	e0ba      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === TEST PINS (новая команда) ===
        else if (strcmp(cmd, "testpins") == 0) {
 8006062:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8006066:	4971      	ldr	r1, [pc, #452]	@ (800622c <Process_Console_Commands+0x2f04>)
 8006068:	4618      	mov	r0, r3
 800606a:	f7fa f939 	bl	80002e0 <strcmp>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d106      	bne.n	8006082 <Process_Console_Commands+0x2d5a>
            Debug_Print(LOG_LEVEL_INFO, "Testing GPIO pins...\r\n");
 8006074:	496e      	ldr	r1, [pc, #440]	@ (8006230 <Process_Console_Commands+0x2f08>)
 8006076:	2002      	movs	r0, #2
 8006078:	f7fb f930 	bl	80012dc <Debug_Print>
            Test_SPI_Pins();
 800607c:	f7fc fc10 	bl	80028a0 <Test_SPI_Pins>
 8006080:	e0aa      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === TEST ALL COILS (новая команда) ===
        else if (strcmp(cmd, "testallcoils") == 0) {
 8006082:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8006086:	496b      	ldr	r1, [pc, #428]	@ (8006234 <Process_Console_Commands+0x2f0c>)
 8006088:	4618      	mov	r0, r3
 800608a:	f7fa f929 	bl	80002e0 <strcmp>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d131      	bne.n	80060f8 <Process_Console_Commands+0x2dd0>
            Debug_Print(LOG_LEVEL_INFO, "Testing all coils...\r\n");
 8006094:	4968      	ldr	r1, [pc, #416]	@ (8006238 <Process_Console_Commands+0x2f10>)
 8006096:	2002      	movs	r0, #2
 8006098:	f7fb f920 	bl	80012dc <Debug_Print>
            for(int i = 0; i < NUM_COILS; i++) {
 800609c:	2300      	movs	r3, #0
 800609e:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80060a2:	e020      	b.n	80060e6 <Process_Console_Commands+0x2dbe>
                Debug_Print(LOG_LEVEL_INFO, "Coil %d: 10%%\r\n", i);
 80060a4:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80060a8:	4964      	ldr	r1, [pc, #400]	@ (800623c <Process_Console_Commands+0x2f14>)
 80060aa:	2002      	movs	r0, #2
 80060ac:	f7fb f916 	bl	80012dc <Debug_Print>
                Set_Coil_Power(i, 0.1f);
 80060b0:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8006240 <Process_Console_Commands+0x2f18>
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fa fe42 	bl	8000d44 <Set_Coil_Power>
                HAL_Delay(200);
 80060c0:	20c8      	movs	r0, #200	@ 0xc8
 80060c2:	f002 f9a3 	bl	800840c <HAL_Delay>
                Set_Coil_Power(i, 0.0f);
 80060c6:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8006244 <Process_Console_Commands+0x2f1c>
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7fa fe37 	bl	8000d44 <Set_Coil_Power>
                HAL_Delay(100);
 80060d6:	2064      	movs	r0, #100	@ 0x64
 80060d8:	f002 f998 	bl	800840c <HAL_Delay>
            for(int i = 0; i < NUM_COILS; i++) {
 80060dc:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80060e0:	3301      	adds	r3, #1
 80060e2:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80060e6:	f8d7 339c 	ldr.w	r3, [r7, #924]	@ 0x39c
 80060ea:	2b0b      	cmp	r3, #11
 80060ec:	ddda      	ble.n	80060a4 <Process_Console_Commands+0x2d7c>
            }
            Debug_Print(LOG_LEVEL_INFO, "Test complete\r\n");
 80060ee:	4956      	ldr	r1, [pc, #344]	@ (8006248 <Process_Console_Commands+0x2f20>)
 80060f0:	2002      	movs	r0, #2
 80060f2:	f7fb f8f3 	bl	80012dc <Debug_Print>
 80060f6:	e06f      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === SETCOIL (альтернативная команда) ===
        else if (strcmp(cmd, "setcoil") == 0) {
 80060f8:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80060fc:	4953      	ldr	r1, [pc, #332]	@ (800624c <Process_Console_Commands+0x2f24>)
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fa f8ee 	bl	80002e0 <strcmp>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d14a      	bne.n	80061a0 <Process_Console_Commands+0x2e78>
            char* args_start = (char*)command_buffer + strlen(cmd);
 800610a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 800610e:	4618      	mov	r0, r3
 8006110:	f7fa f946 	bl	80003a0 <strlen>
 8006114:	4603      	mov	r3, r0
 8006116:	4a3f      	ldr	r2, [pc, #252]	@ (8006214 <Process_Console_Commands+0x2eec>)
 8006118:	4413      	add	r3, r2
 800611a:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
            while(*args_start == ' ') args_start++;
 800611e:	e004      	b.n	800612a <Process_Console_Commands+0x2e02>
 8006120:	f8d7 3398 	ldr.w	r3, [r7, #920]	@ 0x398
 8006124:	3301      	adds	r3, #1
 8006126:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
 800612a:	f8d7 3398 	ldr.w	r3, [r7, #920]	@ 0x398
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	2b20      	cmp	r3, #32
 8006132:	d0f5      	beq.n	8006120 <Process_Console_Commands+0x2df8>

            uint8_t idx;
            float power;
            if (sscanf(args_start, "%hhu %f", &idx, &power) == 2) {
 8006134:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006138:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 800613c:	4944      	ldr	r1, [pc, #272]	@ (8006250 <Process_Console_Commands+0x2f28>)
 800613e:	f8d7 0398 	ldr.w	r0, [r7, #920]	@ 0x398
 8006142:	f00d fe1f 	bl	8013d84 <siscanf>
 8006146:	4603      	mov	r3, r0
 8006148:	2b02      	cmp	r3, #2
 800614a:	d124      	bne.n	8006196 <Process_Console_Commands+0x2e6e>
                Debug_Print(LOG_LEVEL_INFO, "Setcoil: idx=%d, power=%.3f\r\n", idx, power);
 800614c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8006150:	f2a3 23e2 	subw	r3, r3, #738	@ 0x2e2
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800615c:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8006160:	edd3 7a00 	vldr	s15, [r3]
 8006164:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006168:	ed8d 7b00 	vstr	d7, [sp]
 800616c:	4939      	ldr	r1, [pc, #228]	@ (8006254 <Process_Console_Commands+0x2f2c>)
 800616e:	2002      	movs	r0, #2
 8006170:	f7fb f8b4 	bl	80012dc <Debug_Print>
                Set_Coil_Power(idx, power);
 8006174:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8006178:	f2a3 23e2 	subw	r3, r3, #738	@ 0x2e2
 800617c:	781a      	ldrb	r2, [r3, #0]
 800617e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8006182:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8006186:	edd3 7a00 	vldr	s15, [r3]
 800618a:	eeb0 0a67 	vmov.f32	s0, s15
 800618e:	4610      	mov	r0, r2
 8006190:	f7fa fdd8 	bl	8000d44 <Set_Coil_Power>
 8006194:	e020      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            } else {
                Debug_Print(LOG_LEVEL_ERROR, "Usage: setcoil <idx> <power>\r\n");
 8006196:	4930      	ldr	r1, [pc, #192]	@ (8006258 <Process_Console_Commands+0x2f30>)
 8006198:	2000      	movs	r0, #0
 800619a:	f7fb f89f 	bl	80012dc <Debug_Print>
 800619e:	e01b      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
            }
        }
        // === TEST SPI COMMUNICATION ===
        else if (strcmp(cmd, "testspicom") == 0) {
 80061a0:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80061a4:	492d      	ldr	r1, [pc, #180]	@ (800625c <Process_Console_Commands+0x2f34>)
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fa f89a 	bl	80002e0 <strcmp>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d102      	bne.n	80061b8 <Process_Console_Commands+0x2e90>
            Test_SPI_Communication();
 80061b2:	f7fc fbf9 	bl	80029a8 <Test_SPI_Communication>
 80061b6:	e00f      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
        // === UNKNOWN COMMAND ===
        else {
            Debug_Print(LOG_LEVEL_ERROR, "Unknown command: '%s'\r\n", cmd);
 80061b8:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80061bc:	461a      	mov	r2, r3
 80061be:	4928      	ldr	r1, [pc, #160]	@ (8006260 <Process_Console_Commands+0x2f38>)
 80061c0:	2000      	movs	r0, #0
 80061c2:	f7fb f88b 	bl	80012dc <Debug_Print>
            Debug_Print(LOG_LEVEL_INFO, "Try 'help' for available commands\r\n");
 80061c6:	4927      	ldr	r1, [pc, #156]	@ (8006264 <Process_Console_Commands+0x2f3c>)
 80061c8:	2002      	movs	r0, #2
 80061ca:	f7fb f887 	bl	80012dc <Debug_Print>
 80061ce:	e003      	b.n	80061d8 <Process_Console_Commands+0x2eb0>
        }
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "Failed to parse command\r\n");
 80061d0:	4925      	ldr	r1, [pc, #148]	@ (8006268 <Process_Console_Commands+0x2f40>)
 80061d2:	2000      	movs	r0, #0
 80061d4:	f7fb f882 	bl	80012dc <Debug_Print>
    }

    // Сброс буфера команды
    command_index = 0;
 80061d8:	4b24      	ldr	r3, [pc, #144]	@ (800626c <Process_Console_Commands+0x2f44>)
 80061da:	2200      	movs	r2, #0
 80061dc:	801a      	strh	r2, [r3, #0]
    memset(command_buffer, 0, sizeof(command_buffer));
 80061de:	2280      	movs	r2, #128	@ 0x80
 80061e0:	2100      	movs	r1, #0
 80061e2:	480c      	ldr	r0, [pc, #48]	@ (8006214 <Process_Console_Commands+0x2eec>)
 80061e4:	f00d fe7c 	bl	8013ee0 <memset>

    Debug_Print(LOG_LEVEL_INFO, "=== END COMMAND ===\r\n");
 80061e8:	4921      	ldr	r1, [pc, #132]	@ (8006270 <Process_Console_Commands+0x2f48>)
 80061ea:	2002      	movs	r0, #2
 80061ec:	f7fb f876 	bl	80012dc <Debug_Print>
 80061f0:	e000      	b.n	80061f4 <Process_Console_Commands+0x2ecc>
    if (!new_command) return;
 80061f2:	bf00      	nop
}
 80061f4:	f507 777d 	add.w	r7, r7, #1012	@ 0x3f4
 80061f8:	46bd      	mov	sp, r7
 80061fa:	ecbd 8b02 	vpop	{d8}
 80061fe:	bd90      	pop	{r4, r7, pc}
 8006200:	080196d8 	.word	0x080196d8
 8006204:	080196f4 	.word	0x080196f4
 8006208:	080196f8 	.word	0x080196f8
 800620c:	0801971c 	.word	0x0801971c
 8006210:	08019738 	.word	0x08019738
 8006214:	2400098c 	.word	0x2400098c
 8006218:	08019418 	.word	0x08019418
 800621c:	08019740 	.word	0x08019740
 8006220:	08019758 	.word	0x08019758
 8006224:	0801975c 	.word	0x0801975c
 8006228:	08019764 	.word	0x08019764
 800622c:	0801976c 	.word	0x0801976c
 8006230:	08019778 	.word	0x08019778
 8006234:	08019790 	.word	0x08019790
 8006238:	080184a0 	.word	0x080184a0
 800623c:	080197a0 	.word	0x080197a0
 8006240:	3dcccccd 	.word	0x3dcccccd
 8006244:	00000000 	.word	0x00000000
 8006248:	080197b0 	.word	0x080197b0
 800624c:	080197c0 	.word	0x080197c0
 8006250:	0801964c 	.word	0x0801964c
 8006254:	080197c8 	.word	0x080197c8
 8006258:	080197e8 	.word	0x080197e8
 800625c:	08019808 	.word	0x08019808
 8006260:	08019814 	.word	0x08019814
 8006264:	0801982c 	.word	0x0801982c
 8006268:	08019850 	.word	0x08019850
 800626c:	24000a0c 	.word	0x24000a0c
 8006270:	0801986c 	.word	0x0801986c

08006274 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800627a:	463b      	mov	r3, r7
 800627c:	2200      	movs	r2, #0
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	605a      	str	r2, [r3, #4]
 8006282:	609a      	str	r2, [r3, #8]
 8006284:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8006286:	f002 fa17 	bl	80086b8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800628a:	2301      	movs	r3, #1
 800628c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800628e:	2300      	movs	r3, #0
 8006290:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8006292:	2300      	movs	r3, #0
 8006294:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8006296:	231f      	movs	r3, #31
 8006298:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800629a:	2387      	movs	r3, #135	@ 0x87
 800629c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800629e:	2300      	movs	r3, #0
 80062a0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80062a2:	2300      	movs	r3, #0
 80062a4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80062a6:	2301      	movs	r3, #1
 80062a8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80062aa:	2301      	movs	r3, #1
 80062ac:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80062ae:	2300      	movs	r3, #0
 80062b0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80062b2:	2300      	movs	r3, #0
 80062b4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80062b6:	463b      	mov	r3, r7
 80062b8:	4618      	mov	r0, r3
 80062ba:	f002 fa35 	bl	8008728 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80062be:	2004      	movs	r0, #4
 80062c0:	f002 fa12 	bl	80086e8 <HAL_MPU_Enable>
}
 80062c4:	bf00      	nop
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <mlx90393_log_status>:
                                      int16_t *yraw, int16_t *zraw);

/* ===== Вспомогательные функции ===== */

static void mlx90393_log_status(uint8_t status)
{
 80062cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ce:	b089      	sub	sp, #36	@ 0x24
 80062d0:	af06      	add	r7, sp, #24
 80062d2:	4603      	mov	r3, r0
 80062d4:	71fb      	strb	r3, [r7, #7]
    Debug_Print(LOG_LEVEL_INFO,
 80062d6:	79fe      	ldrb	r6, [r7, #7]
                "Status 0x%02X | BURST=%d, WOC=%d, SM=%d, ERROR=%d, SED=%d, RS=%d, D=%d",
                status,
                (status & 0x80) ? 1 : 0,
 80062d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062dc:	11db      	asrs	r3, r3, #7
 80062de:	b25b      	sxtb	r3, r3
    Debug_Print(LOG_LEVEL_INFO,
 80062e0:	f003 0c01 	and.w	ip, r3, #1
                (status & 0x40) ? 1 : 0,
 80062e4:	79fb      	ldrb	r3, [r7, #7]
 80062e6:	119b      	asrs	r3, r3, #6
    Debug_Print(LOG_LEVEL_INFO,
 80062e8:	f003 0301 	and.w	r3, r3, #1
                (status & 0x20) ? 1 : 0,
 80062ec:	79fa      	ldrb	r2, [r7, #7]
 80062ee:	1152      	asrs	r2, r2, #5
    Debug_Print(LOG_LEVEL_INFO,
 80062f0:	f002 0201 	and.w	r2, r2, #1
                (status & 0x10) ? 1 : 0,
 80062f4:	79f9      	ldrb	r1, [r7, #7]
 80062f6:	1109      	asrs	r1, r1, #4
    Debug_Print(LOG_LEVEL_INFO,
 80062f8:	f001 0101 	and.w	r1, r1, #1
                (status & 0x08) ? 1 : 0,
 80062fc:	79f8      	ldrb	r0, [r7, #7]
 80062fe:	10c0      	asrs	r0, r0, #3
    Debug_Print(LOG_LEVEL_INFO,
 8006300:	f000 0001 	and.w	r0, r0, #1
                (status & 0x04) ? 1 : 0,
 8006304:	79fc      	ldrb	r4, [r7, #7]
 8006306:	10a4      	asrs	r4, r4, #2
    Debug_Print(LOG_LEVEL_INFO,
 8006308:	f004 0401 	and.w	r4, r4, #1
 800630c:	79fd      	ldrb	r5, [r7, #7]
 800630e:	f005 0503 	and.w	r5, r5, #3
 8006312:	9505      	str	r5, [sp, #20]
 8006314:	9404      	str	r4, [sp, #16]
 8006316:	9003      	str	r0, [sp, #12]
 8006318:	9102      	str	r1, [sp, #8]
 800631a:	9201      	str	r2, [sp, #4]
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	4663      	mov	r3, ip
 8006320:	4632      	mov	r2, r6
 8006322:	4908      	ldr	r1, [pc, #32]	@ (8006344 <mlx90393_log_status+0x78>)
 8006324:	2002      	movs	r0, #2
 8006326:	f7fa ffd9 	bl	80012dc <Debug_Print>
                (int)(status & 0x03));
    if (status & 0x10)
 800632a:	79fb      	ldrb	r3, [r7, #7]
 800632c:	f003 0310 	and.w	r3, r3, #16
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <mlx90393_log_status+0x70>
    {
        Debug_Print(LOG_LEVEL_WARNING,
 8006334:	4904      	ldr	r1, [pc, #16]	@ (8006348 <mlx90393_log_status+0x7c>)
 8006336:	2001      	movs	r0, #1
 8006338:	f7fa ffd0 	bl	80012dc <Debug_Print>
                    "MLX90393: ERROR bit set (command rejected / ECC / DRDY low)");
    }
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006344:	08019884 	.word	0x08019884
 8006348:	080198cc 	.word	0x080198cc

0800634c <mlx90393_reset>:

static uint8_t mlx90393_reset(MLX90393_t *sensor)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b086      	sub	sp, #24
 8006350:	af02      	add	r7, sp, #8
 8006352:	6078      	str	r0, [r7, #4]
    uint8_t tx[2] = {0xF0, 0x00};   /* RT */
 8006354:	23f0      	movs	r3, #240	@ 0xf0
 8006356:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 8006358:	2300      	movs	r3, #0
 800635a:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6858      	ldr	r0, [r3, #4]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	891b      	ldrh	r3, [r3, #8]
 8006364:	2200      	movs	r2, #0
 8006366:	4619      	mov	r1, r3
 8006368:	f004 fe0c 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800636c:	2001      	movs	r0, #1
 800636e:	f002 f84d 	bl	800840c <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6818      	ldr	r0, [r3, #0]
 8006376:	f107 0208 	add.w	r2, r7, #8
 800637a:	f107 010c 	add.w	r1, r7, #12
 800637e:	2364      	movs	r3, #100	@ 0x64
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	2302      	movs	r3, #2
 8006384:	f007 fda2 	bl	800decc <HAL_SPI_TransmitReceive>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00d      	beq.n	80063aa <mlx90393_reset+0x5e>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6858      	ldr	r0, [r3, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	891b      	ldrh	r3, [r3, #8]
 8006396:	2201      	movs	r2, #1
 8006398:	4619      	mov	r1, r3
 800639a:	f004 fdf3 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in RESET");
 800639e:	490e      	ldr	r1, [pc, #56]	@ (80063d8 <mlx90393_reset+0x8c>)
 80063a0:	2000      	movs	r0, #0
 80063a2:	f7fa ff9b 	bl	80012dc <Debug_Print>
        return 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	e012      	b.n	80063d0 <mlx90393_reset+0x84>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6858      	ldr	r0, [r3, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	891b      	ldrh	r3, [r3, #8]
 80063b2:	2201      	movs	r2, #1
 80063b4:	4619      	mov	r1, r3
 80063b6:	f004 fde5 	bl	800af84 <HAL_GPIO_WritePin>

    HAL_Delay(2); /* по даташиту после RT ~1.5 ms */
 80063ba:	2002      	movs	r0, #2
 80063bc:	f002 f826 	bl	800840c <HAL_Delay>

    Debug_Print(LOG_LEVEL_INFO, "MLX90393: RESET resp=0x%02X 0x%02X", rx[0], rx[1]);
 80063c0:	7a3b      	ldrb	r3, [r7, #8]
 80063c2:	461a      	mov	r2, r3
 80063c4:	7a7b      	ldrb	r3, [r7, #9]
 80063c6:	4905      	ldr	r1, [pc, #20]	@ (80063dc <mlx90393_reset+0x90>)
 80063c8:	2002      	movs	r0, #2
 80063ca:	f7fa ff87 	bl	80012dc <Debug_Print>
    return 1;
 80063ce:	2301      	movs	r3, #1
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	08019908 	.word	0x08019908
 80063dc:	08019928 	.word	0x08019928

080063e0 <mlx90393_exit>:

static uint8_t mlx90393_exit(MLX90393_t *sensor)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	6078      	str	r0, [r7, #4]
    uint8_t tx[2] = {0x80, 0x00};   /* EX */
 80063e8:	2380      	movs	r3, #128	@ 0x80
 80063ea:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 80063ec:	2300      	movs	r3, #0
 80063ee:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6858      	ldr	r0, [r3, #4]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	891b      	ldrh	r3, [r3, #8]
 80063f8:	2200      	movs	r2, #0
 80063fa:	4619      	mov	r1, r3
 80063fc:	f004 fdc2 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006400:	2001      	movs	r0, #1
 8006402:	f002 f803 	bl	800840c <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
 800640a:	f107 0208 	add.w	r2, r7, #8
 800640e:	f107 010c 	add.w	r1, r7, #12
 8006412:	2364      	movs	r3, #100	@ 0x64
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	2302      	movs	r3, #2
 8006418:	f007 fd58 	bl	800decc <HAL_SPI_TransmitReceive>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00d      	beq.n	800643e <mlx90393_exit+0x5e>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6858      	ldr	r0, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	891b      	ldrh	r3, [r3, #8]
 800642a:	2201      	movs	r2, #1
 800642c:	4619      	mov	r1, r3
 800642e:	f004 fda9 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in EXIT");
 8006432:	490e      	ldr	r1, [pc, #56]	@ (800646c <mlx90393_exit+0x8c>)
 8006434:	2000      	movs	r0, #0
 8006436:	f7fa ff51 	bl	80012dc <Debug_Print>
        return 0;
 800643a:	2300      	movs	r3, #0
 800643c:	e012      	b.n	8006464 <mlx90393_exit+0x84>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6858      	ldr	r0, [r3, #4]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	891b      	ldrh	r3, [r3, #8]
 8006446:	2201      	movs	r2, #1
 8006448:	4619      	mov	r1, r3
 800644a:	f004 fd9b 	bl	800af84 <HAL_GPIO_WritePin>

    HAL_Delay(2);
 800644e:	2002      	movs	r0, #2
 8006450:	f001 ffdc 	bl	800840c <HAL_Delay>
    Debug_Print(LOG_LEVEL_INFO, "MLX90393: EXIT resp=0x%02X 0x%02X", rx[0], rx[1]);
 8006454:	7a3b      	ldrb	r3, [r7, #8]
 8006456:	461a      	mov	r2, r3
 8006458:	7a7b      	ldrb	r3, [r7, #9]
 800645a:	4905      	ldr	r1, [pc, #20]	@ (8006470 <mlx90393_exit+0x90>)
 800645c:	2002      	movs	r0, #2
 800645e:	f7fa ff3d 	bl	80012dc <Debug_Print>
    return 1;
 8006462:	2301      	movs	r3, #1
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	0801994c 	.word	0x0801994c
 8006470:	08019968 	.word	0x08019968

08006474 <mlx90393_read_reg>:
    HAL_Delay(2);
    return 1;
}

static uint8_t mlx90393_read_reg(MLX90393_t *sensor, uint8_t addr, uint16_t *value)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b088      	sub	sp, #32
 8006478:	af02      	add	r7, sp, #8
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	460b      	mov	r3, r1
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	72fb      	strb	r3, [r7, #11]
    uint8_t tx[4] = {
 8006482:	2350      	movs	r3, #80	@ 0x50
 8006484:	753b      	strb	r3, [r7, #20]
        0x50,                      /* RR */
        (uint8_t)(addr << 2),
 8006486:	7afb      	ldrb	r3, [r7, #11]
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 800648c:	757b      	strb	r3, [r7, #21]
 800648e:	2300      	movs	r3, #0
 8006490:	75bb      	strb	r3, [r7, #22]
 8006492:	2300      	movs	r3, #0
 8006494:	75fb      	strb	r3, [r7, #23]
        0x00,
        0x00
    };
    uint8_t rx[4] = {0};
 8006496:	2300      	movs	r3, #0
 8006498:	613b      	str	r3, [r7, #16]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6858      	ldr	r0, [r3, #4]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	891b      	ldrh	r3, [r3, #8]
 80064a2:	2200      	movs	r2, #0
 80064a4:	4619      	mov	r1, r3
 80064a6:	f004 fd6d 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80064aa:	2001      	movs	r0, #1
 80064ac:	f001 ffae 	bl	800840c <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 4, 100) != HAL_OK)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	f107 0210 	add.w	r2, r7, #16
 80064b8:	f107 0114 	add.w	r1, r7, #20
 80064bc:	2364      	movs	r3, #100	@ 0x64
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	2304      	movs	r3, #4
 80064c2:	f007 fd03 	bl	800decc <HAL_SPI_TransmitReceive>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00f      	beq.n	80064ec <mlx90393_read_reg+0x78>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6858      	ldr	r0, [r3, #4]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	891b      	ldrh	r3, [r3, #8]
 80064d4:	2201      	movs	r2, #1
 80064d6:	4619      	mov	r1, r3
 80064d8:	f004 fd54 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in RR reg 0x%02X", addr);
 80064dc:	7afb      	ldrb	r3, [r7, #11]
 80064de:	461a      	mov	r2, r3
 80064e0:	4917      	ldr	r1, [pc, #92]	@ (8006540 <mlx90393_read_reg+0xcc>)
 80064e2:	2000      	movs	r0, #0
 80064e4:	f7fa fefa 	bl	80012dc <Debug_Print>
        return 0;
 80064e8:	2300      	movs	r3, #0
 80064ea:	e024      	b.n	8006536 <mlx90393_read_reg+0xc2>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6858      	ldr	r0, [r3, #4]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	891b      	ldrh	r3, [r3, #8]
 80064f4:	2201      	movs	r2, #1
 80064f6:	4619      	mov	r1, r3
 80064f8:	f004 fd44 	bl	800af84 <HAL_GPIO_WritePin>

    mlx90393_log_status(rx[0]);
 80064fc:	7c3b      	ldrb	r3, [r7, #16]
 80064fe:	4618      	mov	r0, r3
 8006500:	f7ff fee4 	bl	80062cc <mlx90393_log_status>
    if (rx[0] & 0x10)
 8006504:	7c3b      	ldrb	r3, [r7, #16]
 8006506:	f003 0310 	and.w	r3, r3, #16
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <mlx90393_read_reg+0x9e>
        return 0;
 800650e:	2300      	movs	r3, #0
 8006510:	e011      	b.n	8006536 <mlx90393_read_reg+0xc2>

    if (value)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <mlx90393_read_reg+0xba>
        *value = (uint16_t)((rx[2] << 8) | rx[3]);
 8006518:	7cbb      	ldrb	r3, [r7, #18]
 800651a:	b21b      	sxth	r3, r3
 800651c:	021b      	lsls	r3, r3, #8
 800651e:	b21a      	sxth	r2, r3
 8006520:	7cfb      	ldrb	r3, [r7, #19]
 8006522:	b21b      	sxth	r3, r3
 8006524:	4313      	orrs	r3, r2
 8006526:	b21b      	sxth	r3, r3
 8006528:	b29a      	uxth	r2, r3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	801a      	strh	r2, [r3, #0]

    HAL_Delay(1);
 800652e:	2001      	movs	r0, #1
 8006530:	f001 ff6c 	bl	800840c <HAL_Delay>
    return 1;
 8006534:	2301      	movs	r3, #1
}
 8006536:	4618      	mov	r0, r3
 8006538:	3718      	adds	r7, #24
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	080199b4 	.word	0x080199b4

08006544 <mlx90393_start_sm_xyzT>:

static uint8_t mlx90393_start_sm_xyzT(MLX90393_t *sensor, uint8_t *status)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af02      	add	r7, sp, #8
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
    uint8_t tx[2] = {0x3F, 0x00}; /* SM, zyx t = 1111 */
 800654e:	233f      	movs	r3, #63	@ 0x3f
 8006550:	81bb      	strh	r3, [r7, #12]
    uint8_t rx[2] = {0};
 8006552:	2300      	movs	r3, #0
 8006554:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6858      	ldr	r0, [r3, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	891b      	ldrh	r3, [r3, #8]
 800655e:	2200      	movs	r2, #0
 8006560:	4619      	mov	r1, r3
 8006562:	f004 fd0f 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006566:	2001      	movs	r0, #1
 8006568:	f001 ff50 	bl	800840c <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6818      	ldr	r0, [r3, #0]
 8006570:	f107 0208 	add.w	r2, r7, #8
 8006574:	f107 010c 	add.w	r1, r7, #12
 8006578:	2364      	movs	r3, #100	@ 0x64
 800657a:	9300      	str	r3, [sp, #0]
 800657c:	2302      	movs	r3, #2
 800657e:	f007 fca5 	bl	800decc <HAL_SPI_TransmitReceive>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00d      	beq.n	80065a4 <mlx90393_start_sm_xyzT+0x60>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6858      	ldr	r0, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	891b      	ldrh	r3, [r3, #8]
 8006590:	2201      	movs	r2, #1
 8006592:	4619      	mov	r1, r3
 8006594:	f004 fcf6 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in SM");
 8006598:	4913      	ldr	r1, [pc, #76]	@ (80065e8 <mlx90393_start_sm_xyzT+0xa4>)
 800659a:	2000      	movs	r0, #0
 800659c:	f7fa fe9e 	bl	80012dc <Debug_Print>
        return 0;
 80065a0:	2300      	movs	r3, #0
 80065a2:	e01c      	b.n	80065de <mlx90393_start_sm_xyzT+0x9a>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6858      	ldr	r0, [r3, #4]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	891b      	ldrh	r3, [r3, #8]
 80065ac:	2201      	movs	r2, #1
 80065ae:	4619      	mov	r1, r3
 80065b0:	f004 fce8 	bl	800af84 <HAL_GPIO_WritePin>

    if (status)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d002      	beq.n	80065c0 <mlx90393_start_sm_xyzT+0x7c>
        *status = rx[0];
 80065ba:	7a3a      	ldrb	r2, [r7, #8]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	701a      	strb	r2, [r3, #0]

    mlx90393_log_status(rx[0]);
 80065c0:	7a3b      	ldrb	r3, [r7, #8]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7ff fe82 	bl	80062cc <mlx90393_log_status>
    if (rx[0] & 0x10)
 80065c8:	7a3b      	ldrb	r3, [r7, #8]
 80065ca:	f003 0310 	and.w	r3, r3, #16
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <mlx90393_start_sm_xyzT+0x92>
        return 0;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e003      	b.n	80065de <mlx90393_start_sm_xyzT+0x9a>

    HAL_Delay(5);
 80065d6:	2005      	movs	r0, #5
 80065d8:	f001 ff18 	bl	800840c <HAL_Delay>
    return 1;
 80065dc:	2301      	movs	r3, #1
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	080199dc 	.word	0x080199dc

080065ec <mlx90393_read_rm_xyzT>:

static uint8_t mlx90393_read_rm_xyzT(MLX90393_t *sensor,
                                     int16_t *traw, int16_t *xraw,
                                     int16_t *yraw, int16_t *zraw)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b08c      	sub	sp, #48	@ 0x30
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
 80065f8:	603b      	str	r3, [r7, #0]
    uint8_t tx[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 80065fa:	234f      	movs	r3, #79	@ 0x4f
 80065fc:	61fb      	str	r3, [r7, #28]
 80065fe:	f107 0320 	add.w	r3, r7, #32
 8006602:	2200      	movs	r2, #0
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	809a      	strh	r2, [r3, #4]
    uint8_t rx[10] = {0};
 8006608:	f107 0310 	add.w	r3, r7, #16
 800660c:	2200      	movs	r2, #0
 800660e:	601a      	str	r2, [r3, #0]
 8006610:	605a      	str	r2, [r3, #4]
 8006612:	811a      	strh	r2, [r3, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6858      	ldr	r0, [r3, #4]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	891b      	ldrh	r3, [r3, #8]
 800661c:	2200      	movs	r2, #0
 800661e:	4619      	mov	r1, r3
 8006620:	f004 fcb0 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006624:	2001      	movs	r0, #1
 8006626:	f001 fef1 	bl	800840c <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 10, 100) != HAL_OK)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6818      	ldr	r0, [r3, #0]
 800662e:	f107 0210 	add.w	r2, r7, #16
 8006632:	f107 011c 	add.w	r1, r7, #28
 8006636:	2364      	movs	r3, #100	@ 0x64
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	230a      	movs	r3, #10
 800663c:	f007 fc46 	bl	800decc <HAL_SPI_TransmitReceive>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00d      	beq.n	8006662 <mlx90393_read_rm_xyzT+0x76>
    {
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6858      	ldr	r0, [r3, #4]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	891b      	ldrh	r3, [r3, #8]
 800664e:	2201      	movs	r2, #1
 8006650:	4619      	mov	r1, r3
 8006652:	f004 fc97 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_ERROR, "MLX90393: SPI error in RM");
 8006656:	492f      	ldr	r1, [pc, #188]	@ (8006714 <mlx90393_read_rm_xyzT+0x128>)
 8006658:	2000      	movs	r0, #0
 800665a:	f7fa fe3f 	bl	80012dc <Debug_Print>
        return 0;
 800665e:	2300      	movs	r3, #0
 8006660:	e053      	b.n	800670a <mlx90393_read_rm_xyzT+0x11e>
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6858      	ldr	r0, [r3, #4]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	891b      	ldrh	r3, [r3, #8]
 800666a:	2201      	movs	r2, #1
 800666c:	4619      	mov	r1, r3
 800666e:	f004 fc89 	bl	800af84 <HAL_GPIO_WritePin>

    uint8_t status = rx[0];
 8006672:	7c3b      	ldrb	r3, [r7, #16]
 8006674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    mlx90393_log_status(status);
 8006678:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800667c:	4618      	mov	r0, r3
 800667e:	f7ff fe25 	bl	80062cc <mlx90393_log_status>
    if (status & 0x10)
 8006682:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006686:	f003 0310 	and.w	r3, r3, #16
 800668a:	2b00      	cmp	r3, #0
 800668c:	d008      	beq.n	80066a0 <mlx90393_read_rm_xyzT+0xb4>
    {
        Debug_Print(LOG_LEVEL_WARNING,
 800668e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006692:	461a      	mov	r2, r3
 8006694:	4920      	ldr	r1, [pc, #128]	@ (8006718 <mlx90393_read_rm_xyzT+0x12c>)
 8006696:	2001      	movs	r0, #1
 8006698:	f7fa fe20 	bl	80012dc <Debug_Print>
                    "MLX90393: ERROR bit in RM, status=0x%02X", status);
        return 0;
 800669c:	2300      	movs	r3, #0
 800669e:	e034      	b.n	800670a <mlx90393_read_rm_xyzT+0x11e>
    }

    if (traw) *traw = (int16_t)((rx[2] << 8) | rx[3]);
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <mlx90393_read_rm_xyzT+0xce>
 80066a6:	7cbb      	ldrb	r3, [r7, #18]
 80066a8:	b21b      	sxth	r3, r3
 80066aa:	021b      	lsls	r3, r3, #8
 80066ac:	b21a      	sxth	r2, r3
 80066ae:	7cfb      	ldrb	r3, [r7, #19]
 80066b0:	b21b      	sxth	r3, r3
 80066b2:	4313      	orrs	r3, r2
 80066b4:	b21a      	sxth	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	801a      	strh	r2, [r3, #0]
    if (xraw) *xraw = (int16_t)((rx[4] << 8) | rx[5]);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d009      	beq.n	80066d4 <mlx90393_read_rm_xyzT+0xe8>
 80066c0:	7d3b      	ldrb	r3, [r7, #20]
 80066c2:	b21b      	sxth	r3, r3
 80066c4:	021b      	lsls	r3, r3, #8
 80066c6:	b21a      	sxth	r2, r3
 80066c8:	7d7b      	ldrb	r3, [r7, #21]
 80066ca:	b21b      	sxth	r3, r3
 80066cc:	4313      	orrs	r3, r2
 80066ce:	b21a      	sxth	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	801a      	strh	r2, [r3, #0]
    if (yraw) *yraw = (int16_t)((rx[6] << 8) | rx[7]);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d009      	beq.n	80066ee <mlx90393_read_rm_xyzT+0x102>
 80066da:	7dbb      	ldrb	r3, [r7, #22]
 80066dc:	b21b      	sxth	r3, r3
 80066de:	021b      	lsls	r3, r3, #8
 80066e0:	b21a      	sxth	r2, r3
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
 80066e4:	b21b      	sxth	r3, r3
 80066e6:	4313      	orrs	r3, r2
 80066e8:	b21a      	sxth	r2, r3
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	801a      	strh	r2, [r3, #0]
    if (zraw) *zraw = (int16_t)((rx[8] << 8) | rx[9]);
 80066ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d009      	beq.n	8006708 <mlx90393_read_rm_xyzT+0x11c>
 80066f4:	7e3b      	ldrb	r3, [r7, #24]
 80066f6:	b21b      	sxth	r3, r3
 80066f8:	021b      	lsls	r3, r3, #8
 80066fa:	b21a      	sxth	r2, r3
 80066fc:	7e7b      	ldrb	r3, [r7, #25]
 80066fe:	b21b      	sxth	r3, r3
 8006700:	4313      	orrs	r3, r2
 8006702:	b21a      	sxth	r2, r3
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	801a      	strh	r2, [r3, #0]

    return 1;
 8006708:	2301      	movs	r3, #1
}
 800670a:	4618      	mov	r0, r3
 800670c:	3728      	adds	r7, #40	@ 0x28
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	080199f8 	.word	0x080199f8
 8006718:	08019a14 	.word	0x08019a14

0800671c <ConfigureSensor>:

/* ===== Публичный API ===== */

void ConfigureSensor(uint8_t sensor_idx) {
 800671c:	b580      	push	{r7, lr}
 800671e:	b08e      	sub	sp, #56	@ 0x38
 8006720:	af02      	add	r7, sp, #8
 8006722:	4603      	mov	r3, r0
 8006724:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	2b07      	cmp	r3, #7
 800672a:	f200 813b 	bhi.w	80069a4 <ConfigureSensor+0x288>
        return;

    MLX90393_t *sensor = &sensors[sensor_idx];
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	228c      	movs	r2, #140	@ 0x8c
 8006732:	fb02 f303 	mul.w	r3, r2, r3
 8006736:	4a9d      	ldr	r2, [pc, #628]	@ (80069ac <ConfigureSensor+0x290>)
 8006738:	4413      	add	r3, r2
 800673a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800673c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800673e:	6858      	ldr	r0, [r3, #4]
 8006740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006742:	891b      	ldrh	r3, [r3, #8]
 8006744:	2201      	movs	r2, #1
 8006746:	4619      	mov	r1, r3
 8006748:	f004 fc1c 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800674c:	2064      	movs	r0, #100	@ 0x64
 800674e:	f001 fe5d 	bl	800840c <HAL_Delay>

    Debug_Print(LOG_LEVEL_INFO, "Configuring MLX90393 sensor %d...", sensor_idx);
 8006752:	79fb      	ldrb	r3, [r7, #7]
 8006754:	461a      	mov	r2, r3
 8006756:	4996      	ldr	r1, [pc, #600]	@ (80069b0 <ConfigureSensor+0x294>)
 8006758:	2002      	movs	r0, #2
 800675a:	f7fa fdbf 	bl	80012dc <Debug_Print>

    // 1. Выход из всех режимов (EX)
    uint8_t exit_cmd[2] = {0x80, 0x00};
 800675e:	2380      	movs	r3, #128	@ 0x80
 8006760:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t exit_resp[2] = {0};
 8006762:	2300      	movs	r3, #0
 8006764:	843b      	strh	r3, [r7, #32]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8006766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006768:	6858      	ldr	r0, [r3, #4]
 800676a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676c:	891b      	ldrh	r3, [r3, #8]
 800676e:	2200      	movs	r2, #0
 8006770:	4619      	mov	r1, r3
 8006772:	f004 fc07 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006776:	2001      	movs	r0, #1
 8006778:	f001 fe48 	bl	800840c <HAL_Delay>
    HAL_SPI_TransmitReceive(sensor->spi, exit_cmd, exit_resp, 2, 100);
 800677c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800677e:	6818      	ldr	r0, [r3, #0]
 8006780:	f107 0220 	add.w	r2, r7, #32
 8006784:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8006788:	2364      	movs	r3, #100	@ 0x64
 800678a:	9300      	str	r3, [sp, #0]
 800678c:	2302      	movs	r3, #2
 800678e:	f007 fb9d 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006794:	6858      	ldr	r0, [r3, #4]
 8006796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006798:	891b      	ldrh	r3, [r3, #8]
 800679a:	2201      	movs	r2, #1
 800679c:	4619      	mov	r1, r3
 800679e:	f004 fbf1 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80067a2:	2005      	movs	r0, #5
 80067a4:	f001 fe32 	bl	800840c <HAL_Delay>

    Debug_Print(LOG_LEVEL_INFO, "EXIT: 0x%02X 0x%02X", exit_resp[0], exit_resp[1]);
 80067a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067ac:	461a      	mov	r2, r3
 80067ae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80067b2:	4980      	ldr	r1, [pc, #512]	@ (80069b4 <ConfigureSensor+0x298>)
 80067b4:	2002      	movs	r0, #2
 80067b6:	f7fa fd91 	bl	80012dc <Debug_Print>

    // 2. Сброс (RT)
    uint8_t reset_cmd[2] = {0xF0, 0x00};
 80067ba:	23f0      	movs	r3, #240	@ 0xf0
 80067bc:	83bb      	strh	r3, [r7, #28]
    uint8_t reset_resp[2] = {0};
 80067be:	2300      	movs	r3, #0
 80067c0:	833b      	strh	r3, [r7, #24]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80067c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c4:	6858      	ldr	r0, [r3, #4]
 80067c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c8:	891b      	ldrh	r3, [r3, #8]
 80067ca:	2200      	movs	r2, #0
 80067cc:	4619      	mov	r1, r3
 80067ce:	f004 fbd9 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80067d2:	2001      	movs	r0, #1
 80067d4:	f001 fe1a 	bl	800840c <HAL_Delay>
    HAL_SPI_TransmitReceive(sensor->spi, reset_cmd, reset_resp, 2, 100);
 80067d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	f107 0218 	add.w	r2, r7, #24
 80067e0:	f107 011c 	add.w	r1, r7, #28
 80067e4:	2364      	movs	r3, #100	@ 0x64
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	2302      	movs	r3, #2
 80067ea:	f007 fb6f 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80067ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067f0:	6858      	ldr	r0, [r3, #4]
 80067f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067f4:	891b      	ldrh	r3, [r3, #8]
 80067f6:	2201      	movs	r2, #1
 80067f8:	4619      	mov	r1, r3
 80067fa:	f004 fbc3 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(10);  // Ждем 10 мс после сброса (даташит: 1.5 мс минимум)
 80067fe:	200a      	movs	r0, #10
 8006800:	f001 fe04 	bl	800840c <HAL_Delay>

    Debug_Print(LOG_LEVEL_INFO, "RESET: 0x%02X 0x%02X", reset_resp[0], reset_resp[1]);
 8006804:	7e3b      	ldrb	r3, [r7, #24]
 8006806:	461a      	mov	r2, r3
 8006808:	7e7b      	ldrb	r3, [r7, #25]
 800680a:	496b      	ldr	r1, [pc, #428]	@ (80069b8 <ConfigureSensor+0x29c>)
 800680c:	2002      	movs	r0, #2
 800680e:	f7fa fd65 	bl	80012dc <Debug_Print>

    // 3. Снова выход из всех режимов (EX)
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8006812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006814:	6858      	ldr	r0, [r3, #4]
 8006816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006818:	891b      	ldrh	r3, [r3, #8]
 800681a:	2200      	movs	r2, #0
 800681c:	4619      	mov	r1, r3
 800681e:	f004 fbb1 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006822:	2001      	movs	r0, #1
 8006824:	f001 fdf2 	bl	800840c <HAL_Delay>
    HAL_SPI_TransmitReceive(sensor->spi, exit_cmd, exit_resp, 2, 100);
 8006828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800682a:	6818      	ldr	r0, [r3, #0]
 800682c:	f107 0220 	add.w	r2, r7, #32
 8006830:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8006834:	2364      	movs	r3, #100	@ 0x64
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	2302      	movs	r3, #2
 800683a:	f007 fb47 	bl	800decc <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800683e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006840:	6858      	ldr	r0, [r3, #4]
 8006842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006844:	891b      	ldrh	r3, [r3, #8]
 8006846:	2201      	movs	r2, #1
 8006848:	4619      	mov	r1, r3
 800684a:	f004 fb9b 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800684e:	2005      	movs	r0, #5
 8006850:	f001 fddc 	bl	800840c <HAL_Delay>

    // 4. Теперь пробуем записать регистр 0
    // GAIN_SEL=5 (0x5), HALLCONF=0xC -> 0x5C00
    uint8_t reg0_cmd[4] = {0x60, 0x00, 0x5C, 0x00}; // WR reg0
 8006854:	4b59      	ldr	r3, [pc, #356]	@ (80069bc <ConfigureSensor+0x2a0>)
 8006856:	617b      	str	r3, [r7, #20]
    uint8_t reg0_resp[4] = {0};
 8006858:	2300      	movs	r3, #0
 800685a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 800685c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800685e:	6858      	ldr	r0, [r3, #4]
 8006860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006862:	891b      	ldrh	r3, [r3, #8]
 8006864:	2200      	movs	r2, #0
 8006866:	4619      	mov	r1, r3
 8006868:	f004 fb8c 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800686c:	2001      	movs	r0, #1
 800686e:	f001 fdcd 	bl	800840c <HAL_Delay>
    HAL_StatusTypeDef spi_status = HAL_SPI_TransmitReceive(sensor->spi, reg0_cmd, reg0_resp, 4, 200);
 8006872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006874:	6818      	ldr	r0, [r3, #0]
 8006876:	f107 0210 	add.w	r2, r7, #16
 800687a:	f107 0114 	add.w	r1, r7, #20
 800687e:	23c8      	movs	r3, #200	@ 0xc8
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	2304      	movs	r3, #4
 8006884:	f007 fb22 	bl	800decc <HAL_SPI_TransmitReceive>
 8006888:	4603      	mov	r3, r0
 800688a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 800688e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006890:	6858      	ldr	r0, [r3, #4]
 8006892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006894:	891b      	ldrh	r3, [r3, #8]
 8006896:	2201      	movs	r2, #1
 8006898:	4619      	mov	r1, r3
 800689a:	f004 fb73 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800689e:	200a      	movs	r0, #10
 80068a0:	f001 fdb4 	bl	800840c <HAL_Delay>

    Debug_Print(LOG_LEVEL_INFO, "WR reg0 SPI status: %d", spi_status);
 80068a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068a8:	461a      	mov	r2, r3
 80068aa:	4945      	ldr	r1, [pc, #276]	@ (80069c0 <ConfigureSensor+0x2a4>)
 80068ac:	2002      	movs	r0, #2
 80068ae:	f7fa fd15 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "WR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
                reg0_resp[0], reg0_resp[1], reg0_resp[2], reg0_resp[3]);
 80068b2:	7c3b      	ldrb	r3, [r7, #16]
    Debug_Print(LOG_LEVEL_INFO, "WR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 80068b4:	4619      	mov	r1, r3
                reg0_resp[0], reg0_resp[1], reg0_resp[2], reg0_resp[3]);
 80068b6:	7c7b      	ldrb	r3, [r7, #17]
    Debug_Print(LOG_LEVEL_INFO, "WR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 80068b8:	4618      	mov	r0, r3
                reg0_resp[0], reg0_resp[1], reg0_resp[2], reg0_resp[3]);
 80068ba:	7cbb      	ldrb	r3, [r7, #18]
 80068bc:	7cfa      	ldrb	r2, [r7, #19]
    Debug_Print(LOG_LEVEL_INFO, "WR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 80068be:	9201      	str	r2, [sp, #4]
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	4603      	mov	r3, r0
 80068c4:	460a      	mov	r2, r1
 80068c6:	493f      	ldr	r1, [pc, #252]	@ (80069c4 <ConfigureSensor+0x2a8>)
 80068c8:	2002      	movs	r0, #2
 80068ca:	f7fa fd07 	bl	80012dc <Debug_Print>

    // 5. Читаем регистр 0 для проверки
    uint8_t read_reg0_cmd[4] = {0x50, 0x00, 0x00, 0x00}; // RR reg0
 80068ce:	2350      	movs	r3, #80	@ 0x50
 80068d0:	60fb      	str	r3, [r7, #12]
    uint8_t read_reg0_resp[4] = {0};
 80068d2:	2300      	movs	r3, #0
 80068d4:	60bb      	str	r3, [r7, #8]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80068d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d8:	6858      	ldr	r0, [r3, #4]
 80068da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068dc:	891b      	ldrh	r3, [r3, #8]
 80068de:	2200      	movs	r2, #0
 80068e0:	4619      	mov	r1, r3
 80068e2:	f004 fb4f 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80068e6:	2001      	movs	r0, #1
 80068e8:	f001 fd90 	bl	800840c <HAL_Delay>
    spi_status = HAL_SPI_TransmitReceive(sensor->spi, read_reg0_cmd, read_reg0_resp, 4, 200);
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	f107 0208 	add.w	r2, r7, #8
 80068f4:	f107 010c 	add.w	r1, r7, #12
 80068f8:	23c8      	movs	r3, #200	@ 0xc8
 80068fa:	9300      	str	r3, [sp, #0]
 80068fc:	2304      	movs	r3, #4
 80068fe:	f007 fae5 	bl	800decc <HAL_SPI_TransmitReceive>
 8006902:	4603      	mov	r3, r0
 8006904:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690a:	6858      	ldr	r0, [r3, #4]
 800690c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690e:	891b      	ldrh	r3, [r3, #8]
 8006910:	2201      	movs	r2, #1
 8006912:	4619      	mov	r1, r3
 8006914:	f004 fb36 	bl	800af84 <HAL_GPIO_WritePin>

    Debug_Print(LOG_LEVEL_INFO, "RR reg0 SPI status: %d", spi_status);
 8006918:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800691c:	461a      	mov	r2, r3
 800691e:	492a      	ldr	r1, [pc, #168]	@ (80069c8 <ConfigureSensor+0x2ac>)
 8006920:	2002      	movs	r0, #2
 8006922:	f7fa fcdb 	bl	80012dc <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "RR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
                read_reg0_resp[0], read_reg0_resp[1], read_reg0_resp[2], read_reg0_resp[3]);
 8006926:	7a3b      	ldrb	r3, [r7, #8]
    Debug_Print(LOG_LEVEL_INFO, "RR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 8006928:	4619      	mov	r1, r3
                read_reg0_resp[0], read_reg0_resp[1], read_reg0_resp[2], read_reg0_resp[3]);
 800692a:	7a7b      	ldrb	r3, [r7, #9]
    Debug_Print(LOG_LEVEL_INFO, "RR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 800692c:	4618      	mov	r0, r3
                read_reg0_resp[0], read_reg0_resp[1], read_reg0_resp[2], read_reg0_resp[3]);
 800692e:	7abb      	ldrb	r3, [r7, #10]
 8006930:	7afa      	ldrb	r2, [r7, #11]
    Debug_Print(LOG_LEVEL_INFO, "RR reg0 response: 0x%02X 0x%02X 0x%02X 0x%02X",
 8006932:	9201      	str	r2, [sp, #4]
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	4603      	mov	r3, r0
 8006938:	460a      	mov	r2, r1
 800693a:	4924      	ldr	r1, [pc, #144]	@ (80069cc <ConfigureSensor+0x2b0>)
 800693c:	2002      	movs	r0, #2
 800693e:	f7fa fccd 	bl	80012dc <Debug_Print>

    uint16_t reg0_val = (read_reg0_resp[2] << 8) | read_reg0_resp[3];
 8006942:	7abb      	ldrb	r3, [r7, #10]
 8006944:	b21b      	sxth	r3, r3
 8006946:	021b      	lsls	r3, r3, #8
 8006948:	b21a      	sxth	r2, r3
 800694a:	7afb      	ldrb	r3, [r7, #11]
 800694c:	b21b      	sxth	r3, r3
 800694e:	4313      	orrs	r3, r2
 8006950:	b21b      	sxth	r3, r3
 8006952:	853b      	strh	r3, [r7, #40]	@ 0x28
    Debug_Print(LOG_LEVEL_INFO, "Reg0 value: 0x%04X", reg0_val);
 8006954:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006956:	461a      	mov	r2, r3
 8006958:	491d      	ldr	r1, [pc, #116]	@ (80069d0 <ConfigureSensor+0x2b4>)
 800695a:	2002      	movs	r0, #2
 800695c:	f7fa fcbe 	bl	80012dc <Debug_Print>

    // 6. Проверяем, записалось ли
    if (reg0_val == 0x5C00) {
 8006960:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006962:	f5b3 4fb8 	cmp.w	r3, #23552	@ 0x5c00
 8006966:	d10e      	bne.n	8006986 <ConfigureSensor+0x26a>
        sensor->is_connected = 1;
 8006968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        sensor->gain_sel = 5; // Сохраняем значение GAIN_SEL
 8006970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006972:	2205      	movs	r2, #5
 8006974:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d configured successfully!", sensor_idx);
 8006978:	79fb      	ldrb	r3, [r7, #7]
 800697a:	461a      	mov	r2, r3
 800697c:	4915      	ldr	r1, [pc, #84]	@ (80069d4 <ConfigureSensor+0x2b8>)
 800697e:	2002      	movs	r0, #2
 8006980:	f7fa fcac 	bl	80012dc <Debug_Print>
 8006984:	e00f      	b.n	80069a6 <ConfigureSensor+0x28a>
    } else {
        // Если не записалось, используем настройки по умолчанию
        sensor->is_connected = 1;
 8006986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006988:	2201      	movs	r2, #1
 800698a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        sensor->gain_sel = 0; // GAIN_SEL по умолчанию
 800698e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006990:	2200      	movs	r2, #0
 8006992:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
        Debug_Print(LOG_LEVEL_WARNING, "Sensor %d: using default settings (GAIN_SEL=0)", sensor_idx);
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	461a      	mov	r2, r3
 800699a:	490f      	ldr	r1, [pc, #60]	@ (80069d8 <ConfigureSensor+0x2bc>)
 800699c:	2001      	movs	r0, #1
 800699e:	f7fa fc9d 	bl	80012dc <Debug_Print>
 80069a2:	e000      	b.n	80069a6 <ConfigureSensor+0x28a>
        return;
 80069a4:	bf00      	nop
    }
}
 80069a6:	3730      	adds	r7, #48	@ 0x30
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	24000a2c 	.word	0x24000a2c
 80069b0:	08019a40 	.word	0x08019a40
 80069b4:	08019a64 	.word	0x08019a64
 80069b8:	08019a78 	.word	0x08019a78
 80069bc:	005c0060 	.word	0x005c0060
 80069c0:	08019a90 	.word	0x08019a90
 80069c4:	08019aa8 	.word	0x08019aa8
 80069c8:	08019ad8 	.word	0x08019ad8
 80069cc:	08019af0 	.word	0x08019af0
 80069d0:	08019b20 	.word	0x08019b20
 80069d4:	08019b34 	.word	0x08019b34
 80069d8:	08019b58 	.word	0x08019b58

080069dc <Sensors_Init>:

void Sensors_Init(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 80069e2:	4982      	ldr	r1, [pc, #520]	@ (8006bec <Sensors_Init+0x210>)
 80069e4:	2002      	movs	r0, #2
 80069e6:	f7fa fc79 	bl	80012dc <Debug_Print>

    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 80069ea:	2300      	movs	r3, #0
 80069ec:	71fb      	strb	r3, [r7, #7]
 80069ee:	e0d2      	b.n	8006b96 <Sensors_Init+0x1ba>
    {
        sensors[i].spi       = &hspi1;
 80069f0:	79fb      	ldrb	r3, [r7, #7]
 80069f2:	4a7f      	ldr	r2, [pc, #508]	@ (8006bf0 <Sensors_Init+0x214>)
 80069f4:	218c      	movs	r1, #140	@ 0x8c
 80069f6:	fb01 f303 	mul.w	r3, r1, r3
 80069fa:	4413      	add	r3, r2
 80069fc:	4a7d      	ldr	r2, [pc, #500]	@ (8006bf4 <Sensors_Init+0x218>)
 80069fe:	601a      	str	r2, [r3, #0]
        sensors[i].cs_port   = GPIOC;
 8006a00:	79fb      	ldrb	r3, [r7, #7]
 8006a02:	4a7b      	ldr	r2, [pc, #492]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a04:	218c      	movs	r1, #140	@ 0x8c
 8006a06:	fb01 f303 	mul.w	r3, r1, r3
 8006a0a:	4413      	add	r3, r2
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	4a7a      	ldr	r2, [pc, #488]	@ (8006bf8 <Sensors_Init+0x21c>)
 8006a10:	601a      	str	r2, [r3, #0]
        // Исправляем назначение CS пинов
        switch(i) {
 8006a12:	79fb      	ldrb	r3, [r7, #7]
 8006a14:	2b07      	cmp	r3, #7
 8006a16:	d863      	bhi.n	8006ae0 <Sensors_Init+0x104>
 8006a18:	a201      	add	r2, pc, #4	@ (adr r2, 8006a20 <Sensors_Init+0x44>)
 8006a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1e:	bf00      	nop
 8006a20:	08006a41 	.word	0x08006a41
 8006a24:	08006a55 	.word	0x08006a55
 8006a28:	08006a69 	.word	0x08006a69
 8006a2c:	08006a7d 	.word	0x08006a7d
 8006a30:	08006a91 	.word	0x08006a91
 8006a34:	08006aa5 	.word	0x08006aa5
 8006a38:	08006ab9 	.word	0x08006ab9
 8006a3c:	08006acd 	.word	0x08006acd
            case 0: sensors[i].cs_pin = Sensor1_CS_Pin; break;
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	4a6b      	ldr	r2, [pc, #428]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a44:	218c      	movs	r1, #140	@ 0x8c
 8006a46:	fb01 f303 	mul.w	r3, r1, r3
 8006a4a:	4413      	add	r3, r2
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	2201      	movs	r2, #1
 8006a50:	801a      	strh	r2, [r3, #0]
 8006a52:	e04e      	b.n	8006af2 <Sensors_Init+0x116>
            case 1: sensors[i].cs_pin = Sensor2_CS_Pin; break;
 8006a54:	79fb      	ldrb	r3, [r7, #7]
 8006a56:	4a66      	ldr	r2, [pc, #408]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a58:	218c      	movs	r1, #140	@ 0x8c
 8006a5a:	fb01 f303 	mul.w	r3, r1, r3
 8006a5e:	4413      	add	r3, r2
 8006a60:	3308      	adds	r3, #8
 8006a62:	2202      	movs	r2, #2
 8006a64:	801a      	strh	r2, [r3, #0]
 8006a66:	e044      	b.n	8006af2 <Sensors_Init+0x116>
            case 2: sensors[i].cs_pin = Sensor3_CS_Pin; break;
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	4a61      	ldr	r2, [pc, #388]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a6c:	218c      	movs	r1, #140	@ 0x8c
 8006a6e:	fb01 f303 	mul.w	r3, r1, r3
 8006a72:	4413      	add	r3, r2
 8006a74:	3308      	adds	r3, #8
 8006a76:	2204      	movs	r2, #4
 8006a78:	801a      	strh	r2, [r3, #0]
 8006a7a:	e03a      	b.n	8006af2 <Sensors_Init+0x116>
            case 3: sensors[i].cs_pin = Sensor4_CS_Pin; break;
 8006a7c:	79fb      	ldrb	r3, [r7, #7]
 8006a7e:	4a5c      	ldr	r2, [pc, #368]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a80:	218c      	movs	r1, #140	@ 0x8c
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	3308      	adds	r3, #8
 8006a8a:	2208      	movs	r2, #8
 8006a8c:	801a      	strh	r2, [r3, #0]
 8006a8e:	e030      	b.n	8006af2 <Sensors_Init+0x116>
            case 4: sensors[i].cs_pin = Sensor5_CS_Pin; break;
 8006a90:	79fb      	ldrb	r3, [r7, #7]
 8006a92:	4a57      	ldr	r2, [pc, #348]	@ (8006bf0 <Sensors_Init+0x214>)
 8006a94:	218c      	movs	r1, #140	@ 0x8c
 8006a96:	fb01 f303 	mul.w	r3, r1, r3
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	2210      	movs	r2, #16
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	e026      	b.n	8006af2 <Sensors_Init+0x116>
            case 5: sensors[i].cs_pin = Sensor6_CS_Pin; break;
 8006aa4:	79fb      	ldrb	r3, [r7, #7]
 8006aa6:	4a52      	ldr	r2, [pc, #328]	@ (8006bf0 <Sensors_Init+0x214>)
 8006aa8:	218c      	movs	r1, #140	@ 0x8c
 8006aaa:	fb01 f303 	mul.w	r3, r1, r3
 8006aae:	4413      	add	r3, r2
 8006ab0:	3308      	adds	r3, #8
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	801a      	strh	r2, [r3, #0]
 8006ab6:	e01c      	b.n	8006af2 <Sensors_Init+0x116>
            case 6: sensors[i].cs_pin = Sensor7_CS_Pin; break;
 8006ab8:	79fb      	ldrb	r3, [r7, #7]
 8006aba:	4a4d      	ldr	r2, [pc, #308]	@ (8006bf0 <Sensors_Init+0x214>)
 8006abc:	218c      	movs	r1, #140	@ 0x8c
 8006abe:	fb01 f303 	mul.w	r3, r1, r3
 8006ac2:	4413      	add	r3, r2
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	2240      	movs	r2, #64	@ 0x40
 8006ac8:	801a      	strh	r2, [r3, #0]
 8006aca:	e012      	b.n	8006af2 <Sensors_Init+0x116>
            case 7: sensors[i].cs_pin = Sensor8_CS_Pin; break;
 8006acc:	79fb      	ldrb	r3, [r7, #7]
 8006ace:	4a48      	ldr	r2, [pc, #288]	@ (8006bf0 <Sensors_Init+0x214>)
 8006ad0:	218c      	movs	r1, #140	@ 0x8c
 8006ad2:	fb01 f303 	mul.w	r3, r1, r3
 8006ad6:	4413      	add	r3, r2
 8006ad8:	3308      	adds	r3, #8
 8006ada:	2280      	movs	r2, #128	@ 0x80
 8006adc:	801a      	strh	r2, [r3, #0]
 8006ade:	e008      	b.n	8006af2 <Sensors_Init+0x116>
            default: sensors[i].cs_pin = GPIO_PIN_0;
 8006ae0:	79fb      	ldrb	r3, [r7, #7]
 8006ae2:	4a43      	ldr	r2, [pc, #268]	@ (8006bf0 <Sensors_Init+0x214>)
 8006ae4:	218c      	movs	r1, #140	@ 0x8c
 8006ae6:	fb01 f303 	mul.w	r3, r1, r3
 8006aea:	4413      	add	r3, r2
 8006aec:	3308      	adds	r3, #8
 8006aee:	2201      	movs	r2, #1
 8006af0:	801a      	strh	r2, [r3, #0]
        }

        // УБИРАЕМ i2c_address - его нет в структуре
        memset(sensors[i].magnetic_field, 0, sizeof(sensors[i].magnetic_field));
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	228c      	movs	r2, #140	@ 0x8c
 8006af6:	fb02 f303 	mul.w	r3, r2, r3
 8006afa:	3320      	adds	r3, #32
 8006afc:	4a3c      	ldr	r2, [pc, #240]	@ (8006bf0 <Sensors_Init+0x214>)
 8006afe:	4413      	add	r3, r2
 8006b00:	3304      	adds	r3, #4
 8006b02:	220c      	movs	r2, #12
 8006b04:	2100      	movs	r1, #0
 8006b06:	4618      	mov	r0, r3
 8006b08:	f00d f9ea 	bl	8013ee0 <memset>
        sensors[i].temperature      = 0.0f;
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
 8006b0e:	4a38      	ldr	r2, [pc, #224]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b10:	218c      	movs	r1, #140	@ 0x8c
 8006b12:	fb01 f303 	mul.w	r3, r1, r3
 8006b16:	4413      	add	r3, r2
 8006b18:	3330      	adds	r3, #48	@ 0x30
 8006b1a:	f04f 0200 	mov.w	r2, #0
 8006b1e:	601a      	str	r2, [r3, #0]
        sensors[i].is_connected     = 0;
 8006b20:	79fb      	ldrb	r3, [r7, #7]
 8006b22:	4a33      	ldr	r2, [pc, #204]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b24:	218c      	movs	r1, #140	@ 0x8c
 8006b26:	fb01 f303 	mul.w	r3, r1, r3
 8006b2a:	4413      	add	r3, r2
 8006b2c:	3374      	adds	r3, #116	@ 0x74
 8006b2e:	2200      	movs	r2, #0
 8006b30:	701a      	strb	r2, [r3, #0]
        sensors[i].total_reads      = 0;
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	4a2e      	ldr	r2, [pc, #184]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b36:	218c      	movs	r1, #140	@ 0x8c
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	4413      	add	r3, r2
 8006b3e:	3380      	adds	r3, #128	@ 0x80
 8006b40:	2200      	movs	r2, #0
 8006b42:	601a      	str	r2, [r3, #0]
        sensors[i].failed_reads     = 0;
 8006b44:	79fb      	ldrb	r3, [r7, #7]
 8006b46:	4a2a      	ldr	r2, [pc, #168]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b48:	218c      	movs	r1, #140	@ 0x8c
 8006b4a:	fb01 f303 	mul.w	r3, r1, r3
 8006b4e:	4413      	add	r3, r2
 8006b50:	3384      	adds	r3, #132	@ 0x84
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
        sensors[i].read_error_count = 0;
 8006b56:	79fb      	ldrb	r3, [r7, #7]
 8006b58:	4a25      	ldr	r2, [pc, #148]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b5a:	218c      	movs	r1, #140	@ 0x8c
 8006b5c:	fb01 f303 	mul.w	r3, r1, r3
 8006b60:	4413      	add	r3, r2
 8006b62:	3376      	adds	r3, #118	@ 0x76
 8006b64:	2200      	movs	r2, #0
 8006b66:	701a      	strb	r2, [r3, #0]

        // Устанавливаем CS в высокий уровень (неактивен)
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 8006b68:	79fb      	ldrb	r3, [r7, #7]
 8006b6a:	4a21      	ldr	r2, [pc, #132]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b6c:	218c      	movs	r1, #140	@ 0x8c
 8006b6e:	fb01 f303 	mul.w	r3, r1, r3
 8006b72:	4413      	add	r3, r2
 8006b74:	3304      	adds	r3, #4
 8006b76:	6818      	ldr	r0, [r3, #0]
 8006b78:	79fb      	ldrb	r3, [r7, #7]
 8006b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf0 <Sensors_Init+0x214>)
 8006b7c:	218c      	movs	r1, #140	@ 0x8c
 8006b7e:	fb01 f303 	mul.w	r3, r1, r3
 8006b82:	4413      	add	r3, r2
 8006b84:	3308      	adds	r3, #8
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	f004 f9fa 	bl	800af84 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8006b90:	79fb      	ldrb	r3, [r7, #7]
 8006b92:	3301      	adds	r3, #1
 8006b94:	71fb      	strb	r3, [r7, #7]
 8006b96:	79fb      	ldrb	r3, [r7, #7]
 8006b98:	2b07      	cmp	r3, #7
 8006b9a:	f67f af29 	bls.w	80069f0 <Sensors_Init+0x14>
    }

    // Проверяем подключение каждого датчика
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++)
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	71bb      	strb	r3, [r7, #6]
 8006ba2:	e01a      	b.n	8006bda <Sensors_Init+0x1fe>
    {
        if (Test_Sensor_Connection_Simple(i)) {
 8006ba4:	79bb      	ldrb	r3, [r7, #6]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 f82c 	bl	8006c04 <Test_Sensor_Connection_Simple>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00a      	beq.n	8006bc8 <Sensors_Init+0x1ec>
            Debug_Print(LOG_LEVEL_INFO, "Sensor %d detected, configuring...\r\n", i);
 8006bb2:	79bb      	ldrb	r3, [r7, #6]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	4911      	ldr	r1, [pc, #68]	@ (8006bfc <Sensors_Init+0x220>)
 8006bb8:	2002      	movs	r0, #2
 8006bba:	f7fa fb8f 	bl	80012dc <Debug_Print>
            ConfigureSensor(i);
 8006bbe:	79bb      	ldrb	r3, [r7, #6]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff fdab 	bl	800671c <ConfigureSensor>
 8006bc6:	e005      	b.n	8006bd4 <Sensors_Init+0x1f8>
        } else {
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected\r\n", i);
 8006bc8:	79bb      	ldrb	r3, [r7, #6]
 8006bca:	461a      	mov	r2, r3
 8006bcc:	490c      	ldr	r1, [pc, #48]	@ (8006c00 <Sensors_Init+0x224>)
 8006bce:	2001      	movs	r0, #1
 8006bd0:	f7fa fb84 	bl	80012dc <Debug_Print>
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++)
 8006bd4:	79bb      	ldrb	r3, [r7, #6]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	71bb      	strb	r3, [r7, #6]
 8006bda:	79bb      	ldrb	r3, [r7, #6]
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d9e1      	bls.n	8006ba4 <Sensors_Init+0x1c8>
        }
    }

    Load_Calibration_From_Flash();
 8006be0:	f000 fa20 	bl	8007024 <Load_Calibration_From_Flash>
}
 8006be4:	bf00      	nop
 8006be6:	3708      	adds	r7, #8
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	08019b88 	.word	0x08019b88
 8006bf0:	24000a2c 	.word	0x24000a2c
 8006bf4:	24000e90 	.word	0x24000e90
 8006bf8:	58020800 	.word	0x58020800
 8006bfc:	08019bac 	.word	0x08019bac
 8006c00:	08019bd4 	.word	0x08019bd4

08006c04 <Test_Sensor_Connection_Simple>:

// Добавьте простую функцию проверки подключения
uint8_t Test_Sensor_Connection_Simple(uint8_t sensor_idx) {
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b088      	sub	sp, #32
 8006c08:	af02      	add	r7, sp, #8
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 8006c0e:	79fb      	ldrb	r3, [r7, #7]
 8006c10:	2b07      	cmp	r3, #7
 8006c12:	d901      	bls.n	8006c18 <Test_Sensor_Connection_Simple+0x14>
        return 0;
 8006c14:	2300      	movs	r3, #0
 8006c16:	e04d      	b.n	8006cb4 <Test_Sensor_Connection_Simple+0xb0>

    MLX90393_t *sensor = &sensors[sensor_idx];
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	228c      	movs	r2, #140	@ 0x8c
 8006c1c:	fb02 f303 	mul.w	r3, r2, r3
 8006c20:	4a26      	ldr	r2, [pc, #152]	@ (8006cbc <Test_Sensor_Connection_Simple+0xb8>)
 8006c22:	4413      	add	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]

    // Простая проверка: отправляем команду NOP и смотрим ответ
    uint8_t tx[2] = {0x00, 0x00};  // NOP command
 8006c26:	2300      	movs	r3, #0
 8006c28:	823b      	strh	r3, [r7, #16]
    uint8_t rx[2] = {0xFF, 0xFF};  // Инициализируем значением по умолчанию
 8006c2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006c2e:	81bb      	strh	r3, [r7, #12]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	6858      	ldr	r0, [r3, #4]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	891b      	ldrh	r3, [r3, #8]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	f004 f9a2 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8006c40:	2001      	movs	r0, #1
 8006c42:	f001 fbe3 	bl	800840c <HAL_Delay>

    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100);
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	6818      	ldr	r0, [r3, #0]
 8006c4a:	f107 020c 	add.w	r2, r7, #12
 8006c4e:	f107 0110 	add.w	r1, r7, #16
 8006c52:	2364      	movs	r3, #100	@ 0x64
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	2302      	movs	r3, #2
 8006c58:	f007 f938 	bl	800decc <HAL_SPI_TransmitReceive>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	74fb      	strb	r3, [r7, #19]

    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	6858      	ldr	r0, [r3, #4]
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	891b      	ldrh	r3, [r3, #8]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	f004 f98a 	bl	800af84 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 8006c70:	7cfb      	ldrb	r3, [r7, #19]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d007      	beq.n	8006c86 <Test_Sensor_Connection_Simple+0x82>
        Debug_Print(LOG_LEVEL_ERROR, "SPI error on sensor %d: %d\r\n", sensor_idx, status);
 8006c76:	79fa      	ldrb	r2, [r7, #7]
 8006c78:	7cfb      	ldrb	r3, [r7, #19]
 8006c7a:	4911      	ldr	r1, [pc, #68]	@ (8006cc0 <Test_Sensor_Connection_Simple+0xbc>)
 8006c7c:	2000      	movs	r0, #0
 8006c7e:	f7fa fb2d 	bl	80012dc <Debug_Print>
        return 0;
 8006c82:	2300      	movs	r3, #0
 8006c84:	e016      	b.n	8006cb4 <Test_Sensor_Connection_Simple+0xb0>
    }

    // Если ответ не все 0xFF, значит что-то ответило
    // ВАЖНО: даже 0xFF 0x03 - это ответ!
    if (rx[0] == 0xFF && rx[1] == 0xFF) {
 8006c86:	7b3b      	ldrb	r3, [r7, #12]
 8006c88:	2bff      	cmp	r3, #255	@ 0xff
 8006c8a:	d104      	bne.n	8006c96 <Test_Sensor_Connection_Simple+0x92>
 8006c8c:	7b7b      	ldrb	r3, [r7, #13]
 8006c8e:	2bff      	cmp	r3, #255	@ 0xff
 8006c90:	d101      	bne.n	8006c96 <Test_Sensor_Connection_Simple+0x92>
        return 0;  // Нет ответа
 8006c92:	2300      	movs	r3, #0
 8006c94:	e00e      	b.n	8006cb4 <Test_Sensor_Connection_Simple+0xb0>
    }

    Debug_Print(LOG_LEVEL_INFO, "Sensor %d response: 0x%02X 0x%02X\r\n",
 8006c96:	79fa      	ldrb	r2, [r7, #7]
                sensor_idx, rx[0], rx[1]);
 8006c98:	7b3b      	ldrb	r3, [r7, #12]
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d response: 0x%02X 0x%02X\r\n",
 8006c9a:	4619      	mov	r1, r3
                sensor_idx, rx[0], rx[1]);
 8006c9c:	7b7b      	ldrb	r3, [r7, #13]
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d response: 0x%02X 0x%02X\r\n",
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4908      	ldr	r1, [pc, #32]	@ (8006cc4 <Test_Sensor_Connection_Simple+0xc0>)
 8006ca4:	2002      	movs	r0, #2
 8006ca6:	f7fa fb19 	bl	80012dc <Debug_Print>

    // Помечаем как подключенный
    sensor->is_connected = 1;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    return 1;
 8006cb2:	2301      	movs	r3, #1
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	24000a2c 	.word	0x24000a2c
 8006cc0:	08019bf0 	.word	0x08019bf0
 8006cc4:	08019c10 	.word	0x08019c10

08006cc8 <Read_Sensor>:
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
    }
}

uint8_t Read_Sensor(uint8_t sensor_idx)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b094      	sub	sp, #80	@ 0x50
 8006ccc:	af08      	add	r7, sp, #32
 8006cce:	4603      	mov	r3, r0
 8006cd0:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 8006cd2:	79fb      	ldrb	r3, [r7, #7]
 8006cd4:	2b07      	cmp	r3, #7
 8006cd6:	d901      	bls.n	8006cdc <Read_Sensor+0x14>
        return 0;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	e121      	b.n	8006f20 <Read_Sensor+0x258>

    MLX90393_t *sensor = &sensors[sensor_idx];
 8006cdc:	79fb      	ldrb	r3, [r7, #7]
 8006cde:	228c      	movs	r2, #140	@ 0x8c
 8006ce0:	fb02 f303 	mul.w	r3, r2, r3
 8006ce4:	4a90      	ldr	r2, [pc, #576]	@ (8006f28 <Read_Sensor+0x260>)
 8006ce6:	4413      	add	r3, r2
 8006ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (!sensor->is_connected)
 8006cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cec:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <Read_Sensor+0x30>
        return 0;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	e113      	b.n	8006f20 <Read_Sensor+0x258>

    uint32_t t0 = HAL_GetTick();
 8006cf8:	f001 fb7c 	bl	80083f4 <HAL_GetTick>
 8006cfc:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (!mlx90393_reset(sensor))
 8006cfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d00:	f7ff fb24 	bl	800634c <mlx90393_reset>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d110      	bne.n	8006d2c <Read_Sensor+0x64>
    {
        sensor->read_error_count++;
 8006d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0c:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8006d10:	3301      	adds	r3, #1
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d16:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8006d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        return 0;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e0f9      	b.n	8006f20 <Read_Sensor+0x258>
    }
    if (!mlx90393_exit(sensor))
 8006d2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d2e:	f7ff fb57 	bl	80063e0 <mlx90393_exit>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d110      	bne.n	8006d5a <Read_Sensor+0x92>
    {
        sensor->read_error_count++;
 8006d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8006d3e:	3301      	adds	r3, #1
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d44:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8006d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d4e:	1c5a      	adds	r2, r3, #1
 8006d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        return 0;
 8006d56:	2300      	movs	r3, #0
 8006d58:	e0e2      	b.n	8006f20 <Read_Sensor+0x258>
    }

    uint8_t status = 0;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	75fb      	strb	r3, [r7, #23]
    if (!mlx90393_start_sm_xyzT(sensor, &status))
 8006d5e:	f107 0317 	add.w	r3, r7, #23
 8006d62:	4619      	mov	r1, r3
 8006d64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d66:	f7ff fbed 	bl	8006544 <mlx90393_start_sm_xyzT>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d110      	bne.n	8006d92 <Read_Sensor+0xca>
    {
        sensor->read_error_count++;
 8006d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d72:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8006d76:	3301      	adds	r3, #1
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d7c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8006d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        return 0;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	e0c6      	b.n	8006f20 <Read_Sensor+0x258>
    }

    int16_t traw = 0, xraw = 0, yraw = 0, zraw = 0;
 8006d92:	2300      	movs	r3, #0
 8006d94:	82bb      	strh	r3, [r7, #20]
 8006d96:	2300      	movs	r3, #0
 8006d98:	827b      	strh	r3, [r7, #18]
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	823b      	strh	r3, [r7, #16]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	81fb      	strh	r3, [r7, #14]
    if (!mlx90393_read_rm_xyzT(sensor, &traw, &xraw, &yraw, &zraw))
 8006da2:	f107 0010 	add.w	r0, r7, #16
 8006da6:	f107 0212 	add.w	r2, r7, #18
 8006daa:	f107 0114 	add.w	r1, r7, #20
 8006dae:	f107 030e 	add.w	r3, r7, #14
 8006db2:	9300      	str	r3, [sp, #0]
 8006db4:	4603      	mov	r3, r0
 8006db6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006db8:	f7ff fc18 	bl	80065ec <mlx90393_read_rm_xyzT>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d110      	bne.n	8006de4 <Read_Sensor+0x11c>
    {
        sensor->read_error_count++;
 8006dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc4:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8006dc8:	3301      	adds	r3, #1
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dce:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        sensor->failed_reads++;
 8006dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dd8:	1c5a      	adds	r2, r3, #1
 8006dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ddc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        return 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	e09d      	b.n	8006f20 <Read_Sensor+0x258>
    }

    float lsb_xy = 0.751f;  // µT/LSB для X, Y
 8006de4:	4b51      	ldr	r3, [pc, #324]	@ (8006f2c <Read_Sensor+0x264>)
 8006de6:	627b      	str	r3, [r7, #36]	@ 0x24
    float lsb_z = 1.210f;   // µT/LSB для Z
 8006de8:	4b51      	ldr	r3, [pc, #324]	@ (8006f30 <Read_Sensor+0x268>)
 8006dea:	623b      	str	r3, [r7, #32]

    sensor->magnetic_field[0] = xraw * lsb_xy;
 8006dec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006df0:	ee07 3a90 	vmov	s15, r3
 8006df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006df8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e02:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    sensor->magnetic_field[1] = yraw * lsb_xy;
 8006e06:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006e0a:	ee07 3a90 	vmov	s15, r3
 8006e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e12:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    sensor->magnetic_field[2] = zraw * lsb_z;
 8006e20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006e24:	ee07 3a90 	vmov	s15, r3
 8006e28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8006e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e36:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    sensor->temperature =
        ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8006e3a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006e3e:	ee07 3a90 	vmov	s15, r3
 8006e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e46:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8006f34 <Read_Sensor+0x26c>
 8006e4a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006e4e:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8006f38 <Read_Sensor+0x270>
 8006e52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006e56:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8006e5a:	ee77 7a87 	vadd.f32	s15, s15, s14
    sensor->temperature =
 8006e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e60:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    uint32_t t1 = HAL_GetTick();
 8006e64:	f001 fac6 	bl	80083f4 <HAL_GetTick>
 8006e68:	61f8      	str	r0, [r7, #28]
    sensor->last_read_time = t1;
 8006e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6c:	69fa      	ldr	r2, [r7, #28]
 8006e6e:	635a      	str	r2, [r3, #52]	@ 0x34
    sensor->total_reads++;
 8006e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    if (sensor->total_reads == 1)
 8006e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d10a      	bne.n	8006e9e <Read_Sensor+0x1d6>
    {
        sensor->average_read_time_ms = (float)(t1 - t0);
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	ee07 3a90 	vmov	s15, r3
 8006e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e98:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
 8006e9c:	e01e      	b.n	8006edc <Read_Sensor+0x214>
    }
    else
    {
        float prev = sensor->average_read_time_ms;
 8006e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea4:	61bb      	str	r3, [r7, #24]
        sensor->average_read_time_ms =
            prev + ((float)(t1 - t0) - prev) / (float)sensor->total_reads;
 8006ea6:	69fa      	ldr	r2, [r7, #28]
 8006ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	ee07 3a90 	vmov	s15, r3
 8006eb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006eb4:	edd7 7a06 	vldr	s15, [r7, #24]
 8006eb8:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ec2:	ee07 3a90 	vmov	s15, r3
 8006ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ece:	edd7 7a06 	vldr	s15, [r7, #24]
 8006ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
        sensor->average_read_time_ms =
 8006ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed8:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
    }

    Debug_Print(LOG_LEVEL_INFO,
 8006edc:	79fa      	ldrb	r2, [r7, #7]
                "Sensor %d: X=%.1f, Y=%.1f, Z=%.1f uT, T=%.1f C",
                sensor_idx,
                sensor->magnetic_field[0],
 8006ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
    Debug_Print(LOG_LEVEL_INFO,
 8006ee4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                sensor->magnetic_field[1],
 8006ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eea:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
    Debug_Print(LOG_LEVEL_INFO,
 8006eee:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                sensor->magnetic_field[2],
 8006ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef4:	edd3 5a0b 	vldr	s11, [r3, #44]	@ 0x2c
    Debug_Print(LOG_LEVEL_INFO,
 8006ef8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
                sensor->temperature);
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	edd3 4a0c 	vldr	s9, [r3, #48]	@ 0x30
    Debug_Print(LOG_LEVEL_INFO,
 8006f02:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8006f06:	ed8d 4b06 	vstr	d4, [sp, #24]
 8006f0a:	ed8d 5b04 	vstr	d5, [sp, #16]
 8006f0e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006f12:	ed8d 7b00 	vstr	d7, [sp]
 8006f16:	4909      	ldr	r1, [pc, #36]	@ (8006f3c <Read_Sensor+0x274>)
 8006f18:	2002      	movs	r0, #2
 8006f1a:	f7fa f9df 	bl	80012dc <Debug_Print>

    return 1;
 8006f1e:	2301      	movs	r3, #1
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3730      	adds	r7, #48	@ 0x30
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	24000a2c 	.word	0x24000a2c
 8006f2c:	3f404189 	.word	0x3f404189
 8006f30:	3f9ae148 	.word	0x3f9ae148
 8006f34:	4734a400 	.word	0x4734a400
 8006f38:	4234cccd 	.word	0x4234cccd
 8006f3c:	08019c34 	.word	0x08019c34

08006f40 <Calibrate_Sensors_Start>:
    }
    return ok;
}

void Calibrate_Sensors_Start(void)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b082      	sub	sp, #8
 8006f44:	af00      	add	r7, sp, #0
    calibration_running = 1;
 8006f46:	4b2e      	ldr	r3, [pc, #184]	@ (8007000 <Calibrate_Sensors_Start+0xc0>)
 8006f48:	2201      	movs	r2, #1
 8006f4a:	701a      	strb	r2, [r3, #0]
    Debug_Print(LOG_LEVEL_INFO, "Starting sensor calibration...");
 8006f4c:	492d      	ldr	r1, [pc, #180]	@ (8007004 <Calibrate_Sensors_Start+0xc4>)
 8006f4e:	2002      	movs	r0, #2
 8006f50:	f7fa f9c4 	bl	80012dc <Debug_Print>

    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8006f54:	2300      	movs	r3, #0
 8006f56:	71fb      	strb	r3, [r7, #7]
 8006f58:	e04a      	b.n	8006ff0 <Calibrate_Sensors_Start+0xb0>
    {
        if (Read_Sensor(i))
 8006f5a:	79fb      	ldrb	r3, [r7, #7]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff feb3 	bl	8006cc8 <Read_Sensor>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d040      	beq.n	8006fea <Calibrate_Sensors_Start+0xaa>
        {
            for (int j = 0; j < 3; j++)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	603b      	str	r3, [r7, #0]
 8006f6c:	e031      	b.n	8006fd2 <Calibrate_Sensors_Start+0x92>
            {
                sensors[i].offset[j] = -sensors[i].magnetic_field[j];
 8006f6e:	79fa      	ldrb	r2, [r7, #7]
 8006f70:	4925      	ldr	r1, [pc, #148]	@ (8007008 <Calibrate_Sensors_Start+0xc8>)
 8006f72:	4613      	mov	r3, r2
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	4413      	add	r3, r2
 8006f78:	00da      	lsls	r2, r3, #3
 8006f7a:	1ad2      	subs	r2, r2, r3
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	4413      	add	r3, r2
 8006f80:	3308      	adds	r3, #8
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	440b      	add	r3, r1
 8006f86:	3304      	adds	r3, #4
 8006f88:	edd3 7a00 	vldr	s15, [r3]
 8006f8c:	79fa      	ldrb	r2, [r7, #7]
 8006f8e:	eef1 7a67 	vneg.f32	s15, s15
 8006f92:	491d      	ldr	r1, [pc, #116]	@ (8007008 <Calibrate_Sensors_Start+0xc8>)
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	00da      	lsls	r2, r3, #3
 8006f9c:	1ad2      	subs	r2, r2, r3
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	330e      	adds	r3, #14
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	440b      	add	r3, r1
 8006fa8:	edc3 7a00 	vstr	s15, [r3]
                sensors[i].scale[j]  = 1.0f;
 8006fac:	79fa      	ldrb	r2, [r7, #7]
 8006fae:	4916      	ldr	r1, [pc, #88]	@ (8007008 <Calibrate_Sensors_Start+0xc8>)
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	00da      	lsls	r2, r3, #3
 8006fb8:	1ad2      	subs	r2, r2, r3
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	3310      	adds	r3, #16
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	440b      	add	r3, r1
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006fca:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < 3; j++)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	603b      	str	r3, [r7, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	ddca      	ble.n	8006f6e <Calibrate_Sensors_Start+0x2e>
            }
            sensors[i].is_calibrated = 1;
 8006fd8:	79fb      	ldrb	r3, [r7, #7]
 8006fda:	4a0b      	ldr	r2, [pc, #44]	@ (8007008 <Calibrate_Sensors_Start+0xc8>)
 8006fdc:	218c      	movs	r1, #140	@ 0x8c
 8006fde:	fb01 f303 	mul.w	r3, r1, r3
 8006fe2:	4413      	add	r3, r2
 8006fe4:	3375      	adds	r3, #117	@ 0x75
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8006fea:	79fb      	ldrb	r3, [r7, #7]
 8006fec:	3301      	adds	r3, #1
 8006fee:	71fb      	strb	r3, [r7, #7]
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	2b07      	cmp	r3, #7
 8006ff4:	d9b1      	bls.n	8006f5a <Calibrate_Sensors_Start+0x1a>
        }
    }
}
 8006ff6:	bf00      	nop
 8006ff8:	bf00      	nop
 8006ffa:	3708      	adds	r7, #8
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	24000e8c 	.word	0x24000e8c
 8007004:	08019c64 	.word	0x08019c64
 8007008:	24000a2c 	.word	0x24000a2c

0800700c <Is_Calibration_Running>:
    calibration_running = 0;
    Debug_Print(LOG_LEVEL_INFO, "Sensor calibration stopped.");
}

uint8_t Is_Calibration_Running(void)
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
    return calibration_running;
 8007010:	4b03      	ldr	r3, [pc, #12]	@ (8007020 <Is_Calibration_Running+0x14>)
 8007012:	781b      	ldrb	r3, [r3, #0]
}
 8007014:	4618      	mov	r0, r3
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	24000e8c 	.word	0x24000e8c

08007024 <Load_Calibration_From_Flash>:
{
    Debug_Print(LOG_LEVEL_INFO, "Calibration data saved to flash (stub).");
}

void Load_Calibration_From_Flash(void)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	af00      	add	r7, sp, #0
    Debug_Print(LOG_LEVEL_INFO, "Calibration data loaded from flash (stub).");
 8007028:	4902      	ldr	r1, [pc, #8]	@ (8007034 <Load_Calibration_From_Flash+0x10>)
 800702a:	2002      	movs	r0, #2
 800702c:	f7fa f956 	bl	80012dc <Debug_Print>
}
 8007030:	bf00      	nop
 8007032:	bd80      	pop	{r7, pc}
 8007034:	08019cc8 	.word	0x08019cc8

08007038 <Calculate_Magnetic_Field_Strength>:
            sensors[sensor_idx].scale[i];
    }
}

float Calculate_Magnetic_Field_Strength(uint8_t sensor_idx)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b086      	sub	sp, #24
 800703c:	af00      	add	r7, sp, #0
 800703e:	4603      	mov	r3, r0
 8007040:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 8007042:	79fb      	ldrb	r3, [r7, #7]
 8007044:	2b07      	cmp	r3, #7
 8007046:	d902      	bls.n	800704e <Calculate_Magnetic_Field_Strength+0x16>
        return 0.0f;
 8007048:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80070bc <Calculate_Magnetic_Field_Strength+0x84>
 800704c:	e030      	b.n	80070b0 <Calculate_Magnetic_Field_Strength+0x78>

    float bx = sensors[sensor_idx].magnetic_field[0];
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	4a1b      	ldr	r2, [pc, #108]	@ (80070c0 <Calculate_Magnetic_Field_Strength+0x88>)
 8007052:	218c      	movs	r1, #140	@ 0x8c
 8007054:	fb01 f303 	mul.w	r3, r1, r3
 8007058:	4413      	add	r3, r2
 800705a:	3324      	adds	r3, #36	@ 0x24
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	617b      	str	r3, [r7, #20]
    float by = sensors[sensor_idx].magnetic_field[1];
 8007060:	79fb      	ldrb	r3, [r7, #7]
 8007062:	4a17      	ldr	r2, [pc, #92]	@ (80070c0 <Calculate_Magnetic_Field_Strength+0x88>)
 8007064:	218c      	movs	r1, #140	@ 0x8c
 8007066:	fb01 f303 	mul.w	r3, r1, r3
 800706a:	4413      	add	r3, r2
 800706c:	3328      	adds	r3, #40	@ 0x28
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	613b      	str	r3, [r7, #16]
    float bz = sensors[sensor_idx].magnetic_field[2];
 8007072:	79fb      	ldrb	r3, [r7, #7]
 8007074:	4a12      	ldr	r2, [pc, #72]	@ (80070c0 <Calculate_Magnetic_Field_Strength+0x88>)
 8007076:	218c      	movs	r1, #140	@ 0x8c
 8007078:	fb01 f303 	mul.w	r3, r1, r3
 800707c:	4413      	add	r3, r2
 800707e:	332c      	adds	r3, #44	@ 0x2c
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	60fb      	str	r3, [r7, #12]
    return sqrtf(bx * bx + by * by + bz * bz);
 8007084:	edd7 7a05 	vldr	s15, [r7, #20]
 8007088:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800708c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007090:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007094:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007098:	edd7 7a03 	vldr	s15, [r7, #12]
 800709c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80070a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070a4:	eeb0 0a67 	vmov.f32	s0, s15
 80070a8:	f010 f882 	bl	80171b0 <sqrtf>
 80070ac:	eef0 7a40 	vmov.f32	s15, s0
}
 80070b0:	eeb0 0a67 	vmov.f32	s0, s15
 80070b4:	3718      	adds	r7, #24
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	00000000 	.word	0x00000000
 80070c0:	24000a2c 	.word	0x24000a2c

080070c4 <Test_Sensor_Connection>:

uint8_t Test_Sensor_Connection(uint8_t sensor_idx)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	4603      	mov	r3, r0
 80070cc:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS)
 80070ce:	79fb      	ldrb	r3, [r7, #7]
 80070d0:	2b07      	cmp	r3, #7
 80070d2:	d901      	bls.n	80070d8 <Test_Sensor_Connection+0x14>
        return 0;
 80070d4:	2300      	movs	r3, #0
 80070d6:	e00c      	b.n	80070f2 <Test_Sensor_Connection+0x2e>
    return sensors[sensor_idx].is_connected ? 1 : 0;
 80070d8:	79fb      	ldrb	r3, [r7, #7]
 80070da:	4a09      	ldr	r2, [pc, #36]	@ (8007100 <Test_Sensor_Connection+0x3c>)
 80070dc:	218c      	movs	r1, #140	@ 0x8c
 80070de:	fb01 f303 	mul.w	r3, r1, r3
 80070e2:	4413      	add	r3, r2
 80070e4:	3374      	adds	r3, #116	@ 0x74
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	bf14      	ite	ne
 80070ec:	2301      	movne	r3, #1
 80070ee:	2300      	moveq	r3, #0
 80070f0:	b2db      	uxtb	r3, r3
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	370c      	adds	r7, #12
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	24000a2c 	.word	0x24000a2c

08007104 <Get_Sensor_Stats_String>:
        strncat(buffer, temp, buffer_size - strlen(buffer) - 1);
    }
}

void Get_Sensor_Stats_String(char *buffer, uint16_t buffer_size)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af02      	add	r7, sp, #8
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	460b      	mov	r3, r1
 800710e:	807b      	strh	r3, [r7, #2]
    int connected = 0;
 8007110:	2300      	movs	r3, #0
 8007112:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < NUM_SENSORS; i++)
 8007114:	2300      	movs	r3, #0
 8007116:	60bb      	str	r3, [r7, #8]
 8007118:	e00f      	b.n	800713a <Get_Sensor_Stats_String+0x36>
        if (sensors[i].is_connected)
 800711a:	4a0f      	ldr	r2, [pc, #60]	@ (8007158 <Get_Sensor_Stats_String+0x54>)
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	218c      	movs	r1, #140	@ 0x8c
 8007120:	fb01 f303 	mul.w	r3, r1, r3
 8007124:	4413      	add	r3, r2
 8007126:	3374      	adds	r3, #116	@ 0x74
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <Get_Sensor_Stats_String+0x30>
            connected++;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	3301      	adds	r3, #1
 8007132:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < NUM_SENSORS; i++)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	3301      	adds	r3, #1
 8007138:	60bb      	str	r3, [r7, #8]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	2b07      	cmp	r3, #7
 800713e:	ddec      	ble.n	800711a <Get_Sensor_Stats_String+0x16>

    snprintf(buffer, buffer_size,
 8007140:	8879      	ldrh	r1, [r7, #2]
 8007142:	2308      	movs	r3, #8
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4a04      	ldr	r2, [pc, #16]	@ (800715c <Get_Sensor_Stats_String+0x58>)
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f00c fdc2 	bl	8013cd4 <sniprintf>
             "Sensors: %d/%d connected", connected, NUM_SENSORS);
}
 8007150:	bf00      	nop
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	24000a2c 	.word	0x24000a2c
 800715c:	08019d34 	.word	0x08019d34

08007160 <Test_SPI_Bus>:
}

// --- SPI test helpers ---

void Test_SPI_Bus(uint8_t testpattern)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af02      	add	r7, sp, #8
 8007166:	4603      	mov	r3, r0
 8007168:	71fb      	strb	r3, [r7, #7]
    // Простейший тест: дернуть одну команду NOP ко всем сенсорам
    (void)testpattern;
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 800716a:	2300      	movs	r3, #0
 800716c:	73fb      	strb	r3, [r7, #15]
 800716e:	e054      	b.n	800721a <Test_SPI_Bus+0xba>
    {
        if (!Test_Sensor_Connection(i))
 8007170:	7bfb      	ldrb	r3, [r7, #15]
 8007172:	4618      	mov	r0, r3
 8007174:	f7ff ffa6 	bl	80070c4 <Test_Sensor_Connection>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d049      	beq.n	8007212 <Test_SPI_Bus+0xb2>
            continue;
        uint8_t tx[2] = {0x00, 0x00};
 800717e:	2300      	movs	r3, #0
 8007180:	81bb      	strh	r3, [r7, #12]
        uint8_t rx[2] = {0};
 8007182:	2300      	movs	r3, #0
 8007184:	813b      	strh	r3, [r7, #8]
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_RESET);
 8007186:	7bfb      	ldrb	r3, [r7, #15]
 8007188:	4a28      	ldr	r2, [pc, #160]	@ (800722c <Test_SPI_Bus+0xcc>)
 800718a:	218c      	movs	r1, #140	@ 0x8c
 800718c:	fb01 f303 	mul.w	r3, r1, r3
 8007190:	4413      	add	r3, r2
 8007192:	3304      	adds	r3, #4
 8007194:	6818      	ldr	r0, [r3, #0]
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	4a24      	ldr	r2, [pc, #144]	@ (800722c <Test_SPI_Bus+0xcc>)
 800719a:	218c      	movs	r1, #140	@ 0x8c
 800719c:	fb01 f303 	mul.w	r3, r1, r3
 80071a0:	4413      	add	r3, r2
 80071a2:	3308      	adds	r3, #8
 80071a4:	881b      	ldrh	r3, [r3, #0]
 80071a6:	2200      	movs	r2, #0
 80071a8:	4619      	mov	r1, r3
 80071aa:	f003 feeb 	bl	800af84 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80071ae:	2001      	movs	r0, #1
 80071b0:	f001 f92c 	bl	800840c <HAL_Delay>
        HAL_SPI_TransmitReceive(sensors[i].spi, tx, rx, 2, 100);
 80071b4:	7bfb      	ldrb	r3, [r7, #15]
 80071b6:	4a1d      	ldr	r2, [pc, #116]	@ (800722c <Test_SPI_Bus+0xcc>)
 80071b8:	218c      	movs	r1, #140	@ 0x8c
 80071ba:	fb01 f303 	mul.w	r3, r1, r3
 80071be:	4413      	add	r3, r2
 80071c0:	6818      	ldr	r0, [r3, #0]
 80071c2:	f107 0208 	add.w	r2, r7, #8
 80071c6:	f107 010c 	add.w	r1, r7, #12
 80071ca:	2364      	movs	r3, #100	@ 0x64
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	2302      	movs	r3, #2
 80071d0:	f006 fe7c 	bl	800decc <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
 80071d6:	4a15      	ldr	r2, [pc, #84]	@ (800722c <Test_SPI_Bus+0xcc>)
 80071d8:	218c      	movs	r1, #140	@ 0x8c
 80071da:	fb01 f303 	mul.w	r3, r1, r3
 80071de:	4413      	add	r3, r2
 80071e0:	3304      	adds	r3, #4
 80071e2:	6818      	ldr	r0, [r3, #0]
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
 80071e6:	4a11      	ldr	r2, [pc, #68]	@ (800722c <Test_SPI_Bus+0xcc>)
 80071e8:	218c      	movs	r1, #140	@ 0x8c
 80071ea:	fb01 f303 	mul.w	r3, r1, r3
 80071ee:	4413      	add	r3, r2
 80071f0:	3308      	adds	r3, #8
 80071f2:	881b      	ldrh	r3, [r3, #0]
 80071f4:	2201      	movs	r2, #1
 80071f6:	4619      	mov	r1, r3
 80071f8:	f003 fec4 	bl	800af84 <HAL_GPIO_WritePin>
        Debug_Print(LOG_LEVEL_INFO, "SPI test sensor %d: NOP resp 0x%02X 0x%02X",
 80071fc:	7bfa      	ldrb	r2, [r7, #15]
                    i, rx[0], rx[1]);
 80071fe:	7a3b      	ldrb	r3, [r7, #8]
        Debug_Print(LOG_LEVEL_INFO, "SPI test sensor %d: NOP resp 0x%02X 0x%02X",
 8007200:	4619      	mov	r1, r3
                    i, rx[0], rx[1]);
 8007202:	7a7b      	ldrb	r3, [r7, #9]
        Debug_Print(LOG_LEVEL_INFO, "SPI test sensor %d: NOP resp 0x%02X 0x%02X",
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	460b      	mov	r3, r1
 8007208:	4909      	ldr	r1, [pc, #36]	@ (8007230 <Test_SPI_Bus+0xd0>)
 800720a:	2002      	movs	r0, #2
 800720c:	f7fa f866 	bl	80012dc <Debug_Print>
 8007210:	e000      	b.n	8007214 <Test_SPI_Bus+0xb4>
            continue;
 8007212:	bf00      	nop
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8007214:	7bfb      	ldrb	r3, [r7, #15]
 8007216:	3301      	adds	r3, #1
 8007218:	73fb      	strb	r3, [r7, #15]
 800721a:	7bfb      	ldrb	r3, [r7, #15]
 800721c:	2b07      	cmp	r3, #7
 800721e:	d9a7      	bls.n	8007170 <Test_SPI_Bus+0x10>
    }
}
 8007220:	bf00      	nop
 8007222:	bf00      	nop
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	24000a2c 	.word	0x24000a2c
 8007230:	08019d50 	.word	0x08019d50

08007234 <Measure_SPI_Timing>:

void Measure_SPI_Timing(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	af00      	add	r7, sp, #0
    // Заглушка: можно позже измерить реальное время
    Debug_Print(LOG_LEVEL_INFO, "MeasureSPITiming: stub");
 8007238:	4902      	ldr	r1, [pc, #8]	@ (8007244 <Measure_SPI_Timing+0x10>)
 800723a:	2002      	movs	r0, #2
 800723c:	f7fa f84e 	bl	80012dc <Debug_Print>
}
 8007240:	bf00      	nop
 8007242:	bd80      	pop	{r7, pc}
 8007244:	08019d7c 	.word	0x08019d7c

08007248 <Verify_SPI_Communication>:

uint8_t Verify_SPI_Communication(void)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
    // Заглушка: считаем, что SPI жив, если хотя бы один сенсор подключен
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 800724e:	2300      	movs	r3, #0
 8007250:	71fb      	strb	r3, [r7, #7]
 8007252:	e00b      	b.n	800726c <Verify_SPI_Communication+0x24>
    {
        if (Test_Sensor_Connection(i))
 8007254:	79fb      	ldrb	r3, [r7, #7]
 8007256:	4618      	mov	r0, r3
 8007258:	f7ff ff34 	bl	80070c4 <Test_Sensor_Connection>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <Verify_SPI_Communication+0x1e>
            return 1;
 8007262:	2301      	movs	r3, #1
 8007264:	e006      	b.n	8007274 <Verify_SPI_Communication+0x2c>
    for (uint8_t i = 0; i < NUM_SENSORS; i++)
 8007266:	79fb      	ldrb	r3, [r7, #7]
 8007268:	3301      	adds	r3, #1
 800726a:	71fb      	strb	r3, [r7, #7]
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	2b07      	cmp	r3, #7
 8007270:	d9f0      	bls.n	8007254 <Verify_SPI_Communication+0xc>
    }
    return 0;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <MLX90393_Read_Register>:

// Публичная функция для чтения регистра
uint8_t MLX90393_Read_Register(uint8_t sensor_idx, uint8_t addr, uint16_t *value) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	4603      	mov	r3, r0
 8007284:	603a      	str	r2, [r7, #0]
 8007286:	71fb      	strb	r3, [r7, #7]
 8007288:	460b      	mov	r3, r1
 800728a:	71bb      	strb	r3, [r7, #6]
    if (sensor_idx >= NUM_SENSORS) return 0;
 800728c:	79fb      	ldrb	r3, [r7, #7]
 800728e:	2b07      	cmp	r3, #7
 8007290:	d901      	bls.n	8007296 <MLX90393_Read_Register+0x1a>
 8007292:	2300      	movs	r3, #0
 8007294:	e00b      	b.n	80072ae <MLX90393_Read_Register+0x32>
    return mlx90393_read_reg(&sensors[sensor_idx], addr, value);
 8007296:	79fb      	ldrb	r3, [r7, #7]
 8007298:	228c      	movs	r2, #140	@ 0x8c
 800729a:	fb02 f303 	mul.w	r3, r2, r3
 800729e:	4a06      	ldr	r2, [pc, #24]	@ (80072b8 <MLX90393_Read_Register+0x3c>)
 80072a0:	4413      	add	r3, r2
 80072a2:	79b9      	ldrb	r1, [r7, #6]
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff f8e4 	bl	8006474 <mlx90393_read_reg>
 80072ac:	4603      	mov	r3, r0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3708      	adds	r7, #8
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	24000a2c 	.word	0x24000a2c

080072bc <MLX90393_Reset_Sensor>:

// Публичная функция для сброса датчика
void MLX90393_Reset_Sensor(uint8_t sensor_idx) {
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	4603      	mov	r3, r0
 80072c4:	71fb      	strb	r3, [r7, #7]
    if (sensor_idx >= NUM_SENSORS) return;
 80072c6:	79fb      	ldrb	r3, [r7, #7]
 80072c8:	2b07      	cmp	r3, #7
 80072ca:	d838      	bhi.n	800733e <MLX90393_Reset_Sensor+0x82>
    MLX90393_t *sensor = &sensors[sensor_idx];
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	228c      	movs	r2, #140	@ 0x8c
 80072d0:	fb02 f303 	mul.w	r3, r2, r3
 80072d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007348 <MLX90393_Reset_Sensor+0x8c>)
 80072d6:	4413      	add	r3, r2
 80072d8:	60fb      	str	r3, [r7, #12]

    // Hard reset через CS
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6858      	ldr	r0, [r3, #4]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	891b      	ldrh	r3, [r3, #8]
 80072e2:	2201      	movs	r2, #1
 80072e4:	4619      	mov	r1, r3
 80072e6:	f003 fe4d 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80072ea:	2064      	movs	r0, #100	@ 0x64
 80072ec:	f001 f88e 	bl	800840c <HAL_Delay>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6858      	ldr	r0, [r3, #4]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	891b      	ldrh	r3, [r3, #8]
 80072f8:	2200      	movs	r2, #0
 80072fa:	4619      	mov	r1, r3
 80072fc:	f003 fe42 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8007300:	200a      	movs	r0, #10
 8007302:	f001 f883 	bl	800840c <HAL_Delay>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6858      	ldr	r0, [r3, #4]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	891b      	ldrh	r3, [r3, #8]
 800730e:	2201      	movs	r2, #1
 8007310:	4619      	mov	r1, r3
 8007312:	f003 fe37 	bl	800af84 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8007316:	2064      	movs	r0, #100	@ 0x64
 8007318:	f001 f878 	bl	800840c <HAL_Delay>

    // Программный сброс
    mlx90393_reset(sensor);
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f7ff f815 	bl	800634c <mlx90393_reset>
    HAL_Delay(5);
 8007322:	2005      	movs	r0, #5
 8007324:	f001 f872 	bl	800840c <HAL_Delay>

    // Выход из всех режимов
    mlx90393_exit(sensor);
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f7ff f859 	bl	80063e0 <mlx90393_exit>
    HAL_Delay(5);
 800732e:	2005      	movs	r0, #5
 8007330:	f001 f86c 	bl	800840c <HAL_Delay>

    // Переконфигурация
    ConfigureSensor(sensor_idx);
 8007334:	79fb      	ldrb	r3, [r7, #7]
 8007336:	4618      	mov	r0, r3
 8007338:	f7ff f9f0 	bl	800671c <ConfigureSensor>
 800733c:	e000      	b.n	8007340 <MLX90393_Reset_Sensor+0x84>
    if (sensor_idx >= NUM_SENSORS) return;
 800733e:	bf00      	nop
}
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	24000a2c 	.word	0x24000a2c

0800734c <MLX90393_Get_Raw_Data>:

// Публичная функция для получения сырых данных
uint8_t MLX90393_Get_Raw_Data(uint8_t sensor_idx, int16_t *t, int16_t *x, int16_t *y, int16_t *z) {
 800734c:	b580      	push	{r7, lr}
 800734e:	b088      	sub	sp, #32
 8007350:	af02      	add	r7, sp, #8
 8007352:	60b9      	str	r1, [r7, #8]
 8007354:	607a      	str	r2, [r7, #4]
 8007356:	603b      	str	r3, [r7, #0]
 8007358:	4603      	mov	r3, r0
 800735a:	73fb      	strb	r3, [r7, #15]
    if (sensor_idx >= NUM_SENSORS) return 0;
 800735c:	7bfb      	ldrb	r3, [r7, #15]
 800735e:	2b07      	cmp	r3, #7
 8007360:	d901      	bls.n	8007366 <MLX90393_Get_Raw_Data+0x1a>
 8007362:	2300      	movs	r3, #0
 8007364:	e02b      	b.n	80073be <MLX90393_Get_Raw_Data+0x72>
    MLX90393_t *sensor = &sensors[sensor_idx];
 8007366:	7bfb      	ldrb	r3, [r7, #15]
 8007368:	228c      	movs	r2, #140	@ 0x8c
 800736a:	fb02 f303 	mul.w	r3, r2, r3
 800736e:	4a16      	ldr	r2, [pc, #88]	@ (80073c8 <MLX90393_Get_Raw_Data+0x7c>)
 8007370:	4413      	add	r3, r2
 8007372:	617b      	str	r3, [r7, #20]

    if (!sensor->is_connected) return 0;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <MLX90393_Get_Raw_Data+0x36>
 800737e:	2300      	movs	r3, #0
 8007380:	e01d      	b.n	80073be <MLX90393_Get_Raw_Data+0x72>

    uint8_t status = 0;
 8007382:	2300      	movs	r3, #0
 8007384:	74fb      	strb	r3, [r7, #19]
    if (!mlx90393_start_sm_xyzT(sensor, &status)) return 0;
 8007386:	f107 0313 	add.w	r3, r7, #19
 800738a:	4619      	mov	r1, r3
 800738c:	6978      	ldr	r0, [r7, #20]
 800738e:	f7ff f8d9 	bl	8006544 <mlx90393_start_sm_xyzT>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d101      	bne.n	800739c <MLX90393_Get_Raw_Data+0x50>
 8007398:	2300      	movs	r3, #0
 800739a:	e010      	b.n	80073be <MLX90393_Get_Raw_Data+0x72>

    HAL_Delay(10); // Увеличьте задержку для измерений
 800739c:	200a      	movs	r0, #10
 800739e:	f001 f835 	bl	800840c <HAL_Delay>

    if (!mlx90393_read_rm_xyzT(sensor, t, x, y, z)) return 0;
 80073a2:	6a3b      	ldr	r3, [r7, #32]
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	68b9      	ldr	r1, [r7, #8]
 80073ac:	6978      	ldr	r0, [r7, #20]
 80073ae:	f7ff f91d 	bl	80065ec <mlx90393_read_rm_xyzT>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d101      	bne.n	80073bc <MLX90393_Get_Raw_Data+0x70>
 80073b8:	2300      	movs	r3, #0
 80073ba:	e000      	b.n	80073be <MLX90393_Get_Raw_Data+0x72>

    return 1;
 80073bc:	2301      	movs	r3, #1
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3718      	adds	r7, #24
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	24000a2c 	.word	0x24000a2c

080073cc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
	hspi1.Instance = SPI1;
 80073d0:	4b25      	ldr	r3, [pc, #148]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073d2:	4a26      	ldr	r2, [pc, #152]	@ (800746c <MX_SPI1_Init+0xa0>)
 80073d4:	601a      	str	r2, [r3, #0]
	  hspi1.Init.Mode = SPI_MODE_MASTER;
 80073d6:	4b24      	ldr	r3, [pc, #144]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073d8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80073dc:	605a      	str	r2, [r3, #4]
	  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80073de:	4b22      	ldr	r3, [pc, #136]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	609a      	str	r2, [r3, #8]
	  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80073e4:	4b20      	ldr	r3, [pc, #128]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073e6:	2207      	movs	r2, #7
 80073e8:	60da      	str	r2, [r3, #12]

	  // ВАЖНО: Для MLX90393 правильные настройки
	  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;    //CPOL=1 (high level is inactive state)
 80073ea:	4b1f      	ldr	r3, [pc, #124]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80073f0:	611a      	str	r2, [r3, #16]
	  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;        // CPHA = 1 (data captured on second edge)
 80073f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80073f8:	615a      	str	r2, [r3, #20]

	  hspi1.Init.NSS = SPI_NSS_SOFT;
 80073fa:	4b1b      	ldr	r3, [pc, #108]	@ (8007468 <MX_SPI1_Init+0x9c>)
 80073fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007400:	619a      	str	r2, [r3, #24]
	  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64; // Снизим скорость для надежности
 8007402:	4b19      	ldr	r3, [pc, #100]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007404:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007408:	61da      	str	r2, [r3, #28]
	  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800740a:	4b17      	ldr	r3, [pc, #92]	@ (8007468 <MX_SPI1_Init+0x9c>)
 800740c:	2200      	movs	r2, #0
 800740e:	621a      	str	r2, [r3, #32]
	  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007410:	4b15      	ldr	r3, [pc, #84]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007412:	2200      	movs	r2, #0
 8007414:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007416:	4b14      	ldr	r3, [pc, #80]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007418:	2200      	movs	r2, #0
 800741a:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi1.Init.CRCPolynomial = 0x0;
 800741c:	4b12      	ldr	r3, [pc, #72]	@ (8007468 <MX_SPI1_Init+0x9c>)
 800741e:	2200      	movs	r2, #0
 8007420:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007422:	4b11      	ldr	r3, [pc, #68]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007424:	2200      	movs	r2, #0
 8007426:	635a      	str	r2, [r3, #52]	@ 0x34
	  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8007428:	4b0f      	ldr	r3, [pc, #60]	@ (8007468 <MX_SPI1_Init+0x9c>)
 800742a:	2200      	movs	r2, #0
 800742c:	641a      	str	r2, [r3, #64]	@ 0x40
	  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800742e:	4b0e      	ldr	r3, [pc, #56]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007430:	2200      	movs	r2, #0
 8007432:	645a      	str	r2, [r3, #68]	@ 0x44
	  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8007434:	4b0c      	ldr	r3, [pc, #48]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007436:	2200      	movs	r2, #0
 8007438:	649a      	str	r2, [r3, #72]	@ 0x48
	  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800743a:	4b0b      	ldr	r3, [pc, #44]	@ (8007468 <MX_SPI1_Init+0x9c>)
 800743c:	2200      	movs	r2, #0
 800743e:	64da      	str	r2, [r3, #76]	@ 0x4c
	  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8007440:	4b09      	ldr	r3, [pc, #36]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007442:	2200      	movs	r2, #0
 8007444:	651a      	str	r2, [r3, #80]	@ 0x50
	  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8007446:	4b08      	ldr	r3, [pc, #32]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007448:	2200      	movs	r2, #0
 800744a:	655a      	str	r2, [r3, #84]	@ 0x54
	  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800744c:	4b06      	ldr	r3, [pc, #24]	@ (8007468 <MX_SPI1_Init+0x9c>)
 800744e:	2200      	movs	r2, #0
 8007450:	659a      	str	r2, [r3, #88]	@ 0x58

	  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8007452:	4805      	ldr	r0, [pc, #20]	@ (8007468 <MX_SPI1_Init+0x9c>)
 8007454:	f006 fc16 	bl	800dc84 <HAL_SPI_Init>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <MX_SPI1_Init+0x96>
	  {
	    Error_Handler();
 800745e:	f7fb ff4d 	bl	80032fc <Error_Handler>
	  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8007462:	bf00      	nop
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	24000e90 	.word	0x24000e90
 800746c:	40013000 	.word	0x40013000

08007470 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b0bc      	sub	sp, #240	@ 0xf0
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007478:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	609a      	str	r2, [r3, #8]
 8007484:	60da      	str	r2, [r3, #12]
 8007486:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007488:	f107 0318 	add.w	r3, r7, #24
 800748c:	22c0      	movs	r2, #192	@ 0xc0
 800748e:	2100      	movs	r1, #0
 8007490:	4618      	mov	r0, r3
 8007492:	f00c fd25 	bl	8013ee0 <memset>
  if(spiHandle->Instance==SPI1)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a7d      	ldr	r2, [pc, #500]	@ (8007690 <HAL_SPI_MspInit+0x220>)
 800749c:	4293      	cmp	r3, r2
 800749e:	f040 80f2 	bne.w	8007686 <HAL_SPI_MspInit+0x216>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80074a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80074a6:	f04f 0300 	mov.w	r3, #0
 80074aa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80074ae:	2300      	movs	r3, #0
 80074b0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80074b2:	f107 0318 	add.w	r3, r7, #24
 80074b6:	4618      	mov	r0, r3
 80074b8:	f004 fdb8 	bl	800c02c <HAL_RCCEx_PeriphCLKConfig>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d001      	beq.n	80074c6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80074c2:	f7fb ff1b 	bl	80032fc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80074c6:	4b73      	ldr	r3, [pc, #460]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074cc:	4a71      	ldr	r2, [pc, #452]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074ce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80074d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80074d6:	4b6f      	ldr	r3, [pc, #444]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074e0:	617b      	str	r3, [r7, #20]
 80074e2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074e4:	4b6b      	ldr	r3, [pc, #428]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074ea:	4a6a      	ldr	r2, [pc, #424]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074ec:	f043 0301 	orr.w	r3, r3, #1
 80074f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80074f4:	4b67      	ldr	r3, [pc, #412]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 80074f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	613b      	str	r3, [r7, #16]
 8007500:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007502:	4b64      	ldr	r3, [pc, #400]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 8007504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007508:	4a62      	ldr	r2, [pc, #392]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 800750a:	f043 0308 	orr.w	r3, r3, #8
 800750e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007512:	4b60      	ldr	r3, [pc, #384]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 8007514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007518:	f003 0308 	and.w	r3, r3, #8
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007520:	4b5c      	ldr	r3, [pc, #368]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 8007522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007526:	4a5b      	ldr	r2, [pc, #364]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 8007528:	f043 0302 	orr.w	r3, r3, #2
 800752c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007530:	4b58      	ldr	r3, [pc, #352]	@ (8007694 <HAL_SPI_MspInit+0x224>)
 8007532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	60bb      	str	r3, [r7, #8]
 800753c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800753e:	2320      	movs	r3, #32
 8007540:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007544:	2302      	movs	r3, #2
 8007546:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800754a:	2300      	movs	r3, #0
 800754c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007550:	2300      	movs	r3, #0
 8007552:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007556:	2305      	movs	r3, #5
 8007558:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800755c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8007560:	4619      	mov	r1, r3
 8007562:	484d      	ldr	r0, [pc, #308]	@ (8007698 <HAL_SPI_MspInit+0x228>)
 8007564:	f003 fb46 	bl	800abf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007568:	2380      	movs	r3, #128	@ 0x80
 800756a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800756e:	2302      	movs	r3, #2
 8007570:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007574:	2300      	movs	r3, #0
 8007576:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800757a:	2300      	movs	r3, #0
 800757c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007580:	2305      	movs	r3, #5
 8007582:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007586:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800758a:	4619      	mov	r1, r3
 800758c:	4843      	ldr	r0, [pc, #268]	@ (800769c <HAL_SPI_MspInit+0x22c>)
 800758e:	f003 fb31 	bl	800abf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007592:	2310      	movs	r3, #16
 8007594:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007598:	2302      	movs	r3, #2
 800759a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075a4:	2300      	movs	r3, #0
 80075a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80075aa:	2305      	movs	r3, #5
 80075ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80075b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80075b4:	4619      	mov	r1, r3
 80075b6:	483a      	ldr	r0, [pc, #232]	@ (80076a0 <HAL_SPI_MspInit+0x230>)
 80075b8:	f003 fb1c 	bl	800abf4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 80075bc:	4b39      	ldr	r3, [pc, #228]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075be:	4a3a      	ldr	r2, [pc, #232]	@ (80076a8 <HAL_SPI_MspInit+0x238>)
 80075c0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80075c2:	4b38      	ldr	r3, [pc, #224]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075c4:	2225      	movs	r2, #37	@ 0x25
 80075c6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80075c8:	4b36      	ldr	r3, [pc, #216]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80075ce:	4b35      	ldr	r3, [pc, #212]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075d0:	2200      	movs	r2, #0
 80075d2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80075d4:	4b33      	ldr	r3, [pc, #204]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80075da:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80075dc:	4b31      	ldr	r3, [pc, #196]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075de:	2200      	movs	r2, #0
 80075e0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80075e2:	4b30      	ldr	r3, [pc, #192]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80075e8:	4b2e      	ldr	r3, [pc, #184]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075ee:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80075f0:	4b2c      	ldr	r3, [pc, #176]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80075f6:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80075f8:	4b2a      	ldr	r3, [pc, #168]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80075fe:	4829      	ldr	r0, [pc, #164]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 8007600:	f001 f8d2 	bl	80087a8 <HAL_DMA_Init>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <HAL_SPI_MspInit+0x19e>
    {
      Error_Handler();
 800760a:	f7fb fe77 	bl	80032fc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a24      	ldr	r2, [pc, #144]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 8007612:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007614:	4a23      	ldr	r2, [pc, #140]	@ (80076a4 <HAL_SPI_MspInit+0x234>)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 800761a:	4b24      	ldr	r3, [pc, #144]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800761c:	4a24      	ldr	r2, [pc, #144]	@ (80076b0 <HAL_SPI_MspInit+0x240>)
 800761e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8007620:	4b22      	ldr	r3, [pc, #136]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007622:	2226      	movs	r2, #38	@ 0x26
 8007624:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007626:	4b21      	ldr	r3, [pc, #132]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007628:	2240      	movs	r2, #64	@ 0x40
 800762a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800762c:	4b1f      	ldr	r3, [pc, #124]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800762e:	2200      	movs	r2, #0
 8007630:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007632:	4b1e      	ldr	r3, [pc, #120]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007634:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007638:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800763a:	4b1c      	ldr	r3, [pc, #112]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800763c:	2200      	movs	r2, #0
 800763e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007640:	4b1a      	ldr	r3, [pc, #104]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007642:	2200      	movs	r2, #0
 8007644:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8007646:	4b19      	ldr	r3, [pc, #100]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007648:	2200      	movs	r2, #0
 800764a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800764c:	4b17      	ldr	r3, [pc, #92]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800764e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007652:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007654:	4b15      	ldr	r3, [pc, #84]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007656:	2200      	movs	r2, #0
 8007658:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800765a:	4814      	ldr	r0, [pc, #80]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800765c:	f001 f8a4 	bl	80087a8 <HAL_DMA_Init>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <HAL_SPI_MspInit+0x1fa>
    {
      Error_Handler();
 8007666:	f7fb fe49 	bl	80032fc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a0f      	ldr	r2, [pc, #60]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 800766e:	679a      	str	r2, [r3, #120]	@ 0x78
 8007670:	4a0e      	ldr	r2, [pc, #56]	@ (80076ac <HAL_SPI_MspInit+0x23c>)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8007676:	2200      	movs	r2, #0
 8007678:	2100      	movs	r1, #0
 800767a:	2023      	movs	r0, #35	@ 0x23
 800767c:	f000 ffe7 	bl	800864e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8007680:	2023      	movs	r0, #35	@ 0x23
 8007682:	f000 fffe 	bl	8008682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8007686:	bf00      	nop
 8007688:	37f0      	adds	r7, #240	@ 0xf0
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	40013000 	.word	0x40013000
 8007694:	58024400 	.word	0x58024400
 8007698:	58020000 	.word	0x58020000
 800769c:	58020c00 	.word	0x58020c00
 80076a0:	58020400 	.word	0x58020400
 80076a4:	24000f18 	.word	0x24000f18
 80076a8:	40020010 	.word	0x40020010
 80076ac:	24000f90 	.word	0x24000f90
 80076b0:	40020028 	.word	0x40020028

080076b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076ba:	4b0a      	ldr	r3, [pc, #40]	@ (80076e4 <HAL_MspInit+0x30>)
 80076bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076c0:	4a08      	ldr	r2, [pc, #32]	@ (80076e4 <HAL_MspInit+0x30>)
 80076c2:	f043 0302 	orr.w	r3, r3, #2
 80076c6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80076ca:	4b06      	ldr	r3, [pc, #24]	@ (80076e4 <HAL_MspInit+0x30>)
 80076cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80076d0:	f003 0302 	and.w	r3, r3, #2
 80076d4:	607b      	str	r3, [r7, #4]
 80076d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	58024400 	.word	0x58024400

080076e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80076ec:	bf00      	nop
 80076ee:	e7fd      	b.n	80076ec <NMI_Handler+0x4>

080076f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80076f0:	b480      	push	{r7}
 80076f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80076f4:	bf00      	nop
 80076f6:	e7fd      	b.n	80076f4 <HardFault_Handler+0x4>

080076f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80076f8:	b480      	push	{r7}
 80076fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80076fc:	bf00      	nop
 80076fe:	e7fd      	b.n	80076fc <MemManage_Handler+0x4>

08007700 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007700:	b480      	push	{r7}
 8007702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <BusFault_Handler+0x4>

08007708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007708:	b480      	push	{r7}
 800770a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800770c:	bf00      	nop
 800770e:	e7fd      	b.n	800770c <UsageFault_Handler+0x4>

08007710 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007710:	b480      	push	{r7}
 8007712:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007714:	bf00      	nop
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800771e:	b480      	push	{r7}
 8007720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007722:	bf00      	nop
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800772c:	b480      	push	{r7}
 800772e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007730:	bf00      	nop
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800773e:	f000 fe45 	bl	80083cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007742:	bf00      	nop
 8007744:	bd80      	pop	{r7, pc}
	...

08007748 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800774c:	4802      	ldr	r0, [pc, #8]	@ (8007758 <DMA1_Stream0_IRQHandler+0x10>)
 800774e:	f002 f8eb 	bl	8009928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8007752:	bf00      	nop
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	24000f18 	.word	0x24000f18

0800775c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8007760:	4802      	ldr	r0, [pc, #8]	@ (800776c <DMA1_Stream1_IRQHandler+0x10>)
 8007762:	f002 f8e1 	bl	8009928 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8007766:	bf00      	nop
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	24000f90 	.word	0x24000f90

08007770 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8007774:	4802      	ldr	r0, [pc, #8]	@ (8007780 <SPI1_IRQHandler+0x10>)
 8007776:	f006 fee3 	bl	800e540 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800777a:	bf00      	nop
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	24000e90 	.word	0x24000e90

08007784 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007788:	4802      	ldr	r0, [pc, #8]	@ (8007794 <USART2_IRQHandler+0x10>)
 800778a:	f008 fa27 	bl	800fbdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800778e:	bf00      	nop
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	240010f0 	.word	0x240010f0

08007798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007798:	b480      	push	{r7}
 800779a:	af00      	add	r7, sp, #0
  return 1;
 800779c:	2301      	movs	r3, #1
}
 800779e:	4618      	mov	r0, r3
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <_kill>:

int _kill(int pid, int sig)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80077b2:	f00c fc7b 	bl	80140ac <__errno>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2216      	movs	r2, #22
 80077ba:	601a      	str	r2, [r3, #0]
  return -1;
 80077bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3708      	adds	r7, #8
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <_exit>:

void _exit (int status)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80077d0:	f04f 31ff 	mov.w	r1, #4294967295
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f7ff ffe7 	bl	80077a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80077da:	bf00      	nop
 80077dc:	e7fd      	b.n	80077da <_exit+0x12>

080077de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b086      	sub	sp, #24
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80077ea:	2300      	movs	r3, #0
 80077ec:	617b      	str	r3, [r7, #20]
 80077ee:	e00a      	b.n	8007806 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80077f0:	f3af 8000 	nop.w
 80077f4:	4601      	mov	r1, r0
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	60ba      	str	r2, [r7, #8]
 80077fc:	b2ca      	uxtb	r2, r1
 80077fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	3301      	adds	r3, #1
 8007804:	617b      	str	r3, [r7, #20]
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	429a      	cmp	r2, r3
 800780c:	dbf0      	blt.n	80077f0 <_read+0x12>
  }

  return len;
 800780e:	687b      	ldr	r3, [r7, #4]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3718      	adds	r7, #24
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007824:	2300      	movs	r3, #0
 8007826:	617b      	str	r3, [r7, #20]
 8007828:	e009      	b.n	800783e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	1c5a      	adds	r2, r3, #1
 800782e:	60ba      	str	r2, [r7, #8]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	4618      	mov	r0, r3
 8007834:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	3301      	adds	r3, #1
 800783c:	617b      	str	r3, [r7, #20]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	429a      	cmp	r2, r3
 8007844:	dbf1      	blt.n	800782a <_write+0x12>
  }
  return len;
 8007846:	687b      	ldr	r3, [r7, #4]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3718      	adds	r7, #24
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <_close>:

int _close(int file)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007858:	f04f 33ff 	mov.w	r3, #4294967295
}
 800785c:	4618      	mov	r0, r3
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007878:	605a      	str	r2, [r3, #4]
  return 0;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <_isatty>:

int _isatty(int file)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007890:	2301      	movs	r3, #1
}
 8007892:	4618      	mov	r0, r3
 8007894:	370c      	adds	r7, #12
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800789e:	b480      	push	{r7}
 80078a0:	b085      	sub	sp, #20
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80078c0:	4a14      	ldr	r2, [pc, #80]	@ (8007914 <_sbrk+0x5c>)
 80078c2:	4b15      	ldr	r3, [pc, #84]	@ (8007918 <_sbrk+0x60>)
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80078cc:	4b13      	ldr	r3, [pc, #76]	@ (800791c <_sbrk+0x64>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d102      	bne.n	80078da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80078d4:	4b11      	ldr	r3, [pc, #68]	@ (800791c <_sbrk+0x64>)
 80078d6:	4a12      	ldr	r2, [pc, #72]	@ (8007920 <_sbrk+0x68>)
 80078d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80078da:	4b10      	ldr	r3, [pc, #64]	@ (800791c <_sbrk+0x64>)
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4413      	add	r3, r2
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d207      	bcs.n	80078f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80078e8:	f00c fbe0 	bl	80140ac <__errno>
 80078ec:	4603      	mov	r3, r0
 80078ee:	220c      	movs	r2, #12
 80078f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80078f2:	f04f 33ff 	mov.w	r3, #4294967295
 80078f6:	e009      	b.n	800790c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80078f8:	4b08      	ldr	r3, [pc, #32]	@ (800791c <_sbrk+0x64>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80078fe:	4b07      	ldr	r3, [pc, #28]	@ (800791c <_sbrk+0x64>)
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4413      	add	r3, r2
 8007906:	4a05      	ldr	r2, [pc, #20]	@ (800791c <_sbrk+0x64>)
 8007908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800790a:	68fb      	ldr	r3, [r7, #12]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3718      	adds	r7, #24
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}
 8007914:	24080000 	.word	0x24080000
 8007918:	00000400 	.word	0x00000400
 800791c:	24001008 	.word	0x24001008
 8007920:	24001368 	.word	0x24001368

08007924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007928:	4b43      	ldr	r3, [pc, #268]	@ (8007a38 <SystemInit+0x114>)
 800792a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800792e:	4a42      	ldr	r2, [pc, #264]	@ (8007a38 <SystemInit+0x114>)
 8007930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007938:	4b40      	ldr	r3, [pc, #256]	@ (8007a3c <SystemInit+0x118>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 030f 	and.w	r3, r3, #15
 8007940:	2b06      	cmp	r3, #6
 8007942:	d807      	bhi.n	8007954 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007944:	4b3d      	ldr	r3, [pc, #244]	@ (8007a3c <SystemInit+0x118>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f023 030f 	bic.w	r3, r3, #15
 800794c:	4a3b      	ldr	r2, [pc, #236]	@ (8007a3c <SystemInit+0x118>)
 800794e:	f043 0307 	orr.w	r3, r3, #7
 8007952:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007954:	4b3a      	ldr	r3, [pc, #232]	@ (8007a40 <SystemInit+0x11c>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a39      	ldr	r2, [pc, #228]	@ (8007a40 <SystemInit+0x11c>)
 800795a:	f043 0301 	orr.w	r3, r3, #1
 800795e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007960:	4b37      	ldr	r3, [pc, #220]	@ (8007a40 <SystemInit+0x11c>)
 8007962:	2200      	movs	r2, #0
 8007964:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007966:	4b36      	ldr	r3, [pc, #216]	@ (8007a40 <SystemInit+0x11c>)
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	4935      	ldr	r1, [pc, #212]	@ (8007a40 <SystemInit+0x11c>)
 800796c:	4b35      	ldr	r3, [pc, #212]	@ (8007a44 <SystemInit+0x120>)
 800796e:	4013      	ands	r3, r2
 8007970:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007972:	4b32      	ldr	r3, [pc, #200]	@ (8007a3c <SystemInit+0x118>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0308 	and.w	r3, r3, #8
 800797a:	2b00      	cmp	r3, #0
 800797c:	d007      	beq.n	800798e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800797e:	4b2f      	ldr	r3, [pc, #188]	@ (8007a3c <SystemInit+0x118>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f023 030f 	bic.w	r3, r3, #15
 8007986:	4a2d      	ldr	r2, [pc, #180]	@ (8007a3c <SystemInit+0x118>)
 8007988:	f043 0307 	orr.w	r3, r3, #7
 800798c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800798e:	4b2c      	ldr	r3, [pc, #176]	@ (8007a40 <SystemInit+0x11c>)
 8007990:	2200      	movs	r2, #0
 8007992:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007994:	4b2a      	ldr	r3, [pc, #168]	@ (8007a40 <SystemInit+0x11c>)
 8007996:	2200      	movs	r2, #0
 8007998:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800799a:	4b29      	ldr	r3, [pc, #164]	@ (8007a40 <SystemInit+0x11c>)
 800799c:	2200      	movs	r2, #0
 800799e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80079a0:	4b27      	ldr	r3, [pc, #156]	@ (8007a40 <SystemInit+0x11c>)
 80079a2:	4a29      	ldr	r2, [pc, #164]	@ (8007a48 <SystemInit+0x124>)
 80079a4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80079a6:	4b26      	ldr	r3, [pc, #152]	@ (8007a40 <SystemInit+0x11c>)
 80079a8:	4a28      	ldr	r2, [pc, #160]	@ (8007a4c <SystemInit+0x128>)
 80079aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80079ac:	4b24      	ldr	r3, [pc, #144]	@ (8007a40 <SystemInit+0x11c>)
 80079ae:	4a28      	ldr	r2, [pc, #160]	@ (8007a50 <SystemInit+0x12c>)
 80079b0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80079b2:	4b23      	ldr	r3, [pc, #140]	@ (8007a40 <SystemInit+0x11c>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80079b8:	4b21      	ldr	r3, [pc, #132]	@ (8007a40 <SystemInit+0x11c>)
 80079ba:	4a25      	ldr	r2, [pc, #148]	@ (8007a50 <SystemInit+0x12c>)
 80079bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80079be:	4b20      	ldr	r3, [pc, #128]	@ (8007a40 <SystemInit+0x11c>)
 80079c0:	2200      	movs	r2, #0
 80079c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80079c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007a40 <SystemInit+0x11c>)
 80079c6:	4a22      	ldr	r2, [pc, #136]	@ (8007a50 <SystemInit+0x12c>)
 80079c8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80079ca:	4b1d      	ldr	r3, [pc, #116]	@ (8007a40 <SystemInit+0x11c>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80079d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007a40 <SystemInit+0x11c>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a1a      	ldr	r2, [pc, #104]	@ (8007a40 <SystemInit+0x11c>)
 80079d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80079dc:	4b18      	ldr	r3, [pc, #96]	@ (8007a40 <SystemInit+0x11c>)
 80079de:	2200      	movs	r2, #0
 80079e0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80079e2:	4b1c      	ldr	r3, [pc, #112]	@ (8007a54 <SystemInit+0x130>)
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007a58 <SystemInit+0x134>)
 80079e8:	4013      	ands	r3, r2
 80079ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ee:	d202      	bcs.n	80079f6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80079f0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a5c <SystemInit+0x138>)
 80079f2:	2201      	movs	r2, #1
 80079f4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80079f6:	4b12      	ldr	r3, [pc, #72]	@ (8007a40 <SystemInit+0x11c>)
 80079f8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80079fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d113      	bne.n	8007a2c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007a04:	4b0e      	ldr	r3, [pc, #56]	@ (8007a40 <SystemInit+0x11c>)
 8007a06:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8007a40 <SystemInit+0x11c>)
 8007a0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007a10:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8007a14:	4b12      	ldr	r3, [pc, #72]	@ (8007a60 <SystemInit+0x13c>)
 8007a16:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8007a1a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007a1c:	4b08      	ldr	r3, [pc, #32]	@ (8007a40 <SystemInit+0x11c>)
 8007a1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007a22:	4a07      	ldr	r2, [pc, #28]	@ (8007a40 <SystemInit+0x11c>)
 8007a24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a28:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8007a2c:	bf00      	nop
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	e000ed00 	.word	0xe000ed00
 8007a3c:	52002000 	.word	0x52002000
 8007a40:	58024400 	.word	0x58024400
 8007a44:	eaf6ed7f 	.word	0xeaf6ed7f
 8007a48:	02020200 	.word	0x02020200
 8007a4c:	01ff0000 	.word	0x01ff0000
 8007a50:	01010280 	.word	0x01010280
 8007a54:	5c001000 	.word	0x5c001000
 8007a58:	ffff0000 	.word	0xffff0000
 8007a5c:	51008108 	.word	0x51008108
 8007a60:	52004000 	.word	0x52004000

08007a64 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8007a64:	b480      	push	{r7}
 8007a66:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8007a68:	4b09      	ldr	r3, [pc, #36]	@ (8007a90 <ExitRun0Mode+0x2c>)
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	4a08      	ldr	r2, [pc, #32]	@ (8007a90 <ExitRun0Mode+0x2c>)
 8007a6e:	f043 0302 	orr.w	r3, r3, #2
 8007a72:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8007a74:	bf00      	nop
 8007a76:	4b06      	ldr	r3, [pc, #24]	@ (8007a90 <ExitRun0Mode+0x2c>)
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d0f9      	beq.n	8007a76 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8007a82:	bf00      	nop
 8007a84:	bf00      	nop
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	58024800 	.word	0x58024800

08007a94 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b096      	sub	sp, #88	@ 0x58
 8007a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a9a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	601a      	str	r2, [r3, #0]
 8007aa2:	605a      	str	r2, [r3, #4]
 8007aa4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007aa6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	605a      	str	r2, [r3, #4]
 8007ab0:	609a      	str	r2, [r3, #8]
 8007ab2:	60da      	str	r2, [r3, #12]
 8007ab4:	611a      	str	r2, [r3, #16]
 8007ab6:	615a      	str	r2, [r3, #20]
 8007ab8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007aba:	1d3b      	adds	r3, r7, #4
 8007abc:	222c      	movs	r2, #44	@ 0x2c
 8007abe:	2100      	movs	r1, #0
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f00c fa0d 	bl	8013ee0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007ac8:	4a4b      	ldr	r2, [pc, #300]	@ (8007bf8 <MX_TIM1_Init+0x164>)
 8007aca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 399;
 8007acc:	4b49      	ldr	r3, [pc, #292]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007ace:	f240 128f 	movw	r2, #399	@ 0x18f
 8007ad2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ad4:	4b47      	ldr	r3, [pc, #284]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8007ada:	4b46      	ldr	r3, [pc, #280]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007adc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007ae0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ae2:	4b44      	ldr	r3, [pc, #272]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007ae8:	4b42      	ldr	r3, [pc, #264]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007aea:	2200      	movs	r2, #0
 8007aec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007aee:	4b41      	ldr	r3, [pc, #260]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007af0:	2280      	movs	r2, #128	@ 0x80
 8007af2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007af4:	483f      	ldr	r0, [pc, #252]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007af6:	f007 f826 	bl	800eb46 <HAL_TIM_PWM_Init>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8007b00:	f7fb fbfc 	bl	80032fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b04:	2300      	movs	r3, #0
 8007b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b10:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007b14:	4619      	mov	r1, r3
 8007b16:	4837      	ldr	r0, [pc, #220]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007b18:	f007 fe2a 	bl	800f770 <HAL_TIMEx_MasterConfigSynchronization>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d001      	beq.n	8007b26 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8007b22:	f7fb fbeb 	bl	80032fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b26:	2360      	movs	r3, #96	@ 0x60
 8007b28:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007b32:	2300      	movs	r3, #0
 8007b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b36:	2300      	movs	r3, #0
 8007b38:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b42:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007b46:	2200      	movs	r2, #0
 8007b48:	4619      	mov	r1, r3
 8007b4a:	482a      	ldr	r0, [pc, #168]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007b4c:	f007 f960 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8007b56:	f7fb fbd1 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007b5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007b5e:	2204      	movs	r2, #4
 8007b60:	4619      	mov	r1, r3
 8007b62:	4824      	ldr	r0, [pc, #144]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007b64:	f007 f954 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8007b6e:	f7fb fbc5 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007b72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007b76:	2208      	movs	r2, #8
 8007b78:	4619      	mov	r1, r3
 8007b7a:	481e      	ldr	r0, [pc, #120]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007b7c:	f007 f948 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d001      	beq.n	8007b8a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8007b86:	f7fb fbb9 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007b8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007b8e:	220c      	movs	r2, #12
 8007b90:	4619      	mov	r1, r3
 8007b92:	4818      	ldr	r0, [pc, #96]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007b94:	f007 f93c 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d001      	beq.n	8007ba2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8007b9e:	f7fb fbad 	bl	80032fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007baa:	2300      	movs	r3, #0
 8007bac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007bb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007bba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007bc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007bd2:	1d3b      	adds	r3, r7, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	4807      	ldr	r0, [pc, #28]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007bd8:	f007 fe58 	bl	800f88c <HAL_TIMEx_ConfigBreakDeadTime>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8007be2:	f7fb fb8b 	bl	80032fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007be6:	4803      	ldr	r0, [pc, #12]	@ (8007bf4 <MX_TIM1_Init+0x160>)
 8007be8:	f000 f94e 	bl	8007e88 <HAL_TIM_MspPostInit>

}
 8007bec:	bf00      	nop
 8007bee:	3758      	adds	r7, #88	@ 0x58
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	2400100c 	.word	0x2400100c
 8007bf8:	40010000 	.word	0x40010000

08007bfc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b08a      	sub	sp, #40	@ 0x28
 8007c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c02:	f107 031c 	add.w	r3, r7, #28
 8007c06:	2200      	movs	r2, #0
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	605a      	str	r2, [r3, #4]
 8007c0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007c0e:	463b      	mov	r3, r7
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
 8007c14:	605a      	str	r2, [r3, #4]
 8007c16:	609a      	str	r2, [r3, #8]
 8007c18:	60da      	str	r2, [r3, #12]
 8007c1a:	611a      	str	r2, [r3, #16]
 8007c1c:	615a      	str	r2, [r3, #20]
 8007c1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007c20:	4b33      	ldr	r3, [pc, #204]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007c26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 399;
 8007c28:	4b31      	ldr	r3, [pc, #196]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c2a:	f240 128f 	movw	r2, #399	@ 0x18f
 8007c2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c30:	4b2f      	ldr	r3, [pc, #188]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c32:	2200      	movs	r2, #0
 8007c34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007c36:	4b2e      	ldr	r3, [pc, #184]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c38:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007c3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007c44:	4b2a      	ldr	r3, [pc, #168]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c46:	2280      	movs	r2, #128	@ 0x80
 8007c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007c4a:	4829      	ldr	r0, [pc, #164]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c4c:	f006 ff7b 	bl	800eb46 <HAL_TIM_PWM_Init>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8007c56:	f7fb fb51 	bl	80032fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c62:	f107 031c 	add.w	r3, r7, #28
 8007c66:	4619      	mov	r1, r3
 8007c68:	4821      	ldr	r0, [pc, #132]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c6a:	f007 fd81 	bl	800f770 <HAL_TIMEx_MasterConfigSynchronization>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d001      	beq.n	8007c78 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8007c74:	f7fb fb42 	bl	80032fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007c78:	2360      	movs	r3, #96	@ 0x60
 8007c7a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007c80:	2300      	movs	r3, #0
 8007c82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007c84:	2300      	movs	r3, #0
 8007c86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007c88:	463b      	mov	r3, r7
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	4818      	ldr	r0, [pc, #96]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007c90:	f007 f8be 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d001      	beq.n	8007c9e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8007c9a:	f7fb fb2f 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007c9e:	463b      	mov	r3, r7
 8007ca0:	2204      	movs	r2, #4
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	4812      	ldr	r0, [pc, #72]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007ca6:	f007 f8b3 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007caa:	4603      	mov	r3, r0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d001      	beq.n	8007cb4 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8007cb0:	f7fb fb24 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007cb4:	463b      	mov	r3, r7
 8007cb6:	2208      	movs	r2, #8
 8007cb8:	4619      	mov	r1, r3
 8007cba:	480d      	ldr	r0, [pc, #52]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007cbc:	f007 f8a8 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d001      	beq.n	8007cca <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8007cc6:	f7fb fb19 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007cca:	463b      	mov	r3, r7
 8007ccc:	220c      	movs	r2, #12
 8007cce:	4619      	mov	r1, r3
 8007cd0:	4807      	ldr	r0, [pc, #28]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007cd2:	f007 f89d 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8007cdc:	f7fb fb0e 	bl	80032fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8007ce0:	4803      	ldr	r0, [pc, #12]	@ (8007cf0 <MX_TIM2_Init+0xf4>)
 8007ce2:	f000 f8d1 	bl	8007e88 <HAL_TIM_MspPostInit>

}
 8007ce6:	bf00      	nop
 8007ce8:	3728      	adds	r7, #40	@ 0x28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	24001058 	.word	0x24001058

08007cf4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b08a      	sub	sp, #40	@ 0x28
 8007cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cfa:	f107 031c 	add.w	r3, r7, #28
 8007cfe:	2200      	movs	r2, #0
 8007d00:	601a      	str	r2, [r3, #0]
 8007d02:	605a      	str	r2, [r3, #4]
 8007d04:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007d06:	463b      	mov	r3, r7
 8007d08:	2200      	movs	r2, #0
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	605a      	str	r2, [r3, #4]
 8007d0e:	609a      	str	r2, [r3, #8]
 8007d10:	60da      	str	r2, [r3, #12]
 8007d12:	611a      	str	r2, [r3, #16]
 8007d14:	615a      	str	r2, [r3, #20]
 8007d16:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007d18:	4b32      	ldr	r3, [pc, #200]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d1a:	4a33      	ldr	r2, [pc, #204]	@ (8007de8 <MX_TIM3_Init+0xf4>)
 8007d1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 399;
 8007d1e:	4b31      	ldr	r3, [pc, #196]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d20:	f240 128f 	movw	r2, #399	@ 0x18f
 8007d24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d26:	4b2f      	ldr	r3, [pc, #188]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8007d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007d32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d34:	4b2b      	ldr	r3, [pc, #172]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d36:	2200      	movs	r2, #0
 8007d38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d3c:	2280      	movs	r2, #128	@ 0x80
 8007d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007d40:	4828      	ldr	r0, [pc, #160]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d42:	f006 ff00 	bl	800eb46 <HAL_TIM_PWM_Init>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8007d4c:	f7fb fad6 	bl	80032fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d50:	2300      	movs	r3, #0
 8007d52:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d54:	2300      	movs	r3, #0
 8007d56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007d58:	f107 031c 	add.w	r3, r7, #28
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4821      	ldr	r0, [pc, #132]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d60:	f007 fd06 	bl	800f770 <HAL_TIMEx_MasterConfigSynchronization>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d001      	beq.n	8007d6e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8007d6a:	f7fb fac7 	bl	80032fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007d6e:	2360      	movs	r3, #96	@ 0x60
 8007d70:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8007d72:	2300      	movs	r3, #0
 8007d74:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007d76:	2300      	movs	r3, #0
 8007d78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007d7e:	463b      	mov	r3, r7
 8007d80:	2200      	movs	r2, #0
 8007d82:	4619      	mov	r1, r3
 8007d84:	4817      	ldr	r0, [pc, #92]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d86:	f007 f843 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d001      	beq.n	8007d94 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8007d90:	f7fb fab4 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007d94:	463b      	mov	r3, r7
 8007d96:	2204      	movs	r2, #4
 8007d98:	4619      	mov	r1, r3
 8007d9a:	4812      	ldr	r0, [pc, #72]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007d9c:	f007 f838 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d001      	beq.n	8007daa <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8007da6:	f7fb faa9 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007daa:	463b      	mov	r3, r7
 8007dac:	2208      	movs	r2, #8
 8007dae:	4619      	mov	r1, r3
 8007db0:	480c      	ldr	r0, [pc, #48]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007db2:	f007 f82d 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d001      	beq.n	8007dc0 <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 8007dbc:	f7fb fa9e 	bl	80032fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007dc0:	463b      	mov	r3, r7
 8007dc2:	220c      	movs	r2, #12
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4807      	ldr	r0, [pc, #28]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007dc8:	f007 f822 	bl	800ee10 <HAL_TIM_PWM_ConfigChannel>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8007dd2:	f7fb fa93 	bl	80032fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8007dd6:	4803      	ldr	r0, [pc, #12]	@ (8007de4 <MX_TIM3_Init+0xf0>)
 8007dd8:	f000 f856 	bl	8007e88 <HAL_TIM_MspPostInit>

}
 8007ddc:	bf00      	nop
 8007dde:	3728      	adds	r7, #40	@ 0x28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	240010a4 	.word	0x240010a4
 8007de8:	40000400 	.word	0x40000400

08007dec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b087      	sub	sp, #28
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a20      	ldr	r2, [pc, #128]	@ (8007e7c <HAL_TIM_PWM_MspInit+0x90>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d10f      	bne.n	8007e1e <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007dfe:	4b20      	ldr	r3, [pc, #128]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e04:	4a1e      	ldr	r2, [pc, #120]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e06:	f043 0301 	orr.w	r3, r3, #1
 8007e0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	617b      	str	r3, [r7, #20]
 8007e1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8007e1c:	e028      	b.n	8007e70 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM2)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e26:	d10f      	bne.n	8007e48 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e28:	4b15      	ldr	r3, [pc, #84]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e2e:	4a14      	ldr	r2, [pc, #80]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e30:	f043 0301 	orr.w	r3, r3, #1
 8007e34:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007e38:	4b11      	ldr	r3, [pc, #68]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	613b      	str	r3, [r7, #16]
 8007e44:	693b      	ldr	r3, [r7, #16]
}
 8007e46:	e013      	b.n	8007e70 <HAL_TIM_PWM_MspInit+0x84>
  else if(tim_pwmHandle->Instance==TIM3)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8007e84 <HAL_TIM_PWM_MspInit+0x98>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d10e      	bne.n	8007e70 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007e52:	4b0b      	ldr	r3, [pc, #44]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e58:	4a09      	ldr	r2, [pc, #36]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e5a:	f043 0302 	orr.w	r3, r3, #2
 8007e5e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007e62:	4b07      	ldr	r3, [pc, #28]	@ (8007e80 <HAL_TIM_PWM_MspInit+0x94>)
 8007e64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e68:	f003 0302 	and.w	r3, r3, #2
 8007e6c:	60fb      	str	r3, [r7, #12]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	40010000 	.word	0x40010000
 8007e80:	58024400 	.word	0x58024400
 8007e84:	40000400 	.word	0x40000400

08007e88 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b08c      	sub	sp, #48	@ 0x30
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e90:	f107 031c 	add.w	r3, r7, #28
 8007e94:	2200      	movs	r2, #0
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	605a      	str	r2, [r3, #4]
 8007e9a:	609a      	str	r2, [r3, #8]
 8007e9c:	60da      	str	r2, [r3, #12]
 8007e9e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a47      	ldr	r2, [pc, #284]	@ (8007fc4 <HAL_TIM_MspPostInit+0x13c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d120      	bne.n	8007eec <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007eaa:	4b47      	ldr	r3, [pc, #284]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007eb0:	4a45      	ldr	r2, [pc, #276]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007eb2:	f043 0310 	orr.w	r3, r3, #16
 8007eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007eba:	4b43      	ldr	r3, [pc, #268]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ec0:	f003 0310 	and.w	r3, r3, #16
 8007ec4:	61bb      	str	r3, [r7, #24]
 8007ec6:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8007ec8:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8007ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ece:	2302      	movs	r3, #2
 8007ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007eda:	2301      	movs	r3, #1
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007ede:	f107 031c 	add.w	r3, r7, #28
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	4839      	ldr	r0, [pc, #228]	@ (8007fcc <HAL_TIM_MspPostInit+0x144>)
 8007ee6:	f002 fe85 	bl	800abf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007eea:	e067      	b.n	8007fbc <HAL_TIM_MspPostInit+0x134>
  else if(timHandle->Instance==TIM2)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef4:	d11f      	bne.n	8007f36 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ef6:	4b34      	ldr	r3, [pc, #208]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007efc:	4a32      	ldr	r2, [pc, #200]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007efe:	f043 0301 	orr.w	r3, r3, #1
 8007f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f06:	4b30      	ldr	r3, [pc, #192]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	617b      	str	r3, [r7, #20]
 8007f12:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007f14:	230f      	movs	r3, #15
 8007f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f20:	2300      	movs	r3, #0
 8007f22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007f24:	2301      	movs	r3, #1
 8007f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f28:	f107 031c 	add.w	r3, r7, #28
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	4828      	ldr	r0, [pc, #160]	@ (8007fd0 <HAL_TIM_MspPostInit+0x148>)
 8007f30:	f002 fe60 	bl	800abf4 <HAL_GPIO_Init>
}
 8007f34:	e042      	b.n	8007fbc <HAL_TIM_MspPostInit+0x134>
  else if(timHandle->Instance==TIM3)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a26      	ldr	r2, [pc, #152]	@ (8007fd4 <HAL_TIM_MspPostInit+0x14c>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d13d      	bne.n	8007fbc <HAL_TIM_MspPostInit+0x134>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f40:	4b21      	ldr	r3, [pc, #132]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f46:	4a20      	ldr	r2, [pc, #128]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f48:	f043 0301 	orr.w	r3, r3, #1
 8007f4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f50:	4b1d      	ldr	r3, [pc, #116]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	613b      	str	r3, [r7, #16]
 8007f5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f64:	4a18      	ldr	r2, [pc, #96]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f66:	f043 0302 	orr.w	r3, r3, #2
 8007f6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f6e:	4b16      	ldr	r3, [pc, #88]	@ (8007fc8 <HAL_TIM_MspPostInit+0x140>)
 8007f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f74:	f003 0302 	and.w	r3, r3, #2
 8007f78:	60fb      	str	r3, [r7, #12]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007f7c:	23c0      	movs	r3, #192	@ 0xc0
 8007f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f80:	2302      	movs	r3, #2
 8007f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f84:	2300      	movs	r3, #0
 8007f86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f90:	f107 031c 	add.w	r3, r7, #28
 8007f94:	4619      	mov	r1, r3
 8007f96:	480e      	ldr	r0, [pc, #56]	@ (8007fd0 <HAL_TIM_MspPostInit+0x148>)
 8007f98:	f002 fe2c 	bl	800abf4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007fac:	2302      	movs	r3, #2
 8007fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007fb0:	f107 031c 	add.w	r3, r7, #28
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	4808      	ldr	r0, [pc, #32]	@ (8007fd8 <HAL_TIM_MspPostInit+0x150>)
 8007fb8:	f002 fe1c 	bl	800abf4 <HAL_GPIO_Init>
}
 8007fbc:	bf00      	nop
 8007fbe:	3730      	adds	r7, #48	@ 0x30
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	40010000 	.word	0x40010000
 8007fc8:	58024400 	.word	0x58024400
 8007fcc:	58021000 	.word	0x58021000
 8007fd0:	58020000 	.word	0x58020000
 8007fd4:	40000400 	.word	0x40000400
 8007fd8:	58020400 	.word	0x58020400

08007fdc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007fe0:	4b22      	ldr	r3, [pc, #136]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8007fe2:	4a23      	ldr	r2, [pc, #140]	@ (8008070 <MX_USART2_UART_Init+0x94>)
 8007fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007fe6:	4b21      	ldr	r3, [pc, #132]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8007fe8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007fee:	4b1f      	ldr	r3, [pc, #124]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008000:	4b1a      	ldr	r3, [pc, #104]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008002:	220c      	movs	r2, #12
 8008004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008006:	4b19      	ldr	r3, [pc, #100]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008008:	2200      	movs	r2, #0
 800800a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800800c:	4b17      	ldr	r3, [pc, #92]	@ (800806c <MX_USART2_UART_Init+0x90>)
 800800e:	2200      	movs	r2, #0
 8008010:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008012:	4b16      	ldr	r3, [pc, #88]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008014:	2200      	movs	r2, #0
 8008016:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008018:	4b14      	ldr	r3, [pc, #80]	@ (800806c <MX_USART2_UART_Init+0x90>)
 800801a:	2200      	movs	r2, #0
 800801c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800801e:	4b13      	ldr	r3, [pc, #76]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008020:	2200      	movs	r2, #0
 8008022:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008024:	4811      	ldr	r0, [pc, #68]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008026:	f007 fcaf 	bl	800f988 <HAL_UART_Init>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8008030:	f7fb f964 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008034:	2100      	movs	r1, #0
 8008036:	480d      	ldr	r0, [pc, #52]	@ (800806c <MX_USART2_UART_Init+0x90>)
 8008038:	f00a f825 	bl	8012086 <HAL_UARTEx_SetTxFifoThreshold>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8008042:	f7fb f95b 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008046:	2100      	movs	r1, #0
 8008048:	4808      	ldr	r0, [pc, #32]	@ (800806c <MX_USART2_UART_Init+0x90>)
 800804a:	f00a f85a 	bl	8012102 <HAL_UARTEx_SetRxFifoThreshold>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d001      	beq.n	8008058 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8008054:	f7fb f952 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8008058:	4804      	ldr	r0, [pc, #16]	@ (800806c <MX_USART2_UART_Init+0x90>)
 800805a:	f009 ffdb 	bl	8012014 <HAL_UARTEx_DisableFifoMode>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d001      	beq.n	8008068 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8008064:	f7fb f94a 	bl	80032fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008068:	bf00      	nop
 800806a:	bd80      	pop	{r7, pc}
 800806c:	240010f0 	.word	0x240010f0
 8008070:	40004400 	.word	0x40004400

08008074 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008078:	4b22      	ldr	r3, [pc, #136]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 800807a:	4a23      	ldr	r2, [pc, #140]	@ (8008108 <MX_USART3_UART_Init+0x94>)
 800807c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800807e:	4b21      	ldr	r3, [pc, #132]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 8008080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008084:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008086:	4b1f      	ldr	r3, [pc, #124]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 8008088:	2200      	movs	r2, #0
 800808a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800808c:	4b1d      	ldr	r3, [pc, #116]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 800808e:	2200      	movs	r2, #0
 8008090:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008092:	4b1c      	ldr	r3, [pc, #112]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 8008094:	2200      	movs	r2, #0
 8008096:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008098:	4b1a      	ldr	r3, [pc, #104]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 800809a:	220c      	movs	r2, #12
 800809c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800809e:	4b19      	ldr	r3, [pc, #100]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80080a4:	4b17      	ldr	r3, [pc, #92]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080a6:	2200      	movs	r2, #0
 80080a8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80080aa:	4b16      	ldr	r3, [pc, #88]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80080b0:	4b14      	ldr	r3, [pc, #80]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80080b6:	4b13      	ldr	r3, [pc, #76]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80080bc:	4811      	ldr	r0, [pc, #68]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080be:	f007 fc63 	bl	800f988 <HAL_UART_Init>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80080c8:	f7fb f918 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80080cc:	2100      	movs	r1, #0
 80080ce:	480d      	ldr	r0, [pc, #52]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080d0:	f009 ffd9 	bl	8012086 <HAL_UARTEx_SetTxFifoThreshold>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80080da:	f7fb f90f 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80080de:	2100      	movs	r1, #0
 80080e0:	4808      	ldr	r0, [pc, #32]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080e2:	f00a f80e 	bl	8012102 <HAL_UARTEx_SetRxFifoThreshold>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80080ec:	f7fb f906 	bl	80032fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80080f0:	4804      	ldr	r0, [pc, #16]	@ (8008104 <MX_USART3_UART_Init+0x90>)
 80080f2:	f009 ff8f 	bl	8012014 <HAL_UARTEx_DisableFifoMode>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d001      	beq.n	8008100 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80080fc:	f7fb f8fe 	bl	80032fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008100:	bf00      	nop
 8008102:	bd80      	pop	{r7, pc}
 8008104:	24001184 	.word	0x24001184
 8008108:	40004800 	.word	0x40004800

0800810c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b0bc      	sub	sp, #240	@ 0xf0
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008114:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]
 800811c:	605a      	str	r2, [r3, #4]
 800811e:	609a      	str	r2, [r3, #8]
 8008120:	60da      	str	r2, [r3, #12]
 8008122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008124:	f107 0318 	add.w	r3, r7, #24
 8008128:	22c0      	movs	r2, #192	@ 0xc0
 800812a:	2100      	movs	r1, #0
 800812c:	4618      	mov	r0, r3
 800812e:	f00b fed7 	bl	8013ee0 <memset>
  if(uartHandle->Instance==USART2)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a51      	ldr	r2, [pc, #324]	@ (800827c <HAL_UART_MspInit+0x170>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d14e      	bne.n	80081da <HAL_UART_MspInit+0xce>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800813c:	f04f 0202 	mov.w	r2, #2
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8008148:	2300      	movs	r3, #0
 800814a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800814e:	f107 0318 	add.w	r3, r7, #24
 8008152:	4618      	mov	r0, r3
 8008154:	f003 ff6a 	bl	800c02c <HAL_RCCEx_PeriphCLKConfig>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d001      	beq.n	8008162 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800815e:	f7fb f8cd 	bl	80032fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008162:	4b47      	ldr	r3, [pc, #284]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008164:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008168:	4a45      	ldr	r2, [pc, #276]	@ (8008280 <HAL_UART_MspInit+0x174>)
 800816a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800816e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008172:	4b43      	ldr	r3, [pc, #268]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008174:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800817c:	617b      	str	r3, [r7, #20]
 800817e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008180:	4b3f      	ldr	r3, [pc, #252]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008182:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008186:	4a3e      	ldr	r2, [pc, #248]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008188:	f043 0308 	orr.w	r3, r3, #8
 800818c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008190:	4b3b      	ldr	r3, [pc, #236]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008196:	f003 0308 	and.w	r3, r3, #8
 800819a:	613b      	str	r3, [r7, #16]
 800819c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800819e:	2360      	movs	r3, #96	@ 0x60
 80081a0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081a4:	2302      	movs	r3, #2
 80081a6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081aa:	2300      	movs	r3, #0
 80081ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081b0:	2300      	movs	r3, #0
 80081b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80081b6:	2307      	movs	r3, #7
 80081b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80081bc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80081c0:	4619      	mov	r1, r3
 80081c2:	4830      	ldr	r0, [pc, #192]	@ (8008284 <HAL_UART_MspInit+0x178>)
 80081c4:	f002 fd16 	bl	800abf4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80081c8:	2200      	movs	r2, #0
 80081ca:	2100      	movs	r1, #0
 80081cc:	2026      	movs	r0, #38	@ 0x26
 80081ce:	f000 fa3e 	bl	800864e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80081d2:	2026      	movs	r0, #38	@ 0x26
 80081d4:	f000 fa55 	bl	8008682 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80081d8:	e04b      	b.n	8008272 <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART3)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a2a      	ldr	r2, [pc, #168]	@ (8008288 <HAL_UART_MspInit+0x17c>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d146      	bne.n	8008272 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80081e4:	f04f 0202 	mov.w	r2, #2
 80081e8:	f04f 0300 	mov.w	r3, #0
 80081ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80081f0:	2300      	movs	r3, #0
 80081f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80081f6:	f107 0318 	add.w	r3, r7, #24
 80081fa:	4618      	mov	r0, r3
 80081fc:	f003 ff16 	bl	800c02c <HAL_RCCEx_PeriphCLKConfig>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8008206:	f7fb f879 	bl	80032fc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800820a:	4b1d      	ldr	r3, [pc, #116]	@ (8008280 <HAL_UART_MspInit+0x174>)
 800820c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008210:	4a1b      	ldr	r2, [pc, #108]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008212:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008216:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800821a:	4b19      	ldr	r3, [pc, #100]	@ (8008280 <HAL_UART_MspInit+0x174>)
 800821c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008220:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008224:	60fb      	str	r3, [r7, #12]
 8008226:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008228:	4b15      	ldr	r3, [pc, #84]	@ (8008280 <HAL_UART_MspInit+0x174>)
 800822a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800822e:	4a14      	ldr	r2, [pc, #80]	@ (8008280 <HAL_UART_MspInit+0x174>)
 8008230:	f043 0302 	orr.w	r3, r3, #2
 8008234:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008238:	4b11      	ldr	r3, [pc, #68]	@ (8008280 <HAL_UART_MspInit+0x174>)
 800823a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800823e:	f003 0302 	and.w	r3, r3, #2
 8008242:	60bb      	str	r3, [r7, #8]
 8008244:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8008246:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800824a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800824e:	2302      	movs	r3, #2
 8008250:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008254:	2300      	movs	r3, #0
 8008256:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800825a:	2300      	movs	r3, #0
 800825c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008260:	2307      	movs	r3, #7
 8008262:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008266:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800826a:	4619      	mov	r1, r3
 800826c:	4807      	ldr	r0, [pc, #28]	@ (800828c <HAL_UART_MspInit+0x180>)
 800826e:	f002 fcc1 	bl	800abf4 <HAL_GPIO_Init>
}
 8008272:	bf00      	nop
 8008274:	37f0      	adds	r7, #240	@ 0xf0
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	40004400 	.word	0x40004400
 8008280:	58024400 	.word	0x58024400
 8008284:	58020c00 	.word	0x58020c00
 8008288:	40004800 	.word	0x40004800
 800828c:	58020400 	.word	0x58020400

08008290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8008290:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80082cc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8008294:	f7ff fbe6 	bl	8007a64 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8008298:	f7ff fb44 	bl	8007924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800829c:	480c      	ldr	r0, [pc, #48]	@ (80082d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800829e:	490d      	ldr	r1, [pc, #52]	@ (80082d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80082a0:	4a0d      	ldr	r2, [pc, #52]	@ (80082d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80082a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80082a4:	e002      	b.n	80082ac <LoopCopyDataInit>

080082a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80082a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80082a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80082aa:	3304      	adds	r3, #4

080082ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80082ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80082ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80082b0:	d3f9      	bcc.n	80082a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80082b2:	4a0a      	ldr	r2, [pc, #40]	@ (80082dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80082b4:	4c0a      	ldr	r4, [pc, #40]	@ (80082e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80082b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80082b8:	e001      	b.n	80082be <LoopFillZerobss>

080082ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80082ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80082bc:	3204      	adds	r2, #4

080082be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80082be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80082c0:	d3fb      	bcc.n	80082ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80082c2:	f00b fef9 	bl	80140b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80082c6:	f7fa ff11 	bl	80030ec <main>
  bx  lr
 80082ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80082cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80082d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80082d4:	2400023c 	.word	0x2400023c
  ldr r2, =_sidata
 80082d8:	0801a500 	.word	0x0801a500
  ldr r2, =_sbss
 80082dc:	2400023c 	.word	0x2400023c
  ldr r4, =_ebss
 80082e0:	24001368 	.word	0x24001368

080082e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80082e4:	e7fe      	b.n	80082e4 <ADC3_IRQHandler>
	...

080082e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b082      	sub	sp, #8
 80082ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082ee:	2003      	movs	r0, #3
 80082f0:	f000 f9a2 	bl	8008638 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80082f4:	f003 fcc4 	bl	800bc80 <HAL_RCC_GetSysClockFreq>
 80082f8:	4602      	mov	r2, r0
 80082fa:	4b15      	ldr	r3, [pc, #84]	@ (8008350 <HAL_Init+0x68>)
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	0a1b      	lsrs	r3, r3, #8
 8008300:	f003 030f 	and.w	r3, r3, #15
 8008304:	4913      	ldr	r1, [pc, #76]	@ (8008354 <HAL_Init+0x6c>)
 8008306:	5ccb      	ldrb	r3, [r1, r3]
 8008308:	f003 031f 	and.w	r3, r3, #31
 800830c:	fa22 f303 	lsr.w	r3, r2, r3
 8008310:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008312:	4b0f      	ldr	r3, [pc, #60]	@ (8008350 <HAL_Init+0x68>)
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	f003 030f 	and.w	r3, r3, #15
 800831a:	4a0e      	ldr	r2, [pc, #56]	@ (8008354 <HAL_Init+0x6c>)
 800831c:	5cd3      	ldrb	r3, [r2, r3]
 800831e:	f003 031f 	and.w	r3, r3, #31
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	fa22 f303 	lsr.w	r3, r2, r3
 8008328:	4a0b      	ldr	r2, [pc, #44]	@ (8008358 <HAL_Init+0x70>)
 800832a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800832c:	4a0b      	ldr	r2, [pc, #44]	@ (800835c <HAL_Init+0x74>)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008332:	200f      	movs	r0, #15
 8008334:	f000 f814 	bl	8008360 <HAL_InitTick>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d001      	beq.n	8008342 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e002      	b.n	8008348 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8008342:	f7ff f9b7 	bl	80076b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	58024400 	.word	0x58024400
 8008354:	08019da0 	.word	0x08019da0
 8008358:	24000068 	.word	0x24000068
 800835c:	24000064 	.word	0x24000064

08008360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8008368:	4b15      	ldr	r3, [pc, #84]	@ (80083c0 <HAL_InitTick+0x60>)
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e021      	b.n	80083b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8008374:	4b13      	ldr	r3, [pc, #76]	@ (80083c4 <HAL_InitTick+0x64>)
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	4b11      	ldr	r3, [pc, #68]	@ (80083c0 <HAL_InitTick+0x60>)
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	4619      	mov	r1, r3
 800837e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008382:	fbb3 f3f1 	udiv	r3, r3, r1
 8008386:	fbb2 f3f3 	udiv	r3, r2, r3
 800838a:	4618      	mov	r0, r3
 800838c:	f000 f987 	bl	800869e <HAL_SYSTICK_Config>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e00e      	b.n	80083b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2b0f      	cmp	r3, #15
 800839e:	d80a      	bhi.n	80083b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80083a0:	2200      	movs	r2, #0
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	f000 f951 	bl	800864e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80083ac:	4a06      	ldr	r2, [pc, #24]	@ (80083c8 <HAL_InitTick+0x68>)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
 80083b4:	e000      	b.n	80083b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3708      	adds	r7, #8
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	24000070 	.word	0x24000070
 80083c4:	24000064 	.word	0x24000064
 80083c8:	2400006c 	.word	0x2400006c

080083cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80083d0:	4b06      	ldr	r3, [pc, #24]	@ (80083ec <HAL_IncTick+0x20>)
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	461a      	mov	r2, r3
 80083d6:	4b06      	ldr	r3, [pc, #24]	@ (80083f0 <HAL_IncTick+0x24>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4413      	add	r3, r2
 80083dc:	4a04      	ldr	r2, [pc, #16]	@ (80083f0 <HAL_IncTick+0x24>)
 80083de:	6013      	str	r3, [r2, #0]
}
 80083e0:	bf00      	nop
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
 80083ea:	bf00      	nop
 80083ec:	24000070 	.word	0x24000070
 80083f0:	24001218 	.word	0x24001218

080083f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80083f4:	b480      	push	{r7}
 80083f6:	af00      	add	r7, sp, #0
  return uwTick;
 80083f8:	4b03      	ldr	r3, [pc, #12]	@ (8008408 <HAL_GetTick+0x14>)
 80083fa:	681b      	ldr	r3, [r3, #0]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	24001218 	.word	0x24001218

0800840c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008414:	f7ff ffee 	bl	80083f4 <HAL_GetTick>
 8008418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008424:	d005      	beq.n	8008432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008426:	4b0a      	ldr	r3, [pc, #40]	@ (8008450 <HAL_Delay+0x44>)
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	461a      	mov	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	4413      	add	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008432:	bf00      	nop
 8008434:	f7ff ffde 	bl	80083f4 <HAL_GetTick>
 8008438:	4602      	mov	r2, r0
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	429a      	cmp	r2, r3
 8008442:	d8f7      	bhi.n	8008434 <HAL_Delay+0x28>
  {
  }
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	24000070 	.word	0x24000070

08008454 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8008454:	b480      	push	{r7}
 8008456:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8008458:	4b03      	ldr	r3, [pc, #12]	@ (8008468 <HAL_GetREVID+0x14>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	0c1b      	lsrs	r3, r3, #16
}
 800845e:	4618      	mov	r0, r3
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr
 8008468:	5c001000 	.word	0x5c001000

0800846c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8008476:	4b07      	ldr	r3, [pc, #28]	@ (8008494 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	43db      	mvns	r3, r3
 800847e:	401a      	ands	r2, r3
 8008480:	4904      	ldr	r1, [pc, #16]	@ (8008494 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	4313      	orrs	r3, r2
 8008486:	604b      	str	r3, [r1, #4]
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr
 8008494:	58000400 	.word	0x58000400

08008498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80084a8:	4b0b      	ldr	r3, [pc, #44]	@ (80084d8 <__NVIC_SetPriorityGrouping+0x40>)
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80084ae:	68ba      	ldr	r2, [r7, #8]
 80084b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80084b4:	4013      	ands	r3, r2
 80084b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80084c0:	4b06      	ldr	r3, [pc, #24]	@ (80084dc <__NVIC_SetPriorityGrouping+0x44>)
 80084c2:	4313      	orrs	r3, r2
 80084c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80084c6:	4a04      	ldr	r2, [pc, #16]	@ (80084d8 <__NVIC_SetPriorityGrouping+0x40>)
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	60d3      	str	r3, [r2, #12]
}
 80084cc:	bf00      	nop
 80084ce:	3714      	adds	r7, #20
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr
 80084d8:	e000ed00 	.word	0xe000ed00
 80084dc:	05fa0000 	.word	0x05fa0000

080084e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80084e0:	b480      	push	{r7}
 80084e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80084e4:	4b04      	ldr	r3, [pc, #16]	@ (80084f8 <__NVIC_GetPriorityGrouping+0x18>)
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	0a1b      	lsrs	r3, r3, #8
 80084ea:	f003 0307 	and.w	r3, r3, #7
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	e000ed00 	.word	0xe000ed00

080084fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	4603      	mov	r3, r0
 8008504:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008506:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800850a:	2b00      	cmp	r3, #0
 800850c:	db0b      	blt.n	8008526 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800850e:	88fb      	ldrh	r3, [r7, #6]
 8008510:	f003 021f 	and.w	r2, r3, #31
 8008514:	4907      	ldr	r1, [pc, #28]	@ (8008534 <__NVIC_EnableIRQ+0x38>)
 8008516:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800851a:	095b      	lsrs	r3, r3, #5
 800851c:	2001      	movs	r0, #1
 800851e:	fa00 f202 	lsl.w	r2, r0, r2
 8008522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008526:	bf00      	nop
 8008528:	370c      	adds	r7, #12
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr
 8008532:	bf00      	nop
 8008534:	e000e100 	.word	0xe000e100

08008538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	4603      	mov	r3, r0
 8008540:	6039      	str	r1, [r7, #0]
 8008542:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008544:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008548:	2b00      	cmp	r3, #0
 800854a:	db0a      	blt.n	8008562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	b2da      	uxtb	r2, r3
 8008550:	490c      	ldr	r1, [pc, #48]	@ (8008584 <__NVIC_SetPriority+0x4c>)
 8008552:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008556:	0112      	lsls	r2, r2, #4
 8008558:	b2d2      	uxtb	r2, r2
 800855a:	440b      	add	r3, r1
 800855c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008560:	e00a      	b.n	8008578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	b2da      	uxtb	r2, r3
 8008566:	4908      	ldr	r1, [pc, #32]	@ (8008588 <__NVIC_SetPriority+0x50>)
 8008568:	88fb      	ldrh	r3, [r7, #6]
 800856a:	f003 030f 	and.w	r3, r3, #15
 800856e:	3b04      	subs	r3, #4
 8008570:	0112      	lsls	r2, r2, #4
 8008572:	b2d2      	uxtb	r2, r2
 8008574:	440b      	add	r3, r1
 8008576:	761a      	strb	r2, [r3, #24]
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr
 8008584:	e000e100 	.word	0xe000e100
 8008588:	e000ed00 	.word	0xe000ed00

0800858c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800858c:	b480      	push	{r7}
 800858e:	b089      	sub	sp, #36	@ 0x24
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f003 0307 	and.w	r3, r3, #7
 800859e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	f1c3 0307 	rsb	r3, r3, #7
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	bf28      	it	cs
 80085aa:	2304      	movcs	r3, #4
 80085ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	3304      	adds	r3, #4
 80085b2:	2b06      	cmp	r3, #6
 80085b4:	d902      	bls.n	80085bc <NVIC_EncodePriority+0x30>
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	3b03      	subs	r3, #3
 80085ba:	e000      	b.n	80085be <NVIC_EncodePriority+0x32>
 80085bc:	2300      	movs	r3, #0
 80085be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80085c0:	f04f 32ff 	mov.w	r2, #4294967295
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ca:	43da      	mvns	r2, r3
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	401a      	ands	r2, r3
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80085d4:	f04f 31ff 	mov.w	r1, #4294967295
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	fa01 f303 	lsl.w	r3, r1, r3
 80085de:	43d9      	mvns	r1, r3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80085e4:	4313      	orrs	r3, r2
         );
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3724      	adds	r7, #36	@ 0x24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
	...

080085f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	3b01      	subs	r3, #1
 8008600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008604:	d301      	bcc.n	800860a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008606:	2301      	movs	r3, #1
 8008608:	e00f      	b.n	800862a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800860a:	4a0a      	ldr	r2, [pc, #40]	@ (8008634 <SysTick_Config+0x40>)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	3b01      	subs	r3, #1
 8008610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008612:	210f      	movs	r1, #15
 8008614:	f04f 30ff 	mov.w	r0, #4294967295
 8008618:	f7ff ff8e 	bl	8008538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800861c:	4b05      	ldr	r3, [pc, #20]	@ (8008634 <SysTick_Config+0x40>)
 800861e:	2200      	movs	r2, #0
 8008620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008622:	4b04      	ldr	r3, [pc, #16]	@ (8008634 <SysTick_Config+0x40>)
 8008624:	2207      	movs	r2, #7
 8008626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3708      	adds	r7, #8
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	e000e010 	.word	0xe000e010

08008638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7ff ff29 	bl	8008498 <__NVIC_SetPriorityGrouping>
}
 8008646:	bf00      	nop
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b086      	sub	sp, #24
 8008652:	af00      	add	r7, sp, #0
 8008654:	4603      	mov	r3, r0
 8008656:	60b9      	str	r1, [r7, #8]
 8008658:	607a      	str	r2, [r7, #4]
 800865a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800865c:	f7ff ff40 	bl	80084e0 <__NVIC_GetPriorityGrouping>
 8008660:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	68b9      	ldr	r1, [r7, #8]
 8008666:	6978      	ldr	r0, [r7, #20]
 8008668:	f7ff ff90 	bl	800858c <NVIC_EncodePriority>
 800866c:	4602      	mov	r2, r0
 800866e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008672:	4611      	mov	r1, r2
 8008674:	4618      	mov	r0, r3
 8008676:	f7ff ff5f 	bl	8008538 <__NVIC_SetPriority>
}
 800867a:	bf00      	nop
 800867c:	3718      	adds	r7, #24
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b082      	sub	sp, #8
 8008686:	af00      	add	r7, sp, #0
 8008688:	4603      	mov	r3, r0
 800868a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800868c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008690:	4618      	mov	r0, r3
 8008692:	f7ff ff33 	bl	80084fc <__NVIC_EnableIRQ>
}
 8008696:	bf00      	nop
 8008698:	3708      	adds	r7, #8
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b082      	sub	sp, #8
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7ff ffa4 	bl	80085f4 <SysTick_Config>
 80086ac:	4603      	mov	r3, r0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3708      	adds	r7, #8
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}
	...

080086b8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80086b8:	b480      	push	{r7}
 80086ba:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80086bc:	f3bf 8f5f 	dmb	sy
}
 80086c0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80086c2:	4b07      	ldr	r3, [pc, #28]	@ (80086e0 <HAL_MPU_Disable+0x28>)
 80086c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c6:	4a06      	ldr	r2, [pc, #24]	@ (80086e0 <HAL_MPU_Disable+0x28>)
 80086c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086cc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80086ce:	4b05      	ldr	r3, [pc, #20]	@ (80086e4 <HAL_MPU_Disable+0x2c>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	605a      	str	r2, [r3, #4]
}
 80086d4:	bf00      	nop
 80086d6:	46bd      	mov	sp, r7
 80086d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086dc:	4770      	bx	lr
 80086de:	bf00      	nop
 80086e0:	e000ed00 	.word	0xe000ed00
 80086e4:	e000ed90 	.word	0xe000ed90

080086e8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80086f0:	4a0b      	ldr	r2, [pc, #44]	@ (8008720 <HAL_MPU_Enable+0x38>)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f043 0301 	orr.w	r3, r3, #1
 80086f8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80086fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008724 <HAL_MPU_Enable+0x3c>)
 80086fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fe:	4a09      	ldr	r2, [pc, #36]	@ (8008724 <HAL_MPU_Enable+0x3c>)
 8008700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008704:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008706:	f3bf 8f4f 	dsb	sy
}
 800870a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800870c:	f3bf 8f6f 	isb	sy
}
 8008710:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008712:	bf00      	nop
 8008714:	370c      	adds	r7, #12
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	e000ed90 	.word	0xe000ed90
 8008724:	e000ed00 	.word	0xe000ed00

08008728 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	785a      	ldrb	r2, [r3, #1]
 8008734:	4b1b      	ldr	r3, [pc, #108]	@ (80087a4 <HAL_MPU_ConfigRegion+0x7c>)
 8008736:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008738:	4b1a      	ldr	r3, [pc, #104]	@ (80087a4 <HAL_MPU_ConfigRegion+0x7c>)
 800873a:	691b      	ldr	r3, [r3, #16]
 800873c:	4a19      	ldr	r2, [pc, #100]	@ (80087a4 <HAL_MPU_ConfigRegion+0x7c>)
 800873e:	f023 0301 	bic.w	r3, r3, #1
 8008742:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008744:	4a17      	ldr	r2, [pc, #92]	@ (80087a4 <HAL_MPU_ConfigRegion+0x7c>)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	7b1b      	ldrb	r3, [r3, #12]
 8008750:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	7adb      	ldrb	r3, [r3, #11]
 8008756:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008758:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	7a9b      	ldrb	r3, [r3, #10]
 800875e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008760:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	7b5b      	ldrb	r3, [r3, #13]
 8008766:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008768:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	7b9b      	ldrb	r3, [r3, #14]
 800876e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008770:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	7bdb      	ldrb	r3, [r3, #15]
 8008776:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008778:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	7a5b      	ldrb	r3, [r3, #9]
 800877e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008780:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	7a1b      	ldrb	r3, [r3, #8]
 8008786:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008788:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	7812      	ldrb	r2, [r2, #0]
 800878e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008790:	4a04      	ldr	r2, [pc, #16]	@ (80087a4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008792:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008794:	6113      	str	r3, [r2, #16]
}
 8008796:	bf00      	nop
 8008798:	370c      	adds	r7, #12
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	e000ed90 	.word	0xe000ed90

080087a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b086      	sub	sp, #24
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80087b0:	f7ff fe20 	bl	80083f4 <HAL_GetTick>
 80087b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e316      	b.n	8008dee <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a66      	ldr	r2, [pc, #408]	@ (8008960 <HAL_DMA_Init+0x1b8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d04a      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a65      	ldr	r2, [pc, #404]	@ (8008964 <HAL_DMA_Init+0x1bc>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d045      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a63      	ldr	r2, [pc, #396]	@ (8008968 <HAL_DMA_Init+0x1c0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d040      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a62      	ldr	r2, [pc, #392]	@ (800896c <HAL_DMA_Init+0x1c4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d03b      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a60      	ldr	r2, [pc, #384]	@ (8008970 <HAL_DMA_Init+0x1c8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d036      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a5f      	ldr	r2, [pc, #380]	@ (8008974 <HAL_DMA_Init+0x1cc>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d031      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a5d      	ldr	r2, [pc, #372]	@ (8008978 <HAL_DMA_Init+0x1d0>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d02c      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a5c      	ldr	r2, [pc, #368]	@ (800897c <HAL_DMA_Init+0x1d4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d027      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a5a      	ldr	r2, [pc, #360]	@ (8008980 <HAL_DMA_Init+0x1d8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d022      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a59      	ldr	r2, [pc, #356]	@ (8008984 <HAL_DMA_Init+0x1dc>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d01d      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a57      	ldr	r2, [pc, #348]	@ (8008988 <HAL_DMA_Init+0x1e0>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d018      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a56      	ldr	r2, [pc, #344]	@ (800898c <HAL_DMA_Init+0x1e4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d013      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a54      	ldr	r2, [pc, #336]	@ (8008990 <HAL_DMA_Init+0x1e8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d00e      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a53      	ldr	r2, [pc, #332]	@ (8008994 <HAL_DMA_Init+0x1ec>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d009      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a51      	ldr	r2, [pc, #324]	@ (8008998 <HAL_DMA_Init+0x1f0>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d004      	beq.n	8008860 <HAL_DMA_Init+0xb8>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a50      	ldr	r2, [pc, #320]	@ (800899c <HAL_DMA_Init+0x1f4>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d101      	bne.n	8008864 <HAL_DMA_Init+0xbc>
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <HAL_DMA_Init+0xbe>
 8008864:	2300      	movs	r3, #0
 8008866:	2b00      	cmp	r3, #0
 8008868:	f000 813b 	beq.w	8008ae2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a37      	ldr	r2, [pc, #220]	@ (8008960 <HAL_DMA_Init+0x1b8>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d04a      	beq.n	800891c <HAL_DMA_Init+0x174>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a36      	ldr	r2, [pc, #216]	@ (8008964 <HAL_DMA_Init+0x1bc>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d045      	beq.n	800891c <HAL_DMA_Init+0x174>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a34      	ldr	r2, [pc, #208]	@ (8008968 <HAL_DMA_Init+0x1c0>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d040      	beq.n	800891c <HAL_DMA_Init+0x174>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a33      	ldr	r2, [pc, #204]	@ (800896c <HAL_DMA_Init+0x1c4>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d03b      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a31      	ldr	r2, [pc, #196]	@ (8008970 <HAL_DMA_Init+0x1c8>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d036      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a30      	ldr	r2, [pc, #192]	@ (8008974 <HAL_DMA_Init+0x1cc>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d031      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a2e      	ldr	r2, [pc, #184]	@ (8008978 <HAL_DMA_Init+0x1d0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d02c      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a2d      	ldr	r2, [pc, #180]	@ (800897c <HAL_DMA_Init+0x1d4>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d027      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a2b      	ldr	r2, [pc, #172]	@ (8008980 <HAL_DMA_Init+0x1d8>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d022      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a2a      	ldr	r2, [pc, #168]	@ (8008984 <HAL_DMA_Init+0x1dc>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d01d      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a28      	ldr	r2, [pc, #160]	@ (8008988 <HAL_DMA_Init+0x1e0>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d018      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a27      	ldr	r2, [pc, #156]	@ (800898c <HAL_DMA_Init+0x1e4>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d013      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a25      	ldr	r2, [pc, #148]	@ (8008990 <HAL_DMA_Init+0x1e8>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00e      	beq.n	800891c <HAL_DMA_Init+0x174>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a24      	ldr	r2, [pc, #144]	@ (8008994 <HAL_DMA_Init+0x1ec>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d009      	beq.n	800891c <HAL_DMA_Init+0x174>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a22      	ldr	r2, [pc, #136]	@ (8008998 <HAL_DMA_Init+0x1f0>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d004      	beq.n	800891c <HAL_DMA_Init+0x174>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a21      	ldr	r2, [pc, #132]	@ (800899c <HAL_DMA_Init+0x1f4>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d108      	bne.n	800892e <HAL_DMA_Init+0x186>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f022 0201 	bic.w	r2, r2, #1
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	e007      	b.n	800893e <HAL_DMA_Init+0x196>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f022 0201 	bic.w	r2, r2, #1
 800893c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800893e:	e02f      	b.n	80089a0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008940:	f7ff fd58 	bl	80083f4 <HAL_GetTick>
 8008944:	4602      	mov	r2, r0
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	2b05      	cmp	r3, #5
 800894c:	d928      	bls.n	80089a0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2220      	movs	r2, #32
 8008952:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2203      	movs	r2, #3
 8008958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e246      	b.n	8008dee <HAL_DMA_Init+0x646>
 8008960:	40020010 	.word	0x40020010
 8008964:	40020028 	.word	0x40020028
 8008968:	40020040 	.word	0x40020040
 800896c:	40020058 	.word	0x40020058
 8008970:	40020070 	.word	0x40020070
 8008974:	40020088 	.word	0x40020088
 8008978:	400200a0 	.word	0x400200a0
 800897c:	400200b8 	.word	0x400200b8
 8008980:	40020410 	.word	0x40020410
 8008984:	40020428 	.word	0x40020428
 8008988:	40020440 	.word	0x40020440
 800898c:	40020458 	.word	0x40020458
 8008990:	40020470 	.word	0x40020470
 8008994:	40020488 	.word	0x40020488
 8008998:	400204a0 	.word	0x400204a0
 800899c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1c8      	bne.n	8008940 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80089b6:	697a      	ldr	r2, [r7, #20]
 80089b8:	4b83      	ldr	r3, [pc, #524]	@ (8008bc8 <HAL_DMA_Init+0x420>)
 80089ba:	4013      	ands	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80089c6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089d2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089de:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80089e6:	697a      	ldr	r2, [r7, #20]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f0:	2b04      	cmp	r3, #4
 80089f2:	d107      	bne.n	8008a04 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089fc:	4313      	orrs	r3, r2
 80089fe:	697a      	ldr	r2, [r7, #20]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008a04:	4b71      	ldr	r3, [pc, #452]	@ (8008bcc <HAL_DMA_Init+0x424>)
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	4b71      	ldr	r3, [pc, #452]	@ (8008bd0 <HAL_DMA_Init+0x428>)
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a10:	d328      	bcc.n	8008a64 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	2b28      	cmp	r3, #40	@ 0x28
 8008a18:	d903      	bls.n	8008a22 <HAL_DMA_Init+0x27a>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a20:	d917      	bls.n	8008a52 <HAL_DMA_Init+0x2aa>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a28:	d903      	bls.n	8008a32 <HAL_DMA_Init+0x28a>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	2b42      	cmp	r3, #66	@ 0x42
 8008a30:	d90f      	bls.n	8008a52 <HAL_DMA_Init+0x2aa>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	2b46      	cmp	r3, #70	@ 0x46
 8008a38:	d903      	bls.n	8008a42 <HAL_DMA_Init+0x29a>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	2b48      	cmp	r3, #72	@ 0x48
 8008a40:	d907      	bls.n	8008a52 <HAL_DMA_Init+0x2aa>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	2b4e      	cmp	r3, #78	@ 0x4e
 8008a48:	d905      	bls.n	8008a56 <HAL_DMA_Init+0x2ae>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	2b52      	cmp	r3, #82	@ 0x52
 8008a50:	d801      	bhi.n	8008a56 <HAL_DMA_Init+0x2ae>
 8008a52:	2301      	movs	r3, #1
 8008a54:	e000      	b.n	8008a58 <HAL_DMA_Init+0x2b0>
 8008a56:	2300      	movs	r3, #0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d003      	beq.n	8008a64 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a62:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	697a      	ldr	r2, [r7, #20]
 8008a6a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	f023 0307 	bic.w	r3, r3, #7
 8008a7a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8a:	2b04      	cmp	r3, #4
 8008a8c:	d117      	bne.n	8008abe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d00e      	beq.n	8008abe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f001 ff1d 	bl	800a8e0 <DMA_CheckFifoParam>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d008      	beq.n	8008abe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2240      	movs	r2, #64	@ 0x40
 8008ab0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e197      	b.n	8008dee <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f001 fe58 	bl	800a77c <DMA_CalcBaseAndBitshift>
 8008acc:	4603      	mov	r3, r0
 8008ace:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ad4:	f003 031f 	and.w	r3, r3, #31
 8008ad8:	223f      	movs	r2, #63	@ 0x3f
 8008ada:	409a      	lsls	r2, r3
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	609a      	str	r2, [r3, #8]
 8008ae0:	e0cd      	b.n	8008c7e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a3b      	ldr	r2, [pc, #236]	@ (8008bd4 <HAL_DMA_Init+0x42c>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d022      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a39      	ldr	r2, [pc, #228]	@ (8008bd8 <HAL_DMA_Init+0x430>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d01d      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a38      	ldr	r2, [pc, #224]	@ (8008bdc <HAL_DMA_Init+0x434>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d018      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a36      	ldr	r2, [pc, #216]	@ (8008be0 <HAL_DMA_Init+0x438>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d013      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a35      	ldr	r2, [pc, #212]	@ (8008be4 <HAL_DMA_Init+0x43c>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d00e      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a33      	ldr	r2, [pc, #204]	@ (8008be8 <HAL_DMA_Init+0x440>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d009      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a32      	ldr	r2, [pc, #200]	@ (8008bec <HAL_DMA_Init+0x444>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d004      	beq.n	8008b32 <HAL_DMA_Init+0x38a>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a30      	ldr	r2, [pc, #192]	@ (8008bf0 <HAL_DMA_Init+0x448>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d101      	bne.n	8008b36 <HAL_DMA_Init+0x38e>
 8008b32:	2301      	movs	r3, #1
 8008b34:	e000      	b.n	8008b38 <HAL_DMA_Init+0x390>
 8008b36:	2300      	movs	r3, #0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 8097 	beq.w	8008c6c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a24      	ldr	r2, [pc, #144]	@ (8008bd4 <HAL_DMA_Init+0x42c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d021      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a22      	ldr	r2, [pc, #136]	@ (8008bd8 <HAL_DMA_Init+0x430>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d01c      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a21      	ldr	r2, [pc, #132]	@ (8008bdc <HAL_DMA_Init+0x434>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d017      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a1f      	ldr	r2, [pc, #124]	@ (8008be0 <HAL_DMA_Init+0x438>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d012      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008be4 <HAL_DMA_Init+0x43c>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d00d      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a1c      	ldr	r2, [pc, #112]	@ (8008be8 <HAL_DMA_Init+0x440>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d008      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8008bec <HAL_DMA_Init+0x444>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d003      	beq.n	8008b8c <HAL_DMA_Init+0x3e4>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a19      	ldr	r2, [pc, #100]	@ (8008bf0 <HAL_DMA_Init+0x448>)
 8008b8a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2202      	movs	r2, #2
 8008b90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008ba4:	697a      	ldr	r2, [r7, #20]
 8008ba6:	4b13      	ldr	r3, [pc, #76]	@ (8008bf4 <HAL_DMA_Init+0x44c>)
 8008ba8:	4013      	ands	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	2b40      	cmp	r3, #64	@ 0x40
 8008bb2:	d021      	beq.n	8008bf8 <HAL_DMA_Init+0x450>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	2b80      	cmp	r3, #128	@ 0x80
 8008bba:	d102      	bne.n	8008bc2 <HAL_DMA_Init+0x41a>
 8008bbc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008bc0:	e01b      	b.n	8008bfa <HAL_DMA_Init+0x452>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e019      	b.n	8008bfa <HAL_DMA_Init+0x452>
 8008bc6:	bf00      	nop
 8008bc8:	fe10803f 	.word	0xfe10803f
 8008bcc:	5c001000 	.word	0x5c001000
 8008bd0:	ffff0000 	.word	0xffff0000
 8008bd4:	58025408 	.word	0x58025408
 8008bd8:	5802541c 	.word	0x5802541c
 8008bdc:	58025430 	.word	0x58025430
 8008be0:	58025444 	.word	0x58025444
 8008be4:	58025458 	.word	0x58025458
 8008be8:	5802546c 	.word	0x5802546c
 8008bec:	58025480 	.word	0x58025480
 8008bf0:	58025494 	.word	0x58025494
 8008bf4:	fffe000f 	.word	0xfffe000f
 8008bf8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	68d2      	ldr	r2, [r2, #12]
 8008bfe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008c00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008c08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008c10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008c18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008c20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a1b      	ldr	r3, [r3, #32]
 8008c26:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008c28:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008c2a:	697a      	ldr	r2, [r7, #20]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8008df8 <HAL_DMA_Init+0x650>)
 8008c40:	4413      	add	r3, r2
 8008c42:	4a6e      	ldr	r2, [pc, #440]	@ (8008dfc <HAL_DMA_Init+0x654>)
 8008c44:	fba2 2303 	umull	r2, r3, r2, r3
 8008c48:	091b      	lsrs	r3, r3, #4
 8008c4a:	009a      	lsls	r2, r3, #2
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f001 fd93 	bl	800a77c <DMA_CalcBaseAndBitshift>
 8008c56:	4603      	mov	r3, r0
 8008c58:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c5e:	f003 031f 	and.w	r3, r3, #31
 8008c62:	2201      	movs	r2, #1
 8008c64:	409a      	lsls	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	605a      	str	r2, [r3, #4]
 8008c6a:	e008      	b.n	8008c7e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2240      	movs	r2, #64	@ 0x40
 8008c70:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2203      	movs	r2, #3
 8008c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	e0b7      	b.n	8008dee <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a5f      	ldr	r2, [pc, #380]	@ (8008e00 <HAL_DMA_Init+0x658>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d072      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a5d      	ldr	r2, [pc, #372]	@ (8008e04 <HAL_DMA_Init+0x65c>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d06d      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a5c      	ldr	r2, [pc, #368]	@ (8008e08 <HAL_DMA_Init+0x660>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d068      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a5a      	ldr	r2, [pc, #360]	@ (8008e0c <HAL_DMA_Init+0x664>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d063      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a59      	ldr	r2, [pc, #356]	@ (8008e10 <HAL_DMA_Init+0x668>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d05e      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a57      	ldr	r2, [pc, #348]	@ (8008e14 <HAL_DMA_Init+0x66c>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d059      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a56      	ldr	r2, [pc, #344]	@ (8008e18 <HAL_DMA_Init+0x670>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d054      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a54      	ldr	r2, [pc, #336]	@ (8008e1c <HAL_DMA_Init+0x674>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d04f      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a53      	ldr	r2, [pc, #332]	@ (8008e20 <HAL_DMA_Init+0x678>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d04a      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a51      	ldr	r2, [pc, #324]	@ (8008e24 <HAL_DMA_Init+0x67c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d045      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a50      	ldr	r2, [pc, #320]	@ (8008e28 <HAL_DMA_Init+0x680>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d040      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a4e      	ldr	r2, [pc, #312]	@ (8008e2c <HAL_DMA_Init+0x684>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d03b      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a4d      	ldr	r2, [pc, #308]	@ (8008e30 <HAL_DMA_Init+0x688>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d036      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a4b      	ldr	r2, [pc, #300]	@ (8008e34 <HAL_DMA_Init+0x68c>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d031      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a4a      	ldr	r2, [pc, #296]	@ (8008e38 <HAL_DMA_Init+0x690>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d02c      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a48      	ldr	r2, [pc, #288]	@ (8008e3c <HAL_DMA_Init+0x694>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d027      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a47      	ldr	r2, [pc, #284]	@ (8008e40 <HAL_DMA_Init+0x698>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d022      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a45      	ldr	r2, [pc, #276]	@ (8008e44 <HAL_DMA_Init+0x69c>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d01d      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a44      	ldr	r2, [pc, #272]	@ (8008e48 <HAL_DMA_Init+0x6a0>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d018      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a42      	ldr	r2, [pc, #264]	@ (8008e4c <HAL_DMA_Init+0x6a4>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d013      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a41      	ldr	r2, [pc, #260]	@ (8008e50 <HAL_DMA_Init+0x6a8>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d00e      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a3f      	ldr	r2, [pc, #252]	@ (8008e54 <HAL_DMA_Init+0x6ac>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d009      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a3e      	ldr	r2, [pc, #248]	@ (8008e58 <HAL_DMA_Init+0x6b0>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d004      	beq.n	8008d6e <HAL_DMA_Init+0x5c6>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a3c      	ldr	r2, [pc, #240]	@ (8008e5c <HAL_DMA_Init+0x6b4>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d101      	bne.n	8008d72 <HAL_DMA_Init+0x5ca>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e000      	b.n	8008d74 <HAL_DMA_Init+0x5cc>
 8008d72:	2300      	movs	r3, #0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d032      	beq.n	8008dde <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f001 fe2d 	bl	800a9d8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	2b80      	cmp	r3, #128	@ 0x80
 8008d84:	d102      	bne.n	8008d8c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	685a      	ldr	r2, [r3, #4]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d94:	b2d2      	uxtb	r2, r2
 8008d96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008da0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d010      	beq.n	8008dcc <HAL_DMA_Init+0x624>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	2b08      	cmp	r3, #8
 8008db0:	d80c      	bhi.n	8008dcc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f001 feaa 	bl	800ab0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008dc8:	605a      	str	r2, [r3, #4]
 8008dca:	e008      	b.n	8008dde <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	a7fdabf8 	.word	0xa7fdabf8
 8008dfc:	cccccccd 	.word	0xcccccccd
 8008e00:	40020010 	.word	0x40020010
 8008e04:	40020028 	.word	0x40020028
 8008e08:	40020040 	.word	0x40020040
 8008e0c:	40020058 	.word	0x40020058
 8008e10:	40020070 	.word	0x40020070
 8008e14:	40020088 	.word	0x40020088
 8008e18:	400200a0 	.word	0x400200a0
 8008e1c:	400200b8 	.word	0x400200b8
 8008e20:	40020410 	.word	0x40020410
 8008e24:	40020428 	.word	0x40020428
 8008e28:	40020440 	.word	0x40020440
 8008e2c:	40020458 	.word	0x40020458
 8008e30:	40020470 	.word	0x40020470
 8008e34:	40020488 	.word	0x40020488
 8008e38:	400204a0 	.word	0x400204a0
 8008e3c:	400204b8 	.word	0x400204b8
 8008e40:	58025408 	.word	0x58025408
 8008e44:	5802541c 	.word	0x5802541c
 8008e48:	58025430 	.word	0x58025430
 8008e4c:	58025444 	.word	0x58025444
 8008e50:	58025458 	.word	0x58025458
 8008e54:	5802546c 	.word	0x5802546c
 8008e58:	58025480 	.word	0x58025480
 8008e5c:	58025494 	.word	0x58025494

08008e60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b086      	sub	sp, #24
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008e68:	f7ff fac4 	bl	80083f4 <HAL_GetTick>
 8008e6c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d101      	bne.n	8008e78 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008e74:	2301      	movs	r3, #1
 8008e76:	e2dc      	b.n	8009432 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	2b02      	cmp	r3, #2
 8008e82:	d008      	beq.n	8008e96 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2280      	movs	r2, #128	@ 0x80
 8008e88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e2cd      	b.n	8009432 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a76      	ldr	r2, [pc, #472]	@ (8009074 <HAL_DMA_Abort+0x214>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d04a      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a74      	ldr	r2, [pc, #464]	@ (8009078 <HAL_DMA_Abort+0x218>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d045      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a73      	ldr	r2, [pc, #460]	@ (800907c <HAL_DMA_Abort+0x21c>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d040      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a71      	ldr	r2, [pc, #452]	@ (8009080 <HAL_DMA_Abort+0x220>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d03b      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a70      	ldr	r2, [pc, #448]	@ (8009084 <HAL_DMA_Abort+0x224>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d036      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a6e      	ldr	r2, [pc, #440]	@ (8009088 <HAL_DMA_Abort+0x228>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d031      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a6d      	ldr	r2, [pc, #436]	@ (800908c <HAL_DMA_Abort+0x22c>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d02c      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a6b      	ldr	r2, [pc, #428]	@ (8009090 <HAL_DMA_Abort+0x230>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d027      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a6a      	ldr	r2, [pc, #424]	@ (8009094 <HAL_DMA_Abort+0x234>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d022      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a68      	ldr	r2, [pc, #416]	@ (8009098 <HAL_DMA_Abort+0x238>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d01d      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a67      	ldr	r2, [pc, #412]	@ (800909c <HAL_DMA_Abort+0x23c>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d018      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a65      	ldr	r2, [pc, #404]	@ (80090a0 <HAL_DMA_Abort+0x240>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d013      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a64      	ldr	r2, [pc, #400]	@ (80090a4 <HAL_DMA_Abort+0x244>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d00e      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a62      	ldr	r2, [pc, #392]	@ (80090a8 <HAL_DMA_Abort+0x248>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d009      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a61      	ldr	r2, [pc, #388]	@ (80090ac <HAL_DMA_Abort+0x24c>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d004      	beq.n	8008f36 <HAL_DMA_Abort+0xd6>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a5f      	ldr	r2, [pc, #380]	@ (80090b0 <HAL_DMA_Abort+0x250>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d101      	bne.n	8008f3a <HAL_DMA_Abort+0xda>
 8008f36:	2301      	movs	r3, #1
 8008f38:	e000      	b.n	8008f3c <HAL_DMA_Abort+0xdc>
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d013      	beq.n	8008f68 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f022 021e 	bic.w	r2, r2, #30
 8008f4e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	695a      	ldr	r2, [r3, #20]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f5e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	e00a      	b.n	8008f7e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 020e 	bic.w	r2, r2, #14
 8008f76:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a3c      	ldr	r2, [pc, #240]	@ (8009074 <HAL_DMA_Abort+0x214>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d072      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a3a      	ldr	r2, [pc, #232]	@ (8009078 <HAL_DMA_Abort+0x218>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d06d      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a39      	ldr	r2, [pc, #228]	@ (800907c <HAL_DMA_Abort+0x21c>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d068      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a37      	ldr	r2, [pc, #220]	@ (8009080 <HAL_DMA_Abort+0x220>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d063      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a36      	ldr	r2, [pc, #216]	@ (8009084 <HAL_DMA_Abort+0x224>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d05e      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a34      	ldr	r2, [pc, #208]	@ (8009088 <HAL_DMA_Abort+0x228>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d059      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a33      	ldr	r2, [pc, #204]	@ (800908c <HAL_DMA_Abort+0x22c>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d054      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a31      	ldr	r2, [pc, #196]	@ (8009090 <HAL_DMA_Abort+0x230>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d04f      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a30      	ldr	r2, [pc, #192]	@ (8009094 <HAL_DMA_Abort+0x234>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d04a      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a2e      	ldr	r2, [pc, #184]	@ (8009098 <HAL_DMA_Abort+0x238>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d045      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a2d      	ldr	r2, [pc, #180]	@ (800909c <HAL_DMA_Abort+0x23c>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d040      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80090a0 <HAL_DMA_Abort+0x240>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d03b      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80090a4 <HAL_DMA_Abort+0x244>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d036      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a28      	ldr	r2, [pc, #160]	@ (80090a8 <HAL_DMA_Abort+0x248>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d031      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a27      	ldr	r2, [pc, #156]	@ (80090ac <HAL_DMA_Abort+0x24c>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d02c      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a25      	ldr	r2, [pc, #148]	@ (80090b0 <HAL_DMA_Abort+0x250>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d027      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a24      	ldr	r2, [pc, #144]	@ (80090b4 <HAL_DMA_Abort+0x254>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d022      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a22      	ldr	r2, [pc, #136]	@ (80090b8 <HAL_DMA_Abort+0x258>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d01d      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a21      	ldr	r2, [pc, #132]	@ (80090bc <HAL_DMA_Abort+0x25c>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d018      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a1f      	ldr	r2, [pc, #124]	@ (80090c0 <HAL_DMA_Abort+0x260>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d013      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a1e      	ldr	r2, [pc, #120]	@ (80090c4 <HAL_DMA_Abort+0x264>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d00e      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a1c      	ldr	r2, [pc, #112]	@ (80090c8 <HAL_DMA_Abort+0x268>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d009      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a1b      	ldr	r2, [pc, #108]	@ (80090cc <HAL_DMA_Abort+0x26c>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d004      	beq.n	800906e <HAL_DMA_Abort+0x20e>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a19      	ldr	r2, [pc, #100]	@ (80090d0 <HAL_DMA_Abort+0x270>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d132      	bne.n	80090d4 <HAL_DMA_Abort+0x274>
 800906e:	2301      	movs	r3, #1
 8009070:	e031      	b.n	80090d6 <HAL_DMA_Abort+0x276>
 8009072:	bf00      	nop
 8009074:	40020010 	.word	0x40020010
 8009078:	40020028 	.word	0x40020028
 800907c:	40020040 	.word	0x40020040
 8009080:	40020058 	.word	0x40020058
 8009084:	40020070 	.word	0x40020070
 8009088:	40020088 	.word	0x40020088
 800908c:	400200a0 	.word	0x400200a0
 8009090:	400200b8 	.word	0x400200b8
 8009094:	40020410 	.word	0x40020410
 8009098:	40020428 	.word	0x40020428
 800909c:	40020440 	.word	0x40020440
 80090a0:	40020458 	.word	0x40020458
 80090a4:	40020470 	.word	0x40020470
 80090a8:	40020488 	.word	0x40020488
 80090ac:	400204a0 	.word	0x400204a0
 80090b0:	400204b8 	.word	0x400204b8
 80090b4:	58025408 	.word	0x58025408
 80090b8:	5802541c 	.word	0x5802541c
 80090bc:	58025430 	.word	0x58025430
 80090c0:	58025444 	.word	0x58025444
 80090c4:	58025458 	.word	0x58025458
 80090c8:	5802546c 	.word	0x5802546c
 80090cc:	58025480 	.word	0x58025480
 80090d0:	58025494 	.word	0x58025494
 80090d4:	2300      	movs	r3, #0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d007      	beq.n	80090ea <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80090e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a6d      	ldr	r2, [pc, #436]	@ (80092a4 <HAL_DMA_Abort+0x444>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d04a      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a6b      	ldr	r2, [pc, #428]	@ (80092a8 <HAL_DMA_Abort+0x448>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d045      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a6a      	ldr	r2, [pc, #424]	@ (80092ac <HAL_DMA_Abort+0x44c>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d040      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a68      	ldr	r2, [pc, #416]	@ (80092b0 <HAL_DMA_Abort+0x450>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d03b      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a67      	ldr	r2, [pc, #412]	@ (80092b4 <HAL_DMA_Abort+0x454>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d036      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a65      	ldr	r2, [pc, #404]	@ (80092b8 <HAL_DMA_Abort+0x458>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d031      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a64      	ldr	r2, [pc, #400]	@ (80092bc <HAL_DMA_Abort+0x45c>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d02c      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a62      	ldr	r2, [pc, #392]	@ (80092c0 <HAL_DMA_Abort+0x460>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d027      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a61      	ldr	r2, [pc, #388]	@ (80092c4 <HAL_DMA_Abort+0x464>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d022      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a5f      	ldr	r2, [pc, #380]	@ (80092c8 <HAL_DMA_Abort+0x468>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d01d      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a5e      	ldr	r2, [pc, #376]	@ (80092cc <HAL_DMA_Abort+0x46c>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d018      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a5c      	ldr	r2, [pc, #368]	@ (80092d0 <HAL_DMA_Abort+0x470>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d013      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a5b      	ldr	r2, [pc, #364]	@ (80092d4 <HAL_DMA_Abort+0x474>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d00e      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a59      	ldr	r2, [pc, #356]	@ (80092d8 <HAL_DMA_Abort+0x478>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d009      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a58      	ldr	r2, [pc, #352]	@ (80092dc <HAL_DMA_Abort+0x47c>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d004      	beq.n	800918a <HAL_DMA_Abort+0x32a>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a56      	ldr	r2, [pc, #344]	@ (80092e0 <HAL_DMA_Abort+0x480>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d108      	bne.n	800919c <HAL_DMA_Abort+0x33c>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f022 0201 	bic.w	r2, r2, #1
 8009198:	601a      	str	r2, [r3, #0]
 800919a:	e007      	b.n	80091ac <HAL_DMA_Abort+0x34c>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0201 	bic.w	r2, r2, #1
 80091aa:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80091ac:	e013      	b.n	80091d6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80091ae:	f7ff f921 	bl	80083f4 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	2b05      	cmp	r3, #5
 80091ba:	d90c      	bls.n	80091d6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2220      	movs	r2, #32
 80091c0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2203      	movs	r2, #3
 80091c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	e12d      	b.n	8009432 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 0301 	and.w	r3, r3, #1
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d1e5      	bne.n	80091ae <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a2f      	ldr	r2, [pc, #188]	@ (80092a4 <HAL_DMA_Abort+0x444>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d04a      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a2d      	ldr	r2, [pc, #180]	@ (80092a8 <HAL_DMA_Abort+0x448>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d045      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a2c      	ldr	r2, [pc, #176]	@ (80092ac <HAL_DMA_Abort+0x44c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d040      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a2a      	ldr	r2, [pc, #168]	@ (80092b0 <HAL_DMA_Abort+0x450>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d03b      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	4a29      	ldr	r2, [pc, #164]	@ (80092b4 <HAL_DMA_Abort+0x454>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d036      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a27      	ldr	r2, [pc, #156]	@ (80092b8 <HAL_DMA_Abort+0x458>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d031      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a26      	ldr	r2, [pc, #152]	@ (80092bc <HAL_DMA_Abort+0x45c>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d02c      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a24      	ldr	r2, [pc, #144]	@ (80092c0 <HAL_DMA_Abort+0x460>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d027      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a23      	ldr	r2, [pc, #140]	@ (80092c4 <HAL_DMA_Abort+0x464>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d022      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a21      	ldr	r2, [pc, #132]	@ (80092c8 <HAL_DMA_Abort+0x468>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d01d      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a20      	ldr	r2, [pc, #128]	@ (80092cc <HAL_DMA_Abort+0x46c>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d018      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a1e      	ldr	r2, [pc, #120]	@ (80092d0 <HAL_DMA_Abort+0x470>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d013      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a1d      	ldr	r2, [pc, #116]	@ (80092d4 <HAL_DMA_Abort+0x474>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d00e      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a1b      	ldr	r2, [pc, #108]	@ (80092d8 <HAL_DMA_Abort+0x478>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d009      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a1a      	ldr	r2, [pc, #104]	@ (80092dc <HAL_DMA_Abort+0x47c>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d004      	beq.n	8009282 <HAL_DMA_Abort+0x422>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a18      	ldr	r2, [pc, #96]	@ (80092e0 <HAL_DMA_Abort+0x480>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d101      	bne.n	8009286 <HAL_DMA_Abort+0x426>
 8009282:	2301      	movs	r3, #1
 8009284:	e000      	b.n	8009288 <HAL_DMA_Abort+0x428>
 8009286:	2300      	movs	r3, #0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d02b      	beq.n	80092e4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009290:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009296:	f003 031f 	and.w	r3, r3, #31
 800929a:	223f      	movs	r2, #63	@ 0x3f
 800929c:	409a      	lsls	r2, r3
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	609a      	str	r2, [r3, #8]
 80092a2:	e02a      	b.n	80092fa <HAL_DMA_Abort+0x49a>
 80092a4:	40020010 	.word	0x40020010
 80092a8:	40020028 	.word	0x40020028
 80092ac:	40020040 	.word	0x40020040
 80092b0:	40020058 	.word	0x40020058
 80092b4:	40020070 	.word	0x40020070
 80092b8:	40020088 	.word	0x40020088
 80092bc:	400200a0 	.word	0x400200a0
 80092c0:	400200b8 	.word	0x400200b8
 80092c4:	40020410 	.word	0x40020410
 80092c8:	40020428 	.word	0x40020428
 80092cc:	40020440 	.word	0x40020440
 80092d0:	40020458 	.word	0x40020458
 80092d4:	40020470 	.word	0x40020470
 80092d8:	40020488 	.word	0x40020488
 80092dc:	400204a0 	.word	0x400204a0
 80092e0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092e8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ee:	f003 031f 	and.w	r3, r3, #31
 80092f2:	2201      	movs	r2, #1
 80092f4:	409a      	lsls	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a4f      	ldr	r2, [pc, #316]	@ (800943c <HAL_DMA_Abort+0x5dc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d072      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a4d      	ldr	r2, [pc, #308]	@ (8009440 <HAL_DMA_Abort+0x5e0>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d06d      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a4c      	ldr	r2, [pc, #304]	@ (8009444 <HAL_DMA_Abort+0x5e4>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d068      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a4a      	ldr	r2, [pc, #296]	@ (8009448 <HAL_DMA_Abort+0x5e8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d063      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a49      	ldr	r2, [pc, #292]	@ (800944c <HAL_DMA_Abort+0x5ec>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d05e      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a47      	ldr	r2, [pc, #284]	@ (8009450 <HAL_DMA_Abort+0x5f0>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d059      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a46      	ldr	r2, [pc, #280]	@ (8009454 <HAL_DMA_Abort+0x5f4>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d054      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a44      	ldr	r2, [pc, #272]	@ (8009458 <HAL_DMA_Abort+0x5f8>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d04f      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a43      	ldr	r2, [pc, #268]	@ (800945c <HAL_DMA_Abort+0x5fc>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d04a      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a41      	ldr	r2, [pc, #260]	@ (8009460 <HAL_DMA_Abort+0x600>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d045      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a40      	ldr	r2, [pc, #256]	@ (8009464 <HAL_DMA_Abort+0x604>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d040      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a3e      	ldr	r2, [pc, #248]	@ (8009468 <HAL_DMA_Abort+0x608>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d03b      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a3d      	ldr	r2, [pc, #244]	@ (800946c <HAL_DMA_Abort+0x60c>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d036      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a3b      	ldr	r2, [pc, #236]	@ (8009470 <HAL_DMA_Abort+0x610>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d031      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a3a      	ldr	r2, [pc, #232]	@ (8009474 <HAL_DMA_Abort+0x614>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d02c      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a38      	ldr	r2, [pc, #224]	@ (8009478 <HAL_DMA_Abort+0x618>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d027      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a37      	ldr	r2, [pc, #220]	@ (800947c <HAL_DMA_Abort+0x61c>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d022      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a35      	ldr	r2, [pc, #212]	@ (8009480 <HAL_DMA_Abort+0x620>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d01d      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a34      	ldr	r2, [pc, #208]	@ (8009484 <HAL_DMA_Abort+0x624>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d018      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a32      	ldr	r2, [pc, #200]	@ (8009488 <HAL_DMA_Abort+0x628>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d013      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a31      	ldr	r2, [pc, #196]	@ (800948c <HAL_DMA_Abort+0x62c>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d00e      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a2f      	ldr	r2, [pc, #188]	@ (8009490 <HAL_DMA_Abort+0x630>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d009      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a2e      	ldr	r2, [pc, #184]	@ (8009494 <HAL_DMA_Abort+0x634>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d004      	beq.n	80093ea <HAL_DMA_Abort+0x58a>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a2c      	ldr	r2, [pc, #176]	@ (8009498 <HAL_DMA_Abort+0x638>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d101      	bne.n	80093ee <HAL_DMA_Abort+0x58e>
 80093ea:	2301      	movs	r3, #1
 80093ec:	e000      	b.n	80093f0 <HAL_DMA_Abort+0x590>
 80093ee:	2300      	movs	r3, #0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d015      	beq.n	8009420 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80093fc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00c      	beq.n	8009420 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009410:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009414:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800941e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3718      	adds	r7, #24
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	40020010 	.word	0x40020010
 8009440:	40020028 	.word	0x40020028
 8009444:	40020040 	.word	0x40020040
 8009448:	40020058 	.word	0x40020058
 800944c:	40020070 	.word	0x40020070
 8009450:	40020088 	.word	0x40020088
 8009454:	400200a0 	.word	0x400200a0
 8009458:	400200b8 	.word	0x400200b8
 800945c:	40020410 	.word	0x40020410
 8009460:	40020428 	.word	0x40020428
 8009464:	40020440 	.word	0x40020440
 8009468:	40020458 	.word	0x40020458
 800946c:	40020470 	.word	0x40020470
 8009470:	40020488 	.word	0x40020488
 8009474:	400204a0 	.word	0x400204a0
 8009478:	400204b8 	.word	0x400204b8
 800947c:	58025408 	.word	0x58025408
 8009480:	5802541c 	.word	0x5802541c
 8009484:	58025430 	.word	0x58025430
 8009488:	58025444 	.word	0x58025444
 800948c:	58025458 	.word	0x58025458
 8009490:	5802546c 	.word	0x5802546c
 8009494:	58025480 	.word	0x58025480
 8009498:	58025494 	.word	0x58025494

0800949c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d101      	bne.n	80094ae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e237      	b.n	800991e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d004      	beq.n	80094c4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2280      	movs	r2, #128	@ 0x80
 80094be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e22c      	b.n	800991e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a5c      	ldr	r2, [pc, #368]	@ (800963c <HAL_DMA_Abort_IT+0x1a0>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d04a      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a5b      	ldr	r2, [pc, #364]	@ (8009640 <HAL_DMA_Abort_IT+0x1a4>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d045      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4a59      	ldr	r2, [pc, #356]	@ (8009644 <HAL_DMA_Abort_IT+0x1a8>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d040      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a58      	ldr	r2, [pc, #352]	@ (8009648 <HAL_DMA_Abort_IT+0x1ac>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d03b      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a56      	ldr	r2, [pc, #344]	@ (800964c <HAL_DMA_Abort_IT+0x1b0>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d036      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a55      	ldr	r2, [pc, #340]	@ (8009650 <HAL_DMA_Abort_IT+0x1b4>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d031      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a53      	ldr	r2, [pc, #332]	@ (8009654 <HAL_DMA_Abort_IT+0x1b8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d02c      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a52      	ldr	r2, [pc, #328]	@ (8009658 <HAL_DMA_Abort_IT+0x1bc>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d027      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a50      	ldr	r2, [pc, #320]	@ (800965c <HAL_DMA_Abort_IT+0x1c0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d022      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a4f      	ldr	r2, [pc, #316]	@ (8009660 <HAL_DMA_Abort_IT+0x1c4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d01d      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a4d      	ldr	r2, [pc, #308]	@ (8009664 <HAL_DMA_Abort_IT+0x1c8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d018      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a4c      	ldr	r2, [pc, #304]	@ (8009668 <HAL_DMA_Abort_IT+0x1cc>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d013      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a4a      	ldr	r2, [pc, #296]	@ (800966c <HAL_DMA_Abort_IT+0x1d0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d00e      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a49      	ldr	r2, [pc, #292]	@ (8009670 <HAL_DMA_Abort_IT+0x1d4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d009      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a47      	ldr	r2, [pc, #284]	@ (8009674 <HAL_DMA_Abort_IT+0x1d8>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d004      	beq.n	8009564 <HAL_DMA_Abort_IT+0xc8>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a46      	ldr	r2, [pc, #280]	@ (8009678 <HAL_DMA_Abort_IT+0x1dc>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d101      	bne.n	8009568 <HAL_DMA_Abort_IT+0xcc>
 8009564:	2301      	movs	r3, #1
 8009566:	e000      	b.n	800956a <HAL_DMA_Abort_IT+0xce>
 8009568:	2300      	movs	r3, #0
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 8086 	beq.w	800967c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2204      	movs	r2, #4
 8009574:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a2f      	ldr	r2, [pc, #188]	@ (800963c <HAL_DMA_Abort_IT+0x1a0>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d04a      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a2e      	ldr	r2, [pc, #184]	@ (8009640 <HAL_DMA_Abort_IT+0x1a4>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d045      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a2c      	ldr	r2, [pc, #176]	@ (8009644 <HAL_DMA_Abort_IT+0x1a8>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d040      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a2b      	ldr	r2, [pc, #172]	@ (8009648 <HAL_DMA_Abort_IT+0x1ac>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d03b      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a29      	ldr	r2, [pc, #164]	@ (800964c <HAL_DMA_Abort_IT+0x1b0>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d036      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a28      	ldr	r2, [pc, #160]	@ (8009650 <HAL_DMA_Abort_IT+0x1b4>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d031      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a26      	ldr	r2, [pc, #152]	@ (8009654 <HAL_DMA_Abort_IT+0x1b8>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d02c      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a25      	ldr	r2, [pc, #148]	@ (8009658 <HAL_DMA_Abort_IT+0x1bc>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d027      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a23      	ldr	r2, [pc, #140]	@ (800965c <HAL_DMA_Abort_IT+0x1c0>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d022      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a22      	ldr	r2, [pc, #136]	@ (8009660 <HAL_DMA_Abort_IT+0x1c4>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d01d      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a20      	ldr	r2, [pc, #128]	@ (8009664 <HAL_DMA_Abort_IT+0x1c8>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d018      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009668 <HAL_DMA_Abort_IT+0x1cc>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d013      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a1d      	ldr	r2, [pc, #116]	@ (800966c <HAL_DMA_Abort_IT+0x1d0>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d00e      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a1c      	ldr	r2, [pc, #112]	@ (8009670 <HAL_DMA_Abort_IT+0x1d4>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d009      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a1a      	ldr	r2, [pc, #104]	@ (8009674 <HAL_DMA_Abort_IT+0x1d8>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d004      	beq.n	8009618 <HAL_DMA_Abort_IT+0x17c>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a19      	ldr	r2, [pc, #100]	@ (8009678 <HAL_DMA_Abort_IT+0x1dc>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d108      	bne.n	800962a <HAL_DMA_Abort_IT+0x18e>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f022 0201 	bic.w	r2, r2, #1
 8009626:	601a      	str	r2, [r3, #0]
 8009628:	e178      	b.n	800991c <HAL_DMA_Abort_IT+0x480>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f022 0201 	bic.w	r2, r2, #1
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e16f      	b.n	800991c <HAL_DMA_Abort_IT+0x480>
 800963c:	40020010 	.word	0x40020010
 8009640:	40020028 	.word	0x40020028
 8009644:	40020040 	.word	0x40020040
 8009648:	40020058 	.word	0x40020058
 800964c:	40020070 	.word	0x40020070
 8009650:	40020088 	.word	0x40020088
 8009654:	400200a0 	.word	0x400200a0
 8009658:	400200b8 	.word	0x400200b8
 800965c:	40020410 	.word	0x40020410
 8009660:	40020428 	.word	0x40020428
 8009664:	40020440 	.word	0x40020440
 8009668:	40020458 	.word	0x40020458
 800966c:	40020470 	.word	0x40020470
 8009670:	40020488 	.word	0x40020488
 8009674:	400204a0 	.word	0x400204a0
 8009678:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f022 020e 	bic.w	r2, r2, #14
 800968a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a6c      	ldr	r2, [pc, #432]	@ (8009844 <HAL_DMA_Abort_IT+0x3a8>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d04a      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a6b      	ldr	r2, [pc, #428]	@ (8009848 <HAL_DMA_Abort_IT+0x3ac>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d045      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a69      	ldr	r2, [pc, #420]	@ (800984c <HAL_DMA_Abort_IT+0x3b0>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d040      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a68      	ldr	r2, [pc, #416]	@ (8009850 <HAL_DMA_Abort_IT+0x3b4>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d03b      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a66      	ldr	r2, [pc, #408]	@ (8009854 <HAL_DMA_Abort_IT+0x3b8>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d036      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a65      	ldr	r2, [pc, #404]	@ (8009858 <HAL_DMA_Abort_IT+0x3bc>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d031      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a63      	ldr	r2, [pc, #396]	@ (800985c <HAL_DMA_Abort_IT+0x3c0>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d02c      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a62      	ldr	r2, [pc, #392]	@ (8009860 <HAL_DMA_Abort_IT+0x3c4>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d027      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a60      	ldr	r2, [pc, #384]	@ (8009864 <HAL_DMA_Abort_IT+0x3c8>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d022      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a5f      	ldr	r2, [pc, #380]	@ (8009868 <HAL_DMA_Abort_IT+0x3cc>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d01d      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a5d      	ldr	r2, [pc, #372]	@ (800986c <HAL_DMA_Abort_IT+0x3d0>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d018      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a5c      	ldr	r2, [pc, #368]	@ (8009870 <HAL_DMA_Abort_IT+0x3d4>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d013      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a5a      	ldr	r2, [pc, #360]	@ (8009874 <HAL_DMA_Abort_IT+0x3d8>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d00e      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a59      	ldr	r2, [pc, #356]	@ (8009878 <HAL_DMA_Abort_IT+0x3dc>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d009      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a57      	ldr	r2, [pc, #348]	@ (800987c <HAL_DMA_Abort_IT+0x3e0>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d004      	beq.n	800972c <HAL_DMA_Abort_IT+0x290>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a56      	ldr	r2, [pc, #344]	@ (8009880 <HAL_DMA_Abort_IT+0x3e4>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d108      	bne.n	800973e <HAL_DMA_Abort_IT+0x2a2>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f022 0201 	bic.w	r2, r2, #1
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	e007      	b.n	800974e <HAL_DMA_Abort_IT+0x2b2>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f022 0201 	bic.w	r2, r2, #1
 800974c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a3c      	ldr	r2, [pc, #240]	@ (8009844 <HAL_DMA_Abort_IT+0x3a8>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d072      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a3a      	ldr	r2, [pc, #232]	@ (8009848 <HAL_DMA_Abort_IT+0x3ac>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d06d      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a39      	ldr	r2, [pc, #228]	@ (800984c <HAL_DMA_Abort_IT+0x3b0>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d068      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a37      	ldr	r2, [pc, #220]	@ (8009850 <HAL_DMA_Abort_IT+0x3b4>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d063      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a36      	ldr	r2, [pc, #216]	@ (8009854 <HAL_DMA_Abort_IT+0x3b8>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d05e      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a34      	ldr	r2, [pc, #208]	@ (8009858 <HAL_DMA_Abort_IT+0x3bc>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d059      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a33      	ldr	r2, [pc, #204]	@ (800985c <HAL_DMA_Abort_IT+0x3c0>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d054      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a31      	ldr	r2, [pc, #196]	@ (8009860 <HAL_DMA_Abort_IT+0x3c4>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d04f      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a30      	ldr	r2, [pc, #192]	@ (8009864 <HAL_DMA_Abort_IT+0x3c8>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d04a      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a2e      	ldr	r2, [pc, #184]	@ (8009868 <HAL_DMA_Abort_IT+0x3cc>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d045      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a2d      	ldr	r2, [pc, #180]	@ (800986c <HAL_DMA_Abort_IT+0x3d0>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d040      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a2b      	ldr	r2, [pc, #172]	@ (8009870 <HAL_DMA_Abort_IT+0x3d4>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d03b      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a2a      	ldr	r2, [pc, #168]	@ (8009874 <HAL_DMA_Abort_IT+0x3d8>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d036      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a28      	ldr	r2, [pc, #160]	@ (8009878 <HAL_DMA_Abort_IT+0x3dc>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d031      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a27      	ldr	r2, [pc, #156]	@ (800987c <HAL_DMA_Abort_IT+0x3e0>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d02c      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a25      	ldr	r2, [pc, #148]	@ (8009880 <HAL_DMA_Abort_IT+0x3e4>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d027      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a24      	ldr	r2, [pc, #144]	@ (8009884 <HAL_DMA_Abort_IT+0x3e8>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d022      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a22      	ldr	r2, [pc, #136]	@ (8009888 <HAL_DMA_Abort_IT+0x3ec>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d01d      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a21      	ldr	r2, [pc, #132]	@ (800988c <HAL_DMA_Abort_IT+0x3f0>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d018      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a1f      	ldr	r2, [pc, #124]	@ (8009890 <HAL_DMA_Abort_IT+0x3f4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d013      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a1e      	ldr	r2, [pc, #120]	@ (8009894 <HAL_DMA_Abort_IT+0x3f8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d00e      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a1c      	ldr	r2, [pc, #112]	@ (8009898 <HAL_DMA_Abort_IT+0x3fc>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d009      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a1b      	ldr	r2, [pc, #108]	@ (800989c <HAL_DMA_Abort_IT+0x400>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d004      	beq.n	800983e <HAL_DMA_Abort_IT+0x3a2>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a19      	ldr	r2, [pc, #100]	@ (80098a0 <HAL_DMA_Abort_IT+0x404>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d132      	bne.n	80098a4 <HAL_DMA_Abort_IT+0x408>
 800983e:	2301      	movs	r3, #1
 8009840:	e031      	b.n	80098a6 <HAL_DMA_Abort_IT+0x40a>
 8009842:	bf00      	nop
 8009844:	40020010 	.word	0x40020010
 8009848:	40020028 	.word	0x40020028
 800984c:	40020040 	.word	0x40020040
 8009850:	40020058 	.word	0x40020058
 8009854:	40020070 	.word	0x40020070
 8009858:	40020088 	.word	0x40020088
 800985c:	400200a0 	.word	0x400200a0
 8009860:	400200b8 	.word	0x400200b8
 8009864:	40020410 	.word	0x40020410
 8009868:	40020428 	.word	0x40020428
 800986c:	40020440 	.word	0x40020440
 8009870:	40020458 	.word	0x40020458
 8009874:	40020470 	.word	0x40020470
 8009878:	40020488 	.word	0x40020488
 800987c:	400204a0 	.word	0x400204a0
 8009880:	400204b8 	.word	0x400204b8
 8009884:	58025408 	.word	0x58025408
 8009888:	5802541c 	.word	0x5802541c
 800988c:	58025430 	.word	0x58025430
 8009890:	58025444 	.word	0x58025444
 8009894:	58025458 	.word	0x58025458
 8009898:	5802546c 	.word	0x5802546c
 800989c:	58025480 	.word	0x58025480
 80098a0:	58025494 	.word	0x58025494
 80098a4:	2300      	movs	r3, #0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d028      	beq.n	80098fc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098b8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098be:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098c4:	f003 031f 	and.w	r3, r3, #31
 80098c8:	2201      	movs	r2, #1
 80098ca:	409a      	lsls	r2, r3
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80098d8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00c      	beq.n	80098fc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098f0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80098fa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2201      	movs	r2, #1
 8009900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009910:	2b00      	cmp	r3, #0
 8009912:	d003      	beq.n	800991c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop

08009928 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b08a      	sub	sp, #40	@ 0x28
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009930:	2300      	movs	r3, #0
 8009932:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009934:	4b67      	ldr	r3, [pc, #412]	@ (8009ad4 <HAL_DMA_IRQHandler+0x1ac>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a67      	ldr	r2, [pc, #412]	@ (8009ad8 <HAL_DMA_IRQHandler+0x1b0>)
 800993a:	fba2 2303 	umull	r2, r3, r2, r3
 800993e:	0a9b      	lsrs	r3, r3, #10
 8009940:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009946:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800994c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800994e:	6a3b      	ldr	r3, [r7, #32]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a5f      	ldr	r2, [pc, #380]	@ (8009adc <HAL_DMA_IRQHandler+0x1b4>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d04a      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a5d      	ldr	r2, [pc, #372]	@ (8009ae0 <HAL_DMA_IRQHandler+0x1b8>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d045      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a5c      	ldr	r2, [pc, #368]	@ (8009ae4 <HAL_DMA_IRQHandler+0x1bc>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d040      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a5a      	ldr	r2, [pc, #360]	@ (8009ae8 <HAL_DMA_IRQHandler+0x1c0>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d03b      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a59      	ldr	r2, [pc, #356]	@ (8009aec <HAL_DMA_IRQHandler+0x1c4>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d036      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a57      	ldr	r2, [pc, #348]	@ (8009af0 <HAL_DMA_IRQHandler+0x1c8>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d031      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a56      	ldr	r2, [pc, #344]	@ (8009af4 <HAL_DMA_IRQHandler+0x1cc>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d02c      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a54      	ldr	r2, [pc, #336]	@ (8009af8 <HAL_DMA_IRQHandler+0x1d0>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d027      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a53      	ldr	r2, [pc, #332]	@ (8009afc <HAL_DMA_IRQHandler+0x1d4>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d022      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a51      	ldr	r2, [pc, #324]	@ (8009b00 <HAL_DMA_IRQHandler+0x1d8>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d01d      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4a50      	ldr	r2, [pc, #320]	@ (8009b04 <HAL_DMA_IRQHandler+0x1dc>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d018      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a4e      	ldr	r2, [pc, #312]	@ (8009b08 <HAL_DMA_IRQHandler+0x1e0>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d013      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a4d      	ldr	r2, [pc, #308]	@ (8009b0c <HAL_DMA_IRQHandler+0x1e4>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d00e      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a4b      	ldr	r2, [pc, #300]	@ (8009b10 <HAL_DMA_IRQHandler+0x1e8>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d009      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a4a      	ldr	r2, [pc, #296]	@ (8009b14 <HAL_DMA_IRQHandler+0x1ec>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d004      	beq.n	80099fa <HAL_DMA_IRQHandler+0xd2>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a48      	ldr	r2, [pc, #288]	@ (8009b18 <HAL_DMA_IRQHandler+0x1f0>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d101      	bne.n	80099fe <HAL_DMA_IRQHandler+0xd6>
 80099fa:	2301      	movs	r3, #1
 80099fc:	e000      	b.n	8009a00 <HAL_DMA_IRQHandler+0xd8>
 80099fe:	2300      	movs	r3, #0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 842b 	beq.w	800a25c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a0a:	f003 031f 	and.w	r3, r3, #31
 8009a0e:	2208      	movs	r2, #8
 8009a10:	409a      	lsls	r2, r3
 8009a12:	69bb      	ldr	r3, [r7, #24]
 8009a14:	4013      	ands	r3, r2
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 80a2 	beq.w	8009b60 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a2e      	ldr	r2, [pc, #184]	@ (8009adc <HAL_DMA_IRQHandler+0x1b4>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d04a      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a2d      	ldr	r2, [pc, #180]	@ (8009ae0 <HAL_DMA_IRQHandler+0x1b8>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d045      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a2b      	ldr	r2, [pc, #172]	@ (8009ae4 <HAL_DMA_IRQHandler+0x1bc>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d040      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ae8 <HAL_DMA_IRQHandler+0x1c0>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d03b      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a28      	ldr	r2, [pc, #160]	@ (8009aec <HAL_DMA_IRQHandler+0x1c4>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d036      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a27      	ldr	r2, [pc, #156]	@ (8009af0 <HAL_DMA_IRQHandler+0x1c8>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d031      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a25      	ldr	r2, [pc, #148]	@ (8009af4 <HAL_DMA_IRQHandler+0x1cc>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d02c      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a24      	ldr	r2, [pc, #144]	@ (8009af8 <HAL_DMA_IRQHandler+0x1d0>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d027      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a22      	ldr	r2, [pc, #136]	@ (8009afc <HAL_DMA_IRQHandler+0x1d4>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d022      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a21      	ldr	r2, [pc, #132]	@ (8009b00 <HAL_DMA_IRQHandler+0x1d8>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d01d      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a1f      	ldr	r2, [pc, #124]	@ (8009b04 <HAL_DMA_IRQHandler+0x1dc>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d018      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a1e      	ldr	r2, [pc, #120]	@ (8009b08 <HAL_DMA_IRQHandler+0x1e0>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d013      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a1c      	ldr	r2, [pc, #112]	@ (8009b0c <HAL_DMA_IRQHandler+0x1e4>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d00e      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8009b10 <HAL_DMA_IRQHandler+0x1e8>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d009      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a19      	ldr	r2, [pc, #100]	@ (8009b14 <HAL_DMA_IRQHandler+0x1ec>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d004      	beq.n	8009abc <HAL_DMA_IRQHandler+0x194>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a18      	ldr	r2, [pc, #96]	@ (8009b18 <HAL_DMA_IRQHandler+0x1f0>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d12f      	bne.n	8009b1c <HAL_DMA_IRQHandler+0x1f4>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f003 0304 	and.w	r3, r3, #4
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	bf14      	ite	ne
 8009aca:	2301      	movne	r3, #1
 8009acc:	2300      	moveq	r3, #0
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	e02e      	b.n	8009b30 <HAL_DMA_IRQHandler+0x208>
 8009ad2:	bf00      	nop
 8009ad4:	24000064 	.word	0x24000064
 8009ad8:	1b4e81b5 	.word	0x1b4e81b5
 8009adc:	40020010 	.word	0x40020010
 8009ae0:	40020028 	.word	0x40020028
 8009ae4:	40020040 	.word	0x40020040
 8009ae8:	40020058 	.word	0x40020058
 8009aec:	40020070 	.word	0x40020070
 8009af0:	40020088 	.word	0x40020088
 8009af4:	400200a0 	.word	0x400200a0
 8009af8:	400200b8 	.word	0x400200b8
 8009afc:	40020410 	.word	0x40020410
 8009b00:	40020428 	.word	0x40020428
 8009b04:	40020440 	.word	0x40020440
 8009b08:	40020458 	.word	0x40020458
 8009b0c:	40020470 	.word	0x40020470
 8009b10:	40020488 	.word	0x40020488
 8009b14:	400204a0 	.word	0x400204a0
 8009b18:	400204b8 	.word	0x400204b8
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f003 0308 	and.w	r3, r3, #8
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	bf14      	ite	ne
 8009b2a:	2301      	movne	r3, #1
 8009b2c:	2300      	moveq	r3, #0
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d015      	beq.n	8009b60 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f022 0204 	bic.w	r2, r2, #4
 8009b42:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b48:	f003 031f 	and.w	r3, r3, #31
 8009b4c:	2208      	movs	r2, #8
 8009b4e:	409a      	lsls	r2, r3
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b58:	f043 0201 	orr.w	r2, r3, #1
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b64:	f003 031f 	and.w	r3, r3, #31
 8009b68:	69ba      	ldr	r2, [r7, #24]
 8009b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d06e      	beq.n	8009c54 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a69      	ldr	r2, [pc, #420]	@ (8009d20 <HAL_DMA_IRQHandler+0x3f8>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d04a      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a67      	ldr	r2, [pc, #412]	@ (8009d24 <HAL_DMA_IRQHandler+0x3fc>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d045      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a66      	ldr	r2, [pc, #408]	@ (8009d28 <HAL_DMA_IRQHandler+0x400>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d040      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a64      	ldr	r2, [pc, #400]	@ (8009d2c <HAL_DMA_IRQHandler+0x404>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d03b      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	4a63      	ldr	r2, [pc, #396]	@ (8009d30 <HAL_DMA_IRQHandler+0x408>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d036      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a61      	ldr	r2, [pc, #388]	@ (8009d34 <HAL_DMA_IRQHandler+0x40c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d031      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a60      	ldr	r2, [pc, #384]	@ (8009d38 <HAL_DMA_IRQHandler+0x410>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d02c      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a5e      	ldr	r2, [pc, #376]	@ (8009d3c <HAL_DMA_IRQHandler+0x414>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d027      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a5d      	ldr	r2, [pc, #372]	@ (8009d40 <HAL_DMA_IRQHandler+0x418>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d022      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a5b      	ldr	r2, [pc, #364]	@ (8009d44 <HAL_DMA_IRQHandler+0x41c>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d01d      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a5a      	ldr	r2, [pc, #360]	@ (8009d48 <HAL_DMA_IRQHandler+0x420>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d018      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a58      	ldr	r2, [pc, #352]	@ (8009d4c <HAL_DMA_IRQHandler+0x424>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d013      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a57      	ldr	r2, [pc, #348]	@ (8009d50 <HAL_DMA_IRQHandler+0x428>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d00e      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a55      	ldr	r2, [pc, #340]	@ (8009d54 <HAL_DMA_IRQHandler+0x42c>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d009      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a54      	ldr	r2, [pc, #336]	@ (8009d58 <HAL_DMA_IRQHandler+0x430>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d004      	beq.n	8009c16 <HAL_DMA_IRQHandler+0x2ee>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a52      	ldr	r2, [pc, #328]	@ (8009d5c <HAL_DMA_IRQHandler+0x434>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d10a      	bne.n	8009c2c <HAL_DMA_IRQHandler+0x304>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	bf14      	ite	ne
 8009c24:	2301      	movne	r3, #1
 8009c26:	2300      	moveq	r3, #0
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	e003      	b.n	8009c34 <HAL_DMA_IRQHandler+0x30c>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	2300      	movs	r3, #0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d00d      	beq.n	8009c54 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c3c:	f003 031f 	and.w	r3, r3, #31
 8009c40:	2201      	movs	r2, #1
 8009c42:	409a      	lsls	r2, r3
 8009c44:	6a3b      	ldr	r3, [r7, #32]
 8009c46:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c4c:	f043 0202 	orr.w	r2, r3, #2
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c58:	f003 031f 	and.w	r3, r3, #31
 8009c5c:	2204      	movs	r2, #4
 8009c5e:	409a      	lsls	r2, r3
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	4013      	ands	r3, r2
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	f000 808f 	beq.w	8009d88 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8009d20 <HAL_DMA_IRQHandler+0x3f8>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d04a      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4a2a      	ldr	r2, [pc, #168]	@ (8009d24 <HAL_DMA_IRQHandler+0x3fc>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d045      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a29      	ldr	r2, [pc, #164]	@ (8009d28 <HAL_DMA_IRQHandler+0x400>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d040      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a27      	ldr	r2, [pc, #156]	@ (8009d2c <HAL_DMA_IRQHandler+0x404>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d03b      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a26      	ldr	r2, [pc, #152]	@ (8009d30 <HAL_DMA_IRQHandler+0x408>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d036      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a24      	ldr	r2, [pc, #144]	@ (8009d34 <HAL_DMA_IRQHandler+0x40c>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d031      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a23      	ldr	r2, [pc, #140]	@ (8009d38 <HAL_DMA_IRQHandler+0x410>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d02c      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a21      	ldr	r2, [pc, #132]	@ (8009d3c <HAL_DMA_IRQHandler+0x414>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d027      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a20      	ldr	r2, [pc, #128]	@ (8009d40 <HAL_DMA_IRQHandler+0x418>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d022      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8009d44 <HAL_DMA_IRQHandler+0x41c>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d01d      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a1d      	ldr	r2, [pc, #116]	@ (8009d48 <HAL_DMA_IRQHandler+0x420>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d018      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8009d4c <HAL_DMA_IRQHandler+0x424>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d013      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8009d50 <HAL_DMA_IRQHandler+0x428>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d00e      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a18      	ldr	r2, [pc, #96]	@ (8009d54 <HAL_DMA_IRQHandler+0x42c>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d009      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a17      	ldr	r2, [pc, #92]	@ (8009d58 <HAL_DMA_IRQHandler+0x430>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d004      	beq.n	8009d0a <HAL_DMA_IRQHandler+0x3e2>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a15      	ldr	r2, [pc, #84]	@ (8009d5c <HAL_DMA_IRQHandler+0x434>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d12a      	bne.n	8009d60 <HAL_DMA_IRQHandler+0x438>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f003 0302 	and.w	r3, r3, #2
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	bf14      	ite	ne
 8009d18:	2301      	movne	r3, #1
 8009d1a:	2300      	moveq	r3, #0
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	e023      	b.n	8009d68 <HAL_DMA_IRQHandler+0x440>
 8009d20:	40020010 	.word	0x40020010
 8009d24:	40020028 	.word	0x40020028
 8009d28:	40020040 	.word	0x40020040
 8009d2c:	40020058 	.word	0x40020058
 8009d30:	40020070 	.word	0x40020070
 8009d34:	40020088 	.word	0x40020088
 8009d38:	400200a0 	.word	0x400200a0
 8009d3c:	400200b8 	.word	0x400200b8
 8009d40:	40020410 	.word	0x40020410
 8009d44:	40020428 	.word	0x40020428
 8009d48:	40020440 	.word	0x40020440
 8009d4c:	40020458 	.word	0x40020458
 8009d50:	40020470 	.word	0x40020470
 8009d54:	40020488 	.word	0x40020488
 8009d58:	400204a0 	.word	0x400204a0
 8009d5c:	400204b8 	.word	0x400204b8
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2300      	movs	r3, #0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d00d      	beq.n	8009d88 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d70:	f003 031f 	and.w	r3, r3, #31
 8009d74:	2204      	movs	r2, #4
 8009d76:	409a      	lsls	r2, r3
 8009d78:	6a3b      	ldr	r3, [r7, #32]
 8009d7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d80:	f043 0204 	orr.w	r2, r3, #4
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d8c:	f003 031f 	and.w	r3, r3, #31
 8009d90:	2210      	movs	r2, #16
 8009d92:	409a      	lsls	r2, r3
 8009d94:	69bb      	ldr	r3, [r7, #24]
 8009d96:	4013      	ands	r3, r2
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 80a6 	beq.w	8009eea <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a85      	ldr	r2, [pc, #532]	@ (8009fb8 <HAL_DMA_IRQHandler+0x690>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d04a      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a83      	ldr	r2, [pc, #524]	@ (8009fbc <HAL_DMA_IRQHandler+0x694>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d045      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	4a82      	ldr	r2, [pc, #520]	@ (8009fc0 <HAL_DMA_IRQHandler+0x698>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d040      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a80      	ldr	r2, [pc, #512]	@ (8009fc4 <HAL_DMA_IRQHandler+0x69c>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d03b      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4a7f      	ldr	r2, [pc, #508]	@ (8009fc8 <HAL_DMA_IRQHandler+0x6a0>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d036      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4a7d      	ldr	r2, [pc, #500]	@ (8009fcc <HAL_DMA_IRQHandler+0x6a4>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d031      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a7c      	ldr	r2, [pc, #496]	@ (8009fd0 <HAL_DMA_IRQHandler+0x6a8>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d02c      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a7a      	ldr	r2, [pc, #488]	@ (8009fd4 <HAL_DMA_IRQHandler+0x6ac>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d027      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a79      	ldr	r2, [pc, #484]	@ (8009fd8 <HAL_DMA_IRQHandler+0x6b0>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d022      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a77      	ldr	r2, [pc, #476]	@ (8009fdc <HAL_DMA_IRQHandler+0x6b4>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d01d      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a76      	ldr	r2, [pc, #472]	@ (8009fe0 <HAL_DMA_IRQHandler+0x6b8>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d018      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a74      	ldr	r2, [pc, #464]	@ (8009fe4 <HAL_DMA_IRQHandler+0x6bc>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d013      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a73      	ldr	r2, [pc, #460]	@ (8009fe8 <HAL_DMA_IRQHandler+0x6c0>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d00e      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a71      	ldr	r2, [pc, #452]	@ (8009fec <HAL_DMA_IRQHandler+0x6c4>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d009      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	4a70      	ldr	r2, [pc, #448]	@ (8009ff0 <HAL_DMA_IRQHandler+0x6c8>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d004      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x516>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	4a6e      	ldr	r2, [pc, #440]	@ (8009ff4 <HAL_DMA_IRQHandler+0x6cc>)
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	d10a      	bne.n	8009e54 <HAL_DMA_IRQHandler+0x52c>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f003 0308 	and.w	r3, r3, #8
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	bf14      	ite	ne
 8009e4c:	2301      	movne	r3, #1
 8009e4e:	2300      	moveq	r3, #0
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	e009      	b.n	8009e68 <HAL_DMA_IRQHandler+0x540>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f003 0304 	and.w	r3, r3, #4
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	bf14      	ite	ne
 8009e62:	2301      	movne	r3, #1
 8009e64:	2300      	moveq	r3, #0
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d03e      	beq.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e70:	f003 031f 	and.w	r3, r3, #31
 8009e74:	2210      	movs	r2, #16
 8009e76:	409a      	lsls	r2, r3
 8009e78:	6a3b      	ldr	r3, [r7, #32]
 8009e7a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d018      	beq.n	8009ebc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d108      	bne.n	8009eaa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d024      	beq.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	4798      	blx	r3
 8009ea8:	e01f      	b.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d01b      	beq.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	4798      	blx	r3
 8009eba:	e016      	b.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d107      	bne.n	8009eda <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f022 0208 	bic.w	r2, r2, #8
 8009ed8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d003      	beq.n	8009eea <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eee:	f003 031f 	and.w	r3, r3, #31
 8009ef2:	2220      	movs	r2, #32
 8009ef4:	409a      	lsls	r2, r3
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	4013      	ands	r3, r2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	f000 8110 	beq.w	800a120 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a2c      	ldr	r2, [pc, #176]	@ (8009fb8 <HAL_DMA_IRQHandler+0x690>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d04a      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4a2b      	ldr	r2, [pc, #172]	@ (8009fbc <HAL_DMA_IRQHandler+0x694>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d045      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a29      	ldr	r2, [pc, #164]	@ (8009fc0 <HAL_DMA_IRQHandler+0x698>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d040      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a28      	ldr	r2, [pc, #160]	@ (8009fc4 <HAL_DMA_IRQHandler+0x69c>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d03b      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a26      	ldr	r2, [pc, #152]	@ (8009fc8 <HAL_DMA_IRQHandler+0x6a0>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d036      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a25      	ldr	r2, [pc, #148]	@ (8009fcc <HAL_DMA_IRQHandler+0x6a4>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d031      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a23      	ldr	r2, [pc, #140]	@ (8009fd0 <HAL_DMA_IRQHandler+0x6a8>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d02c      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a22      	ldr	r2, [pc, #136]	@ (8009fd4 <HAL_DMA_IRQHandler+0x6ac>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d027      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a20      	ldr	r2, [pc, #128]	@ (8009fd8 <HAL_DMA_IRQHandler+0x6b0>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d022      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8009fdc <HAL_DMA_IRQHandler+0x6b4>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d01d      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a1d      	ldr	r2, [pc, #116]	@ (8009fe0 <HAL_DMA_IRQHandler+0x6b8>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d018      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a1c      	ldr	r2, [pc, #112]	@ (8009fe4 <HAL_DMA_IRQHandler+0x6bc>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d013      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8009fe8 <HAL_DMA_IRQHandler+0x6c0>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d00e      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a19      	ldr	r2, [pc, #100]	@ (8009fec <HAL_DMA_IRQHandler+0x6c4>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d009      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a17      	ldr	r2, [pc, #92]	@ (8009ff0 <HAL_DMA_IRQHandler+0x6c8>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d004      	beq.n	8009fa0 <HAL_DMA_IRQHandler+0x678>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a16      	ldr	r2, [pc, #88]	@ (8009ff4 <HAL_DMA_IRQHandler+0x6cc>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d12b      	bne.n	8009ff8 <HAL_DMA_IRQHandler+0x6d0>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0310 	and.w	r3, r3, #16
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	bf14      	ite	ne
 8009fae:	2301      	movne	r3, #1
 8009fb0:	2300      	moveq	r3, #0
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	e02a      	b.n	800a00c <HAL_DMA_IRQHandler+0x6e4>
 8009fb6:	bf00      	nop
 8009fb8:	40020010 	.word	0x40020010
 8009fbc:	40020028 	.word	0x40020028
 8009fc0:	40020040 	.word	0x40020040
 8009fc4:	40020058 	.word	0x40020058
 8009fc8:	40020070 	.word	0x40020070
 8009fcc:	40020088 	.word	0x40020088
 8009fd0:	400200a0 	.word	0x400200a0
 8009fd4:	400200b8 	.word	0x400200b8
 8009fd8:	40020410 	.word	0x40020410
 8009fdc:	40020428 	.word	0x40020428
 8009fe0:	40020440 	.word	0x40020440
 8009fe4:	40020458 	.word	0x40020458
 8009fe8:	40020470 	.word	0x40020470
 8009fec:	40020488 	.word	0x40020488
 8009ff0:	400204a0 	.word	0x400204a0
 8009ff4:	400204b8 	.word	0x400204b8
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f003 0302 	and.w	r3, r3, #2
 800a002:	2b00      	cmp	r3, #0
 800a004:	bf14      	ite	ne
 800a006:	2301      	movne	r3, #1
 800a008:	2300      	moveq	r3, #0
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 8087 	beq.w	800a120 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a016:	f003 031f 	and.w	r3, r3, #31
 800a01a:	2220      	movs	r2, #32
 800a01c:	409a      	lsls	r2, r3
 800a01e:	6a3b      	ldr	r3, [r7, #32]
 800a020:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	2b04      	cmp	r3, #4
 800a02c:	d139      	bne.n	800a0a2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f022 0216 	bic.w	r2, r2, #22
 800a03c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	695a      	ldr	r2, [r3, #20]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a04c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a052:	2b00      	cmp	r3, #0
 800a054:	d103      	bne.n	800a05e <HAL_DMA_IRQHandler+0x736>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d007      	beq.n	800a06e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f022 0208 	bic.w	r2, r2, #8
 800a06c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a072:	f003 031f 	and.w	r3, r3, #31
 800a076:	223f      	movs	r2, #63	@ 0x3f
 800a078:	409a      	lsls	r2, r3
 800a07a:	6a3b      	ldr	r3, [r7, #32]
 800a07c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2201      	movs	r2, #1
 800a082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2200      	movs	r2, #0
 800a08a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a092:	2b00      	cmp	r3, #0
 800a094:	f000 834a 	beq.w	800a72c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	4798      	blx	r3
          }
          return;
 800a0a0:	e344      	b.n	800a72c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d018      	beq.n	800a0e2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d108      	bne.n	800a0d0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d02c      	beq.n	800a120 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	4798      	blx	r3
 800a0ce:	e027      	b.n	800a120 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d023      	beq.n	800a120 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	4798      	blx	r3
 800a0e0:	e01e      	b.n	800a120 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d10f      	bne.n	800a110 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f022 0210 	bic.w	r2, r2, #16
 800a0fe:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a114:	2b00      	cmp	r3, #0
 800a116:	d003      	beq.n	800a120 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 8306 	beq.w	800a736 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a12e:	f003 0301 	and.w	r3, r3, #1
 800a132:	2b00      	cmp	r3, #0
 800a134:	f000 8088 	beq.w	800a248 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2204      	movs	r2, #4
 800a13c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a7a      	ldr	r2, [pc, #488]	@ (800a330 <HAL_DMA_IRQHandler+0xa08>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d04a      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a79      	ldr	r2, [pc, #484]	@ (800a334 <HAL_DMA_IRQHandler+0xa0c>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d045      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a77      	ldr	r2, [pc, #476]	@ (800a338 <HAL_DMA_IRQHandler+0xa10>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d040      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a76      	ldr	r2, [pc, #472]	@ (800a33c <HAL_DMA_IRQHandler+0xa14>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d03b      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4a74      	ldr	r2, [pc, #464]	@ (800a340 <HAL_DMA_IRQHandler+0xa18>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d036      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a73      	ldr	r2, [pc, #460]	@ (800a344 <HAL_DMA_IRQHandler+0xa1c>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d031      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a71      	ldr	r2, [pc, #452]	@ (800a348 <HAL_DMA_IRQHandler+0xa20>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d02c      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a70      	ldr	r2, [pc, #448]	@ (800a34c <HAL_DMA_IRQHandler+0xa24>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d027      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a6e      	ldr	r2, [pc, #440]	@ (800a350 <HAL_DMA_IRQHandler+0xa28>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d022      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a6d      	ldr	r2, [pc, #436]	@ (800a354 <HAL_DMA_IRQHandler+0xa2c>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d01d      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a6b      	ldr	r2, [pc, #428]	@ (800a358 <HAL_DMA_IRQHandler+0xa30>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d018      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a6a      	ldr	r2, [pc, #424]	@ (800a35c <HAL_DMA_IRQHandler+0xa34>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d013      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a68      	ldr	r2, [pc, #416]	@ (800a360 <HAL_DMA_IRQHandler+0xa38>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d00e      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a67      	ldr	r2, [pc, #412]	@ (800a364 <HAL_DMA_IRQHandler+0xa3c>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d009      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a65      	ldr	r2, [pc, #404]	@ (800a368 <HAL_DMA_IRQHandler+0xa40>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d004      	beq.n	800a1e0 <HAL_DMA_IRQHandler+0x8b8>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a64      	ldr	r2, [pc, #400]	@ (800a36c <HAL_DMA_IRQHandler+0xa44>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d108      	bne.n	800a1f2 <HAL_DMA_IRQHandler+0x8ca>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f022 0201 	bic.w	r2, r2, #1
 800a1ee:	601a      	str	r2, [r3, #0]
 800a1f0:	e007      	b.n	800a202 <HAL_DMA_IRQHandler+0x8da>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f022 0201 	bic.w	r2, r2, #1
 800a200:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3301      	adds	r3, #1
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d307      	bcc.n	800a21e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1f2      	bne.n	800a202 <HAL_DMA_IRQHandler+0x8da>
 800a21c:	e000      	b.n	800a220 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a21e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d004      	beq.n	800a238 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2203      	movs	r2, #3
 800a232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a236:	e003      	b.n	800a240 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2201      	movs	r2, #1
 800a23c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	f000 8272 	beq.w	800a736 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	4798      	blx	r3
 800a25a:	e26c      	b.n	800a736 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a43      	ldr	r2, [pc, #268]	@ (800a370 <HAL_DMA_IRQHandler+0xa48>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d022      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a42      	ldr	r2, [pc, #264]	@ (800a374 <HAL_DMA_IRQHandler+0xa4c>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d01d      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a40      	ldr	r2, [pc, #256]	@ (800a378 <HAL_DMA_IRQHandler+0xa50>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d018      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a3f      	ldr	r2, [pc, #252]	@ (800a37c <HAL_DMA_IRQHandler+0xa54>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d013      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a3d      	ldr	r2, [pc, #244]	@ (800a380 <HAL_DMA_IRQHandler+0xa58>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d00e      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a3c      	ldr	r2, [pc, #240]	@ (800a384 <HAL_DMA_IRQHandler+0xa5c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d009      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a3a      	ldr	r2, [pc, #232]	@ (800a388 <HAL_DMA_IRQHandler+0xa60>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d004      	beq.n	800a2ac <HAL_DMA_IRQHandler+0x984>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a39      	ldr	r2, [pc, #228]	@ (800a38c <HAL_DMA_IRQHandler+0xa64>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d101      	bne.n	800a2b0 <HAL_DMA_IRQHandler+0x988>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	e000      	b.n	800a2b2 <HAL_DMA_IRQHandler+0x98a>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	f000 823f 	beq.w	800a736 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2c4:	f003 031f 	and.w	r3, r3, #31
 800a2c8:	2204      	movs	r2, #4
 800a2ca:	409a      	lsls	r2, r3
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f000 80cd 	beq.w	800a470 <HAL_DMA_IRQHandler+0xb48>
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	f003 0304 	and.w	r3, r3, #4
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	f000 80c7 	beq.w	800a470 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2e6:	f003 031f 	and.w	r3, r3, #31
 800a2ea:	2204      	movs	r2, #4
 800a2ec:	409a      	lsls	r2, r3
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d049      	beq.n	800a390 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a302:	2b00      	cmp	r3, #0
 800a304:	d109      	bne.n	800a31a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	f000 8210 	beq.w	800a730 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a318:	e20a      	b.n	800a730 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 8206 	beq.w	800a730 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a32c:	e200      	b.n	800a730 <HAL_DMA_IRQHandler+0xe08>
 800a32e:	bf00      	nop
 800a330:	40020010 	.word	0x40020010
 800a334:	40020028 	.word	0x40020028
 800a338:	40020040 	.word	0x40020040
 800a33c:	40020058 	.word	0x40020058
 800a340:	40020070 	.word	0x40020070
 800a344:	40020088 	.word	0x40020088
 800a348:	400200a0 	.word	0x400200a0
 800a34c:	400200b8 	.word	0x400200b8
 800a350:	40020410 	.word	0x40020410
 800a354:	40020428 	.word	0x40020428
 800a358:	40020440 	.word	0x40020440
 800a35c:	40020458 	.word	0x40020458
 800a360:	40020470 	.word	0x40020470
 800a364:	40020488 	.word	0x40020488
 800a368:	400204a0 	.word	0x400204a0
 800a36c:	400204b8 	.word	0x400204b8
 800a370:	58025408 	.word	0x58025408
 800a374:	5802541c 	.word	0x5802541c
 800a378:	58025430 	.word	0x58025430
 800a37c:	58025444 	.word	0x58025444
 800a380:	58025458 	.word	0x58025458
 800a384:	5802546c 	.word	0x5802546c
 800a388:	58025480 	.word	0x58025480
 800a38c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	f003 0320 	and.w	r3, r3, #32
 800a396:	2b00      	cmp	r3, #0
 800a398:	d160      	bne.n	800a45c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a7f      	ldr	r2, [pc, #508]	@ (800a59c <HAL_DMA_IRQHandler+0xc74>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d04a      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a7d      	ldr	r2, [pc, #500]	@ (800a5a0 <HAL_DMA_IRQHandler+0xc78>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d045      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a7c      	ldr	r2, [pc, #496]	@ (800a5a4 <HAL_DMA_IRQHandler+0xc7c>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d040      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a7a      	ldr	r2, [pc, #488]	@ (800a5a8 <HAL_DMA_IRQHandler+0xc80>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d03b      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a79      	ldr	r2, [pc, #484]	@ (800a5ac <HAL_DMA_IRQHandler+0xc84>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d036      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a77      	ldr	r2, [pc, #476]	@ (800a5b0 <HAL_DMA_IRQHandler+0xc88>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d031      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a76      	ldr	r2, [pc, #472]	@ (800a5b4 <HAL_DMA_IRQHandler+0xc8c>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d02c      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a74      	ldr	r2, [pc, #464]	@ (800a5b8 <HAL_DMA_IRQHandler+0xc90>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d027      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a73      	ldr	r2, [pc, #460]	@ (800a5bc <HAL_DMA_IRQHandler+0xc94>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d022      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a71      	ldr	r2, [pc, #452]	@ (800a5c0 <HAL_DMA_IRQHandler+0xc98>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d01d      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a70      	ldr	r2, [pc, #448]	@ (800a5c4 <HAL_DMA_IRQHandler+0xc9c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d018      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a6e      	ldr	r2, [pc, #440]	@ (800a5c8 <HAL_DMA_IRQHandler+0xca0>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d013      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a6d      	ldr	r2, [pc, #436]	@ (800a5cc <HAL_DMA_IRQHandler+0xca4>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d00e      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a6b      	ldr	r2, [pc, #428]	@ (800a5d0 <HAL_DMA_IRQHandler+0xca8>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d009      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a6a      	ldr	r2, [pc, #424]	@ (800a5d4 <HAL_DMA_IRQHandler+0xcac>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d004      	beq.n	800a43a <HAL_DMA_IRQHandler+0xb12>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a68      	ldr	r2, [pc, #416]	@ (800a5d8 <HAL_DMA_IRQHandler+0xcb0>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d108      	bne.n	800a44c <HAL_DMA_IRQHandler+0xb24>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f022 0208 	bic.w	r2, r2, #8
 800a448:	601a      	str	r2, [r3, #0]
 800a44a:	e007      	b.n	800a45c <HAL_DMA_IRQHandler+0xb34>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f022 0204 	bic.w	r2, r2, #4
 800a45a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a460:	2b00      	cmp	r3, #0
 800a462:	f000 8165 	beq.w	800a730 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a46e:	e15f      	b.n	800a730 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a474:	f003 031f 	and.w	r3, r3, #31
 800a478:	2202      	movs	r2, #2
 800a47a:	409a      	lsls	r2, r3
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	4013      	ands	r3, r2
 800a480:	2b00      	cmp	r3, #0
 800a482:	f000 80c5 	beq.w	800a610 <HAL_DMA_IRQHandler+0xce8>
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	f003 0302 	and.w	r3, r3, #2
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f000 80bf 	beq.w	800a610 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a496:	f003 031f 	and.w	r3, r3, #31
 800a49a:	2202      	movs	r2, #2
 800a49c:	409a      	lsls	r2, r3
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d018      	beq.n	800a4de <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d109      	bne.n	800a4ca <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f000 813a 	beq.w	800a734 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a4c8:	e134      	b.n	800a734 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	f000 8130 	beq.w	800a734 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a4dc:	e12a      	b.n	800a734 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	f003 0320 	and.w	r3, r3, #32
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	f040 8089 	bne.w	800a5fc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4a2b      	ldr	r2, [pc, #172]	@ (800a59c <HAL_DMA_IRQHandler+0xc74>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d04a      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a29      	ldr	r2, [pc, #164]	@ (800a5a0 <HAL_DMA_IRQHandler+0xc78>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d045      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a28      	ldr	r2, [pc, #160]	@ (800a5a4 <HAL_DMA_IRQHandler+0xc7c>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d040      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a26      	ldr	r2, [pc, #152]	@ (800a5a8 <HAL_DMA_IRQHandler+0xc80>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d03b      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a25      	ldr	r2, [pc, #148]	@ (800a5ac <HAL_DMA_IRQHandler+0xc84>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d036      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a23      	ldr	r2, [pc, #140]	@ (800a5b0 <HAL_DMA_IRQHandler+0xc88>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d031      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a22      	ldr	r2, [pc, #136]	@ (800a5b4 <HAL_DMA_IRQHandler+0xc8c>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d02c      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a20      	ldr	r2, [pc, #128]	@ (800a5b8 <HAL_DMA_IRQHandler+0xc90>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d027      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a1f      	ldr	r2, [pc, #124]	@ (800a5bc <HAL_DMA_IRQHandler+0xc94>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d022      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a1d      	ldr	r2, [pc, #116]	@ (800a5c0 <HAL_DMA_IRQHandler+0xc98>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d01d      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a1c      	ldr	r2, [pc, #112]	@ (800a5c4 <HAL_DMA_IRQHandler+0xc9c>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d018      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a1a      	ldr	r2, [pc, #104]	@ (800a5c8 <HAL_DMA_IRQHandler+0xca0>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d013      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a19      	ldr	r2, [pc, #100]	@ (800a5cc <HAL_DMA_IRQHandler+0xca4>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d00e      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a17      	ldr	r2, [pc, #92]	@ (800a5d0 <HAL_DMA_IRQHandler+0xca8>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d009      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a16      	ldr	r2, [pc, #88]	@ (800a5d4 <HAL_DMA_IRQHandler+0xcac>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d004      	beq.n	800a58a <HAL_DMA_IRQHandler+0xc62>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a14      	ldr	r2, [pc, #80]	@ (800a5d8 <HAL_DMA_IRQHandler+0xcb0>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d128      	bne.n	800a5dc <HAL_DMA_IRQHandler+0xcb4>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f022 0214 	bic.w	r2, r2, #20
 800a598:	601a      	str	r2, [r3, #0]
 800a59a:	e027      	b.n	800a5ec <HAL_DMA_IRQHandler+0xcc4>
 800a59c:	40020010 	.word	0x40020010
 800a5a0:	40020028 	.word	0x40020028
 800a5a4:	40020040 	.word	0x40020040
 800a5a8:	40020058 	.word	0x40020058
 800a5ac:	40020070 	.word	0x40020070
 800a5b0:	40020088 	.word	0x40020088
 800a5b4:	400200a0 	.word	0x400200a0
 800a5b8:	400200b8 	.word	0x400200b8
 800a5bc:	40020410 	.word	0x40020410
 800a5c0:	40020428 	.word	0x40020428
 800a5c4:	40020440 	.word	0x40020440
 800a5c8:	40020458 	.word	0x40020458
 800a5cc:	40020470 	.word	0x40020470
 800a5d0:	40020488 	.word	0x40020488
 800a5d4:	400204a0 	.word	0x400204a0
 800a5d8:	400204b8 	.word	0x400204b8
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	681a      	ldr	r2, [r3, #0]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f022 020a 	bic.w	r2, r2, #10
 800a5ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 8097 	beq.w	800a734 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a60e:	e091      	b.n	800a734 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a614:	f003 031f 	and.w	r3, r3, #31
 800a618:	2208      	movs	r2, #8
 800a61a:	409a      	lsls	r2, r3
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	4013      	ands	r3, r2
 800a620:	2b00      	cmp	r3, #0
 800a622:	f000 8088 	beq.w	800a736 <HAL_DMA_IRQHandler+0xe0e>
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	f003 0308 	and.w	r3, r3, #8
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f000 8082 	beq.w	800a736 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a41      	ldr	r2, [pc, #260]	@ (800a73c <HAL_DMA_IRQHandler+0xe14>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d04a      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a3f      	ldr	r2, [pc, #252]	@ (800a740 <HAL_DMA_IRQHandler+0xe18>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d045      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a3e      	ldr	r2, [pc, #248]	@ (800a744 <HAL_DMA_IRQHandler+0xe1c>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d040      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a3c      	ldr	r2, [pc, #240]	@ (800a748 <HAL_DMA_IRQHandler+0xe20>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d03b      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a3b      	ldr	r2, [pc, #236]	@ (800a74c <HAL_DMA_IRQHandler+0xe24>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d036      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a39      	ldr	r2, [pc, #228]	@ (800a750 <HAL_DMA_IRQHandler+0xe28>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d031      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4a38      	ldr	r2, [pc, #224]	@ (800a754 <HAL_DMA_IRQHandler+0xe2c>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d02c      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a36      	ldr	r2, [pc, #216]	@ (800a758 <HAL_DMA_IRQHandler+0xe30>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d027      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4a35      	ldr	r2, [pc, #212]	@ (800a75c <HAL_DMA_IRQHandler+0xe34>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d022      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a33      	ldr	r2, [pc, #204]	@ (800a760 <HAL_DMA_IRQHandler+0xe38>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d01d      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a32      	ldr	r2, [pc, #200]	@ (800a764 <HAL_DMA_IRQHandler+0xe3c>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d018      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a30      	ldr	r2, [pc, #192]	@ (800a768 <HAL_DMA_IRQHandler+0xe40>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d013      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a2f      	ldr	r2, [pc, #188]	@ (800a76c <HAL_DMA_IRQHandler+0xe44>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d00e      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a2d      	ldr	r2, [pc, #180]	@ (800a770 <HAL_DMA_IRQHandler+0xe48>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d009      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a2c      	ldr	r2, [pc, #176]	@ (800a774 <HAL_DMA_IRQHandler+0xe4c>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d004      	beq.n	800a6d2 <HAL_DMA_IRQHandler+0xdaa>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a2a      	ldr	r2, [pc, #168]	@ (800a778 <HAL_DMA_IRQHandler+0xe50>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d108      	bne.n	800a6e4 <HAL_DMA_IRQHandler+0xdbc>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f022 021c 	bic.w	r2, r2, #28
 800a6e0:	601a      	str	r2, [r3, #0]
 800a6e2:	e007      	b.n	800a6f4 <HAL_DMA_IRQHandler+0xdcc>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f022 020e 	bic.w	r2, r2, #14
 800a6f2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6f8:	f003 031f 	and.w	r3, r3, #31
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	409a      	lsls	r2, r3
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2201      	movs	r2, #1
 800a708:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2201      	movs	r2, #1
 800a70e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2200      	movs	r2, #0
 800a716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d009      	beq.n	800a736 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	4798      	blx	r3
 800a72a:	e004      	b.n	800a736 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a72c:	bf00      	nop
 800a72e:	e002      	b.n	800a736 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a730:	bf00      	nop
 800a732:	e000      	b.n	800a736 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a734:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a736:	3728      	adds	r7, #40	@ 0x28
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	40020010 	.word	0x40020010
 800a740:	40020028 	.word	0x40020028
 800a744:	40020040 	.word	0x40020040
 800a748:	40020058 	.word	0x40020058
 800a74c:	40020070 	.word	0x40020070
 800a750:	40020088 	.word	0x40020088
 800a754:	400200a0 	.word	0x400200a0
 800a758:	400200b8 	.word	0x400200b8
 800a75c:	40020410 	.word	0x40020410
 800a760:	40020428 	.word	0x40020428
 800a764:	40020440 	.word	0x40020440
 800a768:	40020458 	.word	0x40020458
 800a76c:	40020470 	.word	0x40020470
 800a770:	40020488 	.word	0x40020488
 800a774:	400204a0 	.word	0x400204a0
 800a778:	400204b8 	.word	0x400204b8

0800a77c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b085      	sub	sp, #20
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a42      	ldr	r2, [pc, #264]	@ (800a894 <DMA_CalcBaseAndBitshift+0x118>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d04a      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a41      	ldr	r2, [pc, #260]	@ (800a898 <DMA_CalcBaseAndBitshift+0x11c>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d045      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a3f      	ldr	r2, [pc, #252]	@ (800a89c <DMA_CalcBaseAndBitshift+0x120>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d040      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a3e      	ldr	r2, [pc, #248]	@ (800a8a0 <DMA_CalcBaseAndBitshift+0x124>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d03b      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a3c      	ldr	r2, [pc, #240]	@ (800a8a4 <DMA_CalcBaseAndBitshift+0x128>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d036      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a3b      	ldr	r2, [pc, #236]	@ (800a8a8 <DMA_CalcBaseAndBitshift+0x12c>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d031      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4a39      	ldr	r2, [pc, #228]	@ (800a8ac <DMA_CalcBaseAndBitshift+0x130>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d02c      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a38      	ldr	r2, [pc, #224]	@ (800a8b0 <DMA_CalcBaseAndBitshift+0x134>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d027      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4a36      	ldr	r2, [pc, #216]	@ (800a8b4 <DMA_CalcBaseAndBitshift+0x138>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d022      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a35      	ldr	r2, [pc, #212]	@ (800a8b8 <DMA_CalcBaseAndBitshift+0x13c>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d01d      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	4a33      	ldr	r2, [pc, #204]	@ (800a8bc <DMA_CalcBaseAndBitshift+0x140>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d018      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4a32      	ldr	r2, [pc, #200]	@ (800a8c0 <DMA_CalcBaseAndBitshift+0x144>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d013      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a30      	ldr	r2, [pc, #192]	@ (800a8c4 <DMA_CalcBaseAndBitshift+0x148>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d00e      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a2f      	ldr	r2, [pc, #188]	@ (800a8c8 <DMA_CalcBaseAndBitshift+0x14c>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d009      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a2d      	ldr	r2, [pc, #180]	@ (800a8cc <DMA_CalcBaseAndBitshift+0x150>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d004      	beq.n	800a824 <DMA_CalcBaseAndBitshift+0xa8>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a2c      	ldr	r2, [pc, #176]	@ (800a8d0 <DMA_CalcBaseAndBitshift+0x154>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d101      	bne.n	800a828 <DMA_CalcBaseAndBitshift+0xac>
 800a824:	2301      	movs	r3, #1
 800a826:	e000      	b.n	800a82a <DMA_CalcBaseAndBitshift+0xae>
 800a828:	2300      	movs	r3, #0
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d024      	beq.n	800a878 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	b2db      	uxtb	r3, r3
 800a834:	3b10      	subs	r3, #16
 800a836:	4a27      	ldr	r2, [pc, #156]	@ (800a8d4 <DMA_CalcBaseAndBitshift+0x158>)
 800a838:	fba2 2303 	umull	r2, r3, r2, r3
 800a83c:	091b      	lsrs	r3, r3, #4
 800a83e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f003 0307 	and.w	r3, r3, #7
 800a846:	4a24      	ldr	r2, [pc, #144]	@ (800a8d8 <DMA_CalcBaseAndBitshift+0x15c>)
 800a848:	5cd3      	ldrb	r3, [r2, r3]
 800a84a:	461a      	mov	r2, r3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2b03      	cmp	r3, #3
 800a854:	d908      	bls.n	800a868 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	461a      	mov	r2, r3
 800a85c:	4b1f      	ldr	r3, [pc, #124]	@ (800a8dc <DMA_CalcBaseAndBitshift+0x160>)
 800a85e:	4013      	ands	r3, r2
 800a860:	1d1a      	adds	r2, r3, #4
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	659a      	str	r2, [r3, #88]	@ 0x58
 800a866:	e00d      	b.n	800a884 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	461a      	mov	r2, r3
 800a86e:	4b1b      	ldr	r3, [pc, #108]	@ (800a8dc <DMA_CalcBaseAndBitshift+0x160>)
 800a870:	4013      	ands	r3, r2
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	6593      	str	r3, [r2, #88]	@ 0x58
 800a876:	e005      	b.n	800a884 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	40020010 	.word	0x40020010
 800a898:	40020028 	.word	0x40020028
 800a89c:	40020040 	.word	0x40020040
 800a8a0:	40020058 	.word	0x40020058
 800a8a4:	40020070 	.word	0x40020070
 800a8a8:	40020088 	.word	0x40020088
 800a8ac:	400200a0 	.word	0x400200a0
 800a8b0:	400200b8 	.word	0x400200b8
 800a8b4:	40020410 	.word	0x40020410
 800a8b8:	40020428 	.word	0x40020428
 800a8bc:	40020440 	.word	0x40020440
 800a8c0:	40020458 	.word	0x40020458
 800a8c4:	40020470 	.word	0x40020470
 800a8c8:	40020488 	.word	0x40020488
 800a8cc:	400204a0 	.word	0x400204a0
 800a8d0:	400204b8 	.word	0x400204b8
 800a8d4:	aaaaaaab 	.word	0xaaaaaaab
 800a8d8:	08019db0 	.word	0x08019db0
 800a8dc:	fffffc00 	.word	0xfffffc00

0800a8e0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b085      	sub	sp, #20
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	699b      	ldr	r3, [r3, #24]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d120      	bne.n	800a936 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8f8:	2b03      	cmp	r3, #3
 800a8fa:	d858      	bhi.n	800a9ae <DMA_CheckFifoParam+0xce>
 800a8fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a904 <DMA_CheckFifoParam+0x24>)
 800a8fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a902:	bf00      	nop
 800a904:	0800a915 	.word	0x0800a915
 800a908:	0800a927 	.word	0x0800a927
 800a90c:	0800a915 	.word	0x0800a915
 800a910:	0800a9af 	.word	0x0800a9af
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a918:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d048      	beq.n	800a9b2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a924:	e045      	b.n	800a9b2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a92a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a92e:	d142      	bne.n	800a9b6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a934:	e03f      	b.n	800a9b6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a93e:	d123      	bne.n	800a988 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a944:	2b03      	cmp	r3, #3
 800a946:	d838      	bhi.n	800a9ba <DMA_CheckFifoParam+0xda>
 800a948:	a201      	add	r2, pc, #4	@ (adr r2, 800a950 <DMA_CheckFifoParam+0x70>)
 800a94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94e:	bf00      	nop
 800a950:	0800a961 	.word	0x0800a961
 800a954:	0800a967 	.word	0x0800a967
 800a958:	0800a961 	.word	0x0800a961
 800a95c:	0800a979 	.word	0x0800a979
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a960:	2301      	movs	r3, #1
 800a962:	73fb      	strb	r3, [r7, #15]
        break;
 800a964:	e030      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d025      	beq.n	800a9be <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a976:	e022      	b.n	800a9be <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a980:	d11f      	bne.n	800a9c2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a982:	2301      	movs	r3, #1
 800a984:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a986:	e01c      	b.n	800a9c2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d902      	bls.n	800a996 <DMA_CheckFifoParam+0xb6>
 800a990:	2b03      	cmp	r3, #3
 800a992:	d003      	beq.n	800a99c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a994:	e018      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a996:	2301      	movs	r3, #1
 800a998:	73fb      	strb	r3, [r7, #15]
        break;
 800a99a:	e015      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d00e      	beq.n	800a9c6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ac:	e00b      	b.n	800a9c6 <DMA_CheckFifoParam+0xe6>
        break;
 800a9ae:	bf00      	nop
 800a9b0:	e00a      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        break;
 800a9b2:	bf00      	nop
 800a9b4:	e008      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        break;
 800a9b6:	bf00      	nop
 800a9b8:	e006      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        break;
 800a9ba:	bf00      	nop
 800a9bc:	e004      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        break;
 800a9be:	bf00      	nop
 800a9c0:	e002      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
        break;
 800a9c2:	bf00      	nop
 800a9c4:	e000      	b.n	800a9c8 <DMA_CheckFifoParam+0xe8>
    break;
 800a9c6:	bf00      	nop
    }
  }

  return status;
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3714      	adds	r7, #20
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr
 800a9d6:	bf00      	nop

0800a9d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4a38      	ldr	r2, [pc, #224]	@ (800aacc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d022      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a36      	ldr	r2, [pc, #216]	@ (800aad0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d01d      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4a35      	ldr	r2, [pc, #212]	@ (800aad4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d018      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a33      	ldr	r2, [pc, #204]	@ (800aad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d013      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a32      	ldr	r2, [pc, #200]	@ (800aadc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d00e      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4a30      	ldr	r2, [pc, #192]	@ (800aae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d009      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4a2f      	ldr	r2, [pc, #188]	@ (800aae4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d004      	beq.n	800aa36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a2d      	ldr	r2, [pc, #180]	@ (800aae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d101      	bne.n	800aa3a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800aa36:	2301      	movs	r3, #1
 800aa38:	e000      	b.n	800aa3c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d01a      	beq.n	800aa76 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	3b08      	subs	r3, #8
 800aa48:	4a28      	ldr	r2, [pc, #160]	@ (800aaec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800aa4a:	fba2 2303 	umull	r2, r3, r2, r3
 800aa4e:	091b      	lsrs	r3, r3, #4
 800aa50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	4b26      	ldr	r3, [pc, #152]	@ (800aaf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800aa56:	4413      	add	r3, r2
 800aa58:	009b      	lsls	r3, r3, #2
 800aa5a:	461a      	mov	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	4a24      	ldr	r2, [pc, #144]	@ (800aaf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800aa64:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f003 031f 	and.w	r3, r3, #31
 800aa6c:	2201      	movs	r2, #1
 800aa6e:	409a      	lsls	r2, r3
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800aa74:	e024      	b.n	800aac0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	3b10      	subs	r3, #16
 800aa7e:	4a1e      	ldr	r2, [pc, #120]	@ (800aaf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800aa80:	fba2 2303 	umull	r2, r3, r2, r3
 800aa84:	091b      	lsrs	r3, r3, #4
 800aa86:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	4a1c      	ldr	r2, [pc, #112]	@ (800aafc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d806      	bhi.n	800aa9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	4a1b      	ldr	r2, [pc, #108]	@ (800ab00 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d902      	bls.n	800aa9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	3308      	adds	r3, #8
 800aa9c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	4b18      	ldr	r3, [pc, #96]	@ (800ab04 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800aaa2:	4413      	add	r3, r2
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a16      	ldr	r2, [pc, #88]	@ (800ab08 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800aab0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	f003 031f 	and.w	r3, r3, #31
 800aab8:	2201      	movs	r2, #1
 800aaba:	409a      	lsls	r2, r3
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800aac0:	bf00      	nop
 800aac2:	3714      	adds	r7, #20
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr
 800aacc:	58025408 	.word	0x58025408
 800aad0:	5802541c 	.word	0x5802541c
 800aad4:	58025430 	.word	0x58025430
 800aad8:	58025444 	.word	0x58025444
 800aadc:	58025458 	.word	0x58025458
 800aae0:	5802546c 	.word	0x5802546c
 800aae4:	58025480 	.word	0x58025480
 800aae8:	58025494 	.word	0x58025494
 800aaec:	cccccccd 	.word	0xcccccccd
 800aaf0:	16009600 	.word	0x16009600
 800aaf4:	58025880 	.word	0x58025880
 800aaf8:	aaaaaaab 	.word	0xaaaaaaab
 800aafc:	400204b8 	.word	0x400204b8
 800ab00:	4002040f 	.word	0x4002040f
 800ab04:	10008200 	.word	0x10008200
 800ab08:	40020880 	.word	0x40020880

0800ab0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b085      	sub	sp, #20
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d04a      	beq.n	800abb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2b08      	cmp	r3, #8
 800ab26:	d847      	bhi.n	800abb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a25      	ldr	r2, [pc, #148]	@ (800abc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d022      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a24      	ldr	r2, [pc, #144]	@ (800abc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d01d      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a22      	ldr	r2, [pc, #136]	@ (800abcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d018      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4a21      	ldr	r2, [pc, #132]	@ (800abd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d013      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a1f      	ldr	r2, [pc, #124]	@ (800abd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d00e      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4a1e      	ldr	r2, [pc, #120]	@ (800abd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d009      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a1c      	ldr	r2, [pc, #112]	@ (800abdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d004      	beq.n	800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	4a1b      	ldr	r2, [pc, #108]	@ (800abe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d101      	bne.n	800ab7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e000      	b.n	800ab7e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d00a      	beq.n	800ab98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ab82:	68fa      	ldr	r2, [r7, #12]
 800ab84:	4b17      	ldr	r3, [pc, #92]	@ (800abe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ab86:	4413      	add	r3, r2
 800ab88:	009b      	lsls	r3, r3, #2
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a15      	ldr	r2, [pc, #84]	@ (800abe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800ab94:	671a      	str	r2, [r3, #112]	@ 0x70
 800ab96:	e009      	b.n	800abac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ab98:	68fa      	ldr	r2, [r7, #12]
 800ab9a:	4b14      	ldr	r3, [pc, #80]	@ (800abec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ab9c:	4413      	add	r3, r2
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	461a      	mov	r2, r3
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a11      	ldr	r2, [pc, #68]	@ (800abf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800abaa:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	3b01      	subs	r3, #1
 800abb0:	2201      	movs	r2, #1
 800abb2:	409a      	lsls	r2, r3
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800abb8:	bf00      	nop
 800abba:	3714      	adds	r7, #20
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr
 800abc4:	58025408 	.word	0x58025408
 800abc8:	5802541c 	.word	0x5802541c
 800abcc:	58025430 	.word	0x58025430
 800abd0:	58025444 	.word	0x58025444
 800abd4:	58025458 	.word	0x58025458
 800abd8:	5802546c 	.word	0x5802546c
 800abdc:	58025480 	.word	0x58025480
 800abe0:	58025494 	.word	0x58025494
 800abe4:	1600963f 	.word	0x1600963f
 800abe8:	58025940 	.word	0x58025940
 800abec:	1000823f 	.word	0x1000823f
 800abf0:	40020940 	.word	0x40020940

0800abf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b089      	sub	sp, #36	@ 0x24
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800abfe:	2300      	movs	r3, #0
 800ac00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ac02:	4b89      	ldr	r3, [pc, #548]	@ (800ae28 <HAL_GPIO_Init+0x234>)
 800ac04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ac06:	e194      	b.n	800af32 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	2101      	movs	r1, #1
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	fa01 f303 	lsl.w	r3, r1, r3
 800ac14:	4013      	ands	r3, r2
 800ac16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f000 8186 	beq.w	800af2c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	f003 0303 	and.w	r3, r3, #3
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d005      	beq.n	800ac38 <HAL_GPIO_Init+0x44>
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	f003 0303 	and.w	r3, r3, #3
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	d130      	bne.n	800ac9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	005b      	lsls	r3, r3, #1
 800ac42:	2203      	movs	r2, #3
 800ac44:	fa02 f303 	lsl.w	r3, r2, r3
 800ac48:	43db      	mvns	r3, r3
 800ac4a:	69ba      	ldr	r2, [r7, #24]
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	68da      	ldr	r2, [r3, #12]
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	005b      	lsls	r3, r3, #1
 800ac58:	fa02 f303 	lsl.w	r3, r2, r3
 800ac5c:	69ba      	ldr	r2, [r7, #24]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	69ba      	ldr	r2, [r7, #24]
 800ac66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ac6e:	2201      	movs	r2, #1
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	fa02 f303 	lsl.w	r3, r2, r3
 800ac76:	43db      	mvns	r3, r3
 800ac78:	69ba      	ldr	r2, [r7, #24]
 800ac7a:	4013      	ands	r3, r2
 800ac7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	091b      	lsrs	r3, r3, #4
 800ac84:	f003 0201 	and.w	r2, r3, #1
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac8e:	69ba      	ldr	r2, [r7, #24]
 800ac90:	4313      	orrs	r3, r2
 800ac92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	69ba      	ldr	r2, [r7, #24]
 800ac98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	f003 0303 	and.w	r3, r3, #3
 800aca2:	2b03      	cmp	r3, #3
 800aca4:	d017      	beq.n	800acd6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	005b      	lsls	r3, r3, #1
 800acb0:	2203      	movs	r2, #3
 800acb2:	fa02 f303 	lsl.w	r3, r2, r3
 800acb6:	43db      	mvns	r3, r3
 800acb8:	69ba      	ldr	r2, [r7, #24]
 800acba:	4013      	ands	r3, r2
 800acbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	689a      	ldr	r2, [r3, #8]
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	005b      	lsls	r3, r3, #1
 800acc6:	fa02 f303 	lsl.w	r3, r2, r3
 800acca:	69ba      	ldr	r2, [r7, #24]
 800accc:	4313      	orrs	r3, r2
 800acce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	69ba      	ldr	r2, [r7, #24]
 800acd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	f003 0303 	and.w	r3, r3, #3
 800acde:	2b02      	cmp	r3, #2
 800ace0:	d123      	bne.n	800ad2a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	08da      	lsrs	r2, r3, #3
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	3208      	adds	r2, #8
 800acea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	f003 0307 	and.w	r3, r3, #7
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	220f      	movs	r2, #15
 800acfa:	fa02 f303 	lsl.w	r3, r2, r3
 800acfe:	43db      	mvns	r3, r3
 800ad00:	69ba      	ldr	r2, [r7, #24]
 800ad02:	4013      	ands	r3, r2
 800ad04:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	691a      	ldr	r2, [r3, #16]
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	f003 0307 	and.w	r3, r3, #7
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	fa02 f303 	lsl.w	r3, r2, r3
 800ad16:	69ba      	ldr	r2, [r7, #24]
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	08da      	lsrs	r2, r3, #3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	3208      	adds	r2, #8
 800ad24:	69b9      	ldr	r1, [r7, #24]
 800ad26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	005b      	lsls	r3, r3, #1
 800ad34:	2203      	movs	r2, #3
 800ad36:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3a:	43db      	mvns	r3, r3
 800ad3c:	69ba      	ldr	r2, [r7, #24]
 800ad3e:	4013      	ands	r3, r2
 800ad40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	f003 0203 	and.w	r2, r3, #3
 800ad4a:	69fb      	ldr	r3, [r7, #28]
 800ad4c:	005b      	lsls	r3, r3, #1
 800ad4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad52:	69ba      	ldr	r2, [r7, #24]
 800ad54:	4313      	orrs	r3, r2
 800ad56:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	69ba      	ldr	r2, [r7, #24]
 800ad5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	f000 80e0 	beq.w	800af2c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad6c:	4b2f      	ldr	r3, [pc, #188]	@ (800ae2c <HAL_GPIO_Init+0x238>)
 800ad6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ad72:	4a2e      	ldr	r2, [pc, #184]	@ (800ae2c <HAL_GPIO_Init+0x238>)
 800ad74:	f043 0302 	orr.w	r3, r3, #2
 800ad78:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800ad7c:	4b2b      	ldr	r3, [pc, #172]	@ (800ae2c <HAL_GPIO_Init+0x238>)
 800ad7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ad82:	f003 0302 	and.w	r3, r3, #2
 800ad86:	60fb      	str	r3, [r7, #12]
 800ad88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ad8a:	4a29      	ldr	r2, [pc, #164]	@ (800ae30 <HAL_GPIO_Init+0x23c>)
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	089b      	lsrs	r3, r3, #2
 800ad90:	3302      	adds	r3, #2
 800ad92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	f003 0303 	and.w	r3, r3, #3
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	220f      	movs	r2, #15
 800ada2:	fa02 f303 	lsl.w	r3, r2, r3
 800ada6:	43db      	mvns	r3, r3
 800ada8:	69ba      	ldr	r2, [r7, #24]
 800adaa:	4013      	ands	r3, r2
 800adac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a20      	ldr	r2, [pc, #128]	@ (800ae34 <HAL_GPIO_Init+0x240>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d052      	beq.n	800ae5c <HAL_GPIO_Init+0x268>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a1f      	ldr	r2, [pc, #124]	@ (800ae38 <HAL_GPIO_Init+0x244>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d031      	beq.n	800ae22 <HAL_GPIO_Init+0x22e>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a1e      	ldr	r2, [pc, #120]	@ (800ae3c <HAL_GPIO_Init+0x248>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d02b      	beq.n	800ae1e <HAL_GPIO_Init+0x22a>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae40 <HAL_GPIO_Init+0x24c>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d025      	beq.n	800ae1a <HAL_GPIO_Init+0x226>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a1c      	ldr	r2, [pc, #112]	@ (800ae44 <HAL_GPIO_Init+0x250>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d01f      	beq.n	800ae16 <HAL_GPIO_Init+0x222>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	4a1b      	ldr	r2, [pc, #108]	@ (800ae48 <HAL_GPIO_Init+0x254>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d019      	beq.n	800ae12 <HAL_GPIO_Init+0x21e>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	4a1a      	ldr	r2, [pc, #104]	@ (800ae4c <HAL_GPIO_Init+0x258>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d013      	beq.n	800ae0e <HAL_GPIO_Init+0x21a>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	4a19      	ldr	r2, [pc, #100]	@ (800ae50 <HAL_GPIO_Init+0x25c>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d00d      	beq.n	800ae0a <HAL_GPIO_Init+0x216>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	4a18      	ldr	r2, [pc, #96]	@ (800ae54 <HAL_GPIO_Init+0x260>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d007      	beq.n	800ae06 <HAL_GPIO_Init+0x212>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	4a17      	ldr	r2, [pc, #92]	@ (800ae58 <HAL_GPIO_Init+0x264>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d101      	bne.n	800ae02 <HAL_GPIO_Init+0x20e>
 800adfe:	2309      	movs	r3, #9
 800ae00:	e02d      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae02:	230a      	movs	r3, #10
 800ae04:	e02b      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae06:	2308      	movs	r3, #8
 800ae08:	e029      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae0a:	2307      	movs	r3, #7
 800ae0c:	e027      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae0e:	2306      	movs	r3, #6
 800ae10:	e025      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae12:	2305      	movs	r3, #5
 800ae14:	e023      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae16:	2304      	movs	r3, #4
 800ae18:	e021      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae1a:	2303      	movs	r3, #3
 800ae1c:	e01f      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae1e:	2302      	movs	r3, #2
 800ae20:	e01d      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae22:	2301      	movs	r3, #1
 800ae24:	e01b      	b.n	800ae5e <HAL_GPIO_Init+0x26a>
 800ae26:	bf00      	nop
 800ae28:	58000080 	.word	0x58000080
 800ae2c:	58024400 	.word	0x58024400
 800ae30:	58000400 	.word	0x58000400
 800ae34:	58020000 	.word	0x58020000
 800ae38:	58020400 	.word	0x58020400
 800ae3c:	58020800 	.word	0x58020800
 800ae40:	58020c00 	.word	0x58020c00
 800ae44:	58021000 	.word	0x58021000
 800ae48:	58021400 	.word	0x58021400
 800ae4c:	58021800 	.word	0x58021800
 800ae50:	58021c00 	.word	0x58021c00
 800ae54:	58022000 	.word	0x58022000
 800ae58:	58022400 	.word	0x58022400
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	69fa      	ldr	r2, [r7, #28]
 800ae60:	f002 0203 	and.w	r2, r2, #3
 800ae64:	0092      	lsls	r2, r2, #2
 800ae66:	4093      	lsls	r3, r2
 800ae68:	69ba      	ldr	r2, [r7, #24]
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ae6e:	4938      	ldr	r1, [pc, #224]	@ (800af50 <HAL_GPIO_Init+0x35c>)
 800ae70:	69fb      	ldr	r3, [r7, #28]
 800ae72:	089b      	lsrs	r3, r3, #2
 800ae74:	3302      	adds	r3, #2
 800ae76:	69ba      	ldr	r2, [r7, #24]
 800ae78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ae7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	43db      	mvns	r3, r3
 800ae88:	69ba      	ldr	r2, [r7, #24]
 800ae8a:	4013      	ands	r3, r2
 800ae8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d003      	beq.n	800aea2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800ae9a:	69ba      	ldr	r2, [r7, #24]
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800aea2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800aeaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	43db      	mvns	r3, r3
 800aeb6:	69ba      	ldr	r2, [r7, #24]
 800aeb8:	4013      	ands	r3, r2
 800aeba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d003      	beq.n	800aed0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800aec8:	69ba      	ldr	r2, [r7, #24]
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	4313      	orrs	r3, r2
 800aece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800aed0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	43db      	mvns	r3, r3
 800aee2:	69ba      	ldr	r2, [r7, #24]
 800aee4:	4013      	ands	r3, r2
 800aee6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d003      	beq.n	800aefc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800aef4:	69ba      	ldr	r2, [r7, #24]
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	4313      	orrs	r3, r2
 800aefa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	69ba      	ldr	r2, [r7, #24]
 800af00:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	43db      	mvns	r3, r3
 800af0c:	69ba      	ldr	r2, [r7, #24]
 800af0e:	4013      	ands	r3, r2
 800af10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d003      	beq.n	800af26 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800af1e:	69ba      	ldr	r2, [r7, #24]
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	4313      	orrs	r3, r2
 800af24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	69ba      	ldr	r2, [r7, #24]
 800af2a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800af2c:	69fb      	ldr	r3, [r7, #28]
 800af2e:	3301      	adds	r3, #1
 800af30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	681a      	ldr	r2, [r3, #0]
 800af36:	69fb      	ldr	r3, [r7, #28]
 800af38:	fa22 f303 	lsr.w	r3, r2, r3
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	f47f ae63 	bne.w	800ac08 <HAL_GPIO_Init+0x14>
  }
}
 800af42:	bf00      	nop
 800af44:	bf00      	nop
 800af46:	3724      	adds	r7, #36	@ 0x24
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr
 800af50:	58000400 	.word	0x58000400

0800af54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	460b      	mov	r3, r1
 800af5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	691a      	ldr	r2, [r3, #16]
 800af64:	887b      	ldrh	r3, [r7, #2]
 800af66:	4013      	ands	r3, r2
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d002      	beq.n	800af72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800af6c:	2301      	movs	r3, #1
 800af6e:	73fb      	strb	r3, [r7, #15]
 800af70:	e001      	b.n	800af76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800af72:	2300      	movs	r3, #0
 800af74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800af76:	7bfb      	ldrb	r3, [r7, #15]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3714      	adds	r7, #20
 800af7c:	46bd      	mov	sp, r7
 800af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af82:	4770      	bx	lr

0800af84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800af84:	b480      	push	{r7}
 800af86:	b083      	sub	sp, #12
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	460b      	mov	r3, r1
 800af8e:	807b      	strh	r3, [r7, #2]
 800af90:	4613      	mov	r3, r2
 800af92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800af94:	787b      	ldrb	r3, [r7, #1]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d003      	beq.n	800afa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800af9a:	887a      	ldrh	r2, [r7, #2]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800afa0:	e003      	b.n	800afaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800afa2:	887b      	ldrh	r3, [r7, #2]
 800afa4:	041a      	lsls	r2, r3, #16
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	619a      	str	r2, [r3, #24]
}
 800afaa:	bf00      	nop
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr

0800afb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800afb6:	b480      	push	{r7}
 800afb8:	b085      	sub	sp, #20
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
 800afbe:	460b      	mov	r3, r1
 800afc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	695b      	ldr	r3, [r3, #20]
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800afc8:	887a      	ldrh	r2, [r7, #2]
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	4013      	ands	r3, r2
 800afce:	041a      	lsls	r2, r3, #16
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	43d9      	mvns	r1, r3
 800afd4:	887b      	ldrh	r3, [r7, #2]
 800afd6:	400b      	ands	r3, r1
 800afd8:	431a      	orrs	r2, r3
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	619a      	str	r2, [r3, #24]
}
 800afde:	bf00      	nop
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
	...

0800afec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800aff4:	4b19      	ldr	r3, [pc, #100]	@ (800b05c <HAL_PWREx_ConfigSupply+0x70>)
 800aff6:	68db      	ldr	r3, [r3, #12]
 800aff8:	f003 0304 	and.w	r3, r3, #4
 800affc:	2b04      	cmp	r3, #4
 800affe:	d00a      	beq.n	800b016 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b000:	4b16      	ldr	r3, [pc, #88]	@ (800b05c <HAL_PWREx_ConfigSupply+0x70>)
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	f003 0307 	and.w	r3, r3, #7
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d001      	beq.n	800b012 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e01f      	b.n	800b052 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b012:	2300      	movs	r3, #0
 800b014:	e01d      	b.n	800b052 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b016:	4b11      	ldr	r3, [pc, #68]	@ (800b05c <HAL_PWREx_ConfigSupply+0x70>)
 800b018:	68db      	ldr	r3, [r3, #12]
 800b01a:	f023 0207 	bic.w	r2, r3, #7
 800b01e:	490f      	ldr	r1, [pc, #60]	@ (800b05c <HAL_PWREx_ConfigSupply+0x70>)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4313      	orrs	r3, r2
 800b024:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b026:	f7fd f9e5 	bl	80083f4 <HAL_GetTick>
 800b02a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b02c:	e009      	b.n	800b042 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b02e:	f7fd f9e1 	bl	80083f4 <HAL_GetTick>
 800b032:	4602      	mov	r2, r0
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	1ad3      	subs	r3, r2, r3
 800b038:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b03c:	d901      	bls.n	800b042 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	e007      	b.n	800b052 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b042:	4b06      	ldr	r3, [pc, #24]	@ (800b05c <HAL_PWREx_ConfigSupply+0x70>)
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b04a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b04e:	d1ee      	bne.n	800b02e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b050:	2300      	movs	r3, #0
}
 800b052:	4618      	mov	r0, r3
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	58024800 	.word	0x58024800

0800b060 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b08c      	sub	sp, #48	@ 0x30
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d102      	bne.n	800b074 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b06e:	2301      	movs	r3, #1
 800b070:	f000 bc48 	b.w	800b904 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 0301 	and.w	r3, r3, #1
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	f000 8088 	beq.w	800b192 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b082:	4b99      	ldr	r3, [pc, #612]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b084:	691b      	ldr	r3, [r3, #16]
 800b086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b08a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b08c:	4b96      	ldr	r3, [pc, #600]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b08e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b090:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b094:	2b10      	cmp	r3, #16
 800b096:	d007      	beq.n	800b0a8 <HAL_RCC_OscConfig+0x48>
 800b098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b09a:	2b18      	cmp	r3, #24
 800b09c:	d111      	bne.n	800b0c2 <HAL_RCC_OscConfig+0x62>
 800b09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a0:	f003 0303 	and.w	r3, r3, #3
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d10c      	bne.n	800b0c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0a8:	4b8f      	ldr	r3, [pc, #572]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d06d      	beq.n	800b190 <HAL_RCC_OscConfig+0x130>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d169      	bne.n	800b190 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	f000 bc21 	b.w	800b904 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0ca:	d106      	bne.n	800b0da <HAL_RCC_OscConfig+0x7a>
 800b0cc:	4b86      	ldr	r3, [pc, #536]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a85      	ldr	r2, [pc, #532]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0d6:	6013      	str	r3, [r2, #0]
 800b0d8:	e02e      	b.n	800b138 <HAL_RCC_OscConfig+0xd8>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d10c      	bne.n	800b0fc <HAL_RCC_OscConfig+0x9c>
 800b0e2:	4b81      	ldr	r3, [pc, #516]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4a80      	ldr	r2, [pc, #512]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0ec:	6013      	str	r3, [r2, #0]
 800b0ee:	4b7e      	ldr	r3, [pc, #504]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a7d      	ldr	r2, [pc, #500]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b0f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0f8:	6013      	str	r3, [r2, #0]
 800b0fa:	e01d      	b.n	800b138 <HAL_RCC_OscConfig+0xd8>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b104:	d10c      	bne.n	800b120 <HAL_RCC_OscConfig+0xc0>
 800b106:	4b78      	ldr	r3, [pc, #480]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4a77      	ldr	r2, [pc, #476]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b10c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b110:	6013      	str	r3, [r2, #0]
 800b112:	4b75      	ldr	r3, [pc, #468]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a74      	ldr	r2, [pc, #464]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b11c:	6013      	str	r3, [r2, #0]
 800b11e:	e00b      	b.n	800b138 <HAL_RCC_OscConfig+0xd8>
 800b120:	4b71      	ldr	r3, [pc, #452]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4a70      	ldr	r2, [pc, #448]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b12a:	6013      	str	r3, [r2, #0]
 800b12c:	4b6e      	ldr	r3, [pc, #440]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a6d      	ldr	r2, [pc, #436]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b132:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d013      	beq.n	800b168 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b140:	f7fd f958 	bl	80083f4 <HAL_GetTick>
 800b144:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b146:	e008      	b.n	800b15a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b148:	f7fd f954 	bl	80083f4 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	2b64      	cmp	r3, #100	@ 0x64
 800b154:	d901      	bls.n	800b15a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b156:	2303      	movs	r3, #3
 800b158:	e3d4      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b15a:	4b63      	ldr	r3, [pc, #396]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b162:	2b00      	cmp	r3, #0
 800b164:	d0f0      	beq.n	800b148 <HAL_RCC_OscConfig+0xe8>
 800b166:	e014      	b.n	800b192 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b168:	f7fd f944 	bl	80083f4 <HAL_GetTick>
 800b16c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b16e:	e008      	b.n	800b182 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b170:	f7fd f940 	bl	80083f4 <HAL_GetTick>
 800b174:	4602      	mov	r2, r0
 800b176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b178:	1ad3      	subs	r3, r2, r3
 800b17a:	2b64      	cmp	r3, #100	@ 0x64
 800b17c:	d901      	bls.n	800b182 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b17e:	2303      	movs	r3, #3
 800b180:	e3c0      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b182:	4b59      	ldr	r3, [pc, #356]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1f0      	bne.n	800b170 <HAL_RCC_OscConfig+0x110>
 800b18e:	e000      	b.n	800b192 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f000 80ca 	beq.w	800b334 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b1a0:	4b51      	ldr	r3, [pc, #324]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b1a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b1aa:	4b4f      	ldr	r3, [pc, #316]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b1ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1ae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b1b0:	6a3b      	ldr	r3, [r7, #32]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d007      	beq.n	800b1c6 <HAL_RCC_OscConfig+0x166>
 800b1b6:	6a3b      	ldr	r3, [r7, #32]
 800b1b8:	2b18      	cmp	r3, #24
 800b1ba:	d156      	bne.n	800b26a <HAL_RCC_OscConfig+0x20a>
 800b1bc:	69fb      	ldr	r3, [r7, #28]
 800b1be:	f003 0303 	and.w	r3, r3, #3
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d151      	bne.n	800b26a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b1c6:	4b48      	ldr	r3, [pc, #288]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f003 0304 	and.w	r3, r3, #4
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d005      	beq.n	800b1de <HAL_RCC_OscConfig+0x17e>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	68db      	ldr	r3, [r3, #12]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d101      	bne.n	800b1de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	e392      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b1de:	4b42      	ldr	r3, [pc, #264]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f023 0219 	bic.w	r2, r3, #25
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	493f      	ldr	r1, [pc, #252]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1f0:	f7fd f900 	bl	80083f4 <HAL_GetTick>
 800b1f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b1f6:	e008      	b.n	800b20a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1f8:	f7fd f8fc 	bl	80083f4 <HAL_GetTick>
 800b1fc:	4602      	mov	r2, r0
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	1ad3      	subs	r3, r2, r3
 800b202:	2b02      	cmp	r3, #2
 800b204:	d901      	bls.n	800b20a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b206:	2303      	movs	r3, #3
 800b208:	e37c      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b20a:	4b37      	ldr	r3, [pc, #220]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f003 0304 	and.w	r3, r3, #4
 800b212:	2b00      	cmp	r3, #0
 800b214:	d0f0      	beq.n	800b1f8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b216:	f7fd f91d 	bl	8008454 <HAL_GetREVID>
 800b21a:	4603      	mov	r3, r0
 800b21c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b220:	4293      	cmp	r3, r2
 800b222:	d817      	bhi.n	800b254 <HAL_RCC_OscConfig+0x1f4>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	691b      	ldr	r3, [r3, #16]
 800b228:	2b40      	cmp	r3, #64	@ 0x40
 800b22a:	d108      	bne.n	800b23e <HAL_RCC_OscConfig+0x1de>
 800b22c:	4b2e      	ldr	r3, [pc, #184]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b234:	4a2c      	ldr	r2, [pc, #176]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b23a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b23c:	e07a      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b23e:	4b2a      	ldr	r3, [pc, #168]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	691b      	ldr	r3, [r3, #16]
 800b24a:	031b      	lsls	r3, r3, #12
 800b24c:	4926      	ldr	r1, [pc, #152]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b24e:	4313      	orrs	r3, r2
 800b250:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b252:	e06f      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b254:	4b24      	ldr	r3, [pc, #144]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	061b      	lsls	r3, r3, #24
 800b262:	4921      	ldr	r1, [pc, #132]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b264:	4313      	orrs	r3, r2
 800b266:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b268:	e064      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d047      	beq.n	800b302 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b272:	4b1d      	ldr	r3, [pc, #116]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f023 0219 	bic.w	r2, r3, #25
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	491a      	ldr	r1, [pc, #104]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b280:	4313      	orrs	r3, r2
 800b282:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b284:	f7fd f8b6 	bl	80083f4 <HAL_GetTick>
 800b288:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b28a:	e008      	b.n	800b29e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b28c:	f7fd f8b2 	bl	80083f4 <HAL_GetTick>
 800b290:	4602      	mov	r2, r0
 800b292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b294:	1ad3      	subs	r3, r2, r3
 800b296:	2b02      	cmp	r3, #2
 800b298:	d901      	bls.n	800b29e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e332      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b29e:	4b12      	ldr	r3, [pc, #72]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f003 0304 	and.w	r3, r3, #4
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d0f0      	beq.n	800b28c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b2aa:	f7fd f8d3 	bl	8008454 <HAL_GetREVID>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d819      	bhi.n	800b2ec <HAL_RCC_OscConfig+0x28c>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	691b      	ldr	r3, [r3, #16]
 800b2bc:	2b40      	cmp	r3, #64	@ 0x40
 800b2be:	d108      	bne.n	800b2d2 <HAL_RCC_OscConfig+0x272>
 800b2c0:	4b09      	ldr	r3, [pc, #36]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b2c8:	4a07      	ldr	r2, [pc, #28]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b2ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2ce:	6053      	str	r3, [r2, #4]
 800b2d0:	e030      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
 800b2d2:	4b05      	ldr	r3, [pc, #20]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	691b      	ldr	r3, [r3, #16]
 800b2de:	031b      	lsls	r3, r3, #12
 800b2e0:	4901      	ldr	r1, [pc, #4]	@ (800b2e8 <HAL_RCC_OscConfig+0x288>)
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	604b      	str	r3, [r1, #4]
 800b2e6:	e025      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
 800b2e8:	58024400 	.word	0x58024400
 800b2ec:	4b9a      	ldr	r3, [pc, #616]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b2ee:	685b      	ldr	r3, [r3, #4]
 800b2f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	691b      	ldr	r3, [r3, #16]
 800b2f8:	061b      	lsls	r3, r3, #24
 800b2fa:	4997      	ldr	r1, [pc, #604]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	604b      	str	r3, [r1, #4]
 800b300:	e018      	b.n	800b334 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b302:	4b95      	ldr	r3, [pc, #596]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4a94      	ldr	r2, [pc, #592]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b308:	f023 0301 	bic.w	r3, r3, #1
 800b30c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b30e:	f7fd f871 	bl	80083f4 <HAL_GetTick>
 800b312:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b314:	e008      	b.n	800b328 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b316:	f7fd f86d 	bl	80083f4 <HAL_GetTick>
 800b31a:	4602      	mov	r2, r0
 800b31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b31e:	1ad3      	subs	r3, r2, r3
 800b320:	2b02      	cmp	r3, #2
 800b322:	d901      	bls.n	800b328 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b324:	2303      	movs	r3, #3
 800b326:	e2ed      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b328:	4b8b      	ldr	r3, [pc, #556]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f003 0304 	and.w	r3, r3, #4
 800b330:	2b00      	cmp	r3, #0
 800b332:	d1f0      	bne.n	800b316 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f003 0310 	and.w	r3, r3, #16
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	f000 80a9 	beq.w	800b494 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b342:	4b85      	ldr	r3, [pc, #532]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b34a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b34c:	4b82      	ldr	r3, [pc, #520]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b34e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b350:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b352:	69bb      	ldr	r3, [r7, #24]
 800b354:	2b08      	cmp	r3, #8
 800b356:	d007      	beq.n	800b368 <HAL_RCC_OscConfig+0x308>
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	2b18      	cmp	r3, #24
 800b35c:	d13a      	bne.n	800b3d4 <HAL_RCC_OscConfig+0x374>
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	f003 0303 	and.w	r3, r3, #3
 800b364:	2b01      	cmp	r3, #1
 800b366:	d135      	bne.n	800b3d4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b368:	4b7b      	ldr	r3, [pc, #492]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b370:	2b00      	cmp	r3, #0
 800b372:	d005      	beq.n	800b380 <HAL_RCC_OscConfig+0x320>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	69db      	ldr	r3, [r3, #28]
 800b378:	2b80      	cmp	r3, #128	@ 0x80
 800b37a:	d001      	beq.n	800b380 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	e2c1      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b380:	f7fd f868 	bl	8008454 <HAL_GetREVID>
 800b384:	4603      	mov	r3, r0
 800b386:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d817      	bhi.n	800b3be <HAL_RCC_OscConfig+0x35e>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6a1b      	ldr	r3, [r3, #32]
 800b392:	2b20      	cmp	r3, #32
 800b394:	d108      	bne.n	800b3a8 <HAL_RCC_OscConfig+0x348>
 800b396:	4b70      	ldr	r3, [pc, #448]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b39e:	4a6e      	ldr	r2, [pc, #440]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3a4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b3a6:	e075      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b3a8:	4b6b      	ldr	r3, [pc, #428]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6a1b      	ldr	r3, [r3, #32]
 800b3b4:	069b      	lsls	r3, r3, #26
 800b3b6:	4968      	ldr	r1, [pc, #416]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b3bc:	e06a      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b3be:	4b66      	ldr	r3, [pc, #408]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3c0:	68db      	ldr	r3, [r3, #12]
 800b3c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	061b      	lsls	r3, r3, #24
 800b3cc:	4962      	ldr	r1, [pc, #392]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b3d2:	e05f      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	69db      	ldr	r3, [r3, #28]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d042      	beq.n	800b462 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b3dc:	4b5e      	ldr	r3, [pc, #376]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a5d      	ldr	r2, [pc, #372]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3e8:	f7fd f804 	bl	80083f4 <HAL_GetTick>
 800b3ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b3ee:	e008      	b.n	800b402 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b3f0:	f7fd f800 	bl	80083f4 <HAL_GetTick>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f8:	1ad3      	subs	r3, r2, r3
 800b3fa:	2b02      	cmp	r3, #2
 800b3fc:	d901      	bls.n	800b402 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800b3fe:	2303      	movs	r3, #3
 800b400:	e280      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b402:	4b55      	ldr	r3, [pc, #340]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d0f0      	beq.n	800b3f0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b40e:	f7fd f821 	bl	8008454 <HAL_GetREVID>
 800b412:	4603      	mov	r3, r0
 800b414:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b418:	4293      	cmp	r3, r2
 800b41a:	d817      	bhi.n	800b44c <HAL_RCC_OscConfig+0x3ec>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a1b      	ldr	r3, [r3, #32]
 800b420:	2b20      	cmp	r3, #32
 800b422:	d108      	bne.n	800b436 <HAL_RCC_OscConfig+0x3d6>
 800b424:	4b4c      	ldr	r3, [pc, #304]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b42c:	4a4a      	ldr	r2, [pc, #296]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b42e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b432:	6053      	str	r3, [r2, #4]
 800b434:	e02e      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
 800b436:	4b48      	ldr	r3, [pc, #288]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	069b      	lsls	r3, r3, #26
 800b444:	4944      	ldr	r1, [pc, #272]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b446:	4313      	orrs	r3, r2
 800b448:	604b      	str	r3, [r1, #4]
 800b44a:	e023      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
 800b44c:	4b42      	ldr	r3, [pc, #264]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b44e:	68db      	ldr	r3, [r3, #12]
 800b450:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a1b      	ldr	r3, [r3, #32]
 800b458:	061b      	lsls	r3, r3, #24
 800b45a:	493f      	ldr	r1, [pc, #252]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b45c:	4313      	orrs	r3, r2
 800b45e:	60cb      	str	r3, [r1, #12]
 800b460:	e018      	b.n	800b494 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b462:	4b3d      	ldr	r3, [pc, #244]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4a3c      	ldr	r2, [pc, #240]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b468:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b46c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b46e:	f7fc ffc1 	bl	80083f4 <HAL_GetTick>
 800b472:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b474:	e008      	b.n	800b488 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b476:	f7fc ffbd 	bl	80083f4 <HAL_GetTick>
 800b47a:	4602      	mov	r2, r0
 800b47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b47e:	1ad3      	subs	r3, r2, r3
 800b480:	2b02      	cmp	r3, #2
 800b482:	d901      	bls.n	800b488 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b484:	2303      	movs	r3, #3
 800b486:	e23d      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b488:	4b33      	ldr	r3, [pc, #204]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b490:	2b00      	cmp	r3, #0
 800b492:	d1f0      	bne.n	800b476 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f003 0308 	and.w	r3, r3, #8
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d036      	beq.n	800b50e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	695b      	ldr	r3, [r3, #20]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d019      	beq.n	800b4dc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b4a8:	4b2b      	ldr	r3, [pc, #172]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b4aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4ac:	4a2a      	ldr	r2, [pc, #168]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b4ae:	f043 0301 	orr.w	r3, r3, #1
 800b4b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4b4:	f7fc ff9e 	bl	80083f4 <HAL_GetTick>
 800b4b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b4ba:	e008      	b.n	800b4ce <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b4bc:	f7fc ff9a 	bl	80083f4 <HAL_GetTick>
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c4:	1ad3      	subs	r3, r2, r3
 800b4c6:	2b02      	cmp	r3, #2
 800b4c8:	d901      	bls.n	800b4ce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800b4ca:	2303      	movs	r3, #3
 800b4cc:	e21a      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b4ce:	4b22      	ldr	r3, [pc, #136]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b4d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4d2:	f003 0302 	and.w	r3, r3, #2
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d0f0      	beq.n	800b4bc <HAL_RCC_OscConfig+0x45c>
 800b4da:	e018      	b.n	800b50e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b4dc:	4b1e      	ldr	r3, [pc, #120]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b4de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4e0:	4a1d      	ldr	r2, [pc, #116]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b4e2:	f023 0301 	bic.w	r3, r3, #1
 800b4e6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4e8:	f7fc ff84 	bl	80083f4 <HAL_GetTick>
 800b4ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b4ee:	e008      	b.n	800b502 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b4f0:	f7fc ff80 	bl	80083f4 <HAL_GetTick>
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f8:	1ad3      	subs	r3, r2, r3
 800b4fa:	2b02      	cmp	r3, #2
 800b4fc:	d901      	bls.n	800b502 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800b4fe:	2303      	movs	r3, #3
 800b500:	e200      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b502:	4b15      	ldr	r3, [pc, #84]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b506:	f003 0302 	and.w	r3, r3, #2
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d1f0      	bne.n	800b4f0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f003 0320 	and.w	r3, r3, #32
 800b516:	2b00      	cmp	r3, #0
 800b518:	d039      	beq.n	800b58e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	699b      	ldr	r3, [r3, #24]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d01c      	beq.n	800b55c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b522:	4b0d      	ldr	r3, [pc, #52]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a0c      	ldr	r2, [pc, #48]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b528:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b52c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b52e:	f7fc ff61 	bl	80083f4 <HAL_GetTick>
 800b532:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b534:	e008      	b.n	800b548 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b536:	f7fc ff5d 	bl	80083f4 <HAL_GetTick>
 800b53a:	4602      	mov	r2, r0
 800b53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	2b02      	cmp	r3, #2
 800b542:	d901      	bls.n	800b548 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800b544:	2303      	movs	r3, #3
 800b546:	e1dd      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b548:	4b03      	ldr	r3, [pc, #12]	@ (800b558 <HAL_RCC_OscConfig+0x4f8>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b550:	2b00      	cmp	r3, #0
 800b552:	d0f0      	beq.n	800b536 <HAL_RCC_OscConfig+0x4d6>
 800b554:	e01b      	b.n	800b58e <HAL_RCC_OscConfig+0x52e>
 800b556:	bf00      	nop
 800b558:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b55c:	4b9b      	ldr	r3, [pc, #620]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a9a      	ldr	r2, [pc, #616]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b562:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b566:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b568:	f7fc ff44 	bl	80083f4 <HAL_GetTick>
 800b56c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b56e:	e008      	b.n	800b582 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b570:	f7fc ff40 	bl	80083f4 <HAL_GetTick>
 800b574:	4602      	mov	r2, r0
 800b576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b578:	1ad3      	subs	r3, r2, r3
 800b57a:	2b02      	cmp	r3, #2
 800b57c:	d901      	bls.n	800b582 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800b57e:	2303      	movs	r3, #3
 800b580:	e1c0      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b582:	4b92      	ldr	r3, [pc, #584]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d1f0      	bne.n	800b570 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	f000 8081 	beq.w	800b69e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b59c:	4b8c      	ldr	r3, [pc, #560]	@ (800b7d0 <HAL_RCC_OscConfig+0x770>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a8b      	ldr	r2, [pc, #556]	@ (800b7d0 <HAL_RCC_OscConfig+0x770>)
 800b5a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b5a8:	f7fc ff24 	bl	80083f4 <HAL_GetTick>
 800b5ac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b5ae:	e008      	b.n	800b5c2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b5b0:	f7fc ff20 	bl	80083f4 <HAL_GetTick>
 800b5b4:	4602      	mov	r2, r0
 800b5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b8:	1ad3      	subs	r3, r2, r3
 800b5ba:	2b64      	cmp	r3, #100	@ 0x64
 800b5bc:	d901      	bls.n	800b5c2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800b5be:	2303      	movs	r3, #3
 800b5c0:	e1a0      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b5c2:	4b83      	ldr	r3, [pc, #524]	@ (800b7d0 <HAL_RCC_OscConfig+0x770>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d0f0      	beq.n	800b5b0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d106      	bne.n	800b5e4 <HAL_RCC_OscConfig+0x584>
 800b5d6:	4b7d      	ldr	r3, [pc, #500]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5da:	4a7c      	ldr	r2, [pc, #496]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5dc:	f043 0301 	orr.w	r3, r3, #1
 800b5e0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5e2:	e02d      	b.n	800b640 <HAL_RCC_OscConfig+0x5e0>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d10c      	bne.n	800b606 <HAL_RCC_OscConfig+0x5a6>
 800b5ec:	4b77      	ldr	r3, [pc, #476]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5f0:	4a76      	ldr	r2, [pc, #472]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5f2:	f023 0301 	bic.w	r3, r3, #1
 800b5f6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b5f8:	4b74      	ldr	r3, [pc, #464]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b5fc:	4a73      	ldr	r2, [pc, #460]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b5fe:	f023 0304 	bic.w	r3, r3, #4
 800b602:	6713      	str	r3, [r2, #112]	@ 0x70
 800b604:	e01c      	b.n	800b640 <HAL_RCC_OscConfig+0x5e0>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	689b      	ldr	r3, [r3, #8]
 800b60a:	2b05      	cmp	r3, #5
 800b60c:	d10c      	bne.n	800b628 <HAL_RCC_OscConfig+0x5c8>
 800b60e:	4b6f      	ldr	r3, [pc, #444]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b612:	4a6e      	ldr	r2, [pc, #440]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b614:	f043 0304 	orr.w	r3, r3, #4
 800b618:	6713      	str	r3, [r2, #112]	@ 0x70
 800b61a:	4b6c      	ldr	r3, [pc, #432]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b61c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b61e:	4a6b      	ldr	r2, [pc, #428]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b620:	f043 0301 	orr.w	r3, r3, #1
 800b624:	6713      	str	r3, [r2, #112]	@ 0x70
 800b626:	e00b      	b.n	800b640 <HAL_RCC_OscConfig+0x5e0>
 800b628:	4b68      	ldr	r3, [pc, #416]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b62a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b62c:	4a67      	ldr	r2, [pc, #412]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b62e:	f023 0301 	bic.w	r3, r3, #1
 800b632:	6713      	str	r3, [r2, #112]	@ 0x70
 800b634:	4b65      	ldr	r3, [pc, #404]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b638:	4a64      	ldr	r2, [pc, #400]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b63a:	f023 0304 	bic.w	r3, r3, #4
 800b63e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	689b      	ldr	r3, [r3, #8]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d015      	beq.n	800b674 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b648:	f7fc fed4 	bl	80083f4 <HAL_GetTick>
 800b64c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b64e:	e00a      	b.n	800b666 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b650:	f7fc fed0 	bl	80083f4 <HAL_GetTick>
 800b654:	4602      	mov	r2, r0
 800b656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b65e:	4293      	cmp	r3, r2
 800b660:	d901      	bls.n	800b666 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800b662:	2303      	movs	r3, #3
 800b664:	e14e      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b666:	4b59      	ldr	r3, [pc, #356]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b66a:	f003 0302 	and.w	r3, r3, #2
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d0ee      	beq.n	800b650 <HAL_RCC_OscConfig+0x5f0>
 800b672:	e014      	b.n	800b69e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b674:	f7fc febe 	bl	80083f4 <HAL_GetTick>
 800b678:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b67a:	e00a      	b.n	800b692 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b67c:	f7fc feba 	bl	80083f4 <HAL_GetTick>
 800b680:	4602      	mov	r2, r0
 800b682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b684:	1ad3      	subs	r3, r2, r3
 800b686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d901      	bls.n	800b692 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800b68e:	2303      	movs	r3, #3
 800b690:	e138      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b692:	4b4e      	ldr	r3, [pc, #312]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b696:	f003 0302 	and.w	r3, r3, #2
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d1ee      	bne.n	800b67c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	f000 812d 	beq.w	800b902 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b6a8:	4b48      	ldr	r3, [pc, #288]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b6aa:	691b      	ldr	r3, [r3, #16]
 800b6ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b6b0:	2b18      	cmp	r3, #24
 800b6b2:	f000 80bd 	beq.w	800b830 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	f040 809e 	bne.w	800b7fc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b6c0:	4b42      	ldr	r3, [pc, #264]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a41      	ldr	r2, [pc, #260]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b6c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b6ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6cc:	f7fc fe92 	bl	80083f4 <HAL_GetTick>
 800b6d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6d2:	e008      	b.n	800b6e6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6d4:	f7fc fe8e 	bl	80083f4 <HAL_GetTick>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6dc:	1ad3      	subs	r3, r2, r3
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	d901      	bls.n	800b6e6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800b6e2:	2303      	movs	r3, #3
 800b6e4:	e10e      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b6e6:	4b39      	ldr	r3, [pc, #228]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d1f0      	bne.n	800b6d4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b6f2:	4b36      	ldr	r3, [pc, #216]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b6f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b6f6:	4b37      	ldr	r3, [pc, #220]	@ (800b7d4 <HAL_RCC_OscConfig+0x774>)
 800b6f8:	4013      	ands	r3, r2
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b702:	0112      	lsls	r2, r2, #4
 800b704:	430a      	orrs	r2, r1
 800b706:	4931      	ldr	r1, [pc, #196]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b708:	4313      	orrs	r3, r2
 800b70a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b710:	3b01      	subs	r3, #1
 800b712:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b71a:	3b01      	subs	r3, #1
 800b71c:	025b      	lsls	r3, r3, #9
 800b71e:	b29b      	uxth	r3, r3
 800b720:	431a      	orrs	r2, r3
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b726:	3b01      	subs	r3, #1
 800b728:	041b      	lsls	r3, r3, #16
 800b72a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b72e:	431a      	orrs	r2, r3
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b734:	3b01      	subs	r3, #1
 800b736:	061b      	lsls	r3, r3, #24
 800b738:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b73c:	4923      	ldr	r1, [pc, #140]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b73e:	4313      	orrs	r3, r2
 800b740:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800b742:	4b22      	ldr	r3, [pc, #136]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b746:	4a21      	ldr	r2, [pc, #132]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b748:	f023 0301 	bic.w	r3, r3, #1
 800b74c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b74e:	4b1f      	ldr	r3, [pc, #124]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b750:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b752:	4b21      	ldr	r3, [pc, #132]	@ (800b7d8 <HAL_RCC_OscConfig+0x778>)
 800b754:	4013      	ands	r3, r2
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b75a:	00d2      	lsls	r2, r2, #3
 800b75c:	491b      	ldr	r1, [pc, #108]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b75e:	4313      	orrs	r3, r2
 800b760:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b762:	4b1a      	ldr	r3, [pc, #104]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b766:	f023 020c 	bic.w	r2, r3, #12
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b76e:	4917      	ldr	r1, [pc, #92]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b770:	4313      	orrs	r3, r2
 800b772:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b774:	4b15      	ldr	r3, [pc, #84]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b778:	f023 0202 	bic.w	r2, r3, #2
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b780:	4912      	ldr	r1, [pc, #72]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b782:	4313      	orrs	r3, r2
 800b784:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b786:	4b11      	ldr	r3, [pc, #68]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b78a:	4a10      	ldr	r2, [pc, #64]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b78c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b792:	4b0e      	ldr	r3, [pc, #56]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b796:	4a0d      	ldr	r2, [pc, #52]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b79c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b79e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a2:	4a0a      	ldr	r2, [pc, #40]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b7a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800b7aa:	4b08      	ldr	r3, [pc, #32]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ae:	4a07      	ldr	r2, [pc, #28]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7b0:	f043 0301 	orr.w	r3, r3, #1
 800b7b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b7b6:	4b05      	ldr	r3, [pc, #20]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a04      	ldr	r2, [pc, #16]	@ (800b7cc <HAL_RCC_OscConfig+0x76c>)
 800b7bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b7c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7c2:	f7fc fe17 	bl	80083f4 <HAL_GetTick>
 800b7c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b7c8:	e011      	b.n	800b7ee <HAL_RCC_OscConfig+0x78e>
 800b7ca:	bf00      	nop
 800b7cc:	58024400 	.word	0x58024400
 800b7d0:	58024800 	.word	0x58024800
 800b7d4:	fffffc0c 	.word	0xfffffc0c
 800b7d8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b7dc:	f7fc fe0a 	bl	80083f4 <HAL_GetTick>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e4:	1ad3      	subs	r3, r2, r3
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	d901      	bls.n	800b7ee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800b7ea:	2303      	movs	r3, #3
 800b7ec:	e08a      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b7ee:	4b47      	ldr	r3, [pc, #284]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d0f0      	beq.n	800b7dc <HAL_RCC_OscConfig+0x77c>
 800b7fa:	e082      	b.n	800b902 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b7fc:	4b43      	ldr	r3, [pc, #268]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a42      	ldr	r2, [pc, #264]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b802:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b808:	f7fc fdf4 	bl	80083f4 <HAL_GetTick>
 800b80c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b80e:	e008      	b.n	800b822 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b810:	f7fc fdf0 	bl	80083f4 <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	2b02      	cmp	r3, #2
 800b81c:	d901      	bls.n	800b822 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800b81e:	2303      	movs	r3, #3
 800b820:	e070      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b822:	4b3a      	ldr	r3, [pc, #232]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d1f0      	bne.n	800b810 <HAL_RCC_OscConfig+0x7b0>
 800b82e:	e068      	b.n	800b902 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b830:	4b36      	ldr	r3, [pc, #216]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b834:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b836:	4b35      	ldr	r3, [pc, #212]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b83a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b840:	2b01      	cmp	r3, #1
 800b842:	d031      	beq.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	f003 0203 	and.w	r2, r3, #3
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b84e:	429a      	cmp	r2, r3
 800b850:	d12a      	bne.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	091b      	lsrs	r3, r3, #4
 800b856:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b85e:	429a      	cmp	r2, r3
 800b860:	d122      	bne.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b86c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b86e:	429a      	cmp	r2, r3
 800b870:	d11a      	bne.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	0a5b      	lsrs	r3, r3, #9
 800b876:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b87e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b880:	429a      	cmp	r2, r3
 800b882:	d111      	bne.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	0c1b      	lsrs	r3, r3, #16
 800b888:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b890:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b892:	429a      	cmp	r2, r3
 800b894:	d108      	bne.n	800b8a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	0e1b      	lsrs	r3, r3, #24
 800b89a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d001      	beq.n	800b8ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e02b      	b.n	800b904 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b8ac:	4b17      	ldr	r3, [pc, #92]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8b0:	08db      	lsrs	r3, r3, #3
 800b8b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b8b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8bc:	693a      	ldr	r2, [r7, #16]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d01f      	beq.n	800b902 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b8c2:	4b12      	ldr	r3, [pc, #72]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8c6:	4a11      	ldr	r2, [pc, #68]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8c8:	f023 0301 	bic.w	r3, r3, #1
 800b8cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b8ce:	f7fc fd91 	bl	80083f4 <HAL_GetTick>
 800b8d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b8d4:	bf00      	nop
 800b8d6:	f7fc fd8d 	bl	80083f4 <HAL_GetTick>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d0f9      	beq.n	800b8d6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b8e2:	4b0a      	ldr	r3, [pc, #40]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b8e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b910 <HAL_RCC_OscConfig+0x8b0>)
 800b8e8:	4013      	ands	r3, r2
 800b8ea:	687a      	ldr	r2, [r7, #4]
 800b8ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b8ee:	00d2      	lsls	r2, r2, #3
 800b8f0:	4906      	ldr	r1, [pc, #24]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b8f6:	4b05      	ldr	r3, [pc, #20]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8fa:	4a04      	ldr	r2, [pc, #16]	@ (800b90c <HAL_RCC_OscConfig+0x8ac>)
 800b8fc:	f043 0301 	orr.w	r3, r3, #1
 800b900:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b902:	2300      	movs	r3, #0
}
 800b904:	4618      	mov	r0, r3
 800b906:	3730      	adds	r7, #48	@ 0x30
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	58024400 	.word	0x58024400
 800b910:	ffff0007 	.word	0xffff0007

0800b914 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b086      	sub	sp, #24
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d101      	bne.n	800b928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b924:	2301      	movs	r3, #1
 800b926:	e19c      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b928:	4b8a      	ldr	r3, [pc, #552]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f003 030f 	and.w	r3, r3, #15
 800b930:	683a      	ldr	r2, [r7, #0]
 800b932:	429a      	cmp	r2, r3
 800b934:	d910      	bls.n	800b958 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b936:	4b87      	ldr	r3, [pc, #540]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	f023 020f 	bic.w	r2, r3, #15
 800b93e:	4985      	ldr	r1, [pc, #532]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	4313      	orrs	r3, r2
 800b944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b946:	4b83      	ldr	r3, [pc, #524]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f003 030f 	and.w	r3, r3, #15
 800b94e:	683a      	ldr	r2, [r7, #0]
 800b950:	429a      	cmp	r2, r3
 800b952:	d001      	beq.n	800b958 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b954:	2301      	movs	r3, #1
 800b956:	e184      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f003 0304 	and.w	r3, r3, #4
 800b960:	2b00      	cmp	r3, #0
 800b962:	d010      	beq.n	800b986 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	691a      	ldr	r2, [r3, #16]
 800b968:	4b7b      	ldr	r3, [pc, #492]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b96a:	699b      	ldr	r3, [r3, #24]
 800b96c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b970:	429a      	cmp	r2, r3
 800b972:	d908      	bls.n	800b986 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b974:	4b78      	ldr	r3, [pc, #480]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b976:	699b      	ldr	r3, [r3, #24]
 800b978:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	4975      	ldr	r1, [pc, #468]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b982:	4313      	orrs	r3, r2
 800b984:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f003 0308 	and.w	r3, r3, #8
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d010      	beq.n	800b9b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	695a      	ldr	r2, [r3, #20]
 800b996:	4b70      	ldr	r3, [pc, #448]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b998:	69db      	ldr	r3, [r3, #28]
 800b99a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d908      	bls.n	800b9b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b9a2:	4b6d      	ldr	r3, [pc, #436]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9a4:	69db      	ldr	r3, [r3, #28]
 800b9a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	695b      	ldr	r3, [r3, #20]
 800b9ae:	496a      	ldr	r1, [pc, #424]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f003 0310 	and.w	r3, r3, #16
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d010      	beq.n	800b9e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	699a      	ldr	r2, [r3, #24]
 800b9c4:	4b64      	ldr	r3, [pc, #400]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9c6:	69db      	ldr	r3, [r3, #28]
 800b9c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d908      	bls.n	800b9e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b9d0:	4b61      	ldr	r3, [pc, #388]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9d2:	69db      	ldr	r3, [r3, #28]
 800b9d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	699b      	ldr	r3, [r3, #24]
 800b9dc:	495e      	ldr	r1, [pc, #376]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f003 0320 	and.w	r3, r3, #32
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d010      	beq.n	800ba10 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	69da      	ldr	r2, [r3, #28]
 800b9f2:	4b59      	ldr	r3, [pc, #356]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800b9f4:	6a1b      	ldr	r3, [r3, #32]
 800b9f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d908      	bls.n	800ba10 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b9fe:	4b56      	ldr	r3, [pc, #344]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba00:	6a1b      	ldr	r3, [r3, #32]
 800ba02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	69db      	ldr	r3, [r3, #28]
 800ba0a:	4953      	ldr	r1, [pc, #332]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f003 0302 	and.w	r3, r3, #2
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d010      	beq.n	800ba3e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	68da      	ldr	r2, [r3, #12]
 800ba20:	4b4d      	ldr	r3, [pc, #308]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba22:	699b      	ldr	r3, [r3, #24]
 800ba24:	f003 030f 	and.w	r3, r3, #15
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d908      	bls.n	800ba3e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba2c:	4b4a      	ldr	r3, [pc, #296]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	f023 020f 	bic.w	r2, r3, #15
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68db      	ldr	r3, [r3, #12]
 800ba38:	4947      	ldr	r1, [pc, #284]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 0301 	and.w	r3, r3, #1
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d055      	beq.n	800baf6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ba4a:	4b43      	ldr	r3, [pc, #268]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba4c:	699b      	ldr	r3, [r3, #24]
 800ba4e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	4940      	ldr	r1, [pc, #256]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	2b02      	cmp	r3, #2
 800ba62:	d107      	bne.n	800ba74 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ba64:	4b3c      	ldr	r3, [pc, #240]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d121      	bne.n	800bab4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba70:	2301      	movs	r3, #1
 800ba72:	e0f6      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	685b      	ldr	r3, [r3, #4]
 800ba78:	2b03      	cmp	r3, #3
 800ba7a:	d107      	bne.n	800ba8c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ba7c:	4b36      	ldr	r3, [pc, #216]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d115      	bne.n	800bab4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e0ea      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d107      	bne.n	800baa4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba94:	4b30      	ldr	r3, [pc, #192]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d109      	bne.n	800bab4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	e0de      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800baa4:	4b2c      	ldr	r3, [pc, #176]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f003 0304 	and.w	r3, r3, #4
 800baac:	2b00      	cmp	r3, #0
 800baae:	d101      	bne.n	800bab4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	e0d6      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bab4:	4b28      	ldr	r3, [pc, #160]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bab6:	691b      	ldr	r3, [r3, #16]
 800bab8:	f023 0207 	bic.w	r2, r3, #7
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	4925      	ldr	r1, [pc, #148]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bac2:	4313      	orrs	r3, r2
 800bac4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bac6:	f7fc fc95 	bl	80083f4 <HAL_GetTick>
 800baca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bacc:	e00a      	b.n	800bae4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bace:	f7fc fc91 	bl	80083f4 <HAL_GetTick>
 800bad2:	4602      	mov	r2, r0
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	1ad3      	subs	r3, r2, r3
 800bad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800badc:	4293      	cmp	r3, r2
 800bade:	d901      	bls.n	800bae4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800bae0:	2303      	movs	r3, #3
 800bae2:	e0be      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bae4:	4b1c      	ldr	r3, [pc, #112]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	00db      	lsls	r3, r3, #3
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d1eb      	bne.n	800bace <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f003 0302 	and.w	r3, r3, #2
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d010      	beq.n	800bb24 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	68da      	ldr	r2, [r3, #12]
 800bb06:	4b14      	ldr	r3, [pc, #80]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bb08:	699b      	ldr	r3, [r3, #24]
 800bb0a:	f003 030f 	and.w	r3, r3, #15
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d208      	bcs.n	800bb24 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bb12:	4b11      	ldr	r3, [pc, #68]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bb14:	699b      	ldr	r3, [r3, #24]
 800bb16:	f023 020f 	bic.w	r2, r3, #15
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	68db      	ldr	r3, [r3, #12]
 800bb1e:	490e      	ldr	r1, [pc, #56]	@ (800bb58 <HAL_RCC_ClockConfig+0x244>)
 800bb20:	4313      	orrs	r3, r2
 800bb22:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bb24:	4b0b      	ldr	r3, [pc, #44]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f003 030f 	and.w	r3, r3, #15
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d214      	bcs.n	800bb5c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb32:	4b08      	ldr	r3, [pc, #32]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f023 020f 	bic.w	r2, r3, #15
 800bb3a:	4906      	ldr	r1, [pc, #24]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb42:	4b04      	ldr	r3, [pc, #16]	@ (800bb54 <HAL_RCC_ClockConfig+0x240>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f003 030f 	and.w	r3, r3, #15
 800bb4a:	683a      	ldr	r2, [r7, #0]
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d005      	beq.n	800bb5c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800bb50:	2301      	movs	r3, #1
 800bb52:	e086      	b.n	800bc62 <HAL_RCC_ClockConfig+0x34e>
 800bb54:	52002000 	.word	0x52002000
 800bb58:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f003 0304 	and.w	r3, r3, #4
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d010      	beq.n	800bb8a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	691a      	ldr	r2, [r3, #16]
 800bb6c:	4b3f      	ldr	r3, [pc, #252]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bb6e:	699b      	ldr	r3, [r3, #24]
 800bb70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bb74:	429a      	cmp	r2, r3
 800bb76:	d208      	bcs.n	800bb8a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb78:	4b3c      	ldr	r3, [pc, #240]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bb7a:	699b      	ldr	r3, [r3, #24]
 800bb7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	691b      	ldr	r3, [r3, #16]
 800bb84:	4939      	ldr	r1, [pc, #228]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bb86:	4313      	orrs	r3, r2
 800bb88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f003 0308 	and.w	r3, r3, #8
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d010      	beq.n	800bbb8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	695a      	ldr	r2, [r3, #20]
 800bb9a:	4b34      	ldr	r3, [pc, #208]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bb9c:	69db      	ldr	r3, [r3, #28]
 800bb9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d208      	bcs.n	800bbb8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bba6:	4b31      	ldr	r3, [pc, #196]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bba8:	69db      	ldr	r3, [r3, #28]
 800bbaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	695b      	ldr	r3, [r3, #20]
 800bbb2:	492e      	ldr	r1, [pc, #184]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 0310 	and.w	r3, r3, #16
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d010      	beq.n	800bbe6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	699a      	ldr	r2, [r3, #24]
 800bbc8:	4b28      	ldr	r3, [pc, #160]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bbca:	69db      	ldr	r3, [r3, #28]
 800bbcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d208      	bcs.n	800bbe6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bbd4:	4b25      	ldr	r3, [pc, #148]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bbd6:	69db      	ldr	r3, [r3, #28]
 800bbd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	699b      	ldr	r3, [r3, #24]
 800bbe0:	4922      	ldr	r1, [pc, #136]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f003 0320 	and.w	r3, r3, #32
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d010      	beq.n	800bc14 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	69da      	ldr	r2, [r3, #28]
 800bbf6:	4b1d      	ldr	r3, [pc, #116]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bbf8:	6a1b      	ldr	r3, [r3, #32]
 800bbfa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bbfe:	429a      	cmp	r2, r3
 800bc00:	d208      	bcs.n	800bc14 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bc02:	4b1a      	ldr	r3, [pc, #104]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bc04:	6a1b      	ldr	r3, [r3, #32]
 800bc06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	69db      	ldr	r3, [r3, #28]
 800bc0e:	4917      	ldr	r1, [pc, #92]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bc10:	4313      	orrs	r3, r2
 800bc12:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bc14:	f000 f834 	bl	800bc80 <HAL_RCC_GetSysClockFreq>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	4b14      	ldr	r3, [pc, #80]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bc1c:	699b      	ldr	r3, [r3, #24]
 800bc1e:	0a1b      	lsrs	r3, r3, #8
 800bc20:	f003 030f 	and.w	r3, r3, #15
 800bc24:	4912      	ldr	r1, [pc, #72]	@ (800bc70 <HAL_RCC_ClockConfig+0x35c>)
 800bc26:	5ccb      	ldrb	r3, [r1, r3]
 800bc28:	f003 031f 	and.w	r3, r3, #31
 800bc2c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc30:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bc32:	4b0e      	ldr	r3, [pc, #56]	@ (800bc6c <HAL_RCC_ClockConfig+0x358>)
 800bc34:	699b      	ldr	r3, [r3, #24]
 800bc36:	f003 030f 	and.w	r3, r3, #15
 800bc3a:	4a0d      	ldr	r2, [pc, #52]	@ (800bc70 <HAL_RCC_ClockConfig+0x35c>)
 800bc3c:	5cd3      	ldrb	r3, [r2, r3]
 800bc3e:	f003 031f 	and.w	r3, r3, #31
 800bc42:	693a      	ldr	r2, [r7, #16]
 800bc44:	fa22 f303 	lsr.w	r3, r2, r3
 800bc48:	4a0a      	ldr	r2, [pc, #40]	@ (800bc74 <HAL_RCC_ClockConfig+0x360>)
 800bc4a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bc4c:	4a0a      	ldr	r2, [pc, #40]	@ (800bc78 <HAL_RCC_ClockConfig+0x364>)
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800bc52:	4b0a      	ldr	r3, [pc, #40]	@ (800bc7c <HAL_RCC_ClockConfig+0x368>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4618      	mov	r0, r3
 800bc58:	f7fc fb82 	bl	8008360 <HAL_InitTick>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3718      	adds	r7, #24
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	58024400 	.word	0x58024400
 800bc70:	08019da0 	.word	0x08019da0
 800bc74:	24000068 	.word	0x24000068
 800bc78:	24000064 	.word	0x24000064
 800bc7c:	2400006c 	.word	0x2400006c

0800bc80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc80:	b480      	push	{r7}
 800bc82:	b089      	sub	sp, #36	@ 0x24
 800bc84:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bc86:	4bb3      	ldr	r3, [pc, #716]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bc8e:	2b18      	cmp	r3, #24
 800bc90:	f200 8155 	bhi.w	800bf3e <HAL_RCC_GetSysClockFreq+0x2be>
 800bc94:	a201      	add	r2, pc, #4	@ (adr r2, 800bc9c <HAL_RCC_GetSysClockFreq+0x1c>)
 800bc96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc9a:	bf00      	nop
 800bc9c:	0800bd01 	.word	0x0800bd01
 800bca0:	0800bf3f 	.word	0x0800bf3f
 800bca4:	0800bf3f 	.word	0x0800bf3f
 800bca8:	0800bf3f 	.word	0x0800bf3f
 800bcac:	0800bf3f 	.word	0x0800bf3f
 800bcb0:	0800bf3f 	.word	0x0800bf3f
 800bcb4:	0800bf3f 	.word	0x0800bf3f
 800bcb8:	0800bf3f 	.word	0x0800bf3f
 800bcbc:	0800bd27 	.word	0x0800bd27
 800bcc0:	0800bf3f 	.word	0x0800bf3f
 800bcc4:	0800bf3f 	.word	0x0800bf3f
 800bcc8:	0800bf3f 	.word	0x0800bf3f
 800bccc:	0800bf3f 	.word	0x0800bf3f
 800bcd0:	0800bf3f 	.word	0x0800bf3f
 800bcd4:	0800bf3f 	.word	0x0800bf3f
 800bcd8:	0800bf3f 	.word	0x0800bf3f
 800bcdc:	0800bd2d 	.word	0x0800bd2d
 800bce0:	0800bf3f 	.word	0x0800bf3f
 800bce4:	0800bf3f 	.word	0x0800bf3f
 800bce8:	0800bf3f 	.word	0x0800bf3f
 800bcec:	0800bf3f 	.word	0x0800bf3f
 800bcf0:	0800bf3f 	.word	0x0800bf3f
 800bcf4:	0800bf3f 	.word	0x0800bf3f
 800bcf8:	0800bf3f 	.word	0x0800bf3f
 800bcfc:	0800bd33 	.word	0x0800bd33
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd00:	4b94      	ldr	r3, [pc, #592]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f003 0320 	and.w	r3, r3, #32
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d009      	beq.n	800bd20 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd0c:	4b91      	ldr	r3, [pc, #580]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	08db      	lsrs	r3, r3, #3
 800bd12:	f003 0303 	and.w	r3, r3, #3
 800bd16:	4a90      	ldr	r2, [pc, #576]	@ (800bf58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bd18:	fa22 f303 	lsr.w	r3, r2, r3
 800bd1c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800bd1e:	e111      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bd20:	4b8d      	ldr	r3, [pc, #564]	@ (800bf58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bd22:	61bb      	str	r3, [r7, #24]
      break;
 800bd24:	e10e      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800bd26:	4b8d      	ldr	r3, [pc, #564]	@ (800bf5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bd28:	61bb      	str	r3, [r7, #24]
      break;
 800bd2a:	e10b      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800bd2c:	4b8c      	ldr	r3, [pc, #560]	@ (800bf60 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bd2e:	61bb      	str	r3, [r7, #24]
      break;
 800bd30:	e108      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bd32:	4b88      	ldr	r3, [pc, #544]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd36:	f003 0303 	and.w	r3, r3, #3
 800bd3a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bd3c:	4b85      	ldr	r3, [pc, #532]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd40:	091b      	lsrs	r3, r3, #4
 800bd42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd46:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bd48:	4b82      	ldr	r3, [pc, #520]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd4c:	f003 0301 	and.w	r3, r3, #1
 800bd50:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bd52:	4b80      	ldr	r3, [pc, #512]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd56:	08db      	lsrs	r3, r3, #3
 800bd58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bd5c:	68fa      	ldr	r2, [r7, #12]
 800bd5e:	fb02 f303 	mul.w	r3, r2, r3
 800bd62:	ee07 3a90 	vmov	s15, r3
 800bd66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd6a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f000 80e1 	beq.w	800bf38 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	f000 8083 	beq.w	800be84 <HAL_RCC_GetSysClockFreq+0x204>
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	2b02      	cmp	r3, #2
 800bd82:	f200 80a1 	bhi.w	800bec8 <HAL_RCC_GetSysClockFreq+0x248>
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d003      	beq.n	800bd94 <HAL_RCC_GetSysClockFreq+0x114>
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d056      	beq.n	800be40 <HAL_RCC_GetSysClockFreq+0x1c0>
 800bd92:	e099      	b.n	800bec8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd94:	4b6f      	ldr	r3, [pc, #444]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f003 0320 	and.w	r3, r3, #32
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d02d      	beq.n	800bdfc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bda0:	4b6c      	ldr	r3, [pc, #432]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	08db      	lsrs	r3, r3, #3
 800bda6:	f003 0303 	and.w	r3, r3, #3
 800bdaa:	4a6b      	ldr	r2, [pc, #428]	@ (800bf58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bdac:	fa22 f303 	lsr.w	r3, r2, r3
 800bdb0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	ee07 3a90 	vmov	s15, r3
 800bdb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	ee07 3a90 	vmov	s15, r3
 800bdc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdca:	4b62      	ldr	r3, [pc, #392]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bdcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdd2:	ee07 3a90 	vmov	s15, r3
 800bdd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdda:	ed97 6a02 	vldr	s12, [r7, #8]
 800bdde:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800bf64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bde2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bde6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bdee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdf6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800bdfa:	e087      	b.n	800bf0c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	ee07 3a90 	vmov	s15, r3
 800be02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be06:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800bf68 <HAL_RCC_GetSysClockFreq+0x2e8>
 800be0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be0e:	4b51      	ldr	r3, [pc, #324]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be16:	ee07 3a90 	vmov	s15, r3
 800be1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be1e:	ed97 6a02 	vldr	s12, [r7, #8]
 800be22:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800bf64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800be26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800be3e:	e065      	b.n	800bf0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	ee07 3a90 	vmov	s15, r3
 800be46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be4a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800bf6c <HAL_RCC_GetSysClockFreq+0x2ec>
 800be4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be52:	4b40      	ldr	r3, [pc, #256]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be5a:	ee07 3a90 	vmov	s15, r3
 800be5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be62:	ed97 6a02 	vldr	s12, [r7, #8]
 800be66:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bf64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800be6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800be76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800be82:	e043      	b.n	800bf0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	ee07 3a90 	vmov	s15, r3
 800be8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be8e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800bf70 <HAL_RCC_GetSysClockFreq+0x2f0>
 800be92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800be96:	4b2f      	ldr	r3, [pc, #188]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be9e:	ee07 3a90 	vmov	s15, r3
 800bea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bea6:	ed97 6a02 	vldr	s12, [r7, #8]
 800beaa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800bf64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800beae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800beb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800beb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800beba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bec2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bec6:	e021      	b.n	800bf0c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bec8:	693b      	ldr	r3, [r7, #16]
 800beca:	ee07 3a90 	vmov	s15, r3
 800bece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bed2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800bf6c <HAL_RCC_GetSysClockFreq+0x2ec>
 800bed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800beda:	4b1e      	ldr	r3, [pc, #120]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bedc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bee2:	ee07 3a90 	vmov	s15, r3
 800bee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800beea:	ed97 6a02 	vldr	s12, [r7, #8]
 800beee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800bf64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800befa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800befe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800bf0a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800bf0c:	4b11      	ldr	r3, [pc, #68]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf10:	0a5b      	lsrs	r3, r3, #9
 800bf12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf16:	3301      	adds	r3, #1
 800bf18:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	ee07 3a90 	vmov	s15, r3
 800bf20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bf24:	edd7 6a07 	vldr	s13, [r7, #28]
 800bf28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf30:	ee17 3a90 	vmov	r3, s15
 800bf34:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800bf36:	e005      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	61bb      	str	r3, [r7, #24]
      break;
 800bf3c:	e002      	b.n	800bf44 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800bf3e:	4b07      	ldr	r3, [pc, #28]	@ (800bf5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bf40:	61bb      	str	r3, [r7, #24]
      break;
 800bf42:	bf00      	nop
  }

  return sysclockfreq;
 800bf44:	69bb      	ldr	r3, [r7, #24]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3724      	adds	r7, #36	@ 0x24
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	58024400 	.word	0x58024400
 800bf58:	03d09000 	.word	0x03d09000
 800bf5c:	003d0900 	.word	0x003d0900
 800bf60:	017d7840 	.word	0x017d7840
 800bf64:	46000000 	.word	0x46000000
 800bf68:	4c742400 	.word	0x4c742400
 800bf6c:	4a742400 	.word	0x4a742400
 800bf70:	4bbebc20 	.word	0x4bbebc20

0800bf74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b082      	sub	sp, #8
 800bf78:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bf7a:	f7ff fe81 	bl	800bc80 <HAL_RCC_GetSysClockFreq>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	4b10      	ldr	r3, [pc, #64]	@ (800bfc4 <HAL_RCC_GetHCLKFreq+0x50>)
 800bf82:	699b      	ldr	r3, [r3, #24]
 800bf84:	0a1b      	lsrs	r3, r3, #8
 800bf86:	f003 030f 	and.w	r3, r3, #15
 800bf8a:	490f      	ldr	r1, [pc, #60]	@ (800bfc8 <HAL_RCC_GetHCLKFreq+0x54>)
 800bf8c:	5ccb      	ldrb	r3, [r1, r3]
 800bf8e:	f003 031f 	and.w	r3, r3, #31
 800bf92:	fa22 f303 	lsr.w	r3, r2, r3
 800bf96:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bf98:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc4 <HAL_RCC_GetHCLKFreq+0x50>)
 800bf9a:	699b      	ldr	r3, [r3, #24]
 800bf9c:	f003 030f 	and.w	r3, r3, #15
 800bfa0:	4a09      	ldr	r2, [pc, #36]	@ (800bfc8 <HAL_RCC_GetHCLKFreq+0x54>)
 800bfa2:	5cd3      	ldrb	r3, [r2, r3]
 800bfa4:	f003 031f 	and.w	r3, r3, #31
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	fa22 f303 	lsr.w	r3, r2, r3
 800bfae:	4a07      	ldr	r2, [pc, #28]	@ (800bfcc <HAL_RCC_GetHCLKFreq+0x58>)
 800bfb0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bfb2:	4a07      	ldr	r2, [pc, #28]	@ (800bfd0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800bfb8:	4b04      	ldr	r3, [pc, #16]	@ (800bfcc <HAL_RCC_GetHCLKFreq+0x58>)
 800bfba:	681b      	ldr	r3, [r3, #0]
}
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	58024400 	.word	0x58024400
 800bfc8:	08019da0 	.word	0x08019da0
 800bfcc:	24000068 	.word	0x24000068
 800bfd0:	24000064 	.word	0x24000064

0800bfd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bfd8:	f7ff ffcc 	bl	800bf74 <HAL_RCC_GetHCLKFreq>
 800bfdc:	4602      	mov	r2, r0
 800bfde:	4b06      	ldr	r3, [pc, #24]	@ (800bff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bfe0:	69db      	ldr	r3, [r3, #28]
 800bfe2:	091b      	lsrs	r3, r3, #4
 800bfe4:	f003 0307 	and.w	r3, r3, #7
 800bfe8:	4904      	ldr	r1, [pc, #16]	@ (800bffc <HAL_RCC_GetPCLK1Freq+0x28>)
 800bfea:	5ccb      	ldrb	r3, [r1, r3]
 800bfec:	f003 031f 	and.w	r3, r3, #31
 800bff0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	bd80      	pop	{r7, pc}
 800bff8:	58024400 	.word	0x58024400
 800bffc:	08019da0 	.word	0x08019da0

0800c000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c004:	f7ff ffb6 	bl	800bf74 <HAL_RCC_GetHCLKFreq>
 800c008:	4602      	mov	r2, r0
 800c00a:	4b06      	ldr	r3, [pc, #24]	@ (800c024 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c00c:	69db      	ldr	r3, [r3, #28]
 800c00e:	0a1b      	lsrs	r3, r3, #8
 800c010:	f003 0307 	and.w	r3, r3, #7
 800c014:	4904      	ldr	r1, [pc, #16]	@ (800c028 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c016:	5ccb      	ldrb	r3, [r1, r3]
 800c018:	f003 031f 	and.w	r3, r3, #31
 800c01c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c020:	4618      	mov	r0, r3
 800c022:	bd80      	pop	{r7, pc}
 800c024:	58024400 	.word	0x58024400
 800c028:	08019da0 	.word	0x08019da0

0800c02c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c02c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c030:	b0ca      	sub	sp, #296	@ 0x128
 800c032:	af00      	add	r7, sp, #0
 800c034:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c038:	2300      	movs	r3, #0
 800c03a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c03e:	2300      	movs	r3, #0
 800c040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c050:	2500      	movs	r5, #0
 800c052:	ea54 0305 	orrs.w	r3, r4, r5
 800c056:	d049      	beq.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c05c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c05e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c062:	d02f      	beq.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c064:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c068:	d828      	bhi.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c06a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c06e:	d01a      	beq.n	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c070:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c074:	d822      	bhi.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c076:	2b00      	cmp	r3, #0
 800c078:	d003      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c07a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c07e:	d007      	beq.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c080:	e01c      	b.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c082:	4bb8      	ldr	r3, [pc, #736]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c086:	4ab7      	ldr	r2, [pc, #732]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c088:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c08c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c08e:	e01a      	b.n	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c094:	3308      	adds	r3, #8
 800c096:	2102      	movs	r1, #2
 800c098:	4618      	mov	r0, r3
 800c09a:	f001 fc8f 	bl	800d9bc <RCCEx_PLL2_Config>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c0a4:	e00f      	b.n	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0aa:	3328      	adds	r3, #40	@ 0x28
 800c0ac:	2102      	movs	r1, #2
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f001 fd36 	bl	800db20 <RCCEx_PLL3_Config>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c0ba:	e004      	b.n	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0c2:	e000      	b.n	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c0c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d10a      	bne.n	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c0ce:	4ba5      	ldr	r3, [pc, #660]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c0dc:	4aa1      	ldr	r2, [pc, #644]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c0de:	430b      	orrs	r3, r1
 800c0e0:	6513      	str	r3, [r2, #80]	@ 0x50
 800c0e2:	e003      	b.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c0ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c0f8:	f04f 0900 	mov.w	r9, #0
 800c0fc:	ea58 0309 	orrs.w	r3, r8, r9
 800c100:	d047      	beq.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c108:	2b04      	cmp	r3, #4
 800c10a:	d82a      	bhi.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c10c:	a201      	add	r2, pc, #4	@ (adr r2, 800c114 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c10e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c112:	bf00      	nop
 800c114:	0800c129 	.word	0x0800c129
 800c118:	0800c137 	.word	0x0800c137
 800c11c:	0800c14d 	.word	0x0800c14d
 800c120:	0800c16b 	.word	0x0800c16b
 800c124:	0800c16b 	.word	0x0800c16b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c128:	4b8e      	ldr	r3, [pc, #568]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c12c:	4a8d      	ldr	r2, [pc, #564]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c12e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c132:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c134:	e01a      	b.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c13a:	3308      	adds	r3, #8
 800c13c:	2100      	movs	r1, #0
 800c13e:	4618      	mov	r0, r3
 800c140:	f001 fc3c 	bl	800d9bc <RCCEx_PLL2_Config>
 800c144:	4603      	mov	r3, r0
 800c146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c14a:	e00f      	b.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c14c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c150:	3328      	adds	r3, #40	@ 0x28
 800c152:	2100      	movs	r1, #0
 800c154:	4618      	mov	r0, r3
 800c156:	f001 fce3 	bl	800db20 <RCCEx_PLL3_Config>
 800c15a:	4603      	mov	r3, r0
 800c15c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c160:	e004      	b.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c162:	2301      	movs	r3, #1
 800c164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c168:	e000      	b.n	800c16c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c16a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c16c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c170:	2b00      	cmp	r3, #0
 800c172:	d10a      	bne.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c174:	4b7b      	ldr	r3, [pc, #492]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c178:	f023 0107 	bic.w	r1, r3, #7
 800c17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c182:	4a78      	ldr	r2, [pc, #480]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c184:	430b      	orrs	r3, r1
 800c186:	6513      	str	r3, [r2, #80]	@ 0x50
 800c188:	e003      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c18a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c18e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c19e:	f04f 0b00 	mov.w	fp, #0
 800c1a2:	ea5a 030b 	orrs.w	r3, sl, fp
 800c1a6:	d04c      	beq.n	800c242 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c1a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1b2:	d030      	beq.n	800c216 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c1b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1b8:	d829      	bhi.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c1ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800c1bc:	d02d      	beq.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c1be:	2bc0      	cmp	r3, #192	@ 0xc0
 800c1c0:	d825      	bhi.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c1c2:	2b80      	cmp	r3, #128	@ 0x80
 800c1c4:	d018      	beq.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c1c6:	2b80      	cmp	r3, #128	@ 0x80
 800c1c8:	d821      	bhi.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d002      	beq.n	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c1ce:	2b40      	cmp	r3, #64	@ 0x40
 800c1d0:	d007      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c1d2:	e01c      	b.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1d4:	4b63      	ldr	r3, [pc, #396]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d8:	4a62      	ldr	r2, [pc, #392]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c1da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c1de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c1e0:	e01c      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1e6:	3308      	adds	r3, #8
 800c1e8:	2100      	movs	r1, #0
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	f001 fbe6 	bl	800d9bc <RCCEx_PLL2_Config>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c1f6:	e011      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1fc:	3328      	adds	r3, #40	@ 0x28
 800c1fe:	2100      	movs	r1, #0
 800c200:	4618      	mov	r0, r3
 800c202:	f001 fc8d 	bl	800db20 <RCCEx_PLL3_Config>
 800c206:	4603      	mov	r3, r0
 800c208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c20c:	e006      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c20e:	2301      	movs	r3, #1
 800c210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c214:	e002      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c216:	bf00      	nop
 800c218:	e000      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c21a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c21c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c220:	2b00      	cmp	r3, #0
 800c222:	d10a      	bne.n	800c23a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c224:	4b4f      	ldr	r3, [pc, #316]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c228:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c22c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c232:	4a4c      	ldr	r2, [pc, #304]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c234:	430b      	orrs	r3, r1
 800c236:	6513      	str	r3, [r2, #80]	@ 0x50
 800c238:	e003      	b.n	800c242 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c23a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c23e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c24e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c252:	2300      	movs	r3, #0
 800c254:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c258:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c25c:	460b      	mov	r3, r1
 800c25e:	4313      	orrs	r3, r2
 800c260:	d053      	beq.n	800c30a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c266:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c26a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c26e:	d035      	beq.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c274:	d82e      	bhi.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c276:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c27a:	d031      	beq.n	800c2e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c27c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c280:	d828      	bhi.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c282:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c286:	d01a      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c28c:	d822      	bhi.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d003      	beq.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c292:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c296:	d007      	beq.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c298:	e01c      	b.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c29a:	4b32      	ldr	r3, [pc, #200]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c29c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c29e:	4a31      	ldr	r2, [pc, #196]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c2a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c2a6:	e01c      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2ac:	3308      	adds	r3, #8
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f001 fb83 	bl	800d9bc <RCCEx_PLL2_Config>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c2bc:	e011      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c2:	3328      	adds	r3, #40	@ 0x28
 800c2c4:	2100      	movs	r1, #0
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f001 fc2a 	bl	800db20 <RCCEx_PLL3_Config>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c2d2:	e006      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2da:	e002      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c2dc:	bf00      	nop
 800c2de:	e000      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c2e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d10b      	bne.n	800c302 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c2ea:	4b1e      	ldr	r3, [pc, #120]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c2ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2ee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c2f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c2fa:	4a1a      	ldr	r2, [pc, #104]	@ (800c364 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c2fc:	430b      	orrs	r3, r1
 800c2fe:	6593      	str	r3, [r2, #88]	@ 0x58
 800c300:	e003      	b.n	800c30a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c306:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c30a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c312:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c316:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c31a:	2300      	movs	r3, #0
 800c31c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c320:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c324:	460b      	mov	r3, r1
 800c326:	4313      	orrs	r3, r2
 800c328:	d056      	beq.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c32a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c32e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c332:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c336:	d038      	beq.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c338:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c33c:	d831      	bhi.n	800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c33e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c342:	d034      	beq.n	800c3ae <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c344:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c348:	d82b      	bhi.n	800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c34a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c34e:	d01d      	beq.n	800c38c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c350:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c354:	d825      	bhi.n	800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c356:	2b00      	cmp	r3, #0
 800c358:	d006      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c35a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c35e:	d00a      	beq.n	800c376 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c360:	e01f      	b.n	800c3a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c362:	bf00      	nop
 800c364:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c368:	4ba2      	ldr	r3, [pc, #648]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c36a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c36c:	4aa1      	ldr	r2, [pc, #644]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c36e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c372:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c374:	e01c      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c37a:	3308      	adds	r3, #8
 800c37c:	2100      	movs	r1, #0
 800c37e:	4618      	mov	r0, r3
 800c380:	f001 fb1c 	bl	800d9bc <RCCEx_PLL2_Config>
 800c384:	4603      	mov	r3, r0
 800c386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c38a:	e011      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c38c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c390:	3328      	adds	r3, #40	@ 0x28
 800c392:	2100      	movs	r1, #0
 800c394:	4618      	mov	r0, r3
 800c396:	f001 fbc3 	bl	800db20 <RCCEx_PLL3_Config>
 800c39a:	4603      	mov	r3, r0
 800c39c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c3a0:	e006      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3a8:	e002      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c3aa:	bf00      	nop
 800c3ac:	e000      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c3ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d10b      	bne.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c3b8:	4b8e      	ldr	r3, [pc, #568]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3bc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800c3c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3c4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c3c8:	4a8a      	ldr	r2, [pc, #552]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c3ca:	430b      	orrs	r3, r1
 800c3cc:	6593      	str	r3, [r2, #88]	@ 0x58
 800c3ce:	e003      	b.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c3d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800c3e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c3ee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4313      	orrs	r3, r2
 800c3f6:	d03a      	beq.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800c3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3fe:	2b30      	cmp	r3, #48	@ 0x30
 800c400:	d01f      	beq.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800c402:	2b30      	cmp	r3, #48	@ 0x30
 800c404:	d819      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c406:	2b20      	cmp	r3, #32
 800c408:	d00c      	beq.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800c40a:	2b20      	cmp	r3, #32
 800c40c:	d815      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d019      	beq.n	800c446 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800c412:	2b10      	cmp	r3, #16
 800c414:	d111      	bne.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c416:	4b77      	ldr	r3, [pc, #476]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c41a:	4a76      	ldr	r2, [pc, #472]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c41c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c420:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c422:	e011      	b.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c428:	3308      	adds	r3, #8
 800c42a:	2102      	movs	r1, #2
 800c42c:	4618      	mov	r0, r3
 800c42e:	f001 fac5 	bl	800d9bc <RCCEx_PLL2_Config>
 800c432:	4603      	mov	r3, r0
 800c434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c438:	e006      	b.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c440:	e002      	b.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c442:	bf00      	nop
 800c444:	e000      	b.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c446:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d10a      	bne.n	800c466 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c450:	4b68      	ldr	r3, [pc, #416]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c454:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c45c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c45e:	4a65      	ldr	r2, [pc, #404]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c460:	430b      	orrs	r3, r1
 800c462:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c464:	e003      	b.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c46a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c476:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c47a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c47e:	2300      	movs	r3, #0
 800c480:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c484:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c488:	460b      	mov	r3, r1
 800c48a:	4313      	orrs	r3, r2
 800c48c:	d051      	beq.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c48e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c494:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c498:	d035      	beq.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800c49a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c49e:	d82e      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c4a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c4a4:	d031      	beq.n	800c50a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800c4a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c4aa:	d828      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c4ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4b0:	d01a      	beq.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800c4b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4b6:	d822      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d003      	beq.n	800c4c4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800c4bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4c0:	d007      	beq.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c4c2:	e01c      	b.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4c4:	4b4b      	ldr	r3, [pc, #300]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c8:	4a4a      	ldr	r2, [pc, #296]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c4ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4d0:	e01c      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4d6:	3308      	adds	r3, #8
 800c4d8:	2100      	movs	r1, #0
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f001 fa6e 	bl	800d9bc <RCCEx_PLL2_Config>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4e6:	e011      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4ec:	3328      	adds	r3, #40	@ 0x28
 800c4ee:	2100      	movs	r1, #0
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f001 fb15 	bl	800db20 <RCCEx_PLL3_Config>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c4fc:	e006      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4fe:	2301      	movs	r3, #1
 800c500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c504:	e002      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c506:	bf00      	nop
 800c508:	e000      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c50a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c50c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c510:	2b00      	cmp	r3, #0
 800c512:	d10a      	bne.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c514:	4b37      	ldr	r3, [pc, #220]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c518:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c51c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c522:	4a34      	ldr	r2, [pc, #208]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c524:	430b      	orrs	r3, r1
 800c526:	6513      	str	r3, [r2, #80]	@ 0x50
 800c528:	e003      	b.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c52a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c52e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c53e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c542:	2300      	movs	r3, #0
 800c544:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c548:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c54c:	460b      	mov	r3, r1
 800c54e:	4313      	orrs	r3, r2
 800c550:	d056      	beq.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c556:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c55c:	d033      	beq.n	800c5c6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c55e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c562:	d82c      	bhi.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c564:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c568:	d02f      	beq.n	800c5ca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800c56a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c56e:	d826      	bhi.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c570:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c574:	d02b      	beq.n	800c5ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800c576:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c57a:	d820      	bhi.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c57c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c580:	d012      	beq.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800c582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c586:	d81a      	bhi.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d022      	beq.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800c58c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c590:	d115      	bne.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c596:	3308      	adds	r3, #8
 800c598:	2101      	movs	r1, #1
 800c59a:	4618      	mov	r0, r3
 800c59c:	f001 fa0e 	bl	800d9bc <RCCEx_PLL2_Config>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c5a6:	e015      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5ac:	3328      	adds	r3, #40	@ 0x28
 800c5ae:	2101      	movs	r1, #1
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f001 fab5 	bl	800db20 <RCCEx_PLL3_Config>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c5bc:	e00a      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c5be:	2301      	movs	r3, #1
 800c5c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c5c4:	e006      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5c6:	bf00      	nop
 800c5c8:	e004      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5ca:	bf00      	nop
 800c5cc:	e002      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5ce:	bf00      	nop
 800c5d0:	e000      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c5d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d10d      	bne.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c5dc:	4b05      	ldr	r3, [pc, #20]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c5de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c5e0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c5e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5ea:	4a02      	ldr	r2, [pc, #8]	@ (800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c5ec:	430b      	orrs	r3, r1
 800c5ee:	6513      	str	r3, [r2, #80]	@ 0x50
 800c5f0:	e006      	b.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c5f2:	bf00      	nop
 800c5f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c608:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c60c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c610:	2300      	movs	r3, #0
 800c612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c616:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c61a:	460b      	mov	r3, r1
 800c61c:	4313      	orrs	r3, r2
 800c61e:	d055      	beq.n	800c6cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c624:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c628:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c62c:	d033      	beq.n	800c696 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800c62e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c632:	d82c      	bhi.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c638:	d02f      	beq.n	800c69a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800c63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c63e:	d826      	bhi.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c640:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c644:	d02b      	beq.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800c646:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c64a:	d820      	bhi.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c64c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c650:	d012      	beq.n	800c678 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800c652:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c656:	d81a      	bhi.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d022      	beq.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800c65c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c660:	d115      	bne.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c666:	3308      	adds	r3, #8
 800c668:	2101      	movs	r1, #1
 800c66a:	4618      	mov	r0, r3
 800c66c:	f001 f9a6 	bl	800d9bc <RCCEx_PLL2_Config>
 800c670:	4603      	mov	r3, r0
 800c672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c676:	e015      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c67c:	3328      	adds	r3, #40	@ 0x28
 800c67e:	2101      	movs	r1, #1
 800c680:	4618      	mov	r0, r3
 800c682:	f001 fa4d 	bl	800db20 <RCCEx_PLL3_Config>
 800c686:	4603      	mov	r3, r0
 800c688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c68c:	e00a      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c68e:	2301      	movs	r3, #1
 800c690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c694:	e006      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c696:	bf00      	nop
 800c698:	e004      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c69a:	bf00      	nop
 800c69c:	e002      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c69e:	bf00      	nop
 800c6a0:	e000      	b.n	800c6a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c6a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d10b      	bne.n	800c6c4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c6ac:	4ba3      	ldr	r3, [pc, #652]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6b0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c6b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c6bc:	4a9f      	ldr	r2, [pc, #636]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c6be:	430b      	orrs	r3, r1
 800c6c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800c6c2:	e003      	b.n	800c6cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c6cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c6d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c6dc:	2300      	movs	r3, #0
 800c6de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c6e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	d037      	beq.n	800c75c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c6ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6f6:	d00e      	beq.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800c6f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6fc:	d816      	bhi.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d018      	beq.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800c702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c706:	d111      	bne.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c708:	4b8c      	ldr	r3, [pc, #560]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70c:	4a8b      	ldr	r2, [pc, #556]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c70e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c714:	e00f      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c71a:	3308      	adds	r3, #8
 800c71c:	2101      	movs	r1, #1
 800c71e:	4618      	mov	r0, r3
 800c720:	f001 f94c 	bl	800d9bc <RCCEx_PLL2_Config>
 800c724:	4603      	mov	r3, r0
 800c726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c72a:	e004      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c732:	e000      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800c734:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d10a      	bne.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c73e:	4b7f      	ldr	r3, [pc, #508]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c742:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c74a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c74c:	4a7b      	ldr	r2, [pc, #492]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c74e:	430b      	orrs	r3, r1
 800c750:	6513      	str	r3, [r2, #80]	@ 0x50
 800c752:	e003      	b.n	800c75c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c754:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c758:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c75c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c764:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800c768:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c76c:	2300      	movs	r3, #0
 800c76e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800c772:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800c776:	460b      	mov	r3, r1
 800c778:	4313      	orrs	r3, r2
 800c77a:	d039      	beq.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800c77c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c782:	2b03      	cmp	r3, #3
 800c784:	d81c      	bhi.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800c786:	a201      	add	r2, pc, #4	@ (adr r2, 800c78c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800c788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c78c:	0800c7c9 	.word	0x0800c7c9
 800c790:	0800c79d 	.word	0x0800c79d
 800c794:	0800c7ab 	.word	0x0800c7ab
 800c798:	0800c7c9 	.word	0x0800c7c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c79c:	4b67      	ldr	r3, [pc, #412]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c79e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7a0:	4a66      	ldr	r2, [pc, #408]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c7a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c7a8:	e00f      	b.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c7aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7ae:	3308      	adds	r3, #8
 800c7b0:	2102      	movs	r1, #2
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f001 f902 	bl	800d9bc <RCCEx_PLL2_Config>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c7be:	e004      	b.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7c6:	e000      	b.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800c7c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d10a      	bne.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c7d2:	4b5a      	ldr	r3, [pc, #360]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7d6:	f023 0103 	bic.w	r1, r3, #3
 800c7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7e0:	4a56      	ldr	r2, [pc, #344]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c7e2:	430b      	orrs	r3, r1
 800c7e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c7e6:	e003      	b.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800c7fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c800:	2300      	movs	r3, #0
 800c802:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c806:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800c80a:	460b      	mov	r3, r1
 800c80c:	4313      	orrs	r3, r2
 800c80e:	f000 809f 	beq.w	800c950 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c812:	4b4b      	ldr	r3, [pc, #300]	@ (800c940 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a4a      	ldr	r2, [pc, #296]	@ (800c940 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c81c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c81e:	f7fb fde9 	bl	80083f4 <HAL_GetTick>
 800c822:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c826:	e00b      	b.n	800c840 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c828:	f7fb fde4 	bl	80083f4 <HAL_GetTick>
 800c82c:	4602      	mov	r2, r0
 800c82e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c832:	1ad3      	subs	r3, r2, r3
 800c834:	2b64      	cmp	r3, #100	@ 0x64
 800c836:	d903      	bls.n	800c840 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800c838:	2303      	movs	r3, #3
 800c83a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c83e:	e005      	b.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c840:	4b3f      	ldr	r3, [pc, #252]	@ (800c940 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d0ed      	beq.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800c84c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c850:	2b00      	cmp	r3, #0
 800c852:	d179      	bne.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c854:	4b39      	ldr	r3, [pc, #228]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c856:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c85c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c860:	4053      	eors	r3, r2
 800c862:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c866:	2b00      	cmp	r3, #0
 800c868:	d015      	beq.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c86a:	4b34      	ldr	r3, [pc, #208]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c86c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c86e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c872:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c876:	4b31      	ldr	r3, [pc, #196]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c87a:	4a30      	ldr	r2, [pc, #192]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c87c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c880:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c882:	4b2e      	ldr	r3, [pc, #184]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c886:	4a2d      	ldr	r2, [pc, #180]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c88c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c88e:	4a2b      	ldr	r2, [pc, #172]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c890:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800c894:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c89a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c89e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8a2:	d118      	bne.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8a4:	f7fb fda6 	bl	80083f4 <HAL_GetTick>
 800c8a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8ac:	e00d      	b.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c8ae:	f7fb fda1 	bl	80083f4 <HAL_GetTick>
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c8b8:	1ad2      	subs	r2, r2, r3
 800c8ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d903      	bls.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800c8c2:	2303      	movs	r3, #3
 800c8c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800c8c8:	e005      	b.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c8ca:	4b1c      	ldr	r3, [pc, #112]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8ce:	f003 0302 	and.w	r3, r3, #2
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d0eb      	beq.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800c8d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d129      	bne.n	800c932 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c8e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c8ee:	d10e      	bne.n	800c90e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800c8f0:	4b12      	ldr	r3, [pc, #72]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c8f2:	691b      	ldr	r3, [r3, #16]
 800c8f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800c8f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c900:	091a      	lsrs	r2, r3, #4
 800c902:	4b10      	ldr	r3, [pc, #64]	@ (800c944 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800c904:	4013      	ands	r3, r2
 800c906:	4a0d      	ldr	r2, [pc, #52]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c908:	430b      	orrs	r3, r1
 800c90a:	6113      	str	r3, [r2, #16]
 800c90c:	e005      	b.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800c90e:	4b0b      	ldr	r3, [pc, #44]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c910:	691b      	ldr	r3, [r3, #16]
 800c912:	4a0a      	ldr	r2, [pc, #40]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c914:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c918:	6113      	str	r3, [r2, #16]
 800c91a:	4b08      	ldr	r3, [pc, #32]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c91c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800c91e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c922:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c92a:	4a04      	ldr	r2, [pc, #16]	@ (800c93c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c92c:	430b      	orrs	r3, r1
 800c92e:	6713      	str	r3, [r2, #112]	@ 0x70
 800c930:	e00e      	b.n	800c950 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800c93a:	e009      	b.n	800c950 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800c93c:	58024400 	.word	0x58024400
 800c940:	58024800 	.word	0x58024800
 800c944:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c94c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c958:	f002 0301 	and.w	r3, r2, #1
 800c95c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c960:	2300      	movs	r3, #0
 800c962:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c966:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c96a:	460b      	mov	r3, r1
 800c96c:	4313      	orrs	r3, r2
 800c96e:	f000 8089 	beq.w	800ca84 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c976:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c978:	2b28      	cmp	r3, #40	@ 0x28
 800c97a:	d86b      	bhi.n	800ca54 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800c97c:	a201      	add	r2, pc, #4	@ (adr r2, 800c984 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c97e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c982:	bf00      	nop
 800c984:	0800ca5d 	.word	0x0800ca5d
 800c988:	0800ca55 	.word	0x0800ca55
 800c98c:	0800ca55 	.word	0x0800ca55
 800c990:	0800ca55 	.word	0x0800ca55
 800c994:	0800ca55 	.word	0x0800ca55
 800c998:	0800ca55 	.word	0x0800ca55
 800c99c:	0800ca55 	.word	0x0800ca55
 800c9a0:	0800ca55 	.word	0x0800ca55
 800c9a4:	0800ca29 	.word	0x0800ca29
 800c9a8:	0800ca55 	.word	0x0800ca55
 800c9ac:	0800ca55 	.word	0x0800ca55
 800c9b0:	0800ca55 	.word	0x0800ca55
 800c9b4:	0800ca55 	.word	0x0800ca55
 800c9b8:	0800ca55 	.word	0x0800ca55
 800c9bc:	0800ca55 	.word	0x0800ca55
 800c9c0:	0800ca55 	.word	0x0800ca55
 800c9c4:	0800ca3f 	.word	0x0800ca3f
 800c9c8:	0800ca55 	.word	0x0800ca55
 800c9cc:	0800ca55 	.word	0x0800ca55
 800c9d0:	0800ca55 	.word	0x0800ca55
 800c9d4:	0800ca55 	.word	0x0800ca55
 800c9d8:	0800ca55 	.word	0x0800ca55
 800c9dc:	0800ca55 	.word	0x0800ca55
 800c9e0:	0800ca55 	.word	0x0800ca55
 800c9e4:	0800ca5d 	.word	0x0800ca5d
 800c9e8:	0800ca55 	.word	0x0800ca55
 800c9ec:	0800ca55 	.word	0x0800ca55
 800c9f0:	0800ca55 	.word	0x0800ca55
 800c9f4:	0800ca55 	.word	0x0800ca55
 800c9f8:	0800ca55 	.word	0x0800ca55
 800c9fc:	0800ca55 	.word	0x0800ca55
 800ca00:	0800ca55 	.word	0x0800ca55
 800ca04:	0800ca5d 	.word	0x0800ca5d
 800ca08:	0800ca55 	.word	0x0800ca55
 800ca0c:	0800ca55 	.word	0x0800ca55
 800ca10:	0800ca55 	.word	0x0800ca55
 800ca14:	0800ca55 	.word	0x0800ca55
 800ca18:	0800ca55 	.word	0x0800ca55
 800ca1c:	0800ca55 	.word	0x0800ca55
 800ca20:	0800ca55 	.word	0x0800ca55
 800ca24:	0800ca5d 	.word	0x0800ca5d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca2c:	3308      	adds	r3, #8
 800ca2e:	2101      	movs	r1, #1
 800ca30:	4618      	mov	r0, r3
 800ca32:	f000 ffc3 	bl	800d9bc <RCCEx_PLL2_Config>
 800ca36:	4603      	mov	r3, r0
 800ca38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ca3c:	e00f      	b.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ca3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca42:	3328      	adds	r3, #40	@ 0x28
 800ca44:	2101      	movs	r1, #1
 800ca46:	4618      	mov	r0, r3
 800ca48:	f001 f86a 	bl	800db20 <RCCEx_PLL3_Config>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ca52:	e004      	b.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca54:	2301      	movs	r3, #1
 800ca56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca5a:	e000      	b.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800ca5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10a      	bne.n	800ca7c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ca66:	4bbf      	ldr	r3, [pc, #764]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca6a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ca6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca74:	4abb      	ldr	r2, [pc, #748]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ca76:	430b      	orrs	r3, r1
 800ca78:	6553      	str	r3, [r2, #84]	@ 0x54
 800ca7a:	e003      	b.n	800ca84 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ca84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8c:	f002 0302 	and.w	r3, r2, #2
 800ca90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ca94:	2300      	movs	r3, #0
 800ca96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ca9a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ca9e:	460b      	mov	r3, r1
 800caa0:	4313      	orrs	r3, r2
 800caa2:	d041      	beq.n	800cb28 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800caa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caa8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800caaa:	2b05      	cmp	r3, #5
 800caac:	d824      	bhi.n	800caf8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800caae:	a201      	add	r2, pc, #4	@ (adr r2, 800cab4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800cab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cab4:	0800cb01 	.word	0x0800cb01
 800cab8:	0800cacd 	.word	0x0800cacd
 800cabc:	0800cae3 	.word	0x0800cae3
 800cac0:	0800cb01 	.word	0x0800cb01
 800cac4:	0800cb01 	.word	0x0800cb01
 800cac8:	0800cb01 	.word	0x0800cb01
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cacc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cad0:	3308      	adds	r3, #8
 800cad2:	2101      	movs	r1, #1
 800cad4:	4618      	mov	r0, r3
 800cad6:	f000 ff71 	bl	800d9bc <RCCEx_PLL2_Config>
 800cada:	4603      	mov	r3, r0
 800cadc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cae0:	e00f      	b.n	800cb02 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae6:	3328      	adds	r3, #40	@ 0x28
 800cae8:	2101      	movs	r1, #1
 800caea:	4618      	mov	r0, r3
 800caec:	f001 f818 	bl	800db20 <RCCEx_PLL3_Config>
 800caf0:	4603      	mov	r3, r0
 800caf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800caf6:	e004      	b.n	800cb02 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800caf8:	2301      	movs	r3, #1
 800cafa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cafe:	e000      	b.n	800cb02 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800cb00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d10a      	bne.n	800cb20 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cb0a:	4b96      	ldr	r3, [pc, #600]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cb0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb0e:	f023 0107 	bic.w	r1, r3, #7
 800cb12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb18:	4a92      	ldr	r2, [pc, #584]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cb1a:	430b      	orrs	r3, r1
 800cb1c:	6553      	str	r3, [r2, #84]	@ 0x54
 800cb1e:	e003      	b.n	800cb28 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cb28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb30:	f002 0304 	and.w	r3, r2, #4
 800cb34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb38:	2300      	movs	r3, #0
 800cb3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb3e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800cb42:	460b      	mov	r3, r1
 800cb44:	4313      	orrs	r3, r2
 800cb46:	d044      	beq.n	800cbd2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800cb48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cb50:	2b05      	cmp	r3, #5
 800cb52:	d825      	bhi.n	800cba0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800cb54:	a201      	add	r2, pc, #4	@ (adr r2, 800cb5c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800cb56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb5a:	bf00      	nop
 800cb5c:	0800cba9 	.word	0x0800cba9
 800cb60:	0800cb75 	.word	0x0800cb75
 800cb64:	0800cb8b 	.word	0x0800cb8b
 800cb68:	0800cba9 	.word	0x0800cba9
 800cb6c:	0800cba9 	.word	0x0800cba9
 800cb70:	0800cba9 	.word	0x0800cba9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cb74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb78:	3308      	adds	r3, #8
 800cb7a:	2101      	movs	r1, #1
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f000 ff1d 	bl	800d9bc <RCCEx_PLL2_Config>
 800cb82:	4603      	mov	r3, r0
 800cb84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800cb88:	e00f      	b.n	800cbaa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb8e:	3328      	adds	r3, #40	@ 0x28
 800cb90:	2101      	movs	r1, #1
 800cb92:	4618      	mov	r0, r3
 800cb94:	f000 ffc4 	bl	800db20 <RCCEx_PLL3_Config>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800cb9e:	e004      	b.n	800cbaa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cba0:	2301      	movs	r3, #1
 800cba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cba6:	e000      	b.n	800cbaa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800cba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d10b      	bne.n	800cbca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cbb2:	4b6c      	ldr	r3, [pc, #432]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cbb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbb6:	f023 0107 	bic.w	r1, r3, #7
 800cbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cbc2:	4a68      	ldr	r2, [pc, #416]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cbc4:	430b      	orrs	r3, r1
 800cbc6:	6593      	str	r3, [r2, #88]	@ 0x58
 800cbc8:	e003      	b.n	800cbd2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cbd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbda:	f002 0320 	and.w	r3, r2, #32
 800cbde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cbe8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cbec:	460b      	mov	r3, r1
 800cbee:	4313      	orrs	r3, r2
 800cbf0:	d055      	beq.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cbf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cbfe:	d033      	beq.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800cc00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cc04:	d82c      	bhi.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cc06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc0a:	d02f      	beq.n	800cc6c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800cc0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc10:	d826      	bhi.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cc12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cc16:	d02b      	beq.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800cc18:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cc1c:	d820      	bhi.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cc1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc22:	d012      	beq.n	800cc4a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800cc24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc28:	d81a      	bhi.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d022      	beq.n	800cc74 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800cc2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc32:	d115      	bne.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cc34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc38:	3308      	adds	r3, #8
 800cc3a:	2100      	movs	r1, #0
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f000 febd 	bl	800d9bc <RCCEx_PLL2_Config>
 800cc42:	4603      	mov	r3, r0
 800cc44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cc48:	e015      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cc4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc4e:	3328      	adds	r3, #40	@ 0x28
 800cc50:	2102      	movs	r1, #2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f000 ff64 	bl	800db20 <RCCEx_PLL3_Config>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cc5e:	e00a      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc60:	2301      	movs	r3, #1
 800cc62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc66:	e006      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc68:	bf00      	nop
 800cc6a:	e004      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc6c:	bf00      	nop
 800cc6e:	e002      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc70:	bf00      	nop
 800cc72:	e000      	b.n	800cc76 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cc74:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d10b      	bne.n	800cc96 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cc7e:	4b39      	ldr	r3, [pc, #228]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc82:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cc86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc8e:	4a35      	ldr	r2, [pc, #212]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cc90:	430b      	orrs	r3, r1
 800cc92:	6553      	str	r3, [r2, #84]	@ 0x54
 800cc94:	e003      	b.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cc9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ccaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ccae:	2300      	movs	r3, #0
 800ccb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ccb4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ccb8:	460b      	mov	r3, r1
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	d058      	beq.n	800cd70 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ccbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ccc6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ccca:	d033      	beq.n	800cd34 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800cccc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ccd0:	d82c      	bhi.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccd6:	d02f      	beq.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ccd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccdc:	d826      	bhi.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccde:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cce2:	d02b      	beq.n	800cd3c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800cce4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cce8:	d820      	bhi.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccee:	d012      	beq.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800ccf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccf4:	d81a      	bhi.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d022      	beq.n	800cd40 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ccfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccfe:	d115      	bne.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd04:	3308      	adds	r3, #8
 800cd06:	2100      	movs	r1, #0
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f000 fe57 	bl	800d9bc <RCCEx_PLL2_Config>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800cd14:	e015      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd1a:	3328      	adds	r3, #40	@ 0x28
 800cd1c:	2102      	movs	r1, #2
 800cd1e:	4618      	mov	r0, r3
 800cd20:	f000 fefe 	bl	800db20 <RCCEx_PLL3_Config>
 800cd24:	4603      	mov	r3, r0
 800cd26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800cd2a:	e00a      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd32:	e006      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd34:	bf00      	nop
 800cd36:	e004      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd38:	bf00      	nop
 800cd3a:	e002      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd3c:	bf00      	nop
 800cd3e:	e000      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800cd40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d10e      	bne.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cd4a:	4b06      	ldr	r3, [pc, #24]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd4e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800cd52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cd5a:	4a02      	ldr	r2, [pc, #8]	@ (800cd64 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd5c:	430b      	orrs	r3, r1
 800cd5e:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd60:	e006      	b.n	800cd70 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800cd62:	bf00      	nop
 800cd64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800cd70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd78:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800cd7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd80:	2300      	movs	r3, #0
 800cd82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cd86:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800cd8a:	460b      	mov	r3, r1
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	d055      	beq.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800cd90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cd98:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cd9c:	d033      	beq.n	800ce06 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800cd9e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cda2:	d82c      	bhi.n	800cdfe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cda4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cda8:	d02f      	beq.n	800ce0a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800cdaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cdae:	d826      	bhi.n	800cdfe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cdb0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cdb4:	d02b      	beq.n	800ce0e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800cdb6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cdba:	d820      	bhi.n	800cdfe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cdbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdc0:	d012      	beq.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800cdc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdc6:	d81a      	bhi.n	800cdfe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d022      	beq.n	800ce12 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800cdcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cdd0:	d115      	bne.n	800cdfe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd6:	3308      	adds	r3, #8
 800cdd8:	2100      	movs	r1, #0
 800cdda:	4618      	mov	r0, r3
 800cddc:	f000 fdee 	bl	800d9bc <RCCEx_PLL2_Config>
 800cde0:	4603      	mov	r3, r0
 800cde2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cde6:	e015      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cde8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdec:	3328      	adds	r3, #40	@ 0x28
 800cdee:	2102      	movs	r1, #2
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f000 fe95 	bl	800db20 <RCCEx_PLL3_Config>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cdfc:	e00a      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce04:	e006      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ce06:	bf00      	nop
 800ce08:	e004      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ce0a:	bf00      	nop
 800ce0c:	e002      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ce0e:	bf00      	nop
 800ce10:	e000      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ce12:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d10b      	bne.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ce1c:	4ba1      	ldr	r3, [pc, #644]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce20:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ce24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ce2c:	4a9d      	ldr	r2, [pc, #628]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce2e:	430b      	orrs	r3, r1
 800ce30:	6593      	str	r3, [r2, #88]	@ 0x58
 800ce32:	e003      	b.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ce3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce44:	f002 0308 	and.w	r3, r2, #8
 800ce48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce52:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ce56:	460b      	mov	r3, r1
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	d01e      	beq.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ce5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce68:	d10c      	bne.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ce6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce6e:	3328      	adds	r3, #40	@ 0x28
 800ce70:	2102      	movs	r1, #2
 800ce72:	4618      	mov	r0, r3
 800ce74:	f000 fe54 	bl	800db20 <RCCEx_PLL3_Config>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d002      	beq.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ce7e:	2301      	movs	r3, #1
 800ce80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ce84:	4b87      	ldr	r3, [pc, #540]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce88:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ce94:	4a83      	ldr	r2, [pc, #524]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ce96:	430b      	orrs	r3, r1
 800ce98:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ce9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea2:	f002 0310 	and.w	r3, r2, #16
 800cea6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ceaa:	2300      	movs	r3, #0
 800ceac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceb0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	d01e      	beq.n	800cef8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ceba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cebe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cec2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cec6:	d10c      	bne.n	800cee2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cecc:	3328      	adds	r3, #40	@ 0x28
 800cece:	2102      	movs	r1, #2
 800ced0:	4618      	mov	r0, r3
 800ced2:	f000 fe25 	bl	800db20 <RCCEx_PLL3_Config>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d002      	beq.n	800cee2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800cedc:	2301      	movs	r3, #1
 800cede:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cee2:	4b70      	ldr	r3, [pc, #448]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cee6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ceea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cef2:	4a6c      	ldr	r2, [pc, #432]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cef4:	430b      	orrs	r3, r1
 800cef6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cefc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf00:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800cf04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf0e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800cf12:	460b      	mov	r3, r1
 800cf14:	4313      	orrs	r3, r2
 800cf16:	d03e      	beq.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800cf18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cf20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf24:	d022      	beq.n	800cf6c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800cf26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf2a:	d81b      	bhi.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d003      	beq.n	800cf38 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800cf30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf34:	d00b      	beq.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800cf36:	e015      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf3c:	3308      	adds	r3, #8
 800cf3e:	2100      	movs	r1, #0
 800cf40:	4618      	mov	r0, r3
 800cf42:	f000 fd3b 	bl	800d9bc <RCCEx_PLL2_Config>
 800cf46:	4603      	mov	r3, r0
 800cf48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cf4c:	e00f      	b.n	800cf6e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cf4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf52:	3328      	adds	r3, #40	@ 0x28
 800cf54:	2102      	movs	r1, #2
 800cf56:	4618      	mov	r0, r3
 800cf58:	f000 fde2 	bl	800db20 <RCCEx_PLL3_Config>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800cf62:	e004      	b.n	800cf6e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf64:	2301      	movs	r3, #1
 800cf66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf6a:	e000      	b.n	800cf6e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800cf6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d10b      	bne.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cf76:	4b4b      	ldr	r3, [pc, #300]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf7a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800cf7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cf86:	4a47      	ldr	r2, [pc, #284]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cf88:	430b      	orrs	r3, r1
 800cf8a:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf8c:	e003      	b.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cf96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800cfa2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cfa8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800cfac:	460b      	mov	r3, r1
 800cfae:	4313      	orrs	r3, r2
 800cfb0:	d03b      	beq.n	800d02a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800cfb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cfbe:	d01f      	beq.n	800d000 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800cfc0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cfc4:	d818      	bhi.n	800cff8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800cfc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cfca:	d003      	beq.n	800cfd4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800cfcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cfd0:	d007      	beq.n	800cfe2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800cfd2:	e011      	b.n	800cff8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfd4:	4b33      	ldr	r3, [pc, #204]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cfd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfd8:	4a32      	ldr	r2, [pc, #200]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800cfda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cfde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800cfe0:	e00f      	b.n	800d002 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cfe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfe6:	3328      	adds	r3, #40	@ 0x28
 800cfe8:	2101      	movs	r1, #1
 800cfea:	4618      	mov	r0, r3
 800cfec:	f000 fd98 	bl	800db20 <RCCEx_PLL3_Config>
 800cff0:	4603      	mov	r3, r0
 800cff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800cff6:	e004      	b.n	800d002 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cff8:	2301      	movs	r3, #1
 800cffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cffe:	e000      	b.n	800d002 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d000:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d006:	2b00      	cmp	r3, #0
 800d008:	d10b      	bne.n	800d022 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d00a:	4b26      	ldr	r3, [pc, #152]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d00c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d00e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d01a:	4a22      	ldr	r2, [pc, #136]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d01c:	430b      	orrs	r3, r1
 800d01e:	6553      	str	r3, [r2, #84]	@ 0x54
 800d020:	e003      	b.n	800d02a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d026:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d032:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d036:	673b      	str	r3, [r7, #112]	@ 0x70
 800d038:	2300      	movs	r3, #0
 800d03a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d03c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d040:	460b      	mov	r3, r1
 800d042:	4313      	orrs	r3, r2
 800d044:	d034      	beq.n	800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d04a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d003      	beq.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d054:	d007      	beq.n	800d066 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d056:	e011      	b.n	800d07c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d058:	4b12      	ldr	r3, [pc, #72]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d05a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d05c:	4a11      	ldr	r2, [pc, #68]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d05e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d062:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d064:	e00e      	b.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d06a:	3308      	adds	r3, #8
 800d06c:	2102      	movs	r1, #2
 800d06e:	4618      	mov	r0, r3
 800d070:	f000 fca4 	bl	800d9bc <RCCEx_PLL2_Config>
 800d074:	4603      	mov	r3, r0
 800d076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d07a:	e003      	b.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d07c:	2301      	movs	r3, #1
 800d07e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d082:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d10d      	bne.n	800d0a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d08c:	4b05      	ldr	r3, [pc, #20]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d08e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d090:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d09a:	4a02      	ldr	r2, [pc, #8]	@ (800d0a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d09c:	430b      	orrs	r3, r1
 800d09e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d0a0:	e006      	b.n	800d0b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d0a2:	bf00      	nop
 800d0a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d0b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d0bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0be:	2300      	movs	r3, #0
 800d0c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d0c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d0c6:	460b      	mov	r3, r1
 800d0c8:	4313      	orrs	r3, r2
 800d0ca:	d00c      	beq.n	800d0e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d0cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0d0:	3328      	adds	r3, #40	@ 0x28
 800d0d2:	2102      	movs	r1, #2
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f000 fd23 	bl	800db20 <RCCEx_PLL3_Config>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d002      	beq.n	800d0e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d0f2:	663b      	str	r3, [r7, #96]	@ 0x60
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	667b      	str	r3, [r7, #100]	@ 0x64
 800d0f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	4313      	orrs	r3, r2
 800d100:	d038      	beq.n	800d174 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d10a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d10e:	d018      	beq.n	800d142 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d110:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d114:	d811      	bhi.n	800d13a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d11a:	d014      	beq.n	800d146 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d11c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d120:	d80b      	bhi.n	800d13a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d122:	2b00      	cmp	r3, #0
 800d124:	d011      	beq.n	800d14a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d12a:	d106      	bne.n	800d13a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d12c:	4bc3      	ldr	r3, [pc, #780]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d130:	4ac2      	ldr	r2, [pc, #776]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d138:	e008      	b.n	800d14c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d13a:	2301      	movs	r3, #1
 800d13c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d140:	e004      	b.n	800d14c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d142:	bf00      	nop
 800d144:	e002      	b.n	800d14c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d146:	bf00      	nop
 800d148:	e000      	b.n	800d14c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d14a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d14c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d150:	2b00      	cmp	r3, #0
 800d152:	d10b      	bne.n	800d16c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d154:	4bb9      	ldr	r3, [pc, #740]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d158:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d15c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d164:	4ab5      	ldr	r2, [pc, #724]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d166:	430b      	orrs	r3, r1
 800d168:	6553      	str	r3, [r2, #84]	@ 0x54
 800d16a:	e003      	b.n	800d174 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d16c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d170:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d180:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d182:	2300      	movs	r3, #0
 800d184:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d186:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d18a:	460b      	mov	r3, r1
 800d18c:	4313      	orrs	r3, r2
 800d18e:	d009      	beq.n	800d1a4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d190:	4baa      	ldr	r3, [pc, #680]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d194:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d19c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d19e:	4aa7      	ldr	r2, [pc, #668]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1a0:	430b      	orrs	r3, r1
 800d1a2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d1a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d1b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	657b      	str	r3, [r7, #84]	@ 0x54
 800d1b6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	4313      	orrs	r3, r2
 800d1be:	d00a      	beq.n	800d1d6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d1c0:	4b9e      	ldr	r3, [pc, #632]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1c2:	691b      	ldr	r3, [r3, #16]
 800d1c4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d1c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d1d0:	4a9a      	ldr	r2, [pc, #616]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1d2:	430b      	orrs	r3, r1
 800d1d4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d1d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1de:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d1e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d1e8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	d009      	beq.n	800d206 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d1f2:	4b92      	ldr	r3, [pc, #584]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d1f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1f6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d200:	4a8e      	ldr	r2, [pc, #568]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d202:	430b      	orrs	r3, r1
 800d204:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d212:	643b      	str	r3, [r7, #64]	@ 0x40
 800d214:	2300      	movs	r3, #0
 800d216:	647b      	str	r3, [r7, #68]	@ 0x44
 800d218:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d21c:	460b      	mov	r3, r1
 800d21e:	4313      	orrs	r3, r2
 800d220:	d00e      	beq.n	800d240 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d222:	4b86      	ldr	r3, [pc, #536]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d224:	691b      	ldr	r3, [r3, #16]
 800d226:	4a85      	ldr	r2, [pc, #532]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d228:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d22c:	6113      	str	r3, [r2, #16]
 800d22e:	4b83      	ldr	r3, [pc, #524]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d230:	6919      	ldr	r1, [r3, #16]
 800d232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d236:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d23a:	4a80      	ldr	r2, [pc, #512]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d23c:	430b      	orrs	r3, r1
 800d23e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d248:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d24c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d24e:	2300      	movs	r3, #0
 800d250:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d252:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d256:	460b      	mov	r3, r1
 800d258:	4313      	orrs	r3, r2
 800d25a:	d009      	beq.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d25c:	4b77      	ldr	r3, [pc, #476]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d25e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d260:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d26a:	4a74      	ldr	r2, [pc, #464]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d26c:	430b      	orrs	r3, r1
 800d26e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d278:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d27c:	633b      	str	r3, [r7, #48]	@ 0x30
 800d27e:	2300      	movs	r3, #0
 800d280:	637b      	str	r3, [r7, #52]	@ 0x34
 800d282:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d286:	460b      	mov	r3, r1
 800d288:	4313      	orrs	r3, r2
 800d28a:	d00a      	beq.n	800d2a2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d28c:	4b6b      	ldr	r3, [pc, #428]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d28e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d290:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d298:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d29c:	4a67      	ldr	r2, [pc, #412]	@ (800d43c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d29e:	430b      	orrs	r3, r1
 800d2a0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d2a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2aa:	2100      	movs	r1, #0
 800d2ac:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d2ae:	f003 0301 	and.w	r3, r3, #1
 800d2b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2b4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d2b8:	460b      	mov	r3, r1
 800d2ba:	4313      	orrs	r3, r2
 800d2bc:	d011      	beq.n	800d2e2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2c2:	3308      	adds	r3, #8
 800d2c4:	2100      	movs	r1, #0
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f000 fb78 	bl	800d9bc <RCCEx_PLL2_Config>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d2d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d003      	beq.n	800d2e2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ea:	2100      	movs	r1, #0
 800d2ec:	6239      	str	r1, [r7, #32]
 800d2ee:	f003 0302 	and.w	r3, r3, #2
 800d2f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2f4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d2f8:	460b      	mov	r3, r1
 800d2fa:	4313      	orrs	r3, r2
 800d2fc:	d011      	beq.n	800d322 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d2fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d302:	3308      	adds	r3, #8
 800d304:	2101      	movs	r1, #1
 800d306:	4618      	mov	r0, r3
 800d308:	f000 fb58 	bl	800d9bc <RCCEx_PLL2_Config>
 800d30c:	4603      	mov	r3, r0
 800d30e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d316:	2b00      	cmp	r3, #0
 800d318:	d003      	beq.n	800d322 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d31a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d31e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32a:	2100      	movs	r1, #0
 800d32c:	61b9      	str	r1, [r7, #24]
 800d32e:	f003 0304 	and.w	r3, r3, #4
 800d332:	61fb      	str	r3, [r7, #28]
 800d334:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d338:	460b      	mov	r3, r1
 800d33a:	4313      	orrs	r3, r2
 800d33c:	d011      	beq.n	800d362 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d342:	3308      	adds	r3, #8
 800d344:	2102      	movs	r1, #2
 800d346:	4618      	mov	r0, r3
 800d348:	f000 fb38 	bl	800d9bc <RCCEx_PLL2_Config>
 800d34c:	4603      	mov	r3, r0
 800d34e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d356:	2b00      	cmp	r3, #0
 800d358:	d003      	beq.n	800d362 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d35e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36a:	2100      	movs	r1, #0
 800d36c:	6139      	str	r1, [r7, #16]
 800d36e:	f003 0308 	and.w	r3, r3, #8
 800d372:	617b      	str	r3, [r7, #20]
 800d374:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d378:	460b      	mov	r3, r1
 800d37a:	4313      	orrs	r3, r2
 800d37c:	d011      	beq.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d382:	3328      	adds	r3, #40	@ 0x28
 800d384:	2100      	movs	r1, #0
 800d386:	4618      	mov	r0, r3
 800d388:	f000 fbca 	bl	800db20 <RCCEx_PLL3_Config>
 800d38c:	4603      	mov	r3, r0
 800d38e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800d392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d396:	2b00      	cmp	r3, #0
 800d398:	d003      	beq.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d39a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d39e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3aa:	2100      	movs	r1, #0
 800d3ac:	60b9      	str	r1, [r7, #8]
 800d3ae:	f003 0310 	and.w	r3, r3, #16
 800d3b2:	60fb      	str	r3, [r7, #12]
 800d3b4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d3b8:	460b      	mov	r3, r1
 800d3ba:	4313      	orrs	r3, r2
 800d3bc:	d011      	beq.n	800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c2:	3328      	adds	r3, #40	@ 0x28
 800d3c4:	2101      	movs	r1, #1
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f000 fbaa 	bl	800db20 <RCCEx_PLL3_Config>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d3d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d003      	beq.n	800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d3e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ea:	2100      	movs	r1, #0
 800d3ec:	6039      	str	r1, [r7, #0]
 800d3ee:	f003 0320 	and.w	r3, r3, #32
 800d3f2:	607b      	str	r3, [r7, #4]
 800d3f4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	4313      	orrs	r3, r2
 800d3fc:	d011      	beq.n	800d422 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d3fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d402:	3328      	adds	r3, #40	@ 0x28
 800d404:	2102      	movs	r1, #2
 800d406:	4618      	mov	r0, r3
 800d408:	f000 fb8a 	bl	800db20 <RCCEx_PLL3_Config>
 800d40c:	4603      	mov	r3, r0
 800d40e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d416:	2b00      	cmp	r3, #0
 800d418:	d003      	beq.n	800d422 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d41a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d41e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800d422:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800d426:	2b00      	cmp	r3, #0
 800d428:	d101      	bne.n	800d42e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800d42a:	2300      	movs	r3, #0
 800d42c:	e000      	b.n	800d430 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800d42e:	2301      	movs	r3, #1
}
 800d430:	4618      	mov	r0, r3
 800d432:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800d436:	46bd      	mov	sp, r7
 800d438:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d43c:	58024400 	.word	0x58024400

0800d440 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d444:	f7fe fd96 	bl	800bf74 <HAL_RCC_GetHCLKFreq>
 800d448:	4602      	mov	r2, r0
 800d44a:	4b06      	ldr	r3, [pc, #24]	@ (800d464 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d44c:	6a1b      	ldr	r3, [r3, #32]
 800d44e:	091b      	lsrs	r3, r3, #4
 800d450:	f003 0307 	and.w	r3, r3, #7
 800d454:	4904      	ldr	r1, [pc, #16]	@ (800d468 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d456:	5ccb      	ldrb	r3, [r1, r3]
 800d458:	f003 031f 	and.w	r3, r3, #31
 800d45c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d460:	4618      	mov	r0, r3
 800d462:	bd80      	pop	{r7, pc}
 800d464:	58024400 	.word	0x58024400
 800d468:	08019da0 	.word	0x08019da0

0800d46c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d46c:	b480      	push	{r7}
 800d46e:	b089      	sub	sp, #36	@ 0x24
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d474:	4ba1      	ldr	r3, [pc, #644]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d478:	f003 0303 	and.w	r3, r3, #3
 800d47c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d47e:	4b9f      	ldr	r3, [pc, #636]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d482:	0b1b      	lsrs	r3, r3, #12
 800d484:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d488:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d48a:	4b9c      	ldr	r3, [pc, #624]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d48e:	091b      	lsrs	r3, r3, #4
 800d490:	f003 0301 	and.w	r3, r3, #1
 800d494:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d496:	4b99      	ldr	r3, [pc, #612]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d49a:	08db      	lsrs	r3, r3, #3
 800d49c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d4a0:	693a      	ldr	r2, [r7, #16]
 800d4a2:	fb02 f303 	mul.w	r3, r2, r3
 800d4a6:	ee07 3a90 	vmov	s15, r3
 800d4aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f000 8111 	beq.w	800d6dc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	2b02      	cmp	r3, #2
 800d4be:	f000 8083 	beq.w	800d5c8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d4c2:	69bb      	ldr	r3, [r7, #24]
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	f200 80a1 	bhi.w	800d60c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d003      	beq.n	800d4d8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d4d0:	69bb      	ldr	r3, [r7, #24]
 800d4d2:	2b01      	cmp	r3, #1
 800d4d4:	d056      	beq.n	800d584 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d4d6:	e099      	b.n	800d60c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d4d8:	4b88      	ldr	r3, [pc, #544]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	f003 0320 	and.w	r3, r3, #32
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d02d      	beq.n	800d540 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4e4:	4b85      	ldr	r3, [pc, #532]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	08db      	lsrs	r3, r3, #3
 800d4ea:	f003 0303 	and.w	r3, r3, #3
 800d4ee:	4a84      	ldr	r2, [pc, #528]	@ (800d700 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d4f0:	fa22 f303 	lsr.w	r3, r2, r3
 800d4f4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	ee07 3a90 	vmov	s15, r3
 800d4fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d500:	697b      	ldr	r3, [r7, #20]
 800d502:	ee07 3a90 	vmov	s15, r3
 800d506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d50a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d50e:	4b7b      	ldr	r3, [pc, #492]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d516:	ee07 3a90 	vmov	s15, r3
 800d51a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d51e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d522:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d52a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d52e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d53a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d53e:	e087      	b.n	800d650 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d540:	697b      	ldr	r3, [r7, #20]
 800d542:	ee07 3a90 	vmov	s15, r3
 800d546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d54a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d708 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d54e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d552:	4b6a      	ldr	r3, [pc, #424]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d55a:	ee07 3a90 	vmov	s15, r3
 800d55e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d562:	ed97 6a03 	vldr	s12, [r7, #12]
 800d566:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d56a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d56e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d572:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d57a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d57e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d582:	e065      	b.n	800d650 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	ee07 3a90 	vmov	s15, r3
 800d58a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d58e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d70c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d596:	4b59      	ldr	r3, [pc, #356]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d59a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d59e:	ee07 3a90 	vmov	s15, r3
 800d5a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d5ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5c6:	e043      	b.n	800d650 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d5c8:	697b      	ldr	r3, [r7, #20]
 800d5ca:	ee07 3a90 	vmov	s15, r3
 800d5ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d710 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d5d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5da:	4b48      	ldr	r3, [pc, #288]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5e2:	ee07 3a90 	vmov	s15, r3
 800d5e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d5fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d602:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d60a:	e021      	b.n	800d650 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	ee07 3a90 	vmov	s15, r3
 800d612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d616:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d70c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d61a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d61e:	4b37      	ldr	r3, [pc, #220]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d626:	ee07 3a90 	vmov	s15, r3
 800d62a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d62e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d632:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d63a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d63e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d64a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d64e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d650:	4b2a      	ldr	r3, [pc, #168]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d654:	0a5b      	lsrs	r3, r3, #9
 800d656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d65a:	ee07 3a90 	vmov	s15, r3
 800d65e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d662:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d666:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d66a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d66e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d672:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d676:	ee17 2a90 	vmov	r2, s15
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d67e:	4b1f      	ldr	r3, [pc, #124]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d682:	0c1b      	lsrs	r3, r3, #16
 800d684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d688:	ee07 3a90 	vmov	s15, r3
 800d68c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d690:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d694:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d698:	edd7 6a07 	vldr	s13, [r7, #28]
 800d69c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6a4:	ee17 2a90 	vmov	r2, s15
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d6ac:	4b13      	ldr	r3, [pc, #76]	@ (800d6fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6b0:	0e1b      	lsrs	r3, r3, #24
 800d6b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d6b6:	ee07 3a90 	vmov	s15, r3
 800d6ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d6c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d6c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6d2:	ee17 2a90 	vmov	r2, s15
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d6da:	e008      	b.n	800d6ee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	609a      	str	r2, [r3, #8]
}
 800d6ee:	bf00      	nop
 800d6f0:	3724      	adds	r7, #36	@ 0x24
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f8:	4770      	bx	lr
 800d6fa:	bf00      	nop
 800d6fc:	58024400 	.word	0x58024400
 800d700:	03d09000 	.word	0x03d09000
 800d704:	46000000 	.word	0x46000000
 800d708:	4c742400 	.word	0x4c742400
 800d70c:	4a742400 	.word	0x4a742400
 800d710:	4bbebc20 	.word	0x4bbebc20

0800d714 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d714:	b480      	push	{r7}
 800d716:	b089      	sub	sp, #36	@ 0x24
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d71c:	4ba1      	ldr	r3, [pc, #644]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d71e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d720:	f003 0303 	and.w	r3, r3, #3
 800d724:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d726:	4b9f      	ldr	r3, [pc, #636]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d72a:	0d1b      	lsrs	r3, r3, #20
 800d72c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d730:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d732:	4b9c      	ldr	r3, [pc, #624]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d736:	0a1b      	lsrs	r3, r3, #8
 800d738:	f003 0301 	and.w	r3, r3, #1
 800d73c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d73e:	4b99      	ldr	r3, [pc, #612]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d742:	08db      	lsrs	r3, r3, #3
 800d744:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d748:	693a      	ldr	r2, [r7, #16]
 800d74a:	fb02 f303 	mul.w	r3, r2, r3
 800d74e:	ee07 3a90 	vmov	s15, r3
 800d752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d756:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	f000 8111 	beq.w	800d984 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d762:	69bb      	ldr	r3, [r7, #24]
 800d764:	2b02      	cmp	r3, #2
 800d766:	f000 8083 	beq.w	800d870 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d76a:	69bb      	ldr	r3, [r7, #24]
 800d76c:	2b02      	cmp	r3, #2
 800d76e:	f200 80a1 	bhi.w	800d8b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d772:	69bb      	ldr	r3, [r7, #24]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d003      	beq.n	800d780 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	2b01      	cmp	r3, #1
 800d77c:	d056      	beq.n	800d82c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d77e:	e099      	b.n	800d8b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d780:	4b88      	ldr	r3, [pc, #544]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	f003 0320 	and.w	r3, r3, #32
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d02d      	beq.n	800d7e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d78c:	4b85      	ldr	r3, [pc, #532]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	08db      	lsrs	r3, r3, #3
 800d792:	f003 0303 	and.w	r3, r3, #3
 800d796:	4a84      	ldr	r2, [pc, #528]	@ (800d9a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d798:	fa22 f303 	lsr.w	r3, r2, r3
 800d79c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	ee07 3a90 	vmov	s15, r3
 800d7a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	ee07 3a90 	vmov	s15, r3
 800d7ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7b6:	4b7b      	ldr	r3, [pc, #492]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7be:	ee07 3a90 	vmov	s15, r3
 800d7c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d7ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d7e6:	e087      	b.n	800d8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	ee07 3a90 	vmov	s15, r3
 800d7ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d9b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d7f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7fa:	4b6a      	ldr	r3, [pc, #424]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d802:	ee07 3a90 	vmov	s15, r3
 800d806:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d80a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d80e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d812:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d81a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d81e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d822:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d826:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d82a:	e065      	b.n	800d8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	ee07 3a90 	vmov	s15, r3
 800d832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d836:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d9b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d83a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d83e:	4b59      	ldr	r3, [pc, #356]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d846:	ee07 3a90 	vmov	s15, r3
 800d84a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d84e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d852:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d856:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d85a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d85e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d862:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d86a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d86e:	e043      	b.n	800d8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	ee07 3a90 	vmov	s15, r3
 800d876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d87a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d9b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d87e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d882:	4b48      	ldr	r3, [pc, #288]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d88a:	ee07 3a90 	vmov	s15, r3
 800d88e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d892:	ed97 6a03 	vldr	s12, [r7, #12]
 800d896:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d89a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d89e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8b2:	e021      	b.n	800d8f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	ee07 3a90 	vmov	s15, r3
 800d8ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d9b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d8c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8c6:	4b37      	ldr	r3, [pc, #220]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8ce:	ee07 3a90 	vmov	s15, r3
 800d8d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d8f8:	4b2a      	ldr	r3, [pc, #168]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8fc:	0a5b      	lsrs	r3, r3, #9
 800d8fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d902:	ee07 3a90 	vmov	s15, r3
 800d906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d90a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d90e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d912:	edd7 6a07 	vldr	s13, [r7, #28]
 800d916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d91a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d91e:	ee17 2a90 	vmov	r2, s15
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d926:	4b1f      	ldr	r3, [pc, #124]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d92a:	0c1b      	lsrs	r3, r3, #16
 800d92c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d930:	ee07 3a90 	vmov	s15, r3
 800d934:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d938:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d93c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d940:	edd7 6a07 	vldr	s13, [r7, #28]
 800d944:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d94c:	ee17 2a90 	vmov	r2, s15
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d954:	4b13      	ldr	r3, [pc, #76]	@ (800d9a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d958:	0e1b      	lsrs	r3, r3, #24
 800d95a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d95e:	ee07 3a90 	vmov	s15, r3
 800d962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d966:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d96a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d96e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d972:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d97a:	ee17 2a90 	vmov	r2, s15
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d982:	e008      	b.n	800d996 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2200      	movs	r2, #0
 800d98e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	609a      	str	r2, [r3, #8]
}
 800d996:	bf00      	nop
 800d998:	3724      	adds	r7, #36	@ 0x24
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr
 800d9a2:	bf00      	nop
 800d9a4:	58024400 	.word	0x58024400
 800d9a8:	03d09000 	.word	0x03d09000
 800d9ac:	46000000 	.word	0x46000000
 800d9b0:	4c742400 	.word	0x4c742400
 800d9b4:	4a742400 	.word	0x4a742400
 800d9b8:	4bbebc20 	.word	0x4bbebc20

0800d9bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d9ca:	4b53      	ldr	r3, [pc, #332]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800d9cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ce:	f003 0303 	and.w	r3, r3, #3
 800d9d2:	2b03      	cmp	r3, #3
 800d9d4:	d101      	bne.n	800d9da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	e099      	b.n	800db0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d9da:	4b4f      	ldr	r3, [pc, #316]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	4a4e      	ldr	r2, [pc, #312]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800d9e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d9e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d9e6:	f7fa fd05 	bl	80083f4 <HAL_GetTick>
 800d9ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d9ec:	e008      	b.n	800da00 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d9ee:	f7fa fd01 	bl	80083f4 <HAL_GetTick>
 800d9f2:	4602      	mov	r2, r0
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	1ad3      	subs	r3, r2, r3
 800d9f8:	2b02      	cmp	r3, #2
 800d9fa:	d901      	bls.n	800da00 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d9fc:	2303      	movs	r3, #3
 800d9fe:	e086      	b.n	800db0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800da00:	4b45      	ldr	r3, [pc, #276]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d1f0      	bne.n	800d9ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800da0c:	4b42      	ldr	r3, [pc, #264]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da10:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	031b      	lsls	r3, r3, #12
 800da1a:	493f      	ldr	r1, [pc, #252]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da1c:	4313      	orrs	r3, r2
 800da1e:	628b      	str	r3, [r1, #40]	@ 0x28
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	685b      	ldr	r3, [r3, #4]
 800da24:	3b01      	subs	r3, #1
 800da26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	689b      	ldr	r3, [r3, #8]
 800da2e:	3b01      	subs	r3, #1
 800da30:	025b      	lsls	r3, r3, #9
 800da32:	b29b      	uxth	r3, r3
 800da34:	431a      	orrs	r2, r3
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	3b01      	subs	r3, #1
 800da3c:	041b      	lsls	r3, r3, #16
 800da3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800da42:	431a      	orrs	r2, r3
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	691b      	ldr	r3, [r3, #16]
 800da48:	3b01      	subs	r3, #1
 800da4a:	061b      	lsls	r3, r3, #24
 800da4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800da50:	4931      	ldr	r1, [pc, #196]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da52:	4313      	orrs	r3, r2
 800da54:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800da56:	4b30      	ldr	r3, [pc, #192]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	695b      	ldr	r3, [r3, #20]
 800da62:	492d      	ldr	r1, [pc, #180]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da64:	4313      	orrs	r3, r2
 800da66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800da68:	4b2b      	ldr	r3, [pc, #172]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da6c:	f023 0220 	bic.w	r2, r3, #32
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	699b      	ldr	r3, [r3, #24]
 800da74:	4928      	ldr	r1, [pc, #160]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da76:	4313      	orrs	r3, r2
 800da78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800da7a:	4b27      	ldr	r3, [pc, #156]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da7e:	4a26      	ldr	r2, [pc, #152]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da80:	f023 0310 	bic.w	r3, r3, #16
 800da84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800da86:	4b24      	ldr	r3, [pc, #144]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da8a:	4b24      	ldr	r3, [pc, #144]	@ (800db1c <RCCEx_PLL2_Config+0x160>)
 800da8c:	4013      	ands	r3, r2
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	69d2      	ldr	r2, [r2, #28]
 800da92:	00d2      	lsls	r2, r2, #3
 800da94:	4920      	ldr	r1, [pc, #128]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da96:	4313      	orrs	r3, r2
 800da98:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800da9a:	4b1f      	ldr	r3, [pc, #124]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800da9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da9e:	4a1e      	ldr	r2, [pc, #120]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800daa0:	f043 0310 	orr.w	r3, r3, #16
 800daa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800daa6:	683b      	ldr	r3, [r7, #0]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d106      	bne.n	800daba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800daac:	4b1a      	ldr	r3, [pc, #104]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800daae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dab0:	4a19      	ldr	r2, [pc, #100]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dab2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dab6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dab8:	e00f      	b.n	800dada <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d106      	bne.n	800dace <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800dac0:	4b15      	ldr	r3, [pc, #84]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dac4:	4a14      	ldr	r2, [pc, #80]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800daca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dacc:	e005      	b.n	800dada <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dace:	4b12      	ldr	r3, [pc, #72]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dad2:	4a11      	ldr	r2, [pc, #68]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dad4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dad8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800dada:	4b0f      	ldr	r3, [pc, #60]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4a0e      	ldr	r2, [pc, #56]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800dae0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dae4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dae6:	f7fa fc85 	bl	80083f4 <HAL_GetTick>
 800daea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800daec:	e008      	b.n	800db00 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800daee:	f7fa fc81 	bl	80083f4 <HAL_GetTick>
 800daf2:	4602      	mov	r2, r0
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	1ad3      	subs	r3, r2, r3
 800daf8:	2b02      	cmp	r3, #2
 800dafa:	d901      	bls.n	800db00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dafc:	2303      	movs	r3, #3
 800dafe:	e006      	b.n	800db0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800db00:	4b05      	ldr	r3, [pc, #20]	@ (800db18 <RCCEx_PLL2_Config+0x15c>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d0f0      	beq.n	800daee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800db0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db0e:	4618      	mov	r0, r3
 800db10:	3710      	adds	r7, #16
 800db12:	46bd      	mov	sp, r7
 800db14:	bd80      	pop	{r7, pc}
 800db16:	bf00      	nop
 800db18:	58024400 	.word	0x58024400
 800db1c:	ffff0007 	.word	0xffff0007

0800db20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b084      	sub	sp, #16
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
 800db28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800db2a:	2300      	movs	r3, #0
 800db2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800db2e:	4b53      	ldr	r3, [pc, #332]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db32:	f003 0303 	and.w	r3, r3, #3
 800db36:	2b03      	cmp	r3, #3
 800db38:	d101      	bne.n	800db3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	e099      	b.n	800dc72 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800db3e:	4b4f      	ldr	r3, [pc, #316]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a4e      	ldr	r2, [pc, #312]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800db48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db4a:	f7fa fc53 	bl	80083f4 <HAL_GetTick>
 800db4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800db50:	e008      	b.n	800db64 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800db52:	f7fa fc4f 	bl	80083f4 <HAL_GetTick>
 800db56:	4602      	mov	r2, r0
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	1ad3      	subs	r3, r2, r3
 800db5c:	2b02      	cmp	r3, #2
 800db5e:	d901      	bls.n	800db64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800db60:	2303      	movs	r3, #3
 800db62:	e086      	b.n	800dc72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800db64:	4b45      	ldr	r3, [pc, #276]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d1f0      	bne.n	800db52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800db70:	4b42      	ldr	r3, [pc, #264]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db74:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	051b      	lsls	r3, r3, #20
 800db7e:	493f      	ldr	r1, [pc, #252]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800db80:	4313      	orrs	r3, r2
 800db82:	628b      	str	r3, [r1, #40]	@ 0x28
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	3b01      	subs	r3, #1
 800db8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	689b      	ldr	r3, [r3, #8]
 800db92:	3b01      	subs	r3, #1
 800db94:	025b      	lsls	r3, r3, #9
 800db96:	b29b      	uxth	r3, r3
 800db98:	431a      	orrs	r2, r3
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	68db      	ldr	r3, [r3, #12]
 800db9e:	3b01      	subs	r3, #1
 800dba0:	041b      	lsls	r3, r3, #16
 800dba2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800dba6:	431a      	orrs	r2, r3
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	691b      	ldr	r3, [r3, #16]
 800dbac:	3b01      	subs	r3, #1
 800dbae:	061b      	lsls	r3, r3, #24
 800dbb0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dbb4:	4931      	ldr	r1, [pc, #196]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800dbba:	4b30      	ldr	r3, [pc, #192]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbbe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	695b      	ldr	r3, [r3, #20]
 800dbc6:	492d      	ldr	r1, [pc, #180]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbc8:	4313      	orrs	r3, r2
 800dbca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800dbcc:	4b2b      	ldr	r3, [pc, #172]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbd0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	699b      	ldr	r3, [r3, #24]
 800dbd8:	4928      	ldr	r1, [pc, #160]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dbde:	4b27      	ldr	r3, [pc, #156]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe2:	4a26      	ldr	r2, [pc, #152]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dbe8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800dbea:	4b24      	ldr	r3, [pc, #144]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dbee:	4b24      	ldr	r3, [pc, #144]	@ (800dc80 <RCCEx_PLL3_Config+0x160>)
 800dbf0:	4013      	ands	r3, r2
 800dbf2:	687a      	ldr	r2, [r7, #4]
 800dbf4:	69d2      	ldr	r2, [r2, #28]
 800dbf6:	00d2      	lsls	r2, r2, #3
 800dbf8:	4920      	ldr	r1, [pc, #128]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800dbfe:	4b1f      	ldr	r3, [pc, #124]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc02:	4a1e      	ldr	r2, [pc, #120]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dc08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d106      	bne.n	800dc1e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800dc10:	4b1a      	ldr	r3, [pc, #104]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc14:	4a19      	ldr	r2, [pc, #100]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800dc1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dc1c:	e00f      	b.n	800dc3e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	2b01      	cmp	r3, #1
 800dc22:	d106      	bne.n	800dc32 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dc24:	4b15      	ldr	r3, [pc, #84]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc28:	4a14      	ldr	r2, [pc, #80]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dc2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dc30:	e005      	b.n	800dc3e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dc32:	4b12      	ldr	r3, [pc, #72]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc36:	4a11      	ldr	r2, [pc, #68]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dc3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dc3e:	4b0f      	ldr	r3, [pc, #60]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	4a0e      	ldr	r2, [pc, #56]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dc48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc4a:	f7fa fbd3 	bl	80083f4 <HAL_GetTick>
 800dc4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dc50:	e008      	b.n	800dc64 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dc52:	f7fa fbcf 	bl	80083f4 <HAL_GetTick>
 800dc56:	4602      	mov	r2, r0
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	1ad3      	subs	r3, r2, r3
 800dc5c:	2b02      	cmp	r3, #2
 800dc5e:	d901      	bls.n	800dc64 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dc60:	2303      	movs	r3, #3
 800dc62:	e006      	b.n	800dc72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dc64:	4b05      	ldr	r3, [pc, #20]	@ (800dc7c <RCCEx_PLL3_Config+0x15c>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d0f0      	beq.n	800dc52 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800dc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3710      	adds	r7, #16
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	58024400 	.word	0x58024400
 800dc80:	ffff0007 	.word	0xffff0007

0800dc84 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b084      	sub	sp, #16
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d101      	bne.n	800dc96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dc92:	2301      	movs	r3, #1
 800dc94:	e10f      	b.n	800deb6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a87      	ldr	r2, [pc, #540]	@ (800dec0 <HAL_SPI_Init+0x23c>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d00f      	beq.n	800dcc6 <HAL_SPI_Init+0x42>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a86      	ldr	r2, [pc, #536]	@ (800dec4 <HAL_SPI_Init+0x240>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d00a      	beq.n	800dcc6 <HAL_SPI_Init+0x42>
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	4a84      	ldr	r2, [pc, #528]	@ (800dec8 <HAL_SPI_Init+0x244>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d005      	beq.n	800dcc6 <HAL_SPI_Init+0x42>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	68db      	ldr	r3, [r3, #12]
 800dcbe:	2b0f      	cmp	r3, #15
 800dcc0:	d901      	bls.n	800dcc6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	e0f7      	b.n	800deb6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f000 ff22 	bl	800eb10 <SPI_GetPacketSize>
 800dccc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	4a7b      	ldr	r2, [pc, #492]	@ (800dec0 <HAL_SPI_Init+0x23c>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d00c      	beq.n	800dcf2 <HAL_SPI_Init+0x6e>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	4a79      	ldr	r2, [pc, #484]	@ (800dec4 <HAL_SPI_Init+0x240>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d007      	beq.n	800dcf2 <HAL_SPI_Init+0x6e>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	4a78      	ldr	r2, [pc, #480]	@ (800dec8 <HAL_SPI_Init+0x244>)
 800dce8:	4293      	cmp	r3, r2
 800dcea:	d002      	beq.n	800dcf2 <HAL_SPI_Init+0x6e>
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	2b08      	cmp	r3, #8
 800dcf0:	d811      	bhi.n	800dd16 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dcf6:	4a72      	ldr	r2, [pc, #456]	@ (800dec0 <HAL_SPI_Init+0x23c>)
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	d009      	beq.n	800dd10 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	4a70      	ldr	r2, [pc, #448]	@ (800dec4 <HAL_SPI_Init+0x240>)
 800dd02:	4293      	cmp	r3, r2
 800dd04:	d004      	beq.n	800dd10 <HAL_SPI_Init+0x8c>
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	4a6f      	ldr	r2, [pc, #444]	@ (800dec8 <HAL_SPI_Init+0x244>)
 800dd0c:	4293      	cmp	r3, r2
 800dd0e:	d104      	bne.n	800dd1a <HAL_SPI_Init+0x96>
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2b10      	cmp	r3, #16
 800dd14:	d901      	bls.n	800dd1a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dd16:	2301      	movs	r3, #1
 800dd18:	e0cd      	b.n	800deb6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dd20:	b2db      	uxtb	r3, r3
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d106      	bne.n	800dd34 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	2200      	movs	r2, #0
 800dd2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f7f9 fb9e 	bl	8007470 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	2202      	movs	r2, #2
 800dd38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	681a      	ldr	r2, [r3, #0]
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f022 0201 	bic.w	r2, r2, #1
 800dd4a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	689b      	ldr	r3, [r3, #8]
 800dd52:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800dd56:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	699b      	ldr	r3, [r3, #24]
 800dd5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dd60:	d119      	bne.n	800dd96 <HAL_SPI_Init+0x112>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dd6a:	d103      	bne.n	800dd74 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d008      	beq.n	800dd86 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d10c      	bne.n	800dd96 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dd80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd84:	d107      	bne.n	800dd96 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	681a      	ldr	r2, [r3, #0]
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dd94:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	685b      	ldr	r3, [r3, #4]
 800dd9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d00f      	beq.n	800ddc2 <HAL_SPI_Init+0x13e>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	68db      	ldr	r3, [r3, #12]
 800dda6:	2b06      	cmp	r3, #6
 800dda8:	d90b      	bls.n	800ddc2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	430a      	orrs	r2, r1
 800ddbe:	601a      	str	r2, [r3, #0]
 800ddc0:	e007      	b.n	800ddd2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ddd0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	69da      	ldr	r2, [r3, #28]
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddda:	431a      	orrs	r2, r3
 800dddc:	68bb      	ldr	r3, [r7, #8]
 800ddde:	431a      	orrs	r2, r3
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dde4:	ea42 0103 	orr.w	r1, r2, r3
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	68da      	ldr	r2, [r3, #12]
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	430a      	orrs	r2, r1
 800ddf2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddfc:	431a      	orrs	r2, r3
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de02:	431a      	orrs	r2, r3
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	699b      	ldr	r3, [r3, #24]
 800de08:	431a      	orrs	r2, r3
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	691b      	ldr	r3, [r3, #16]
 800de0e:	431a      	orrs	r2, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	695b      	ldr	r3, [r3, #20]
 800de14:	431a      	orrs	r2, r3
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6a1b      	ldr	r3, [r3, #32]
 800de1a:	431a      	orrs	r2, r3
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	685b      	ldr	r3, [r3, #4]
 800de20:	431a      	orrs	r2, r3
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de26:	431a      	orrs	r2, r3
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	431a      	orrs	r2, r3
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800de32:	ea42 0103 	orr.w	r1, r2, r3
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	430a      	orrs	r2, r1
 800de40:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d113      	bne.n	800de72 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	689b      	ldr	r3, [r3, #8]
 800de50:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800de5c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800de70:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	f022 0201 	bic.w	r2, r2, #1
 800de80:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d00a      	beq.n	800dea4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	68db      	ldr	r3, [r3, #12]
 800de94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	430a      	orrs	r2, r1
 800dea2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2200      	movs	r2, #0
 800dea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2201      	movs	r2, #1
 800deb0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3710      	adds	r7, #16
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
 800debe:	bf00      	nop
 800dec0:	40013000 	.word	0x40013000
 800dec4:	40003800 	.word	0x40003800
 800dec8:	40003c00 	.word	0x40003c00

0800decc <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b08e      	sub	sp, #56	@ 0x38
 800ded0:	af02      	add	r7, sp, #8
 800ded2:	60f8      	str	r0, [r7, #12]
 800ded4:	60b9      	str	r1, [r7, #8]
 800ded6:	607a      	str	r2, [r7, #4]
 800ded8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	3320      	adds	r3, #32
 800dee0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	3330      	adds	r3, #48	@ 0x30
 800dee8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800deee:	095b      	lsrs	r3, r3, #5
 800def0:	b29b      	uxth	r3, r3
 800def2:	3301      	adds	r3, #1
 800def4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800def6:	f7fa fa7d 	bl	80083f4 <HAL_GetTick>
 800defa:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800defc:	887b      	ldrh	r3, [r7, #2]
 800defe:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800df00:	887b      	ldrh	r3, [r7, #2]
 800df02:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800df0a:	b2db      	uxtb	r3, r3
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	d001      	beq.n	800df14 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800df10:	2302      	movs	r3, #2
 800df12:	e310      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d005      	beq.n	800df26 <HAL_SPI_TransmitReceive+0x5a>
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d002      	beq.n	800df26 <HAL_SPI_TransmitReceive+0x5a>
 800df20:	887b      	ldrh	r3, [r7, #2]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d101      	bne.n	800df2a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800df26:	2301      	movs	r3, #1
 800df28:	e305      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800df30:	2b01      	cmp	r3, #1
 800df32:	d101      	bne.n	800df38 <HAL_SPI_TransmitReceive+0x6c>
 800df34:	2302      	movs	r3, #2
 800df36:	e2fe      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	2201      	movs	r2, #1
 800df3c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	2205      	movs	r2, #5
 800df44:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2200      	movs	r2, #0
 800df4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	687a      	ldr	r2, [r7, #4]
 800df54:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	887a      	ldrh	r2, [r7, #2]
 800df5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	887a      	ldrh	r2, [r7, #2]
 800df62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	68ba      	ldr	r2, [r7, #8]
 800df6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	887a      	ldrh	r2, [r7, #2]
 800df70:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	887a      	ldrh	r2, [r7, #2]
 800df78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	2200      	movs	r2, #0
 800df80:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	2200      	movs	r2, #0
 800df86:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	68da      	ldr	r2, [r3, #12]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800df96:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	4a70      	ldr	r2, [pc, #448]	@ (800e160 <HAL_SPI_TransmitReceive+0x294>)
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d009      	beq.n	800dfb6 <HAL_SPI_TransmitReceive+0xea>
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	4a6f      	ldr	r2, [pc, #444]	@ (800e164 <HAL_SPI_TransmitReceive+0x298>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d004      	beq.n	800dfb6 <HAL_SPI_TransmitReceive+0xea>
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4a6d      	ldr	r2, [pc, #436]	@ (800e168 <HAL_SPI_TransmitReceive+0x29c>)
 800dfb2:	4293      	cmp	r3, r2
 800dfb4:	d102      	bne.n	800dfbc <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800dfb6:	2310      	movs	r3, #16
 800dfb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfba:	e001      	b.n	800dfc0 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800dfbc:	2308      	movs	r3, #8
 800dfbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	685a      	ldr	r2, [r3, #4]
 800dfc6:	4b69      	ldr	r3, [pc, #420]	@ (800e16c <HAL_SPI_TransmitReceive+0x2a0>)
 800dfc8:	4013      	ands	r3, r2
 800dfca:	8879      	ldrh	r1, [r7, #2]
 800dfcc:	68fa      	ldr	r2, [r7, #12]
 800dfce:	6812      	ldr	r2, [r2, #0]
 800dfd0:	430b      	orrs	r3, r1
 800dfd2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	681a      	ldr	r2, [r3, #0]
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f042 0201 	orr.w	r2, r2, #1
 800dfe2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	685b      	ldr	r3, [r3, #4]
 800dfe8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dfec:	d107      	bne.n	800dffe <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	681a      	ldr	r2, [r3, #0]
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dffc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	68db      	ldr	r3, [r3, #12]
 800e002:	2b0f      	cmp	r3, #15
 800e004:	f240 80a2 	bls.w	800e14c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e00a:	089b      	lsrs	r3, r3, #2
 800e00c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e00e:	e094      	b.n	800e13a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	695b      	ldr	r3, [r3, #20]
 800e016:	f003 0302 	and.w	r3, r3, #2
 800e01a:	2b02      	cmp	r3, #2
 800e01c:	d120      	bne.n	800e060 <HAL_SPI_TransmitReceive+0x194>
 800e01e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e020:	2b00      	cmp	r3, #0
 800e022:	d01d      	beq.n	800e060 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e024:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e026:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e02a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e02c:	429a      	cmp	r2, r3
 800e02e:	d217      	bcs.n	800e060 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	6812      	ldr	r2, [r2, #0]
 800e03a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e040:	1d1a      	adds	r2, r3, #4
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	3b01      	subs	r3, #1
 800e050:	b29a      	uxth	r2, r3
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e05e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	695b      	ldr	r3, [r3, #20]
 800e066:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e068:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d065      	beq.n	800e13a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	695b      	ldr	r3, [r3, #20]
 800e074:	f003 0301 	and.w	r3, r3, #1
 800e078:	2b01      	cmp	r3, #1
 800e07a:	d118      	bne.n	800e0ae <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681a      	ldr	r2, [r3, #0]
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e084:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e086:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e08c:	1d1a      	adds	r2, r3, #4
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e098:	b29b      	uxth	r3, r3
 800e09a:	3b01      	subs	r3, #1
 800e09c:	b29a      	uxth	r2, r3
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e0aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e0ac:	e045      	b.n	800e13a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e0ae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e0b0:	8bfb      	ldrh	r3, [r7, #30]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d21d      	bcs.n	800e0f2 <HAL_SPI_TransmitReceive+0x226>
 800e0b6:	697b      	ldr	r3, [r7, #20]
 800e0b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d018      	beq.n	800e0f2 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681a      	ldr	r2, [r3, #0]
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e0c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e0ca:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e0d0:	1d1a      	adds	r2, r3, #4
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	3b01      	subs	r3, #1
 800e0e0:	b29a      	uxth	r2, r3
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e0ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e0f0:	e023      	b.n	800e13a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e0f2:	f7fa f97f 	bl	80083f4 <HAL_GetTick>
 800e0f6:	4602      	mov	r2, r0
 800e0f8:	69bb      	ldr	r3, [r7, #24]
 800e0fa:	1ad3      	subs	r3, r2, r3
 800e0fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d803      	bhi.n	800e10a <HAL_SPI_TransmitReceive+0x23e>
 800e102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e104:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e108:	d102      	bne.n	800e110 <HAL_SPI_TransmitReceive+0x244>
 800e10a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d114      	bne.n	800e13a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e110:	68f8      	ldr	r0, [r7, #12]
 800e112:	f000 fc2f 	bl	800e974 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e11c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	2201      	movs	r2, #1
 800e12a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2200      	movs	r2, #0
 800e132:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e136:	2303      	movs	r3, #3
 800e138:	e1fd      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e13a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	f47f af67 	bne.w	800e010 <HAL_SPI_TransmitReceive+0x144>
 800e142:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e144:	2b00      	cmp	r3, #0
 800e146:	f47f af63 	bne.w	800e010 <HAL_SPI_TransmitReceive+0x144>
 800e14a:	e1ce      	b.n	800e4ea <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	68db      	ldr	r3, [r3, #12]
 800e150:	2b07      	cmp	r3, #7
 800e152:	f240 81c2 	bls.w	800e4da <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e158:	085b      	lsrs	r3, r3, #1
 800e15a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e15c:	e0c9      	b.n	800e2f2 <HAL_SPI_TransmitReceive+0x426>
 800e15e:	bf00      	nop
 800e160:	40013000 	.word	0x40013000
 800e164:	40003800 	.word	0x40003800
 800e168:	40003c00 	.word	0x40003c00
 800e16c:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	695b      	ldr	r3, [r3, #20]
 800e176:	f003 0302 	and.w	r3, r3, #2
 800e17a:	2b02      	cmp	r3, #2
 800e17c:	d11f      	bne.n	800e1be <HAL_SPI_TransmitReceive+0x2f2>
 800e17e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e180:	2b00      	cmp	r3, #0
 800e182:	d01c      	beq.n	800e1be <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e184:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e186:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e18a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e18c:	429a      	cmp	r2, r3
 800e18e:	d216      	bcs.n	800e1be <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e194:	881a      	ldrh	r2, [r3, #0]
 800e196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e198:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e19e:	1c9a      	adds	r2, r3, #2
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1aa:	b29b      	uxth	r3, r3
 800e1ac:	3b01      	subs	r3, #1
 800e1ae:	b29a      	uxth	r2, r3
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1bc:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	695b      	ldr	r3, [r3, #20]
 800e1c4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e1c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f000 8092 	beq.w	800e2f2 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	695b      	ldr	r3, [r3, #20]
 800e1d4:	f003 0301 	and.w	r3, r3, #1
 800e1d8:	2b01      	cmp	r3, #1
 800e1da:	d118      	bne.n	800e20e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1e0:	6a3a      	ldr	r2, [r7, #32]
 800e1e2:	8812      	ldrh	r2, [r2, #0]
 800e1e4:	b292      	uxth	r2, r2
 800e1e6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1ec:	1c9a      	adds	r2, r3, #2
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e1f8:	b29b      	uxth	r3, r3
 800e1fa:	3b01      	subs	r3, #1
 800e1fc:	b29a      	uxth	r2, r3
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e20a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e20c:	e071      	b.n	800e2f2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e20e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e210:	8bfb      	ldrh	r3, [r7, #30]
 800e212:	429a      	cmp	r2, r3
 800e214:	d228      	bcs.n	800e268 <HAL_SPI_TransmitReceive+0x39c>
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d023      	beq.n	800e268 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e224:	6a3a      	ldr	r2, [r7, #32]
 800e226:	8812      	ldrh	r2, [r2, #0]
 800e228:	b292      	uxth	r2, r2
 800e22a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e230:	1c9a      	adds	r2, r3, #2
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e23a:	6a3a      	ldr	r2, [r7, #32]
 800e23c:	8812      	ldrh	r2, [r2, #0]
 800e23e:	b292      	uxth	r2, r2
 800e240:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e246:	1c9a      	adds	r2, r3, #2
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e252:	b29b      	uxth	r3, r3
 800e254:	3b02      	subs	r3, #2
 800e256:	b29a      	uxth	r2, r3
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e264:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e266:	e044      	b.n	800e2f2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e268:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e26a:	2b01      	cmp	r3, #1
 800e26c:	d11d      	bne.n	800e2aa <HAL_SPI_TransmitReceive+0x3de>
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e274:	2b00      	cmp	r3, #0
 800e276:	d018      	beq.n	800e2aa <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e27c:	6a3a      	ldr	r2, [r7, #32]
 800e27e:	8812      	ldrh	r2, [r2, #0]
 800e280:	b292      	uxth	r2, r2
 800e282:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e288:	1c9a      	adds	r2, r3, #2
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e294:	b29b      	uxth	r3, r3
 800e296:	3b01      	subs	r3, #1
 800e298:	b29a      	uxth	r2, r3
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e2a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e2a8:	e023      	b.n	800e2f2 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e2aa:	f7fa f8a3 	bl	80083f4 <HAL_GetTick>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	1ad3      	subs	r3, r2, r3
 800e2b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2b6:	429a      	cmp	r2, r3
 800e2b8:	d803      	bhi.n	800e2c2 <HAL_SPI_TransmitReceive+0x3f6>
 800e2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2c0:	d102      	bne.n	800e2c8 <HAL_SPI_TransmitReceive+0x3fc>
 800e2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d114      	bne.n	800e2f2 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e2c8:	68f8      	ldr	r0, [r7, #12]
 800e2ca:	f000 fb53 	bl	800e974 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e2d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	2201      	movs	r2, #1
 800e2e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e2ee:	2303      	movs	r3, #3
 800e2f0:	e121      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e2f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	f47f af3b 	bne.w	800e170 <HAL_SPI_TransmitReceive+0x2a4>
 800e2fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	f47f af37 	bne.w	800e170 <HAL_SPI_TransmitReceive+0x2a4>
 800e302:	e0f2      	b.n	800e4ea <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	695b      	ldr	r3, [r3, #20]
 800e30a:	f003 0302 	and.w	r3, r3, #2
 800e30e:	2b02      	cmp	r3, #2
 800e310:	d121      	bne.n	800e356 <HAL_SPI_TransmitReceive+0x48a>
 800e312:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e314:	2b00      	cmp	r3, #0
 800e316:	d01e      	beq.n	800e356 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e318:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e31a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e31e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e320:	429a      	cmp	r2, r3
 800e322:	d218      	bcs.n	800e356 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	3320      	adds	r3, #32
 800e32e:	7812      	ldrb	r2, [r2, #0]
 800e330:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e336:	1c5a      	adds	r2, r3, #1
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e342:	b29b      	uxth	r3, r3
 800e344:	3b01      	subs	r3, #1
 800e346:	b29a      	uxth	r2, r3
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e354:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	695b      	ldr	r3, [r3, #20]
 800e35c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e35e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e360:	2b00      	cmp	r3, #0
 800e362:	f000 80ba 	beq.w	800e4da <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	695b      	ldr	r3, [r3, #20]
 800e36c:	f003 0301 	and.w	r3, r3, #1
 800e370:	2b01      	cmp	r3, #1
 800e372:	d11b      	bne.n	800e3ac <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e380:	7812      	ldrb	r2, [r2, #0]
 800e382:	b2d2      	uxtb	r2, r2
 800e384:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e38a:	1c5a      	adds	r2, r3, #1
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e396:	b29b      	uxth	r3, r3
 800e398:	3b01      	subs	r3, #1
 800e39a:	b29a      	uxth	r2, r3
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e3a8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e3aa:	e096      	b.n	800e4da <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e3ac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e3ae:	8bfb      	ldrh	r3, [r7, #30]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d24a      	bcs.n	800e44a <HAL_SPI_TransmitReceive+0x57e>
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d045      	beq.n	800e44a <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3ca:	7812      	ldrb	r2, [r2, #0]
 800e3cc:	b2d2      	uxtb	r2, r2
 800e3ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3d4:	1c5a      	adds	r2, r3, #1
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3e6:	7812      	ldrb	r2, [r2, #0]
 800e3e8:	b2d2      	uxtb	r2, r2
 800e3ea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3f0:	1c5a      	adds	r2, r3, #1
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e402:	7812      	ldrb	r2, [r2, #0]
 800e404:	b2d2      	uxtb	r2, r2
 800e406:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e40c:	1c5a      	adds	r2, r3, #1
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e41e:	7812      	ldrb	r2, [r2, #0]
 800e420:	b2d2      	uxtb	r2, r2
 800e422:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e428:	1c5a      	adds	r2, r3, #1
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e434:	b29b      	uxth	r3, r3
 800e436:	3b04      	subs	r3, #4
 800e438:	b29a      	uxth	r2, r3
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e446:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e448:	e047      	b.n	800e4da <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e44a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e44c:	2b03      	cmp	r3, #3
 800e44e:	d820      	bhi.n	800e492 <HAL_SPI_TransmitReceive+0x5c6>
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e456:	2b00      	cmp	r3, #0
 800e458:	d01b      	beq.n	800e492 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e466:	7812      	ldrb	r2, [r2, #0]
 800e468:	b2d2      	uxtb	r2, r2
 800e46a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e470:	1c5a      	adds	r2, r3, #1
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e47c:	b29b      	uxth	r3, r3
 800e47e:	3b01      	subs	r3, #1
 800e480:	b29a      	uxth	r2, r3
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e48e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e490:	e023      	b.n	800e4da <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e492:	f7f9 ffaf 	bl	80083f4 <HAL_GetTick>
 800e496:	4602      	mov	r2, r0
 800e498:	69bb      	ldr	r3, [r7, #24]
 800e49a:	1ad3      	subs	r3, r2, r3
 800e49c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e49e:	429a      	cmp	r2, r3
 800e4a0:	d803      	bhi.n	800e4aa <HAL_SPI_TransmitReceive+0x5de>
 800e4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4a8:	d102      	bne.n	800e4b0 <HAL_SPI_TransmitReceive+0x5e4>
 800e4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d114      	bne.n	800e4da <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e4b0:	68f8      	ldr	r0, [r7, #12]
 800e4b2:	f000 fa5f 	bl	800e974 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e4bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2201      	movs	r2, #1
 800e4ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e4d6:	2303      	movs	r3, #3
 800e4d8:	e02d      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	f47f af11 	bne.w	800e304 <HAL_SPI_TransmitReceive+0x438>
 800e4e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	f47f af0d 	bne.w	800e304 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	9300      	str	r3, [sp, #0]
 800e4ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	2108      	movs	r1, #8
 800e4f4:	68f8      	ldr	r0, [r7, #12]
 800e4f6:	f000 fadd 	bl	800eab4 <SPI_WaitOnFlagUntilTimeout>
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d007      	beq.n	800e510 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e506:	f043 0220 	orr.w	r2, r3, #32
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e510:	68f8      	ldr	r0, [r7, #12]
 800e512:	f000 fa2f 	bl	800e974 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	2201      	movs	r2, #1
 800e51a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2200      	movs	r2, #0
 800e522:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d001      	beq.n	800e534 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800e530:	2301      	movs	r3, #1
 800e532:	e000      	b.n	800e536 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800e534:	2300      	movs	r3, #0
  }
}
 800e536:	4618      	mov	r0, r3
 800e538:	3730      	adds	r7, #48	@ 0x30
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop

0800e540 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b08a      	sub	sp, #40	@ 0x28
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	691b      	ldr	r3, [r3, #16]
 800e54e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	695b      	ldr	r3, [r3, #20]
 800e556:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800e558:	6a3a      	ldr	r2, [r7, #32]
 800e55a:	69fb      	ldr	r3, [r7, #28]
 800e55c:	4013      	ands	r3, r2
 800e55e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	689b      	ldr	r3, [r3, #8]
 800e566:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800e568:	2300      	movs	r3, #0
 800e56a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e572:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	3330      	adds	r3, #48	@ 0x30
 800e57a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800e57c:	69fb      	ldr	r3, [r7, #28]
 800e57e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e582:	2b00      	cmp	r3, #0
 800e584:	d010      	beq.n	800e5a8 <HAL_SPI_IRQHandler+0x68>
 800e586:	6a3b      	ldr	r3, [r7, #32]
 800e588:	f003 0308 	and.w	r3, r3, #8
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d00b      	beq.n	800e5a8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	699a      	ldr	r2, [r3, #24]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e59e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f000 f9c3 	bl	800e92c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800e5a6:	e192      	b.n	800e8ce <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800e5a8:	69bb      	ldr	r3, [r7, #24]
 800e5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d113      	bne.n	800e5da <HAL_SPI_IRQHandler+0x9a>
 800e5b2:	69bb      	ldr	r3, [r7, #24]
 800e5b4:	f003 0320 	and.w	r3, r3, #32
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d10e      	bne.n	800e5da <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800e5bc:	69bb      	ldr	r3, [r7, #24]
 800e5be:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d009      	beq.n	800e5da <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	4798      	blx	r3
    hspi->RxISR(hspi);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	4798      	blx	r3
    handled = 1UL;
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800e5da:	69bb      	ldr	r3, [r7, #24]
 800e5dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d10f      	bne.n	800e604 <HAL_SPI_IRQHandler+0xc4>
 800e5e4:	69bb      	ldr	r3, [r7, #24]
 800e5e6:	f003 0301 	and.w	r3, r3, #1
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d00a      	beq.n	800e604 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800e5ee:	69bb      	ldr	r3, [r7, #24]
 800e5f0:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d105      	bne.n	800e604 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e5fc:	6878      	ldr	r0, [r7, #4]
 800e5fe:	4798      	blx	r3
    handled = 1UL;
 800e600:	2301      	movs	r3, #1
 800e602:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800e604:	69bb      	ldr	r3, [r7, #24]
 800e606:	f003 0320 	and.w	r3, r3, #32
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d10f      	bne.n	800e62e <HAL_SPI_IRQHandler+0xee>
 800e60e:	69bb      	ldr	r3, [r7, #24]
 800e610:	f003 0302 	and.w	r3, r3, #2
 800e614:	2b00      	cmp	r3, #0
 800e616:	d00a      	beq.n	800e62e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800e618:	69bb      	ldr	r3, [r7, #24]
 800e61a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d105      	bne.n	800e62e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	4798      	blx	r3
    handled = 1UL;
 800e62a:	2301      	movs	r3, #1
 800e62c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800e62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e630:	2b00      	cmp	r3, #0
 800e632:	f040 8147 	bne.w	800e8c4 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800e636:	69bb      	ldr	r3, [r7, #24]
 800e638:	f003 0308 	and.w	r3, r3, #8
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f000 808b 	beq.w	800e758 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	699a      	ldr	r2, [r3, #24]
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	f042 0208 	orr.w	r2, r2, #8
 800e650:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	699a      	ldr	r2, [r3, #24]
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f042 0210 	orr.w	r2, r2, #16
 800e660:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	699a      	ldr	r2, [r3, #24]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e670:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	691a      	ldr	r2, [r3, #16]
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f022 0208 	bic.w	r2, r2, #8
 800e680:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	689b      	ldr	r3, [r3, #8]
 800e688:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d13d      	bne.n	800e70c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800e690:	e036      	b.n	800e700 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	68db      	ldr	r3, [r3, #12]
 800e696:	2b0f      	cmp	r3, #15
 800e698:	d90b      	bls.n	800e6b2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681a      	ldr	r2, [r3, #0]
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e6a4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6aa:	1d1a      	adds	r2, r3, #4
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	665a      	str	r2, [r3, #100]	@ 0x64
 800e6b0:	e01d      	b.n	800e6ee <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	2b07      	cmp	r3, #7
 800e6b8:	d90b      	bls.n	800e6d2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6be:	68fa      	ldr	r2, [r7, #12]
 800e6c0:	8812      	ldrh	r2, [r2, #0]
 800e6c2:	b292      	uxth	r2, r2
 800e6c4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6ca:	1c9a      	adds	r2, r3, #2
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	665a      	str	r2, [r3, #100]	@ 0x64
 800e6d0:	e00d      	b.n	800e6ee <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6de:	7812      	ldrb	r2, [r2, #0]
 800e6e0:	b2d2      	uxtb	r2, r2
 800e6e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6e8:	1c5a      	adds	r2, r3, #1
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6f4:	b29b      	uxth	r3, r3
 800e6f6:	3b01      	subs	r3, #1
 800e6f8:	b29a      	uxth	r2, r3
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e706:	b29b      	uxth	r3, r3
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d1c2      	bne.n	800e692 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f000 f931 	bl	800e974 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2201      	movs	r2, #1
 800e716:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e720:	2b00      	cmp	r3, #0
 800e722:	d003      	beq.n	800e72c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 f8f7 	bl	800e918 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800e72a:	e0d0      	b.n	800e8ce <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800e72c:	7cfb      	ldrb	r3, [r7, #19]
 800e72e:	2b05      	cmp	r3, #5
 800e730:	d103      	bne.n	800e73a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f000 f8e6 	bl	800e904 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800e738:	e0c6      	b.n	800e8c8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800e73a:	7cfb      	ldrb	r3, [r7, #19]
 800e73c:	2b04      	cmp	r3, #4
 800e73e:	d103      	bne.n	800e748 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f000 f8d5 	bl	800e8f0 <HAL_SPI_RxCpltCallback>
    return;
 800e746:	e0bf      	b.n	800e8c8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800e748:	7cfb      	ldrb	r3, [r7, #19]
 800e74a:	2b03      	cmp	r3, #3
 800e74c:	f040 80bc 	bne.w	800e8c8 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f000 f8c3 	bl	800e8dc <HAL_SPI_TxCpltCallback>
    return;
 800e756:	e0b7      	b.n	800e8c8 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800e758:	69bb      	ldr	r3, [r7, #24]
 800e75a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f000 80b5 	beq.w	800e8ce <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800e764:	69bb      	ldr	r3, [r7, #24]
 800e766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d00f      	beq.n	800e78e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e774:	f043 0204 	orr.w	r2, r3, #4
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	699a      	ldr	r2, [r3, #24]
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e78c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800e78e:	69bb      	ldr	r3, [r7, #24]
 800e790:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e794:	2b00      	cmp	r3, #0
 800e796:	d00f      	beq.n	800e7b8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e79e:	f043 0201 	orr.w	r2, r3, #1
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	699a      	ldr	r2, [r3, #24]
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e7b6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d00f      	beq.n	800e7e2 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7c8:	f043 0208 	orr.w	r2, r3, #8
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	699a      	ldr	r2, [r3, #24]
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e7e0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800e7e2:	69bb      	ldr	r3, [r7, #24]
 800e7e4:	f003 0320 	and.w	r3, r3, #32
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d00f      	beq.n	800e80c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	699a      	ldr	r2, [r3, #24]
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f042 0220 	orr.w	r2, r2, #32
 800e80a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e812:	2b00      	cmp	r3, #0
 800e814:	d05a      	beq.n	800e8cc <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	681a      	ldr	r2, [r3, #0]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	f022 0201 	bic.w	r2, r2, #1
 800e824:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	6919      	ldr	r1, [r3, #16]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681a      	ldr	r2, [r3, #0]
 800e830:	4b28      	ldr	r3, [pc, #160]	@ (800e8d4 <HAL_SPI_IRQHandler+0x394>)
 800e832:	400b      	ands	r3, r1
 800e834:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800e83c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800e840:	d138      	bne.n	800e8b4 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	689a      	ldr	r2, [r3, #8]
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e850:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e856:	2b00      	cmp	r3, #0
 800e858:	d013      	beq.n	800e882 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e85e:	4a1e      	ldr	r2, [pc, #120]	@ (800e8d8 <HAL_SPI_IRQHandler+0x398>)
 800e860:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e866:	4618      	mov	r0, r3
 800e868:	f7fa fe18 	bl	800949c <HAL_DMA_Abort_IT>
 800e86c:	4603      	mov	r3, r0
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d007      	beq.n	800e882 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e878:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e886:	2b00      	cmp	r3, #0
 800e888:	d020      	beq.n	800e8cc <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e88e:	4a12      	ldr	r2, [pc, #72]	@ (800e8d8 <HAL_SPI_IRQHandler+0x398>)
 800e890:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e896:	4618      	mov	r0, r3
 800e898:	f7fa fe00 	bl	800949c <HAL_DMA_Abort_IT>
 800e89c:	4603      	mov	r3, r0
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d014      	beq.n	800e8cc <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e8b2:	e00b      	b.n	800e8cc <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2201      	movs	r2, #1
 800e8b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f000 f82b 	bl	800e918 <HAL_SPI_ErrorCallback>
    return;
 800e8c2:	e003      	b.n	800e8cc <HAL_SPI_IRQHandler+0x38c>
    return;
 800e8c4:	bf00      	nop
 800e8c6:	e002      	b.n	800e8ce <HAL_SPI_IRQHandler+0x38e>
    return;
 800e8c8:	bf00      	nop
 800e8ca:	e000      	b.n	800e8ce <HAL_SPI_IRQHandler+0x38e>
    return;
 800e8cc:	bf00      	nop
  }
}
 800e8ce:	3728      	adds	r7, #40	@ 0x28
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}
 800e8d4:	fffffc94 	.word	0xfffffc94
 800e8d8:	0800e941 	.word	0x0800e941

0800e8dc <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e8dc:	b480      	push	{r7}
 800e8de:	b083      	sub	sp, #12
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800e8e4:	bf00      	nop
 800e8e6:	370c      	adds	r7, #12
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ee:	4770      	bx	lr

0800e8f0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e8f0:	b480      	push	{r7}
 800e8f2:	b083      	sub	sp, #12
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800e8f8:	bf00      	nop
 800e8fa:	370c      	adds	r7, #12
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e902:	4770      	bx	lr

0800e904 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e904:	b480      	push	{r7}
 800e906:	b083      	sub	sp, #12
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800e90c:	bf00      	nop
 800e90e:	370c      	adds	r7, #12
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr

0800e918 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e918:	b480      	push	{r7}
 800e91a:	b083      	sub	sp, #12
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800e920:	bf00      	nop
 800e922:	370c      	adds	r7, #12
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800e934:	bf00      	nop
 800e936:	370c      	adds	r7, #12
 800e938:	46bd      	mov	sp, r7
 800e93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93e:	4770      	bx	lr

0800e940 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b084      	sub	sp, #16
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e94c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	2200      	movs	r2, #0
 800e952:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	2200      	movs	r2, #0
 800e95a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	2201      	movs	r2, #1
 800e962:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e966:	68f8      	ldr	r0, [r7, #12]
 800e968:	f7ff ffd6 	bl	800e918 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e96c:	bf00      	nop
 800e96e:	3710      	adds	r7, #16
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e974:	b480      	push	{r7}
 800e976:	b085      	sub	sp, #20
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	695b      	ldr	r3, [r3, #20]
 800e982:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	699a      	ldr	r2, [r3, #24]
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	f042 0208 	orr.w	r2, r2, #8
 800e992:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	699a      	ldr	r2, [r3, #24]
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	f042 0210 	orr.w	r2, r2, #16
 800e9a2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	681a      	ldr	r2, [r3, #0]
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f022 0201 	bic.w	r2, r2, #1
 800e9b2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	6919      	ldr	r1, [r3, #16]
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681a      	ldr	r2, [r3, #0]
 800e9be:	4b3c      	ldr	r3, [pc, #240]	@ (800eab0 <SPI_CloseTransfer+0x13c>)
 800e9c0:	400b      	ands	r3, r1
 800e9c2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	689a      	ldr	r2, [r3, #8]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e9d2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	2b04      	cmp	r3, #4
 800e9de:	d014      	beq.n	800ea0a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f003 0320 	and.w	r3, r3, #32
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d00f      	beq.n	800ea0a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	699a      	ldr	r2, [r3, #24]
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	f042 0220 	orr.w	r2, r2, #32
 800ea08:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ea10:	b2db      	uxtb	r3, r3
 800ea12:	2b03      	cmp	r3, #3
 800ea14:	d014      	beq.n	800ea40 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d00f      	beq.n	800ea40 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea26:	f043 0204 	orr.w	r2, r3, #4
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	699a      	ldr	r2, [r3, #24]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ea3e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d00f      	beq.n	800ea6a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea50:	f043 0201 	orr.w	r2, r3, #1
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	699a      	ldr	r2, [r3, #24]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ea68:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d00f      	beq.n	800ea94 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea7a:	f043 0208 	orr.w	r2, r3, #8
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	699a      	ldr	r2, [r3, #24]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ea92:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2200      	movs	r2, #0
 800ea98:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800eaa4:	bf00      	nop
 800eaa6:	3714      	adds	r7, #20
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr
 800eab0:	fffffc90 	.word	0xfffffc90

0800eab4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	603b      	str	r3, [r7, #0]
 800eac0:	4613      	mov	r3, r2
 800eac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800eac4:	e010      	b.n	800eae8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eac6:	f7f9 fc95 	bl	80083f4 <HAL_GetTick>
 800eaca:	4602      	mov	r2, r0
 800eacc:	69bb      	ldr	r3, [r7, #24]
 800eace:	1ad3      	subs	r3, r2, r3
 800ead0:	683a      	ldr	r2, [r7, #0]
 800ead2:	429a      	cmp	r2, r3
 800ead4:	d803      	bhi.n	800eade <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eadc:	d102      	bne.n	800eae4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d101      	bne.n	800eae8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800eae4:	2303      	movs	r3, #3
 800eae6:	e00f      	b.n	800eb08 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	695a      	ldr	r2, [r3, #20]
 800eaee:	68bb      	ldr	r3, [r7, #8]
 800eaf0:	4013      	ands	r3, r2
 800eaf2:	68ba      	ldr	r2, [r7, #8]
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	bf0c      	ite	eq
 800eaf8:	2301      	moveq	r3, #1
 800eafa:	2300      	movne	r3, #0
 800eafc:	b2db      	uxtb	r3, r3
 800eafe:	461a      	mov	r2, r3
 800eb00:	79fb      	ldrb	r3, [r7, #7]
 800eb02:	429a      	cmp	r2, r3
 800eb04:	d0df      	beq.n	800eac6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800eb06:	2300      	movs	r3, #0
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3710      	adds	r7, #16
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800eb10:	b480      	push	{r7}
 800eb12:	b085      	sub	sp, #20
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb1c:	095b      	lsrs	r3, r3, #5
 800eb1e:	3301      	adds	r3, #1
 800eb20:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	68db      	ldr	r3, [r3, #12]
 800eb26:	3301      	adds	r3, #1
 800eb28:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800eb2a:	68bb      	ldr	r3, [r7, #8]
 800eb2c:	3307      	adds	r3, #7
 800eb2e:	08db      	lsrs	r3, r3, #3
 800eb30:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	68fa      	ldr	r2, [r7, #12]
 800eb36:	fb02 f303 	mul.w	r3, r2, r3
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	3714      	adds	r7, #20
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb44:	4770      	bx	lr

0800eb46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eb46:	b580      	push	{r7, lr}
 800eb48:	b082      	sub	sp, #8
 800eb4a:	af00      	add	r7, sp, #0
 800eb4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d101      	bne.n	800eb58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eb54:	2301      	movs	r3, #1
 800eb56:	e049      	b.n	800ebec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d106      	bne.n	800eb72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2200      	movs	r2, #0
 800eb68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800eb6c:	6878      	ldr	r0, [r7, #4]
 800eb6e:	f7f9 f93d 	bl	8007dec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2202      	movs	r2, #2
 800eb76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681a      	ldr	r2, [r3, #0]
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	3304      	adds	r3, #4
 800eb82:	4619      	mov	r1, r3
 800eb84:	4610      	mov	r0, r2
 800eb86:	f000 fa57 	bl	800f038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2201      	movs	r2, #1
 800eb8e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2201      	movs	r2, #1
 800eb96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2201      	movs	r2, #1
 800eba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2201      	movs	r2, #1
 800ebae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	2201      	movs	r2, #1
 800ebb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2201      	movs	r2, #1
 800ebce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	2201      	movs	r2, #1
 800ebd6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2201      	movs	r2, #1
 800ebde:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ebea:	2300      	movs	r3, #0
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	3708      	adds	r7, #8
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}

0800ebf4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b084      	sub	sp, #16
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d109      	bne.n	800ec18 <HAL_TIM_PWM_Start+0x24>
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ec0a:	b2db      	uxtb	r3, r3
 800ec0c:	2b01      	cmp	r3, #1
 800ec0e:	bf14      	ite	ne
 800ec10:	2301      	movne	r3, #1
 800ec12:	2300      	moveq	r3, #0
 800ec14:	b2db      	uxtb	r3, r3
 800ec16:	e03c      	b.n	800ec92 <HAL_TIM_PWM_Start+0x9e>
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	2b04      	cmp	r3, #4
 800ec1c:	d109      	bne.n	800ec32 <HAL_TIM_PWM_Start+0x3e>
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec24:	b2db      	uxtb	r3, r3
 800ec26:	2b01      	cmp	r3, #1
 800ec28:	bf14      	ite	ne
 800ec2a:	2301      	movne	r3, #1
 800ec2c:	2300      	moveq	r3, #0
 800ec2e:	b2db      	uxtb	r3, r3
 800ec30:	e02f      	b.n	800ec92 <HAL_TIM_PWM_Start+0x9e>
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	2b08      	cmp	r3, #8
 800ec36:	d109      	bne.n	800ec4c <HAL_TIM_PWM_Start+0x58>
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	2b01      	cmp	r3, #1
 800ec42:	bf14      	ite	ne
 800ec44:	2301      	movne	r3, #1
 800ec46:	2300      	moveq	r3, #0
 800ec48:	b2db      	uxtb	r3, r3
 800ec4a:	e022      	b.n	800ec92 <HAL_TIM_PWM_Start+0x9e>
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	2b0c      	cmp	r3, #12
 800ec50:	d109      	bne.n	800ec66 <HAL_TIM_PWM_Start+0x72>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec58:	b2db      	uxtb	r3, r3
 800ec5a:	2b01      	cmp	r3, #1
 800ec5c:	bf14      	ite	ne
 800ec5e:	2301      	movne	r3, #1
 800ec60:	2300      	moveq	r3, #0
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	e015      	b.n	800ec92 <HAL_TIM_PWM_Start+0x9e>
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	2b10      	cmp	r3, #16
 800ec6a:	d109      	bne.n	800ec80 <HAL_TIM_PWM_Start+0x8c>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ec72:	b2db      	uxtb	r3, r3
 800ec74:	2b01      	cmp	r3, #1
 800ec76:	bf14      	ite	ne
 800ec78:	2301      	movne	r3, #1
 800ec7a:	2300      	moveq	r3, #0
 800ec7c:	b2db      	uxtb	r3, r3
 800ec7e:	e008      	b.n	800ec92 <HAL_TIM_PWM_Start+0x9e>
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ec86:	b2db      	uxtb	r3, r3
 800ec88:	2b01      	cmp	r3, #1
 800ec8a:	bf14      	ite	ne
 800ec8c:	2301      	movne	r3, #1
 800ec8e:	2300      	moveq	r3, #0
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d001      	beq.n	800ec9a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ec96:	2301      	movs	r3, #1
 800ec98:	e0a1      	b.n	800edde <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d104      	bne.n	800ecaa <HAL_TIM_PWM_Start+0xb6>
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	2202      	movs	r2, #2
 800eca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eca8:	e023      	b.n	800ecf2 <HAL_TIM_PWM_Start+0xfe>
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	2b04      	cmp	r3, #4
 800ecae:	d104      	bne.n	800ecba <HAL_TIM_PWM_Start+0xc6>
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2202      	movs	r2, #2
 800ecb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ecb8:	e01b      	b.n	800ecf2 <HAL_TIM_PWM_Start+0xfe>
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	2b08      	cmp	r3, #8
 800ecbe:	d104      	bne.n	800ecca <HAL_TIM_PWM_Start+0xd6>
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	2202      	movs	r2, #2
 800ecc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ecc8:	e013      	b.n	800ecf2 <HAL_TIM_PWM_Start+0xfe>
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	2b0c      	cmp	r3, #12
 800ecce:	d104      	bne.n	800ecda <HAL_TIM_PWM_Start+0xe6>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	2202      	movs	r2, #2
 800ecd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ecd8:	e00b      	b.n	800ecf2 <HAL_TIM_PWM_Start+0xfe>
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	2b10      	cmp	r3, #16
 800ecde:	d104      	bne.n	800ecea <HAL_TIM_PWM_Start+0xf6>
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	2202      	movs	r2, #2
 800ece4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ece8:	e003      	b.n	800ecf2 <HAL_TIM_PWM_Start+0xfe>
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	2202      	movs	r2, #2
 800ecee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	6839      	ldr	r1, [r7, #0]
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	f000 fd12 	bl	800f724 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4a38      	ldr	r2, [pc, #224]	@ (800ede8 <HAL_TIM_PWM_Start+0x1f4>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d013      	beq.n	800ed32 <HAL_TIM_PWM_Start+0x13e>
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4a37      	ldr	r2, [pc, #220]	@ (800edec <HAL_TIM_PWM_Start+0x1f8>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d00e      	beq.n	800ed32 <HAL_TIM_PWM_Start+0x13e>
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	4a35      	ldr	r2, [pc, #212]	@ (800edf0 <HAL_TIM_PWM_Start+0x1fc>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	d009      	beq.n	800ed32 <HAL_TIM_PWM_Start+0x13e>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	4a34      	ldr	r2, [pc, #208]	@ (800edf4 <HAL_TIM_PWM_Start+0x200>)
 800ed24:	4293      	cmp	r3, r2
 800ed26:	d004      	beq.n	800ed32 <HAL_TIM_PWM_Start+0x13e>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	4a32      	ldr	r2, [pc, #200]	@ (800edf8 <HAL_TIM_PWM_Start+0x204>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d101      	bne.n	800ed36 <HAL_TIM_PWM_Start+0x142>
 800ed32:	2301      	movs	r3, #1
 800ed34:	e000      	b.n	800ed38 <HAL_TIM_PWM_Start+0x144>
 800ed36:	2300      	movs	r3, #0
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d007      	beq.n	800ed4c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ed4a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	4a25      	ldr	r2, [pc, #148]	@ (800ede8 <HAL_TIM_PWM_Start+0x1f4>)
 800ed52:	4293      	cmp	r3, r2
 800ed54:	d022      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed5e:	d01d      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	4a25      	ldr	r2, [pc, #148]	@ (800edfc <HAL_TIM_PWM_Start+0x208>)
 800ed66:	4293      	cmp	r3, r2
 800ed68:	d018      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	4a24      	ldr	r2, [pc, #144]	@ (800ee00 <HAL_TIM_PWM_Start+0x20c>)
 800ed70:	4293      	cmp	r3, r2
 800ed72:	d013      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a22      	ldr	r2, [pc, #136]	@ (800ee04 <HAL_TIM_PWM_Start+0x210>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d00e      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	4a1a      	ldr	r2, [pc, #104]	@ (800edec <HAL_TIM_PWM_Start+0x1f8>)
 800ed84:	4293      	cmp	r3, r2
 800ed86:	d009      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	4a1e      	ldr	r2, [pc, #120]	@ (800ee08 <HAL_TIM_PWM_Start+0x214>)
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	d004      	beq.n	800ed9c <HAL_TIM_PWM_Start+0x1a8>
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	4a16      	ldr	r2, [pc, #88]	@ (800edf0 <HAL_TIM_PWM_Start+0x1fc>)
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d115      	bne.n	800edc8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	689a      	ldr	r2, [r3, #8]
 800eda2:	4b1a      	ldr	r3, [pc, #104]	@ (800ee0c <HAL_TIM_PWM_Start+0x218>)
 800eda4:	4013      	ands	r3, r2
 800eda6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2b06      	cmp	r3, #6
 800edac:	d015      	beq.n	800edda <HAL_TIM_PWM_Start+0x1e6>
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800edb4:	d011      	beq.n	800edda <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	681a      	ldr	r2, [r3, #0]
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	f042 0201 	orr.w	r2, r2, #1
 800edc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edc6:	e008      	b.n	800edda <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	681a      	ldr	r2, [r3, #0]
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	f042 0201 	orr.w	r2, r2, #1
 800edd6:	601a      	str	r2, [r3, #0]
 800edd8:	e000      	b.n	800eddc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eddc:	2300      	movs	r3, #0
}
 800edde:	4618      	mov	r0, r3
 800ede0:	3710      	adds	r7, #16
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}
 800ede6:	bf00      	nop
 800ede8:	40010000 	.word	0x40010000
 800edec:	40010400 	.word	0x40010400
 800edf0:	40014000 	.word	0x40014000
 800edf4:	40014400 	.word	0x40014400
 800edf8:	40014800 	.word	0x40014800
 800edfc:	40000400 	.word	0x40000400
 800ee00:	40000800 	.word	0x40000800
 800ee04:	40000c00 	.word	0x40000c00
 800ee08:	40001800 	.word	0x40001800
 800ee0c:	00010007 	.word	0x00010007

0800ee10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b086      	sub	sp, #24
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	60b9      	str	r1, [r7, #8]
 800ee1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ee26:	2b01      	cmp	r3, #1
 800ee28:	d101      	bne.n	800ee2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ee2a:	2302      	movs	r3, #2
 800ee2c:	e0ff      	b.n	800f02e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	2201      	movs	r2, #1
 800ee32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2b14      	cmp	r3, #20
 800ee3a:	f200 80f0 	bhi.w	800f01e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ee3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ee44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ee40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee44:	0800ee99 	.word	0x0800ee99
 800ee48:	0800f01f 	.word	0x0800f01f
 800ee4c:	0800f01f 	.word	0x0800f01f
 800ee50:	0800f01f 	.word	0x0800f01f
 800ee54:	0800eed9 	.word	0x0800eed9
 800ee58:	0800f01f 	.word	0x0800f01f
 800ee5c:	0800f01f 	.word	0x0800f01f
 800ee60:	0800f01f 	.word	0x0800f01f
 800ee64:	0800ef1b 	.word	0x0800ef1b
 800ee68:	0800f01f 	.word	0x0800f01f
 800ee6c:	0800f01f 	.word	0x0800f01f
 800ee70:	0800f01f 	.word	0x0800f01f
 800ee74:	0800ef5b 	.word	0x0800ef5b
 800ee78:	0800f01f 	.word	0x0800f01f
 800ee7c:	0800f01f 	.word	0x0800f01f
 800ee80:	0800f01f 	.word	0x0800f01f
 800ee84:	0800ef9d 	.word	0x0800ef9d
 800ee88:	0800f01f 	.word	0x0800f01f
 800ee8c:	0800f01f 	.word	0x0800f01f
 800ee90:	0800f01f 	.word	0x0800f01f
 800ee94:	0800efdd 	.word	0x0800efdd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	68b9      	ldr	r1, [r7, #8]
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f000 f96a 	bl	800f178 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	699a      	ldr	r2, [r3, #24]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f042 0208 	orr.w	r2, r2, #8
 800eeb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	699a      	ldr	r2, [r3, #24]
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	f022 0204 	bic.w	r2, r2, #4
 800eec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	6999      	ldr	r1, [r3, #24]
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	691a      	ldr	r2, [r3, #16]
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	430a      	orrs	r2, r1
 800eed4:	619a      	str	r2, [r3, #24]
      break;
 800eed6:	e0a5      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	68b9      	ldr	r1, [r7, #8]
 800eede:	4618      	mov	r0, r3
 800eee0:	f000 f9da 	bl	800f298 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	699a      	ldr	r2, [r3, #24]
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eef2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	699a      	ldr	r2, [r3, #24]
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ef02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	6999      	ldr	r1, [r3, #24]
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	691b      	ldr	r3, [r3, #16]
 800ef0e:	021a      	lsls	r2, r3, #8
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	430a      	orrs	r2, r1
 800ef16:	619a      	str	r2, [r3, #24]
      break;
 800ef18:	e084      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	68b9      	ldr	r1, [r7, #8]
 800ef20:	4618      	mov	r0, r3
 800ef22:	f000 fa43 	bl	800f3ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	69da      	ldr	r2, [r3, #28]
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f042 0208 	orr.w	r2, r2, #8
 800ef34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	69da      	ldr	r2, [r3, #28]
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f022 0204 	bic.w	r2, r2, #4
 800ef44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	69d9      	ldr	r1, [r3, #28]
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	691a      	ldr	r2, [r3, #16]
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	430a      	orrs	r2, r1
 800ef56:	61da      	str	r2, [r3, #28]
      break;
 800ef58:	e064      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	68b9      	ldr	r1, [r7, #8]
 800ef60:	4618      	mov	r0, r3
 800ef62:	f000 faab 	bl	800f4bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	69da      	ldr	r2, [r3, #28]
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ef74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	69da      	ldr	r2, [r3, #28]
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ef84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	69d9      	ldr	r1, [r3, #28]
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	691b      	ldr	r3, [r3, #16]
 800ef90:	021a      	lsls	r2, r3, #8
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	430a      	orrs	r2, r1
 800ef98:	61da      	str	r2, [r3, #28]
      break;
 800ef9a:	e043      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	68b9      	ldr	r1, [r7, #8]
 800efa2:	4618      	mov	r0, r3
 800efa4:	f000 faf4 	bl	800f590 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	f042 0208 	orr.w	r2, r2, #8
 800efb6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	f022 0204 	bic.w	r2, r2, #4
 800efc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	691a      	ldr	r2, [r3, #16]
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	430a      	orrs	r2, r1
 800efd8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800efda:	e023      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	68b9      	ldr	r1, [r7, #8]
 800efe2:	4618      	mov	r0, r3
 800efe4:	f000 fb38 	bl	800f658 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eff6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f006:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	691b      	ldr	r3, [r3, #16]
 800f012:	021a      	lsls	r2, r3, #8
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	430a      	orrs	r2, r1
 800f01a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f01c:	e002      	b.n	800f024 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f01e:	2301      	movs	r3, #1
 800f020:	75fb      	strb	r3, [r7, #23]
      break;
 800f022:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	2200      	movs	r2, #0
 800f028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f02c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f02e:	4618      	mov	r0, r3
 800f030:	3718      	adds	r7, #24
 800f032:	46bd      	mov	sp, r7
 800f034:	bd80      	pop	{r7, pc}
 800f036:	bf00      	nop

0800f038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f038:	b480      	push	{r7}
 800f03a:	b085      	sub	sp, #20
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	4a43      	ldr	r2, [pc, #268]	@ (800f158 <TIM_Base_SetConfig+0x120>)
 800f04c:	4293      	cmp	r3, r2
 800f04e:	d013      	beq.n	800f078 <TIM_Base_SetConfig+0x40>
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f056:	d00f      	beq.n	800f078 <TIM_Base_SetConfig+0x40>
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	4a40      	ldr	r2, [pc, #256]	@ (800f15c <TIM_Base_SetConfig+0x124>)
 800f05c:	4293      	cmp	r3, r2
 800f05e:	d00b      	beq.n	800f078 <TIM_Base_SetConfig+0x40>
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	4a3f      	ldr	r2, [pc, #252]	@ (800f160 <TIM_Base_SetConfig+0x128>)
 800f064:	4293      	cmp	r3, r2
 800f066:	d007      	beq.n	800f078 <TIM_Base_SetConfig+0x40>
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	4a3e      	ldr	r2, [pc, #248]	@ (800f164 <TIM_Base_SetConfig+0x12c>)
 800f06c:	4293      	cmp	r3, r2
 800f06e:	d003      	beq.n	800f078 <TIM_Base_SetConfig+0x40>
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	4a3d      	ldr	r2, [pc, #244]	@ (800f168 <TIM_Base_SetConfig+0x130>)
 800f074:	4293      	cmp	r3, r2
 800f076:	d108      	bne.n	800f08a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f07e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	685b      	ldr	r3, [r3, #4]
 800f084:	68fa      	ldr	r2, [r7, #12]
 800f086:	4313      	orrs	r3, r2
 800f088:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	4a32      	ldr	r2, [pc, #200]	@ (800f158 <TIM_Base_SetConfig+0x120>)
 800f08e:	4293      	cmp	r3, r2
 800f090:	d01f      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f098:	d01b      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	4a2f      	ldr	r2, [pc, #188]	@ (800f15c <TIM_Base_SetConfig+0x124>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d017      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	4a2e      	ldr	r2, [pc, #184]	@ (800f160 <TIM_Base_SetConfig+0x128>)
 800f0a6:	4293      	cmp	r3, r2
 800f0a8:	d013      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	4a2d      	ldr	r2, [pc, #180]	@ (800f164 <TIM_Base_SetConfig+0x12c>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	d00f      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	4a2c      	ldr	r2, [pc, #176]	@ (800f168 <TIM_Base_SetConfig+0x130>)
 800f0b6:	4293      	cmp	r3, r2
 800f0b8:	d00b      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	4a2b      	ldr	r2, [pc, #172]	@ (800f16c <TIM_Base_SetConfig+0x134>)
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d007      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	4a2a      	ldr	r2, [pc, #168]	@ (800f170 <TIM_Base_SetConfig+0x138>)
 800f0c6:	4293      	cmp	r3, r2
 800f0c8:	d003      	beq.n	800f0d2 <TIM_Base_SetConfig+0x9a>
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	4a29      	ldr	r2, [pc, #164]	@ (800f174 <TIM_Base_SetConfig+0x13c>)
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	d108      	bne.n	800f0e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f0d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	68db      	ldr	r3, [r3, #12]
 800f0de:	68fa      	ldr	r2, [r7, #12]
 800f0e0:	4313      	orrs	r3, r2
 800f0e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	695b      	ldr	r3, [r3, #20]
 800f0ee:	4313      	orrs	r3, r2
 800f0f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	689a      	ldr	r2, [r3, #8]
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	681a      	ldr	r2, [r3, #0]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	4a14      	ldr	r2, [pc, #80]	@ (800f158 <TIM_Base_SetConfig+0x120>)
 800f106:	4293      	cmp	r3, r2
 800f108:	d00f      	beq.n	800f12a <TIM_Base_SetConfig+0xf2>
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	4a16      	ldr	r2, [pc, #88]	@ (800f168 <TIM_Base_SetConfig+0x130>)
 800f10e:	4293      	cmp	r3, r2
 800f110:	d00b      	beq.n	800f12a <TIM_Base_SetConfig+0xf2>
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	4a15      	ldr	r2, [pc, #84]	@ (800f16c <TIM_Base_SetConfig+0x134>)
 800f116:	4293      	cmp	r3, r2
 800f118:	d007      	beq.n	800f12a <TIM_Base_SetConfig+0xf2>
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	4a14      	ldr	r2, [pc, #80]	@ (800f170 <TIM_Base_SetConfig+0x138>)
 800f11e:	4293      	cmp	r3, r2
 800f120:	d003      	beq.n	800f12a <TIM_Base_SetConfig+0xf2>
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	4a13      	ldr	r2, [pc, #76]	@ (800f174 <TIM_Base_SetConfig+0x13c>)
 800f126:	4293      	cmp	r3, r2
 800f128:	d103      	bne.n	800f132 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	691a      	ldr	r2, [r3, #16]
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f043 0204 	orr.w	r2, r3, #4
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2201      	movs	r2, #1
 800f142:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	68fa      	ldr	r2, [r7, #12]
 800f148:	601a      	str	r2, [r3, #0]
}
 800f14a:	bf00      	nop
 800f14c:	3714      	adds	r7, #20
 800f14e:	46bd      	mov	sp, r7
 800f150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f154:	4770      	bx	lr
 800f156:	bf00      	nop
 800f158:	40010000 	.word	0x40010000
 800f15c:	40000400 	.word	0x40000400
 800f160:	40000800 	.word	0x40000800
 800f164:	40000c00 	.word	0x40000c00
 800f168:	40010400 	.word	0x40010400
 800f16c:	40014000 	.word	0x40014000
 800f170:	40014400 	.word	0x40014400
 800f174:	40014800 	.word	0x40014800

0800f178 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f178:	b480      	push	{r7}
 800f17a:	b087      	sub	sp, #28
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
 800f180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6a1b      	ldr	r3, [r3, #32]
 800f186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6a1b      	ldr	r3, [r3, #32]
 800f18c:	f023 0201 	bic.w	r2, r3, #1
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	685b      	ldr	r3, [r3, #4]
 800f198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	699b      	ldr	r3, [r3, #24]
 800f19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f1a0:	68fa      	ldr	r2, [r7, #12]
 800f1a2:	4b37      	ldr	r3, [pc, #220]	@ (800f280 <TIM_OC1_SetConfig+0x108>)
 800f1a4:	4013      	ands	r3, r2
 800f1a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	f023 0303 	bic.w	r3, r3, #3
 800f1ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f1b0:	683b      	ldr	r3, [r7, #0]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	68fa      	ldr	r2, [r7, #12]
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	f023 0302 	bic.w	r3, r3, #2
 800f1c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	689b      	ldr	r3, [r3, #8]
 800f1c6:	697a      	ldr	r2, [r7, #20]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	4a2d      	ldr	r2, [pc, #180]	@ (800f284 <TIM_OC1_SetConfig+0x10c>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d00f      	beq.n	800f1f4 <TIM_OC1_SetConfig+0x7c>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	4a2c      	ldr	r2, [pc, #176]	@ (800f288 <TIM_OC1_SetConfig+0x110>)
 800f1d8:	4293      	cmp	r3, r2
 800f1da:	d00b      	beq.n	800f1f4 <TIM_OC1_SetConfig+0x7c>
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	4a2b      	ldr	r2, [pc, #172]	@ (800f28c <TIM_OC1_SetConfig+0x114>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d007      	beq.n	800f1f4 <TIM_OC1_SetConfig+0x7c>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	4a2a      	ldr	r2, [pc, #168]	@ (800f290 <TIM_OC1_SetConfig+0x118>)
 800f1e8:	4293      	cmp	r3, r2
 800f1ea:	d003      	beq.n	800f1f4 <TIM_OC1_SetConfig+0x7c>
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	4a29      	ldr	r2, [pc, #164]	@ (800f294 <TIM_OC1_SetConfig+0x11c>)
 800f1f0:	4293      	cmp	r3, r2
 800f1f2:	d10c      	bne.n	800f20e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f1f4:	697b      	ldr	r3, [r7, #20]
 800f1f6:	f023 0308 	bic.w	r3, r3, #8
 800f1fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	68db      	ldr	r3, [r3, #12]
 800f200:	697a      	ldr	r2, [r7, #20]
 800f202:	4313      	orrs	r3, r2
 800f204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	f023 0304 	bic.w	r3, r3, #4
 800f20c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	4a1c      	ldr	r2, [pc, #112]	@ (800f284 <TIM_OC1_SetConfig+0x10c>)
 800f212:	4293      	cmp	r3, r2
 800f214:	d00f      	beq.n	800f236 <TIM_OC1_SetConfig+0xbe>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	4a1b      	ldr	r2, [pc, #108]	@ (800f288 <TIM_OC1_SetConfig+0x110>)
 800f21a:	4293      	cmp	r3, r2
 800f21c:	d00b      	beq.n	800f236 <TIM_OC1_SetConfig+0xbe>
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	4a1a      	ldr	r2, [pc, #104]	@ (800f28c <TIM_OC1_SetConfig+0x114>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d007      	beq.n	800f236 <TIM_OC1_SetConfig+0xbe>
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	4a19      	ldr	r2, [pc, #100]	@ (800f290 <TIM_OC1_SetConfig+0x118>)
 800f22a:	4293      	cmp	r3, r2
 800f22c:	d003      	beq.n	800f236 <TIM_OC1_SetConfig+0xbe>
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	4a18      	ldr	r2, [pc, #96]	@ (800f294 <TIM_OC1_SetConfig+0x11c>)
 800f232:	4293      	cmp	r3, r2
 800f234:	d111      	bne.n	800f25a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f236:	693b      	ldr	r3, [r7, #16]
 800f238:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f23c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f23e:	693b      	ldr	r3, [r7, #16]
 800f240:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f244:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	695b      	ldr	r3, [r3, #20]
 800f24a:	693a      	ldr	r2, [r7, #16]
 800f24c:	4313      	orrs	r3, r2
 800f24e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	699b      	ldr	r3, [r3, #24]
 800f254:	693a      	ldr	r2, [r7, #16]
 800f256:	4313      	orrs	r3, r2
 800f258:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	693a      	ldr	r2, [r7, #16]
 800f25e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	68fa      	ldr	r2, [r7, #12]
 800f264:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f266:	683b      	ldr	r3, [r7, #0]
 800f268:	685a      	ldr	r2, [r3, #4]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	697a      	ldr	r2, [r7, #20]
 800f272:	621a      	str	r2, [r3, #32]
}
 800f274:	bf00      	nop
 800f276:	371c      	adds	r7, #28
 800f278:	46bd      	mov	sp, r7
 800f27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27e:	4770      	bx	lr
 800f280:	fffeff8f 	.word	0xfffeff8f
 800f284:	40010000 	.word	0x40010000
 800f288:	40010400 	.word	0x40010400
 800f28c:	40014000 	.word	0x40014000
 800f290:	40014400 	.word	0x40014400
 800f294:	40014800 	.word	0x40014800

0800f298 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f298:	b480      	push	{r7}
 800f29a:	b087      	sub	sp, #28
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 800f2a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	6a1b      	ldr	r3, [r3, #32]
 800f2a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6a1b      	ldr	r3, [r3, #32]
 800f2ac:	f023 0210 	bic.w	r2, r3, #16
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	685b      	ldr	r3, [r3, #4]
 800f2b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	699b      	ldr	r3, [r3, #24]
 800f2be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f2c0:	68fa      	ldr	r2, [r7, #12]
 800f2c2:	4b34      	ldr	r3, [pc, #208]	@ (800f394 <TIM_OC2_SetConfig+0xfc>)
 800f2c4:	4013      	ands	r3, r2
 800f2c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f2ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	021b      	lsls	r3, r3, #8
 800f2d6:	68fa      	ldr	r2, [r7, #12]
 800f2d8:	4313      	orrs	r3, r2
 800f2da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f2dc:	697b      	ldr	r3, [r7, #20]
 800f2de:	f023 0320 	bic.w	r3, r3, #32
 800f2e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	689b      	ldr	r3, [r3, #8]
 800f2e8:	011b      	lsls	r3, r3, #4
 800f2ea:	697a      	ldr	r2, [r7, #20]
 800f2ec:	4313      	orrs	r3, r2
 800f2ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	4a29      	ldr	r2, [pc, #164]	@ (800f398 <TIM_OC2_SetConfig+0x100>)
 800f2f4:	4293      	cmp	r3, r2
 800f2f6:	d003      	beq.n	800f300 <TIM_OC2_SetConfig+0x68>
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	4a28      	ldr	r2, [pc, #160]	@ (800f39c <TIM_OC2_SetConfig+0x104>)
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d10d      	bne.n	800f31c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	68db      	ldr	r3, [r3, #12]
 800f30c:	011b      	lsls	r3, r3, #4
 800f30e:	697a      	ldr	r2, [r7, #20]
 800f310:	4313      	orrs	r3, r2
 800f312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f314:	697b      	ldr	r3, [r7, #20]
 800f316:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f31a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	4a1e      	ldr	r2, [pc, #120]	@ (800f398 <TIM_OC2_SetConfig+0x100>)
 800f320:	4293      	cmp	r3, r2
 800f322:	d00f      	beq.n	800f344 <TIM_OC2_SetConfig+0xac>
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	4a1d      	ldr	r2, [pc, #116]	@ (800f39c <TIM_OC2_SetConfig+0x104>)
 800f328:	4293      	cmp	r3, r2
 800f32a:	d00b      	beq.n	800f344 <TIM_OC2_SetConfig+0xac>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	4a1c      	ldr	r2, [pc, #112]	@ (800f3a0 <TIM_OC2_SetConfig+0x108>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d007      	beq.n	800f344 <TIM_OC2_SetConfig+0xac>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	4a1b      	ldr	r2, [pc, #108]	@ (800f3a4 <TIM_OC2_SetConfig+0x10c>)
 800f338:	4293      	cmp	r3, r2
 800f33a:	d003      	beq.n	800f344 <TIM_OC2_SetConfig+0xac>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	4a1a      	ldr	r2, [pc, #104]	@ (800f3a8 <TIM_OC2_SetConfig+0x110>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d113      	bne.n	800f36c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f344:	693b      	ldr	r3, [r7, #16]
 800f346:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f34a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f34c:	693b      	ldr	r3, [r7, #16]
 800f34e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f352:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	695b      	ldr	r3, [r3, #20]
 800f358:	009b      	lsls	r3, r3, #2
 800f35a:	693a      	ldr	r2, [r7, #16]
 800f35c:	4313      	orrs	r3, r2
 800f35e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	699b      	ldr	r3, [r3, #24]
 800f364:	009b      	lsls	r3, r3, #2
 800f366:	693a      	ldr	r2, [r7, #16]
 800f368:	4313      	orrs	r3, r2
 800f36a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	693a      	ldr	r2, [r7, #16]
 800f370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	68fa      	ldr	r2, [r7, #12]
 800f376:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	685a      	ldr	r2, [r3, #4]
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	697a      	ldr	r2, [r7, #20]
 800f384:	621a      	str	r2, [r3, #32]
}
 800f386:	bf00      	nop
 800f388:	371c      	adds	r7, #28
 800f38a:	46bd      	mov	sp, r7
 800f38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f390:	4770      	bx	lr
 800f392:	bf00      	nop
 800f394:	feff8fff 	.word	0xfeff8fff
 800f398:	40010000 	.word	0x40010000
 800f39c:	40010400 	.word	0x40010400
 800f3a0:	40014000 	.word	0x40014000
 800f3a4:	40014400 	.word	0x40014400
 800f3a8:	40014800 	.word	0x40014800

0800f3ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b087      	sub	sp, #28
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6a1b      	ldr	r3, [r3, #32]
 800f3ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	6a1b      	ldr	r3, [r3, #32]
 800f3c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	685b      	ldr	r3, [r3, #4]
 800f3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	69db      	ldr	r3, [r3, #28]
 800f3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	4b33      	ldr	r3, [pc, #204]	@ (800f4a4 <TIM_OC3_SetConfig+0xf8>)
 800f3d8:	4013      	ands	r3, r2
 800f3da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	f023 0303 	bic.w	r3, r3, #3
 800f3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	4313      	orrs	r3, r2
 800f3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f3ee:	697b      	ldr	r3, [r7, #20]
 800f3f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f3f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	689b      	ldr	r3, [r3, #8]
 800f3fa:	021b      	lsls	r3, r3, #8
 800f3fc:	697a      	ldr	r2, [r7, #20]
 800f3fe:	4313      	orrs	r3, r2
 800f400:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	4a28      	ldr	r2, [pc, #160]	@ (800f4a8 <TIM_OC3_SetConfig+0xfc>)
 800f406:	4293      	cmp	r3, r2
 800f408:	d003      	beq.n	800f412 <TIM_OC3_SetConfig+0x66>
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	4a27      	ldr	r2, [pc, #156]	@ (800f4ac <TIM_OC3_SetConfig+0x100>)
 800f40e:	4293      	cmp	r3, r2
 800f410:	d10d      	bne.n	800f42e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f412:	697b      	ldr	r3, [r7, #20]
 800f414:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f418:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	68db      	ldr	r3, [r3, #12]
 800f41e:	021b      	lsls	r3, r3, #8
 800f420:	697a      	ldr	r2, [r7, #20]
 800f422:	4313      	orrs	r3, r2
 800f424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f42c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	4a1d      	ldr	r2, [pc, #116]	@ (800f4a8 <TIM_OC3_SetConfig+0xfc>)
 800f432:	4293      	cmp	r3, r2
 800f434:	d00f      	beq.n	800f456 <TIM_OC3_SetConfig+0xaa>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	4a1c      	ldr	r2, [pc, #112]	@ (800f4ac <TIM_OC3_SetConfig+0x100>)
 800f43a:	4293      	cmp	r3, r2
 800f43c:	d00b      	beq.n	800f456 <TIM_OC3_SetConfig+0xaa>
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	4a1b      	ldr	r2, [pc, #108]	@ (800f4b0 <TIM_OC3_SetConfig+0x104>)
 800f442:	4293      	cmp	r3, r2
 800f444:	d007      	beq.n	800f456 <TIM_OC3_SetConfig+0xaa>
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	4a1a      	ldr	r2, [pc, #104]	@ (800f4b4 <TIM_OC3_SetConfig+0x108>)
 800f44a:	4293      	cmp	r3, r2
 800f44c:	d003      	beq.n	800f456 <TIM_OC3_SetConfig+0xaa>
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	4a19      	ldr	r2, [pc, #100]	@ (800f4b8 <TIM_OC3_SetConfig+0x10c>)
 800f452:	4293      	cmp	r3, r2
 800f454:	d113      	bne.n	800f47e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f456:	693b      	ldr	r3, [r7, #16]
 800f458:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f45c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f45e:	693b      	ldr	r3, [r7, #16]
 800f460:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	695b      	ldr	r3, [r3, #20]
 800f46a:	011b      	lsls	r3, r3, #4
 800f46c:	693a      	ldr	r2, [r7, #16]
 800f46e:	4313      	orrs	r3, r2
 800f470:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	699b      	ldr	r3, [r3, #24]
 800f476:	011b      	lsls	r3, r3, #4
 800f478:	693a      	ldr	r2, [r7, #16]
 800f47a:	4313      	orrs	r3, r2
 800f47c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	693a      	ldr	r2, [r7, #16]
 800f482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	68fa      	ldr	r2, [r7, #12]
 800f488:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	685a      	ldr	r2, [r3, #4]
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	697a      	ldr	r2, [r7, #20]
 800f496:	621a      	str	r2, [r3, #32]
}
 800f498:	bf00      	nop
 800f49a:	371c      	adds	r7, #28
 800f49c:	46bd      	mov	sp, r7
 800f49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a2:	4770      	bx	lr
 800f4a4:	fffeff8f 	.word	0xfffeff8f
 800f4a8:	40010000 	.word	0x40010000
 800f4ac:	40010400 	.word	0x40010400
 800f4b0:	40014000 	.word	0x40014000
 800f4b4:	40014400 	.word	0x40014400
 800f4b8:	40014800 	.word	0x40014800

0800f4bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f4bc:	b480      	push	{r7}
 800f4be:	b087      	sub	sp, #28
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
 800f4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	6a1b      	ldr	r3, [r3, #32]
 800f4ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6a1b      	ldr	r3, [r3, #32]
 800f4d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	685b      	ldr	r3, [r3, #4]
 800f4dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	69db      	ldr	r3, [r3, #28]
 800f4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f4e4:	68fa      	ldr	r2, [r7, #12]
 800f4e6:	4b24      	ldr	r3, [pc, #144]	@ (800f578 <TIM_OC4_SetConfig+0xbc>)
 800f4e8:	4013      	ands	r3, r2
 800f4ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f4f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	021b      	lsls	r3, r3, #8
 800f4fa:	68fa      	ldr	r2, [r7, #12]
 800f4fc:	4313      	orrs	r3, r2
 800f4fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f500:	693b      	ldr	r3, [r7, #16]
 800f502:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f506:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	689b      	ldr	r3, [r3, #8]
 800f50c:	031b      	lsls	r3, r3, #12
 800f50e:	693a      	ldr	r2, [r7, #16]
 800f510:	4313      	orrs	r3, r2
 800f512:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	4a19      	ldr	r2, [pc, #100]	@ (800f57c <TIM_OC4_SetConfig+0xc0>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d00f      	beq.n	800f53c <TIM_OC4_SetConfig+0x80>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a18      	ldr	r2, [pc, #96]	@ (800f580 <TIM_OC4_SetConfig+0xc4>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d00b      	beq.n	800f53c <TIM_OC4_SetConfig+0x80>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a17      	ldr	r2, [pc, #92]	@ (800f584 <TIM_OC4_SetConfig+0xc8>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d007      	beq.n	800f53c <TIM_OC4_SetConfig+0x80>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a16      	ldr	r2, [pc, #88]	@ (800f588 <TIM_OC4_SetConfig+0xcc>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d003      	beq.n	800f53c <TIM_OC4_SetConfig+0x80>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	4a15      	ldr	r2, [pc, #84]	@ (800f58c <TIM_OC4_SetConfig+0xd0>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d109      	bne.n	800f550 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f542:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	695b      	ldr	r3, [r3, #20]
 800f548:	019b      	lsls	r3, r3, #6
 800f54a:	697a      	ldr	r2, [r7, #20]
 800f54c:	4313      	orrs	r3, r2
 800f54e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	697a      	ldr	r2, [r7, #20]
 800f554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	68fa      	ldr	r2, [r7, #12]
 800f55a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	685a      	ldr	r2, [r3, #4]
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	693a      	ldr	r2, [r7, #16]
 800f568:	621a      	str	r2, [r3, #32]
}
 800f56a:	bf00      	nop
 800f56c:	371c      	adds	r7, #28
 800f56e:	46bd      	mov	sp, r7
 800f570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f574:	4770      	bx	lr
 800f576:	bf00      	nop
 800f578:	feff8fff 	.word	0xfeff8fff
 800f57c:	40010000 	.word	0x40010000
 800f580:	40010400 	.word	0x40010400
 800f584:	40014000 	.word	0x40014000
 800f588:	40014400 	.word	0x40014400
 800f58c:	40014800 	.word	0x40014800

0800f590 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f590:	b480      	push	{r7}
 800f592:	b087      	sub	sp, #28
 800f594:	af00      	add	r7, sp, #0
 800f596:	6078      	str	r0, [r7, #4]
 800f598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6a1b      	ldr	r3, [r3, #32]
 800f59e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	6a1b      	ldr	r3, [r3, #32]
 800f5a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	685b      	ldr	r3, [r3, #4]
 800f5b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f5b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f5b8:	68fa      	ldr	r2, [r7, #12]
 800f5ba:	4b21      	ldr	r3, [pc, #132]	@ (800f640 <TIM_OC5_SetConfig+0xb0>)
 800f5bc:	4013      	ands	r3, r2
 800f5be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	4313      	orrs	r3, r2
 800f5c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f5ca:	693b      	ldr	r3, [r7, #16]
 800f5cc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f5d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	689b      	ldr	r3, [r3, #8]
 800f5d6:	041b      	lsls	r3, r3, #16
 800f5d8:	693a      	ldr	r2, [r7, #16]
 800f5da:	4313      	orrs	r3, r2
 800f5dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a18      	ldr	r2, [pc, #96]	@ (800f644 <TIM_OC5_SetConfig+0xb4>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d00f      	beq.n	800f606 <TIM_OC5_SetConfig+0x76>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	4a17      	ldr	r2, [pc, #92]	@ (800f648 <TIM_OC5_SetConfig+0xb8>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d00b      	beq.n	800f606 <TIM_OC5_SetConfig+0x76>
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	4a16      	ldr	r2, [pc, #88]	@ (800f64c <TIM_OC5_SetConfig+0xbc>)
 800f5f2:	4293      	cmp	r3, r2
 800f5f4:	d007      	beq.n	800f606 <TIM_OC5_SetConfig+0x76>
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	4a15      	ldr	r2, [pc, #84]	@ (800f650 <TIM_OC5_SetConfig+0xc0>)
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	d003      	beq.n	800f606 <TIM_OC5_SetConfig+0x76>
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	4a14      	ldr	r2, [pc, #80]	@ (800f654 <TIM_OC5_SetConfig+0xc4>)
 800f602:	4293      	cmp	r3, r2
 800f604:	d109      	bne.n	800f61a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f60c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	695b      	ldr	r3, [r3, #20]
 800f612:	021b      	lsls	r3, r3, #8
 800f614:	697a      	ldr	r2, [r7, #20]
 800f616:	4313      	orrs	r3, r2
 800f618:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	697a      	ldr	r2, [r7, #20]
 800f61e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	68fa      	ldr	r2, [r7, #12]
 800f624:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f626:	683b      	ldr	r3, [r7, #0]
 800f628:	685a      	ldr	r2, [r3, #4]
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	693a      	ldr	r2, [r7, #16]
 800f632:	621a      	str	r2, [r3, #32]
}
 800f634:	bf00      	nop
 800f636:	371c      	adds	r7, #28
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr
 800f640:	fffeff8f 	.word	0xfffeff8f
 800f644:	40010000 	.word	0x40010000
 800f648:	40010400 	.word	0x40010400
 800f64c:	40014000 	.word	0x40014000
 800f650:	40014400 	.word	0x40014400
 800f654:	40014800 	.word	0x40014800

0800f658 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f658:	b480      	push	{r7}
 800f65a:	b087      	sub	sp, #28
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
 800f660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	6a1b      	ldr	r3, [r3, #32]
 800f666:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	6a1b      	ldr	r3, [r3, #32]
 800f66c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	685b      	ldr	r3, [r3, #4]
 800f678:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f67e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f680:	68fa      	ldr	r2, [r7, #12]
 800f682:	4b22      	ldr	r3, [pc, #136]	@ (800f70c <TIM_OC6_SetConfig+0xb4>)
 800f684:	4013      	ands	r3, r2
 800f686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	021b      	lsls	r3, r3, #8
 800f68e:	68fa      	ldr	r2, [r7, #12]
 800f690:	4313      	orrs	r3, r2
 800f692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f69a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	689b      	ldr	r3, [r3, #8]
 800f6a0:	051b      	lsls	r3, r3, #20
 800f6a2:	693a      	ldr	r2, [r7, #16]
 800f6a4:	4313      	orrs	r3, r2
 800f6a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	4a19      	ldr	r2, [pc, #100]	@ (800f710 <TIM_OC6_SetConfig+0xb8>)
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	d00f      	beq.n	800f6d0 <TIM_OC6_SetConfig+0x78>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	4a18      	ldr	r2, [pc, #96]	@ (800f714 <TIM_OC6_SetConfig+0xbc>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d00b      	beq.n	800f6d0 <TIM_OC6_SetConfig+0x78>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	4a17      	ldr	r2, [pc, #92]	@ (800f718 <TIM_OC6_SetConfig+0xc0>)
 800f6bc:	4293      	cmp	r3, r2
 800f6be:	d007      	beq.n	800f6d0 <TIM_OC6_SetConfig+0x78>
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	4a16      	ldr	r2, [pc, #88]	@ (800f71c <TIM_OC6_SetConfig+0xc4>)
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	d003      	beq.n	800f6d0 <TIM_OC6_SetConfig+0x78>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	4a15      	ldr	r2, [pc, #84]	@ (800f720 <TIM_OC6_SetConfig+0xc8>)
 800f6cc:	4293      	cmp	r3, r2
 800f6ce:	d109      	bne.n	800f6e4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f6d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	695b      	ldr	r3, [r3, #20]
 800f6dc:	029b      	lsls	r3, r3, #10
 800f6de:	697a      	ldr	r2, [r7, #20]
 800f6e0:	4313      	orrs	r3, r2
 800f6e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	697a      	ldr	r2, [r7, #20]
 800f6e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	68fa      	ldr	r2, [r7, #12]
 800f6ee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	685a      	ldr	r2, [r3, #4]
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	693a      	ldr	r2, [r7, #16]
 800f6fc:	621a      	str	r2, [r3, #32]
}
 800f6fe:	bf00      	nop
 800f700:	371c      	adds	r7, #28
 800f702:	46bd      	mov	sp, r7
 800f704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f708:	4770      	bx	lr
 800f70a:	bf00      	nop
 800f70c:	feff8fff 	.word	0xfeff8fff
 800f710:	40010000 	.word	0x40010000
 800f714:	40010400 	.word	0x40010400
 800f718:	40014000 	.word	0x40014000
 800f71c:	40014400 	.word	0x40014400
 800f720:	40014800 	.word	0x40014800

0800f724 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f724:	b480      	push	{r7}
 800f726:	b087      	sub	sp, #28
 800f728:	af00      	add	r7, sp, #0
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f730:	68bb      	ldr	r3, [r7, #8]
 800f732:	f003 031f 	and.w	r3, r3, #31
 800f736:	2201      	movs	r2, #1
 800f738:	fa02 f303 	lsl.w	r3, r2, r3
 800f73c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	6a1a      	ldr	r2, [r3, #32]
 800f742:	697b      	ldr	r3, [r7, #20]
 800f744:	43db      	mvns	r3, r3
 800f746:	401a      	ands	r2, r3
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	6a1a      	ldr	r2, [r3, #32]
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	f003 031f 	and.w	r3, r3, #31
 800f756:	6879      	ldr	r1, [r7, #4]
 800f758:	fa01 f303 	lsl.w	r3, r1, r3
 800f75c:	431a      	orrs	r2, r3
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	621a      	str	r2, [r3, #32]
}
 800f762:	bf00      	nop
 800f764:	371c      	adds	r7, #28
 800f766:	46bd      	mov	sp, r7
 800f768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76c:	4770      	bx	lr
	...

0800f770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f770:	b480      	push	{r7}
 800f772:	b085      	sub	sp, #20
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
 800f778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f780:	2b01      	cmp	r3, #1
 800f782:	d101      	bne.n	800f788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f784:	2302      	movs	r3, #2
 800f786:	e06d      	b.n	800f864 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	2202      	movs	r2, #2
 800f794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	689b      	ldr	r3, [r3, #8]
 800f7a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	4a30      	ldr	r2, [pc, #192]	@ (800f870 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f7ae:	4293      	cmp	r3, r2
 800f7b0:	d004      	beq.n	800f7bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	4a2f      	ldr	r2, [pc, #188]	@ (800f874 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f7b8:	4293      	cmp	r3, r2
 800f7ba:	d108      	bne.n	800f7ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f7c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	685b      	ldr	r3, [r3, #4]
 800f7c8:	68fa      	ldr	r2, [r7, #12]
 800f7ca:	4313      	orrs	r3, r2
 800f7cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	68fa      	ldr	r2, [r7, #12]
 800f7dc:	4313      	orrs	r3, r2
 800f7de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	68fa      	ldr	r2, [r7, #12]
 800f7e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	4a20      	ldr	r2, [pc, #128]	@ (800f870 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f7ee:	4293      	cmp	r3, r2
 800f7f0:	d022      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f7fa:	d01d      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	4a1d      	ldr	r2, [pc, #116]	@ (800f878 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f802:	4293      	cmp	r3, r2
 800f804:	d018      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	4a1c      	ldr	r2, [pc, #112]	@ (800f87c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f80c:	4293      	cmp	r3, r2
 800f80e:	d013      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4a1a      	ldr	r2, [pc, #104]	@ (800f880 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f816:	4293      	cmp	r3, r2
 800f818:	d00e      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	4a15      	ldr	r2, [pc, #84]	@ (800f874 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f820:	4293      	cmp	r3, r2
 800f822:	d009      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	4a16      	ldr	r2, [pc, #88]	@ (800f884 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d004      	beq.n	800f838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	4a15      	ldr	r2, [pc, #84]	@ (800f888 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f834:	4293      	cmp	r3, r2
 800f836:	d10c      	bne.n	800f852 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f83e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f840:	683b      	ldr	r3, [r7, #0]
 800f842:	689b      	ldr	r3, [r3, #8]
 800f844:	68ba      	ldr	r2, [r7, #8]
 800f846:	4313      	orrs	r3, r2
 800f848:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	68ba      	ldr	r2, [r7, #8]
 800f850:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	2201      	movs	r2, #1
 800f856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	2200      	movs	r2, #0
 800f85e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f862:	2300      	movs	r3, #0
}
 800f864:	4618      	mov	r0, r3
 800f866:	3714      	adds	r7, #20
 800f868:	46bd      	mov	sp, r7
 800f86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86e:	4770      	bx	lr
 800f870:	40010000 	.word	0x40010000
 800f874:	40010400 	.word	0x40010400
 800f878:	40000400 	.word	0x40000400
 800f87c:	40000800 	.word	0x40000800
 800f880:	40000c00 	.word	0x40000c00
 800f884:	40001800 	.word	0x40001800
 800f888:	40014000 	.word	0x40014000

0800f88c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f88c:	b480      	push	{r7}
 800f88e:	b085      	sub	sp, #20
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f896:	2300      	movs	r3, #0
 800f898:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8a0:	2b01      	cmp	r3, #1
 800f8a2:	d101      	bne.n	800f8a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f8a4:	2302      	movs	r3, #2
 800f8a6:	e065      	b.n	800f974 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	68db      	ldr	r3, [r3, #12]
 800f8ba:	4313      	orrs	r3, r2
 800f8bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	689b      	ldr	r3, [r3, #8]
 800f8c8:	4313      	orrs	r3, r2
 800f8ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	685b      	ldr	r3, [r3, #4]
 800f8d6:	4313      	orrs	r3, r2
 800f8d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	691b      	ldr	r3, [r3, #16]
 800f8f2:	4313      	orrs	r3, r2
 800f8f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f8fc:	683b      	ldr	r3, [r7, #0]
 800f8fe:	695b      	ldr	r3, [r3, #20]
 800f900:	4313      	orrs	r3, r2
 800f902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f90e:	4313      	orrs	r3, r2
 800f910:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	699b      	ldr	r3, [r3, #24]
 800f91c:	041b      	lsls	r3, r3, #16
 800f91e:	4313      	orrs	r3, r2
 800f920:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	4a16      	ldr	r2, [pc, #88]	@ (800f980 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d004      	beq.n	800f936 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	4a14      	ldr	r2, [pc, #80]	@ (800f984 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d115      	bne.n	800f962 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f940:	051b      	lsls	r3, r3, #20
 800f942:	4313      	orrs	r3, r2
 800f944:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	69db      	ldr	r3, [r3, #28]
 800f950:	4313      	orrs	r3, r2
 800f952:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f95a:	683b      	ldr	r3, [r7, #0]
 800f95c:	6a1b      	ldr	r3, [r3, #32]
 800f95e:	4313      	orrs	r3, r2
 800f960:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	68fa      	ldr	r2, [r7, #12]
 800f968:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2200      	movs	r2, #0
 800f96e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f972:	2300      	movs	r3, #0
}
 800f974:	4618      	mov	r0, r3
 800f976:	3714      	adds	r7, #20
 800f978:	46bd      	mov	sp, r7
 800f97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97e:	4770      	bx	lr
 800f980:	40010000 	.word	0x40010000
 800f984:	40010400 	.word	0x40010400

0800f988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b082      	sub	sp, #8
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d101      	bne.n	800f99a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f996:	2301      	movs	r3, #1
 800f998:	e042      	b.n	800fa20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d106      	bne.n	800f9b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f9ac:	6878      	ldr	r0, [r7, #4]
 800f9ae:	f7f8 fbad 	bl	800810c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2224      	movs	r2, #36	@ 0x24
 800f9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	681a      	ldr	r2, [r3, #0]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	f022 0201 	bic.w	r2, r2, #1
 800f9c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d002      	beq.n	800f9d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f9d2:	6878      	ldr	r0, [r7, #4]
 800f9d4:	f001 fa60 	bl	8010e98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f9d8:	6878      	ldr	r0, [r7, #4]
 800f9da:	f000 fcf5 	bl	80103c8 <UART_SetConfig>
 800f9de:	4603      	mov	r3, r0
 800f9e0:	2b01      	cmp	r3, #1
 800f9e2:	d101      	bne.n	800f9e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	e01b      	b.n	800fa20 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	685a      	ldr	r2, [r3, #4]
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f9f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	689a      	ldr	r2, [r3, #8]
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fa06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	681a      	ldr	r2, [r3, #0]
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	f042 0201 	orr.w	r2, r2, #1
 800fa16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa18:	6878      	ldr	r0, [r7, #4]
 800fa1a:	f001 fadf 	bl	8010fdc <UART_CheckIdleState>
 800fa1e:	4603      	mov	r3, r0
}
 800fa20:	4618      	mov	r0, r3
 800fa22:	3708      	adds	r7, #8
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b08a      	sub	sp, #40	@ 0x28
 800fa2c:	af02      	add	r7, sp, #8
 800fa2e:	60f8      	str	r0, [r7, #12]
 800fa30:	60b9      	str	r1, [r7, #8]
 800fa32:	603b      	str	r3, [r7, #0]
 800fa34:	4613      	mov	r3, r2
 800fa36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa3e:	2b20      	cmp	r3, #32
 800fa40:	d17b      	bne.n	800fb3a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d002      	beq.n	800fa4e <HAL_UART_Transmit+0x26>
 800fa48:	88fb      	ldrh	r3, [r7, #6]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d101      	bne.n	800fa52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800fa4e:	2301      	movs	r3, #1
 800fa50:	e074      	b.n	800fb3c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2200      	movs	r2, #0
 800fa56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2221      	movs	r2, #33	@ 0x21
 800fa5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fa62:	f7f8 fcc7 	bl	80083f4 <HAL_GetTick>
 800fa66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	88fa      	ldrh	r2, [r7, #6]
 800fa6c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	88fa      	ldrh	r2, [r7, #6]
 800fa74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	689b      	ldr	r3, [r3, #8]
 800fa7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fa80:	d108      	bne.n	800fa94 <HAL_UART_Transmit+0x6c>
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	691b      	ldr	r3, [r3, #16]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d104      	bne.n	800fa94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fa8e:	68bb      	ldr	r3, [r7, #8]
 800fa90:	61bb      	str	r3, [r7, #24]
 800fa92:	e003      	b.n	800fa9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fa9c:	e030      	b.n	800fb00 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fa9e:	683b      	ldr	r3, [r7, #0]
 800faa0:	9300      	str	r3, [sp, #0]
 800faa2:	697b      	ldr	r3, [r7, #20]
 800faa4:	2200      	movs	r2, #0
 800faa6:	2180      	movs	r1, #128	@ 0x80
 800faa8:	68f8      	ldr	r0, [r7, #12]
 800faaa:	f001 fb41 	bl	8011130 <UART_WaitOnFlagUntilTimeout>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d005      	beq.n	800fac0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	2220      	movs	r2, #32
 800fab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800fabc:	2303      	movs	r3, #3
 800fabe:	e03d      	b.n	800fb3c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800fac0:	69fb      	ldr	r3, [r7, #28]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d10b      	bne.n	800fade <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fac6:	69bb      	ldr	r3, [r7, #24]
 800fac8:	881b      	ldrh	r3, [r3, #0]
 800faca:	461a      	mov	r2, r3
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fad4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800fad6:	69bb      	ldr	r3, [r7, #24]
 800fad8:	3302      	adds	r3, #2
 800fada:	61bb      	str	r3, [r7, #24]
 800fadc:	e007      	b.n	800faee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fade:	69fb      	ldr	r3, [r7, #28]
 800fae0:	781a      	ldrb	r2, [r3, #0]
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800fae8:	69fb      	ldr	r3, [r7, #28]
 800faea:	3301      	adds	r3, #1
 800faec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800faf4:	b29b      	uxth	r3, r3
 800faf6:	3b01      	subs	r3, #1
 800faf8:	b29a      	uxth	r2, r3
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fb06:	b29b      	uxth	r3, r3
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d1c8      	bne.n	800fa9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	9300      	str	r3, [sp, #0]
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	2200      	movs	r2, #0
 800fb14:	2140      	movs	r1, #64	@ 0x40
 800fb16:	68f8      	ldr	r0, [r7, #12]
 800fb18:	f001 fb0a 	bl	8011130 <UART_WaitOnFlagUntilTimeout>
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d005      	beq.n	800fb2e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	2220      	movs	r2, #32
 800fb26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800fb2a:	2303      	movs	r3, #3
 800fb2c:	e006      	b.n	800fb3c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	2220      	movs	r2, #32
 800fb32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800fb36:	2300      	movs	r3, #0
 800fb38:	e000      	b.n	800fb3c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fb3a:	2302      	movs	r3, #2
  }
}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	3720      	adds	r7, #32
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bd80      	pop	{r7, pc}

0800fb44 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b08a      	sub	sp, #40	@ 0x28
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	60f8      	str	r0, [r7, #12]
 800fb4c:	60b9      	str	r1, [r7, #8]
 800fb4e:	4613      	mov	r3, r2
 800fb50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fb58:	2b20      	cmp	r3, #32
 800fb5a:	d137      	bne.n	800fbcc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d002      	beq.n	800fb68 <HAL_UART_Receive_IT+0x24>
 800fb62:	88fb      	ldrh	r3, [r7, #6]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d101      	bne.n	800fb6c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	e030      	b.n	800fbce <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	2200      	movs	r2, #0
 800fb70:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4a18      	ldr	r2, [pc, #96]	@ (800fbd8 <HAL_UART_Receive_IT+0x94>)
 800fb78:	4293      	cmp	r3, r2
 800fb7a:	d01f      	beq.n	800fbbc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	685b      	ldr	r3, [r3, #4]
 800fb82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d018      	beq.n	800fbbc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb90:	697b      	ldr	r3, [r7, #20]
 800fb92:	e853 3f00 	ldrex	r3, [r3]
 800fb96:	613b      	str	r3, [r7, #16]
   return(result);
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fb9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	461a      	mov	r2, r3
 800fba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba8:	623b      	str	r3, [r7, #32]
 800fbaa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbac:	69f9      	ldr	r1, [r7, #28]
 800fbae:	6a3a      	ldr	r2, [r7, #32]
 800fbb0:	e841 2300 	strex	r3, r2, [r1]
 800fbb4:	61bb      	str	r3, [r7, #24]
   return(result);
 800fbb6:	69bb      	ldr	r3, [r7, #24]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1e6      	bne.n	800fb8a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800fbbc:	88fb      	ldrh	r3, [r7, #6]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	68b9      	ldr	r1, [r7, #8]
 800fbc2:	68f8      	ldr	r0, [r7, #12]
 800fbc4:	f001 fb22 	bl	801120c <UART_Start_Receive_IT>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	e000      	b.n	800fbce <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fbcc:	2302      	movs	r3, #2
  }
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	3728      	adds	r7, #40	@ 0x28
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	bd80      	pop	{r7, pc}
 800fbd6:	bf00      	nop
 800fbd8:	58000c00 	.word	0x58000c00

0800fbdc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b0ba      	sub	sp, #232	@ 0xe8
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	69db      	ldr	r3, [r3, #28]
 800fbea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	689b      	ldr	r3, [r3, #8]
 800fbfe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fc02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fc06:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fc0a:	4013      	ands	r3, r2
 800fc0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fc10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d11b      	bne.n	800fc50 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fc18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc1c:	f003 0320 	and.w	r3, r3, #32
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d015      	beq.n	800fc50 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fc24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc28:	f003 0320 	and.w	r3, r3, #32
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d105      	bne.n	800fc3c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fc30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d009      	beq.n	800fc50 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	f000 8393 	beq.w	801036c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	4798      	blx	r3
      }
      return;
 800fc4e:	e38d      	b.n	801036c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fc50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	f000 8123 	beq.w	800fea0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fc5a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc5e:	4b8d      	ldr	r3, [pc, #564]	@ (800fe94 <HAL_UART_IRQHandler+0x2b8>)
 800fc60:	4013      	ands	r3, r2
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d106      	bne.n	800fc74 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fc66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fc6a:	4b8b      	ldr	r3, [pc, #556]	@ (800fe98 <HAL_UART_IRQHandler+0x2bc>)
 800fc6c:	4013      	ands	r3, r2
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	f000 8116 	beq.w	800fea0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fc74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc78:	f003 0301 	and.w	r3, r3, #1
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d011      	beq.n	800fca4 <HAL_UART_IRQHandler+0xc8>
 800fc80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d00b      	beq.n	800fca4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	2201      	movs	r2, #1
 800fc92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc9a:	f043 0201 	orr.w	r2, r3, #1
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fca8:	f003 0302 	and.w	r3, r3, #2
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d011      	beq.n	800fcd4 <HAL_UART_IRQHandler+0xf8>
 800fcb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcb4:	f003 0301 	and.w	r3, r3, #1
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d00b      	beq.n	800fcd4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	2202      	movs	r2, #2
 800fcc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcca:	f043 0204 	orr.w	r2, r3, #4
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fcd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcd8:	f003 0304 	and.w	r3, r3, #4
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d011      	beq.n	800fd04 <HAL_UART_IRQHandler+0x128>
 800fce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fce4:	f003 0301 	and.w	r3, r3, #1
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d00b      	beq.n	800fd04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	2204      	movs	r2, #4
 800fcf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcfa:	f043 0202 	orr.w	r2, r3, #2
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fd04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd08:	f003 0308 	and.w	r3, r3, #8
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d017      	beq.n	800fd40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd14:	f003 0320 	and.w	r3, r3, #32
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d105      	bne.n	800fd28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fd1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fd20:	4b5c      	ldr	r3, [pc, #368]	@ (800fe94 <HAL_UART_IRQHandler+0x2b8>)
 800fd22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d00b      	beq.n	800fd40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	2208      	movs	r2, #8
 800fd2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd36:	f043 0208 	orr.w	r2, r3, #8
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fd40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d012      	beq.n	800fd72 <HAL_UART_IRQHandler+0x196>
 800fd4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d00c      	beq.n	800fd72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fd60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd68:	f043 0220 	orr.w	r2, r3, #32
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	f000 82f9 	beq.w	8010370 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fd7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd82:	f003 0320 	and.w	r3, r3, #32
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d013      	beq.n	800fdb2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fd8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd8e:	f003 0320 	and.w	r3, r3, #32
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d105      	bne.n	800fda2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fd96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d007      	beq.n	800fdb2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d003      	beq.n	800fdb2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	689b      	ldr	r3, [r3, #8]
 800fdc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdc6:	2b40      	cmp	r3, #64	@ 0x40
 800fdc8:	d005      	beq.n	800fdd6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fdca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fdce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d054      	beq.n	800fe80 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f001 fb3a 	bl	8011450 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	689b      	ldr	r3, [r3, #8]
 800fde2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fde6:	2b40      	cmp	r3, #64	@ 0x40
 800fde8:	d146      	bne.n	800fe78 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	3308      	adds	r3, #8
 800fdf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fdf8:	e853 3f00 	ldrex	r3, [r3]
 800fdfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fe00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fe04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	3308      	adds	r3, #8
 800fe12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fe16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fe1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fe22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fe26:	e841 2300 	strex	r3, r2, [r1]
 800fe2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fe2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d1d9      	bne.n	800fdea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d017      	beq.n	800fe70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe46:	4a15      	ldr	r2, [pc, #84]	@ (800fe9c <HAL_UART_IRQHandler+0x2c0>)
 800fe48:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe50:	4618      	mov	r0, r3
 800fe52:	f7f9 fb23 	bl	800949c <HAL_DMA_Abort_IT>
 800fe56:	4603      	mov	r3, r0
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d019      	beq.n	800fe90 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe64:	687a      	ldr	r2, [r7, #4]
 800fe66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fe6a:	4610      	mov	r0, r2
 800fe6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe6e:	e00f      	b.n	800fe90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fe70:	6878      	ldr	r0, [r7, #4]
 800fe72:	f000 fa93 	bl	801039c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe76:	e00b      	b.n	800fe90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fe78:	6878      	ldr	r0, [r7, #4]
 800fe7a:	f000 fa8f 	bl	801039c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe7e:	e007      	b.n	800fe90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f000 fa8b 	bl	801039c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	2200      	movs	r2, #0
 800fe8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fe8e:	e26f      	b.n	8010370 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe90:	bf00      	nop
    return;
 800fe92:	e26d      	b.n	8010370 <HAL_UART_IRQHandler+0x794>
 800fe94:	10000001 	.word	0x10000001
 800fe98:	04000120 	.word	0x04000120
 800fe9c:	0801151d 	.word	0x0801151d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fea4:	2b01      	cmp	r3, #1
 800fea6:	f040 8203 	bne.w	80102b0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800feaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800feae:	f003 0310 	and.w	r3, r3, #16
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f000 81fc 	beq.w	80102b0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800feb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800febc:	f003 0310 	and.w	r3, r3, #16
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	f000 81f5 	beq.w	80102b0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	2210      	movs	r2, #16
 800fecc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	689b      	ldr	r3, [r3, #8]
 800fed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fed8:	2b40      	cmp	r3, #64	@ 0x40
 800feda:	f040 816d 	bne.w	80101b8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	4aa4      	ldr	r2, [pc, #656]	@ (8010178 <HAL_UART_IRQHandler+0x59c>)
 800fee8:	4293      	cmp	r3, r2
 800feea:	d068      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	4aa1      	ldr	r2, [pc, #644]	@ (801017c <HAL_UART_IRQHandler+0x5a0>)
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d061      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	4a9f      	ldr	r2, [pc, #636]	@ (8010180 <HAL_UART_IRQHandler+0x5a4>)
 800ff04:	4293      	cmp	r3, r2
 800ff06:	d05a      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	4a9c      	ldr	r2, [pc, #624]	@ (8010184 <HAL_UART_IRQHandler+0x5a8>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d053      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	4a9a      	ldr	r2, [pc, #616]	@ (8010188 <HAL_UART_IRQHandler+0x5ac>)
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d04c      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	4a97      	ldr	r2, [pc, #604]	@ (801018c <HAL_UART_IRQHandler+0x5b0>)
 800ff2e:	4293      	cmp	r3, r2
 800ff30:	d045      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	4a95      	ldr	r2, [pc, #596]	@ (8010190 <HAL_UART_IRQHandler+0x5b4>)
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	d03e      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	4a92      	ldr	r2, [pc, #584]	@ (8010194 <HAL_UART_IRQHandler+0x5b8>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d037      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	4a90      	ldr	r2, [pc, #576]	@ (8010198 <HAL_UART_IRQHandler+0x5bc>)
 800ff58:	4293      	cmp	r3, r2
 800ff5a:	d030      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	4a8d      	ldr	r2, [pc, #564]	@ (801019c <HAL_UART_IRQHandler+0x5c0>)
 800ff66:	4293      	cmp	r3, r2
 800ff68:	d029      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	4a8b      	ldr	r2, [pc, #556]	@ (80101a0 <HAL_UART_IRQHandler+0x5c4>)
 800ff74:	4293      	cmp	r3, r2
 800ff76:	d022      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	4a88      	ldr	r2, [pc, #544]	@ (80101a4 <HAL_UART_IRQHandler+0x5c8>)
 800ff82:	4293      	cmp	r3, r2
 800ff84:	d01b      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	4a86      	ldr	r2, [pc, #536]	@ (80101a8 <HAL_UART_IRQHandler+0x5cc>)
 800ff90:	4293      	cmp	r3, r2
 800ff92:	d014      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	4a83      	ldr	r2, [pc, #524]	@ (80101ac <HAL_UART_IRQHandler+0x5d0>)
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d00d      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	4a81      	ldr	r2, [pc, #516]	@ (80101b0 <HAL_UART_IRQHandler+0x5d4>)
 800ffac:	4293      	cmp	r3, r2
 800ffae:	d006      	beq.n	800ffbe <HAL_UART_IRQHandler+0x3e2>
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	4a7e      	ldr	r2, [pc, #504]	@ (80101b4 <HAL_UART_IRQHandler+0x5d8>)
 800ffba:	4293      	cmp	r3, r2
 800ffbc:	d106      	bne.n	800ffcc <HAL_UART_IRQHandler+0x3f0>
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	685b      	ldr	r3, [r3, #4]
 800ffc8:	b29b      	uxth	r3, r3
 800ffca:	e005      	b.n	800ffd8 <HAL_UART_IRQHandler+0x3fc>
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	685b      	ldr	r3, [r3, #4]
 800ffd6:	b29b      	uxth	r3, r3
 800ffd8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ffdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	f000 80ad 	beq.w	8010140 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ffec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fff0:	429a      	cmp	r2, r3
 800fff2:	f080 80a5 	bcs.w	8010140 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fffc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010006:	69db      	ldr	r3, [r3, #28]
 8010008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801000c:	f000 8087 	beq.w	801011e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801001c:	e853 3f00 	ldrex	r3, [r3]
 8010020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801002c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	461a      	mov	r2, r3
 8010036:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801003a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801003e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010042:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010046:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801004a:	e841 2300 	strex	r3, r2, [r1]
 801004e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010056:	2b00      	cmp	r3, #0
 8010058:	d1da      	bne.n	8010010 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	3308      	adds	r3, #8
 8010060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010064:	e853 3f00 	ldrex	r3, [r3]
 8010068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801006a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801006c:	f023 0301 	bic.w	r3, r3, #1
 8010070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	3308      	adds	r3, #8
 801007a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801007e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010082:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801008a:	e841 2300 	strex	r3, r2, [r1]
 801008e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010092:	2b00      	cmp	r3, #0
 8010094:	d1e1      	bne.n	801005a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	3308      	adds	r3, #8
 801009c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801009e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80100a0:	e853 3f00 	ldrex	r3, [r3]
 80100a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80100a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80100a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80100ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	3308      	adds	r3, #8
 80100b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80100ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80100bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80100c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80100c2:	e841 2300 	strex	r3, r2, [r1]
 80100c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80100c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d1e3      	bne.n	8010096 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2220      	movs	r2, #32
 80100d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	2200      	movs	r2, #0
 80100da:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100e4:	e853 3f00 	ldrex	r3, [r3]
 80100e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80100ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100ec:	f023 0310 	bic.w	r3, r3, #16
 80100f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	461a      	mov	r2, r3
 80100fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010100:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010102:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010104:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010106:	e841 2300 	strex	r3, r2, [r1]
 801010a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801010c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801010e:	2b00      	cmp	r3, #0
 8010110:	d1e4      	bne.n	80100dc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010118:	4618      	mov	r0, r3
 801011a:	f7f8 fea1 	bl	8008e60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2202      	movs	r2, #2
 8010122:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010130:	b29b      	uxth	r3, r3
 8010132:	1ad3      	subs	r3, r2, r3
 8010134:	b29b      	uxth	r3, r3
 8010136:	4619      	mov	r1, r3
 8010138:	6878      	ldr	r0, [r7, #4]
 801013a:	f000 f939 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801013e:	e119      	b.n	8010374 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801014a:	429a      	cmp	r2, r3
 801014c:	f040 8112 	bne.w	8010374 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010156:	69db      	ldr	r3, [r3, #28]
 8010158:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801015c:	f040 810a 	bne.w	8010374 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	2202      	movs	r2, #2
 8010164:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801016c:	4619      	mov	r1, r3
 801016e:	6878      	ldr	r0, [r7, #4]
 8010170:	f000 f91e 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
      return;
 8010174:	e0fe      	b.n	8010374 <HAL_UART_IRQHandler+0x798>
 8010176:	bf00      	nop
 8010178:	40020010 	.word	0x40020010
 801017c:	40020028 	.word	0x40020028
 8010180:	40020040 	.word	0x40020040
 8010184:	40020058 	.word	0x40020058
 8010188:	40020070 	.word	0x40020070
 801018c:	40020088 	.word	0x40020088
 8010190:	400200a0 	.word	0x400200a0
 8010194:	400200b8 	.word	0x400200b8
 8010198:	40020410 	.word	0x40020410
 801019c:	40020428 	.word	0x40020428
 80101a0:	40020440 	.word	0x40020440
 80101a4:	40020458 	.word	0x40020458
 80101a8:	40020470 	.word	0x40020470
 80101ac:	40020488 	.word	0x40020488
 80101b0:	400204a0 	.word	0x400204a0
 80101b4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80101c4:	b29b      	uxth	r3, r3
 80101c6:	1ad3      	subs	r3, r2, r3
 80101c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80101d2:	b29b      	uxth	r3, r3
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	f000 80cf 	beq.w	8010378 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80101da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80101de:	2b00      	cmp	r3, #0
 80101e0:	f000 80ca 	beq.w	8010378 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ec:	e853 3f00 	ldrex	r3, [r3]
 80101f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80101f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80101f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	461a      	mov	r2, r3
 8010202:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010206:	647b      	str	r3, [r7, #68]	@ 0x44
 8010208:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801020a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801020c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801020e:	e841 2300 	strex	r3, r2, [r1]
 8010212:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010216:	2b00      	cmp	r3, #0
 8010218:	d1e4      	bne.n	80101e4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	3308      	adds	r3, #8
 8010220:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010224:	e853 3f00 	ldrex	r3, [r3]
 8010228:	623b      	str	r3, [r7, #32]
   return(result);
 801022a:	6a3a      	ldr	r2, [r7, #32]
 801022c:	4b55      	ldr	r3, [pc, #340]	@ (8010384 <HAL_UART_IRQHandler+0x7a8>)
 801022e:	4013      	ands	r3, r2
 8010230:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	3308      	adds	r3, #8
 801023a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801023e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010240:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010244:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010246:	e841 2300 	strex	r3, r2, [r1]
 801024a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801024c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801024e:	2b00      	cmp	r3, #0
 8010250:	d1e3      	bne.n	801021a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	2220      	movs	r2, #32
 8010256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	2200      	movs	r2, #0
 801025e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	2200      	movs	r2, #0
 8010264:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801026c:	693b      	ldr	r3, [r7, #16]
 801026e:	e853 3f00 	ldrex	r3, [r3]
 8010272:	60fb      	str	r3, [r7, #12]
   return(result);
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f023 0310 	bic.w	r3, r3, #16
 801027a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	461a      	mov	r2, r3
 8010284:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010288:	61fb      	str	r3, [r7, #28]
 801028a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801028c:	69b9      	ldr	r1, [r7, #24]
 801028e:	69fa      	ldr	r2, [r7, #28]
 8010290:	e841 2300 	strex	r3, r2, [r1]
 8010294:	617b      	str	r3, [r7, #20]
   return(result);
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d1e4      	bne.n	8010266 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2202      	movs	r2, #2
 80102a0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80102a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80102a6:	4619      	mov	r1, r3
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 f881 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80102ae:	e063      	b.n	8010378 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80102b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80102b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d00e      	beq.n	80102da <HAL_UART_IRQHandler+0x6fe>
 80102bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80102c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d008      	beq.n	80102da <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80102d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f001 fe80 	bl	8011fd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80102d8:	e051      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80102da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80102de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d014      	beq.n	8010310 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80102e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80102ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d105      	bne.n	80102fe <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80102f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80102f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d008      	beq.n	8010310 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010302:	2b00      	cmp	r3, #0
 8010304:	d03a      	beq.n	801037c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	4798      	blx	r3
    }
    return;
 801030e:	e035      	b.n	801037c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010318:	2b00      	cmp	r3, #0
 801031a:	d009      	beq.n	8010330 <HAL_UART_IRQHandler+0x754>
 801031c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010324:	2b00      	cmp	r3, #0
 8010326:	d003      	beq.n	8010330 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f001 f909 	bl	8011540 <UART_EndTransmit_IT>
    return;
 801032e:	e026      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010334:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010338:	2b00      	cmp	r3, #0
 801033a:	d009      	beq.n	8010350 <HAL_UART_IRQHandler+0x774>
 801033c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010340:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010344:	2b00      	cmp	r3, #0
 8010346:	d003      	beq.n	8010350 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f001 fe59 	bl	8012000 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801034e:	e016      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010354:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010358:	2b00      	cmp	r3, #0
 801035a:	d010      	beq.n	801037e <HAL_UART_IRQHandler+0x7a2>
 801035c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010360:	2b00      	cmp	r3, #0
 8010362:	da0c      	bge.n	801037e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f001 fe41 	bl	8011fec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801036a:	e008      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
      return;
 801036c:	bf00      	nop
 801036e:	e006      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
    return;
 8010370:	bf00      	nop
 8010372:	e004      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
      return;
 8010374:	bf00      	nop
 8010376:	e002      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
      return;
 8010378:	bf00      	nop
 801037a:	e000      	b.n	801037e <HAL_UART_IRQHandler+0x7a2>
    return;
 801037c:	bf00      	nop
  }
}
 801037e:	37e8      	adds	r7, #232	@ 0xe8
 8010380:	46bd      	mov	sp, r7
 8010382:	bd80      	pop	{r7, pc}
 8010384:	effffffe 	.word	0xeffffffe

08010388 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010388:	b480      	push	{r7}
 801038a:	b083      	sub	sp, #12
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010390:	bf00      	nop
 8010392:	370c      	adds	r7, #12
 8010394:	46bd      	mov	sp, r7
 8010396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039a:	4770      	bx	lr

0801039c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801039c:	b480      	push	{r7}
 801039e:	b083      	sub	sp, #12
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80103a4:	bf00      	nop
 80103a6:	370c      	adds	r7, #12
 80103a8:	46bd      	mov	sp, r7
 80103aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ae:	4770      	bx	lr

080103b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80103b0:	b480      	push	{r7}
 80103b2:	b083      	sub	sp, #12
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
 80103b8:	460b      	mov	r3, r1
 80103ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80103bc:	bf00      	nop
 80103be:	370c      	adds	r7, #12
 80103c0:	46bd      	mov	sp, r7
 80103c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c6:	4770      	bx	lr

080103c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80103c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80103cc:	b092      	sub	sp, #72	@ 0x48
 80103ce:	af00      	add	r7, sp, #0
 80103d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80103d2:	2300      	movs	r3, #0
 80103d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80103d8:	697b      	ldr	r3, [r7, #20]
 80103da:	689a      	ldr	r2, [r3, #8]
 80103dc:	697b      	ldr	r3, [r7, #20]
 80103de:	691b      	ldr	r3, [r3, #16]
 80103e0:	431a      	orrs	r2, r3
 80103e2:	697b      	ldr	r3, [r7, #20]
 80103e4:	695b      	ldr	r3, [r3, #20]
 80103e6:	431a      	orrs	r2, r3
 80103e8:	697b      	ldr	r3, [r7, #20]
 80103ea:	69db      	ldr	r3, [r3, #28]
 80103ec:	4313      	orrs	r3, r2
 80103ee:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	681a      	ldr	r2, [r3, #0]
 80103f6:	4bbe      	ldr	r3, [pc, #760]	@ (80106f0 <UART_SetConfig+0x328>)
 80103f8:	4013      	ands	r3, r2
 80103fa:	697a      	ldr	r2, [r7, #20]
 80103fc:	6812      	ldr	r2, [r2, #0]
 80103fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010400:	430b      	orrs	r3, r1
 8010402:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010404:	697b      	ldr	r3, [r7, #20]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	685b      	ldr	r3, [r3, #4]
 801040a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801040e:	697b      	ldr	r3, [r7, #20]
 8010410:	68da      	ldr	r2, [r3, #12]
 8010412:	697b      	ldr	r3, [r7, #20]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	430a      	orrs	r2, r1
 8010418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801041a:	697b      	ldr	r3, [r7, #20]
 801041c:	699b      	ldr	r3, [r3, #24]
 801041e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010420:	697b      	ldr	r3, [r7, #20]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	4ab3      	ldr	r2, [pc, #716]	@ (80106f4 <UART_SetConfig+0x32c>)
 8010426:	4293      	cmp	r3, r2
 8010428:	d004      	beq.n	8010434 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801042a:	697b      	ldr	r3, [r7, #20]
 801042c:	6a1b      	ldr	r3, [r3, #32]
 801042e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010430:	4313      	orrs	r3, r2
 8010432:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010434:	697b      	ldr	r3, [r7, #20]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	689a      	ldr	r2, [r3, #8]
 801043a:	4baf      	ldr	r3, [pc, #700]	@ (80106f8 <UART_SetConfig+0x330>)
 801043c:	4013      	ands	r3, r2
 801043e:	697a      	ldr	r2, [r7, #20]
 8010440:	6812      	ldr	r2, [r2, #0]
 8010442:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010444:	430b      	orrs	r3, r1
 8010446:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010448:	697b      	ldr	r3, [r7, #20]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801044e:	f023 010f 	bic.w	r1, r3, #15
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010456:	697b      	ldr	r3, [r7, #20]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	430a      	orrs	r2, r1
 801045c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	4aa6      	ldr	r2, [pc, #664]	@ (80106fc <UART_SetConfig+0x334>)
 8010464:	4293      	cmp	r3, r2
 8010466:	d177      	bne.n	8010558 <UART_SetConfig+0x190>
 8010468:	4ba5      	ldr	r3, [pc, #660]	@ (8010700 <UART_SetConfig+0x338>)
 801046a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801046c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010470:	2b28      	cmp	r3, #40	@ 0x28
 8010472:	d86d      	bhi.n	8010550 <UART_SetConfig+0x188>
 8010474:	a201      	add	r2, pc, #4	@ (adr r2, 801047c <UART_SetConfig+0xb4>)
 8010476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801047a:	bf00      	nop
 801047c:	08010521 	.word	0x08010521
 8010480:	08010551 	.word	0x08010551
 8010484:	08010551 	.word	0x08010551
 8010488:	08010551 	.word	0x08010551
 801048c:	08010551 	.word	0x08010551
 8010490:	08010551 	.word	0x08010551
 8010494:	08010551 	.word	0x08010551
 8010498:	08010551 	.word	0x08010551
 801049c:	08010529 	.word	0x08010529
 80104a0:	08010551 	.word	0x08010551
 80104a4:	08010551 	.word	0x08010551
 80104a8:	08010551 	.word	0x08010551
 80104ac:	08010551 	.word	0x08010551
 80104b0:	08010551 	.word	0x08010551
 80104b4:	08010551 	.word	0x08010551
 80104b8:	08010551 	.word	0x08010551
 80104bc:	08010531 	.word	0x08010531
 80104c0:	08010551 	.word	0x08010551
 80104c4:	08010551 	.word	0x08010551
 80104c8:	08010551 	.word	0x08010551
 80104cc:	08010551 	.word	0x08010551
 80104d0:	08010551 	.word	0x08010551
 80104d4:	08010551 	.word	0x08010551
 80104d8:	08010551 	.word	0x08010551
 80104dc:	08010539 	.word	0x08010539
 80104e0:	08010551 	.word	0x08010551
 80104e4:	08010551 	.word	0x08010551
 80104e8:	08010551 	.word	0x08010551
 80104ec:	08010551 	.word	0x08010551
 80104f0:	08010551 	.word	0x08010551
 80104f4:	08010551 	.word	0x08010551
 80104f8:	08010551 	.word	0x08010551
 80104fc:	08010541 	.word	0x08010541
 8010500:	08010551 	.word	0x08010551
 8010504:	08010551 	.word	0x08010551
 8010508:	08010551 	.word	0x08010551
 801050c:	08010551 	.word	0x08010551
 8010510:	08010551 	.word	0x08010551
 8010514:	08010551 	.word	0x08010551
 8010518:	08010551 	.word	0x08010551
 801051c:	08010549 	.word	0x08010549
 8010520:	2301      	movs	r3, #1
 8010522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010526:	e222      	b.n	801096e <UART_SetConfig+0x5a6>
 8010528:	2304      	movs	r3, #4
 801052a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801052e:	e21e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010530:	2308      	movs	r3, #8
 8010532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010536:	e21a      	b.n	801096e <UART_SetConfig+0x5a6>
 8010538:	2310      	movs	r3, #16
 801053a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801053e:	e216      	b.n	801096e <UART_SetConfig+0x5a6>
 8010540:	2320      	movs	r3, #32
 8010542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010546:	e212      	b.n	801096e <UART_SetConfig+0x5a6>
 8010548:	2340      	movs	r3, #64	@ 0x40
 801054a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801054e:	e20e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010550:	2380      	movs	r3, #128	@ 0x80
 8010552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010556:	e20a      	b.n	801096e <UART_SetConfig+0x5a6>
 8010558:	697b      	ldr	r3, [r7, #20]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	4a69      	ldr	r2, [pc, #420]	@ (8010704 <UART_SetConfig+0x33c>)
 801055e:	4293      	cmp	r3, r2
 8010560:	d130      	bne.n	80105c4 <UART_SetConfig+0x1fc>
 8010562:	4b67      	ldr	r3, [pc, #412]	@ (8010700 <UART_SetConfig+0x338>)
 8010564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010566:	f003 0307 	and.w	r3, r3, #7
 801056a:	2b05      	cmp	r3, #5
 801056c:	d826      	bhi.n	80105bc <UART_SetConfig+0x1f4>
 801056e:	a201      	add	r2, pc, #4	@ (adr r2, 8010574 <UART_SetConfig+0x1ac>)
 8010570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010574:	0801058d 	.word	0x0801058d
 8010578:	08010595 	.word	0x08010595
 801057c:	0801059d 	.word	0x0801059d
 8010580:	080105a5 	.word	0x080105a5
 8010584:	080105ad 	.word	0x080105ad
 8010588:	080105b5 	.word	0x080105b5
 801058c:	2300      	movs	r3, #0
 801058e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010592:	e1ec      	b.n	801096e <UART_SetConfig+0x5a6>
 8010594:	2304      	movs	r3, #4
 8010596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801059a:	e1e8      	b.n	801096e <UART_SetConfig+0x5a6>
 801059c:	2308      	movs	r3, #8
 801059e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105a2:	e1e4      	b.n	801096e <UART_SetConfig+0x5a6>
 80105a4:	2310      	movs	r3, #16
 80105a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105aa:	e1e0      	b.n	801096e <UART_SetConfig+0x5a6>
 80105ac:	2320      	movs	r3, #32
 80105ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105b2:	e1dc      	b.n	801096e <UART_SetConfig+0x5a6>
 80105b4:	2340      	movs	r3, #64	@ 0x40
 80105b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ba:	e1d8      	b.n	801096e <UART_SetConfig+0x5a6>
 80105bc:	2380      	movs	r3, #128	@ 0x80
 80105be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105c2:	e1d4      	b.n	801096e <UART_SetConfig+0x5a6>
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	4a4f      	ldr	r2, [pc, #316]	@ (8010708 <UART_SetConfig+0x340>)
 80105ca:	4293      	cmp	r3, r2
 80105cc:	d130      	bne.n	8010630 <UART_SetConfig+0x268>
 80105ce:	4b4c      	ldr	r3, [pc, #304]	@ (8010700 <UART_SetConfig+0x338>)
 80105d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105d2:	f003 0307 	and.w	r3, r3, #7
 80105d6:	2b05      	cmp	r3, #5
 80105d8:	d826      	bhi.n	8010628 <UART_SetConfig+0x260>
 80105da:	a201      	add	r2, pc, #4	@ (adr r2, 80105e0 <UART_SetConfig+0x218>)
 80105dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105e0:	080105f9 	.word	0x080105f9
 80105e4:	08010601 	.word	0x08010601
 80105e8:	08010609 	.word	0x08010609
 80105ec:	08010611 	.word	0x08010611
 80105f0:	08010619 	.word	0x08010619
 80105f4:	08010621 	.word	0x08010621
 80105f8:	2300      	movs	r3, #0
 80105fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105fe:	e1b6      	b.n	801096e <UART_SetConfig+0x5a6>
 8010600:	2304      	movs	r3, #4
 8010602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010606:	e1b2      	b.n	801096e <UART_SetConfig+0x5a6>
 8010608:	2308      	movs	r3, #8
 801060a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801060e:	e1ae      	b.n	801096e <UART_SetConfig+0x5a6>
 8010610:	2310      	movs	r3, #16
 8010612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010616:	e1aa      	b.n	801096e <UART_SetConfig+0x5a6>
 8010618:	2320      	movs	r3, #32
 801061a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801061e:	e1a6      	b.n	801096e <UART_SetConfig+0x5a6>
 8010620:	2340      	movs	r3, #64	@ 0x40
 8010622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010626:	e1a2      	b.n	801096e <UART_SetConfig+0x5a6>
 8010628:	2380      	movs	r3, #128	@ 0x80
 801062a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801062e:	e19e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010630:	697b      	ldr	r3, [r7, #20]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	4a35      	ldr	r2, [pc, #212]	@ (801070c <UART_SetConfig+0x344>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d130      	bne.n	801069c <UART_SetConfig+0x2d4>
 801063a:	4b31      	ldr	r3, [pc, #196]	@ (8010700 <UART_SetConfig+0x338>)
 801063c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801063e:	f003 0307 	and.w	r3, r3, #7
 8010642:	2b05      	cmp	r3, #5
 8010644:	d826      	bhi.n	8010694 <UART_SetConfig+0x2cc>
 8010646:	a201      	add	r2, pc, #4	@ (adr r2, 801064c <UART_SetConfig+0x284>)
 8010648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801064c:	08010665 	.word	0x08010665
 8010650:	0801066d 	.word	0x0801066d
 8010654:	08010675 	.word	0x08010675
 8010658:	0801067d 	.word	0x0801067d
 801065c:	08010685 	.word	0x08010685
 8010660:	0801068d 	.word	0x0801068d
 8010664:	2300      	movs	r3, #0
 8010666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801066a:	e180      	b.n	801096e <UART_SetConfig+0x5a6>
 801066c:	2304      	movs	r3, #4
 801066e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010672:	e17c      	b.n	801096e <UART_SetConfig+0x5a6>
 8010674:	2308      	movs	r3, #8
 8010676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801067a:	e178      	b.n	801096e <UART_SetConfig+0x5a6>
 801067c:	2310      	movs	r3, #16
 801067e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010682:	e174      	b.n	801096e <UART_SetConfig+0x5a6>
 8010684:	2320      	movs	r3, #32
 8010686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801068a:	e170      	b.n	801096e <UART_SetConfig+0x5a6>
 801068c:	2340      	movs	r3, #64	@ 0x40
 801068e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010692:	e16c      	b.n	801096e <UART_SetConfig+0x5a6>
 8010694:	2380      	movs	r3, #128	@ 0x80
 8010696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801069a:	e168      	b.n	801096e <UART_SetConfig+0x5a6>
 801069c:	697b      	ldr	r3, [r7, #20]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	4a1b      	ldr	r2, [pc, #108]	@ (8010710 <UART_SetConfig+0x348>)
 80106a2:	4293      	cmp	r3, r2
 80106a4:	d142      	bne.n	801072c <UART_SetConfig+0x364>
 80106a6:	4b16      	ldr	r3, [pc, #88]	@ (8010700 <UART_SetConfig+0x338>)
 80106a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106aa:	f003 0307 	and.w	r3, r3, #7
 80106ae:	2b05      	cmp	r3, #5
 80106b0:	d838      	bhi.n	8010724 <UART_SetConfig+0x35c>
 80106b2:	a201      	add	r2, pc, #4	@ (adr r2, 80106b8 <UART_SetConfig+0x2f0>)
 80106b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b8:	080106d1 	.word	0x080106d1
 80106bc:	080106d9 	.word	0x080106d9
 80106c0:	080106e1 	.word	0x080106e1
 80106c4:	080106e9 	.word	0x080106e9
 80106c8:	08010715 	.word	0x08010715
 80106cc:	0801071d 	.word	0x0801071d
 80106d0:	2300      	movs	r3, #0
 80106d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106d6:	e14a      	b.n	801096e <UART_SetConfig+0x5a6>
 80106d8:	2304      	movs	r3, #4
 80106da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106de:	e146      	b.n	801096e <UART_SetConfig+0x5a6>
 80106e0:	2308      	movs	r3, #8
 80106e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106e6:	e142      	b.n	801096e <UART_SetConfig+0x5a6>
 80106e8:	2310      	movs	r3, #16
 80106ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106ee:	e13e      	b.n	801096e <UART_SetConfig+0x5a6>
 80106f0:	cfff69f3 	.word	0xcfff69f3
 80106f4:	58000c00 	.word	0x58000c00
 80106f8:	11fff4ff 	.word	0x11fff4ff
 80106fc:	40011000 	.word	0x40011000
 8010700:	58024400 	.word	0x58024400
 8010704:	40004400 	.word	0x40004400
 8010708:	40004800 	.word	0x40004800
 801070c:	40004c00 	.word	0x40004c00
 8010710:	40005000 	.word	0x40005000
 8010714:	2320      	movs	r3, #32
 8010716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801071a:	e128      	b.n	801096e <UART_SetConfig+0x5a6>
 801071c:	2340      	movs	r3, #64	@ 0x40
 801071e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010722:	e124      	b.n	801096e <UART_SetConfig+0x5a6>
 8010724:	2380      	movs	r3, #128	@ 0x80
 8010726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801072a:	e120      	b.n	801096e <UART_SetConfig+0x5a6>
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	4acb      	ldr	r2, [pc, #812]	@ (8010a60 <UART_SetConfig+0x698>)
 8010732:	4293      	cmp	r3, r2
 8010734:	d176      	bne.n	8010824 <UART_SetConfig+0x45c>
 8010736:	4bcb      	ldr	r3, [pc, #812]	@ (8010a64 <UART_SetConfig+0x69c>)
 8010738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801073a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801073e:	2b28      	cmp	r3, #40	@ 0x28
 8010740:	d86c      	bhi.n	801081c <UART_SetConfig+0x454>
 8010742:	a201      	add	r2, pc, #4	@ (adr r2, 8010748 <UART_SetConfig+0x380>)
 8010744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010748:	080107ed 	.word	0x080107ed
 801074c:	0801081d 	.word	0x0801081d
 8010750:	0801081d 	.word	0x0801081d
 8010754:	0801081d 	.word	0x0801081d
 8010758:	0801081d 	.word	0x0801081d
 801075c:	0801081d 	.word	0x0801081d
 8010760:	0801081d 	.word	0x0801081d
 8010764:	0801081d 	.word	0x0801081d
 8010768:	080107f5 	.word	0x080107f5
 801076c:	0801081d 	.word	0x0801081d
 8010770:	0801081d 	.word	0x0801081d
 8010774:	0801081d 	.word	0x0801081d
 8010778:	0801081d 	.word	0x0801081d
 801077c:	0801081d 	.word	0x0801081d
 8010780:	0801081d 	.word	0x0801081d
 8010784:	0801081d 	.word	0x0801081d
 8010788:	080107fd 	.word	0x080107fd
 801078c:	0801081d 	.word	0x0801081d
 8010790:	0801081d 	.word	0x0801081d
 8010794:	0801081d 	.word	0x0801081d
 8010798:	0801081d 	.word	0x0801081d
 801079c:	0801081d 	.word	0x0801081d
 80107a0:	0801081d 	.word	0x0801081d
 80107a4:	0801081d 	.word	0x0801081d
 80107a8:	08010805 	.word	0x08010805
 80107ac:	0801081d 	.word	0x0801081d
 80107b0:	0801081d 	.word	0x0801081d
 80107b4:	0801081d 	.word	0x0801081d
 80107b8:	0801081d 	.word	0x0801081d
 80107bc:	0801081d 	.word	0x0801081d
 80107c0:	0801081d 	.word	0x0801081d
 80107c4:	0801081d 	.word	0x0801081d
 80107c8:	0801080d 	.word	0x0801080d
 80107cc:	0801081d 	.word	0x0801081d
 80107d0:	0801081d 	.word	0x0801081d
 80107d4:	0801081d 	.word	0x0801081d
 80107d8:	0801081d 	.word	0x0801081d
 80107dc:	0801081d 	.word	0x0801081d
 80107e0:	0801081d 	.word	0x0801081d
 80107e4:	0801081d 	.word	0x0801081d
 80107e8:	08010815 	.word	0x08010815
 80107ec:	2301      	movs	r3, #1
 80107ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107f2:	e0bc      	b.n	801096e <UART_SetConfig+0x5a6>
 80107f4:	2304      	movs	r3, #4
 80107f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107fa:	e0b8      	b.n	801096e <UART_SetConfig+0x5a6>
 80107fc:	2308      	movs	r3, #8
 80107fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010802:	e0b4      	b.n	801096e <UART_SetConfig+0x5a6>
 8010804:	2310      	movs	r3, #16
 8010806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801080a:	e0b0      	b.n	801096e <UART_SetConfig+0x5a6>
 801080c:	2320      	movs	r3, #32
 801080e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010812:	e0ac      	b.n	801096e <UART_SetConfig+0x5a6>
 8010814:	2340      	movs	r3, #64	@ 0x40
 8010816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801081a:	e0a8      	b.n	801096e <UART_SetConfig+0x5a6>
 801081c:	2380      	movs	r3, #128	@ 0x80
 801081e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010822:	e0a4      	b.n	801096e <UART_SetConfig+0x5a6>
 8010824:	697b      	ldr	r3, [r7, #20]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	4a8f      	ldr	r2, [pc, #572]	@ (8010a68 <UART_SetConfig+0x6a0>)
 801082a:	4293      	cmp	r3, r2
 801082c:	d130      	bne.n	8010890 <UART_SetConfig+0x4c8>
 801082e:	4b8d      	ldr	r3, [pc, #564]	@ (8010a64 <UART_SetConfig+0x69c>)
 8010830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010832:	f003 0307 	and.w	r3, r3, #7
 8010836:	2b05      	cmp	r3, #5
 8010838:	d826      	bhi.n	8010888 <UART_SetConfig+0x4c0>
 801083a:	a201      	add	r2, pc, #4	@ (adr r2, 8010840 <UART_SetConfig+0x478>)
 801083c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010840:	08010859 	.word	0x08010859
 8010844:	08010861 	.word	0x08010861
 8010848:	08010869 	.word	0x08010869
 801084c:	08010871 	.word	0x08010871
 8010850:	08010879 	.word	0x08010879
 8010854:	08010881 	.word	0x08010881
 8010858:	2300      	movs	r3, #0
 801085a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801085e:	e086      	b.n	801096e <UART_SetConfig+0x5a6>
 8010860:	2304      	movs	r3, #4
 8010862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010866:	e082      	b.n	801096e <UART_SetConfig+0x5a6>
 8010868:	2308      	movs	r3, #8
 801086a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801086e:	e07e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010870:	2310      	movs	r3, #16
 8010872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010876:	e07a      	b.n	801096e <UART_SetConfig+0x5a6>
 8010878:	2320      	movs	r3, #32
 801087a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801087e:	e076      	b.n	801096e <UART_SetConfig+0x5a6>
 8010880:	2340      	movs	r3, #64	@ 0x40
 8010882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010886:	e072      	b.n	801096e <UART_SetConfig+0x5a6>
 8010888:	2380      	movs	r3, #128	@ 0x80
 801088a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801088e:	e06e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010890:	697b      	ldr	r3, [r7, #20]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	4a75      	ldr	r2, [pc, #468]	@ (8010a6c <UART_SetConfig+0x6a4>)
 8010896:	4293      	cmp	r3, r2
 8010898:	d130      	bne.n	80108fc <UART_SetConfig+0x534>
 801089a:	4b72      	ldr	r3, [pc, #456]	@ (8010a64 <UART_SetConfig+0x69c>)
 801089c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801089e:	f003 0307 	and.w	r3, r3, #7
 80108a2:	2b05      	cmp	r3, #5
 80108a4:	d826      	bhi.n	80108f4 <UART_SetConfig+0x52c>
 80108a6:	a201      	add	r2, pc, #4	@ (adr r2, 80108ac <UART_SetConfig+0x4e4>)
 80108a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ac:	080108c5 	.word	0x080108c5
 80108b0:	080108cd 	.word	0x080108cd
 80108b4:	080108d5 	.word	0x080108d5
 80108b8:	080108dd 	.word	0x080108dd
 80108bc:	080108e5 	.word	0x080108e5
 80108c0:	080108ed 	.word	0x080108ed
 80108c4:	2300      	movs	r3, #0
 80108c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ca:	e050      	b.n	801096e <UART_SetConfig+0x5a6>
 80108cc:	2304      	movs	r3, #4
 80108ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108d2:	e04c      	b.n	801096e <UART_SetConfig+0x5a6>
 80108d4:	2308      	movs	r3, #8
 80108d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108da:	e048      	b.n	801096e <UART_SetConfig+0x5a6>
 80108dc:	2310      	movs	r3, #16
 80108de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108e2:	e044      	b.n	801096e <UART_SetConfig+0x5a6>
 80108e4:	2320      	movs	r3, #32
 80108e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ea:	e040      	b.n	801096e <UART_SetConfig+0x5a6>
 80108ec:	2340      	movs	r3, #64	@ 0x40
 80108ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108f2:	e03c      	b.n	801096e <UART_SetConfig+0x5a6>
 80108f4:	2380      	movs	r3, #128	@ 0x80
 80108f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108fa:	e038      	b.n	801096e <UART_SetConfig+0x5a6>
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	4a5b      	ldr	r2, [pc, #364]	@ (8010a70 <UART_SetConfig+0x6a8>)
 8010902:	4293      	cmp	r3, r2
 8010904:	d130      	bne.n	8010968 <UART_SetConfig+0x5a0>
 8010906:	4b57      	ldr	r3, [pc, #348]	@ (8010a64 <UART_SetConfig+0x69c>)
 8010908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801090a:	f003 0307 	and.w	r3, r3, #7
 801090e:	2b05      	cmp	r3, #5
 8010910:	d826      	bhi.n	8010960 <UART_SetConfig+0x598>
 8010912:	a201      	add	r2, pc, #4	@ (adr r2, 8010918 <UART_SetConfig+0x550>)
 8010914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010918:	08010931 	.word	0x08010931
 801091c:	08010939 	.word	0x08010939
 8010920:	08010941 	.word	0x08010941
 8010924:	08010949 	.word	0x08010949
 8010928:	08010951 	.word	0x08010951
 801092c:	08010959 	.word	0x08010959
 8010930:	2302      	movs	r3, #2
 8010932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010936:	e01a      	b.n	801096e <UART_SetConfig+0x5a6>
 8010938:	2304      	movs	r3, #4
 801093a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801093e:	e016      	b.n	801096e <UART_SetConfig+0x5a6>
 8010940:	2308      	movs	r3, #8
 8010942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010946:	e012      	b.n	801096e <UART_SetConfig+0x5a6>
 8010948:	2310      	movs	r3, #16
 801094a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801094e:	e00e      	b.n	801096e <UART_SetConfig+0x5a6>
 8010950:	2320      	movs	r3, #32
 8010952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010956:	e00a      	b.n	801096e <UART_SetConfig+0x5a6>
 8010958:	2340      	movs	r3, #64	@ 0x40
 801095a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801095e:	e006      	b.n	801096e <UART_SetConfig+0x5a6>
 8010960:	2380      	movs	r3, #128	@ 0x80
 8010962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010966:	e002      	b.n	801096e <UART_SetConfig+0x5a6>
 8010968:	2380      	movs	r3, #128	@ 0x80
 801096a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	4a3f      	ldr	r2, [pc, #252]	@ (8010a70 <UART_SetConfig+0x6a8>)
 8010974:	4293      	cmp	r3, r2
 8010976:	f040 80f8 	bne.w	8010b6a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801097a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801097e:	2b20      	cmp	r3, #32
 8010980:	dc46      	bgt.n	8010a10 <UART_SetConfig+0x648>
 8010982:	2b02      	cmp	r3, #2
 8010984:	f2c0 8082 	blt.w	8010a8c <UART_SetConfig+0x6c4>
 8010988:	3b02      	subs	r3, #2
 801098a:	2b1e      	cmp	r3, #30
 801098c:	d87e      	bhi.n	8010a8c <UART_SetConfig+0x6c4>
 801098e:	a201      	add	r2, pc, #4	@ (adr r2, 8010994 <UART_SetConfig+0x5cc>)
 8010990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010994:	08010a17 	.word	0x08010a17
 8010998:	08010a8d 	.word	0x08010a8d
 801099c:	08010a1f 	.word	0x08010a1f
 80109a0:	08010a8d 	.word	0x08010a8d
 80109a4:	08010a8d 	.word	0x08010a8d
 80109a8:	08010a8d 	.word	0x08010a8d
 80109ac:	08010a2f 	.word	0x08010a2f
 80109b0:	08010a8d 	.word	0x08010a8d
 80109b4:	08010a8d 	.word	0x08010a8d
 80109b8:	08010a8d 	.word	0x08010a8d
 80109bc:	08010a8d 	.word	0x08010a8d
 80109c0:	08010a8d 	.word	0x08010a8d
 80109c4:	08010a8d 	.word	0x08010a8d
 80109c8:	08010a8d 	.word	0x08010a8d
 80109cc:	08010a3f 	.word	0x08010a3f
 80109d0:	08010a8d 	.word	0x08010a8d
 80109d4:	08010a8d 	.word	0x08010a8d
 80109d8:	08010a8d 	.word	0x08010a8d
 80109dc:	08010a8d 	.word	0x08010a8d
 80109e0:	08010a8d 	.word	0x08010a8d
 80109e4:	08010a8d 	.word	0x08010a8d
 80109e8:	08010a8d 	.word	0x08010a8d
 80109ec:	08010a8d 	.word	0x08010a8d
 80109f0:	08010a8d 	.word	0x08010a8d
 80109f4:	08010a8d 	.word	0x08010a8d
 80109f8:	08010a8d 	.word	0x08010a8d
 80109fc:	08010a8d 	.word	0x08010a8d
 8010a00:	08010a8d 	.word	0x08010a8d
 8010a04:	08010a8d 	.word	0x08010a8d
 8010a08:	08010a8d 	.word	0x08010a8d
 8010a0c:	08010a7f 	.word	0x08010a7f
 8010a10:	2b40      	cmp	r3, #64	@ 0x40
 8010a12:	d037      	beq.n	8010a84 <UART_SetConfig+0x6bc>
 8010a14:	e03a      	b.n	8010a8c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010a16:	f7fc fd13 	bl	800d440 <HAL_RCCEx_GetD3PCLK1Freq>
 8010a1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010a1c:	e03c      	b.n	8010a98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010a22:	4618      	mov	r0, r3
 8010a24:	f7fc fd22 	bl	800d46c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a2c:	e034      	b.n	8010a98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a2e:	f107 0318 	add.w	r3, r7, #24
 8010a32:	4618      	mov	r0, r3
 8010a34:	f7fc fe6e 	bl	800d714 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010a38:	69fb      	ldr	r3, [r7, #28]
 8010a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a3c:	e02c      	b.n	8010a98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010a3e:	4b09      	ldr	r3, [pc, #36]	@ (8010a64 <UART_SetConfig+0x69c>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	f003 0320 	and.w	r3, r3, #32
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d016      	beq.n	8010a78 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010a4a:	4b06      	ldr	r3, [pc, #24]	@ (8010a64 <UART_SetConfig+0x69c>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	08db      	lsrs	r3, r3, #3
 8010a50:	f003 0303 	and.w	r3, r3, #3
 8010a54:	4a07      	ldr	r2, [pc, #28]	@ (8010a74 <UART_SetConfig+0x6ac>)
 8010a56:	fa22 f303 	lsr.w	r3, r2, r3
 8010a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010a5c:	e01c      	b.n	8010a98 <UART_SetConfig+0x6d0>
 8010a5e:	bf00      	nop
 8010a60:	40011400 	.word	0x40011400
 8010a64:	58024400 	.word	0x58024400
 8010a68:	40007800 	.word	0x40007800
 8010a6c:	40007c00 	.word	0x40007c00
 8010a70:	58000c00 	.word	0x58000c00
 8010a74:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010a78:	4b9d      	ldr	r3, [pc, #628]	@ (8010cf0 <UART_SetConfig+0x928>)
 8010a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a7c:	e00c      	b.n	8010a98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010a7e:	4b9d      	ldr	r3, [pc, #628]	@ (8010cf4 <UART_SetConfig+0x92c>)
 8010a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a82:	e009      	b.n	8010a98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a8a:	e005      	b.n	8010a98 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010a90:	2301      	movs	r3, #1
 8010a92:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010a96:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	f000 81de 	beq.w	8010e5c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010aa0:	697b      	ldr	r3, [r7, #20]
 8010aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010aa4:	4a94      	ldr	r2, [pc, #592]	@ (8010cf8 <UART_SetConfig+0x930>)
 8010aa6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010aaa:	461a      	mov	r2, r3
 8010aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010aae:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ab2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ab4:	697b      	ldr	r3, [r7, #20]
 8010ab6:	685a      	ldr	r2, [r3, #4]
 8010ab8:	4613      	mov	r3, r2
 8010aba:	005b      	lsls	r3, r3, #1
 8010abc:	4413      	add	r3, r2
 8010abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ac0:	429a      	cmp	r2, r3
 8010ac2:	d305      	bcc.n	8010ad0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	685b      	ldr	r3, [r3, #4]
 8010ac8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010aca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d903      	bls.n	8010ad8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010ad6:	e1c1      	b.n	8010e5c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ada:	2200      	movs	r2, #0
 8010adc:	60bb      	str	r3, [r7, #8]
 8010ade:	60fa      	str	r2, [r7, #12]
 8010ae0:	697b      	ldr	r3, [r7, #20]
 8010ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ae4:	4a84      	ldr	r2, [pc, #528]	@ (8010cf8 <UART_SetConfig+0x930>)
 8010ae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010aea:	b29b      	uxth	r3, r3
 8010aec:	2200      	movs	r2, #0
 8010aee:	603b      	str	r3, [r7, #0]
 8010af0:	607a      	str	r2, [r7, #4]
 8010af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010af6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010afa:	f7ef fe15 	bl	8000728 <__aeabi_uldivmod>
 8010afe:	4602      	mov	r2, r0
 8010b00:	460b      	mov	r3, r1
 8010b02:	4610      	mov	r0, r2
 8010b04:	4619      	mov	r1, r3
 8010b06:	f04f 0200 	mov.w	r2, #0
 8010b0a:	f04f 0300 	mov.w	r3, #0
 8010b0e:	020b      	lsls	r3, r1, #8
 8010b10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010b14:	0202      	lsls	r2, r0, #8
 8010b16:	6979      	ldr	r1, [r7, #20]
 8010b18:	6849      	ldr	r1, [r1, #4]
 8010b1a:	0849      	lsrs	r1, r1, #1
 8010b1c:	2000      	movs	r0, #0
 8010b1e:	460c      	mov	r4, r1
 8010b20:	4605      	mov	r5, r0
 8010b22:	eb12 0804 	adds.w	r8, r2, r4
 8010b26:	eb43 0905 	adc.w	r9, r3, r5
 8010b2a:	697b      	ldr	r3, [r7, #20]
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	2200      	movs	r2, #0
 8010b30:	469a      	mov	sl, r3
 8010b32:	4693      	mov	fp, r2
 8010b34:	4652      	mov	r2, sl
 8010b36:	465b      	mov	r3, fp
 8010b38:	4640      	mov	r0, r8
 8010b3a:	4649      	mov	r1, r9
 8010b3c:	f7ef fdf4 	bl	8000728 <__aeabi_uldivmod>
 8010b40:	4602      	mov	r2, r0
 8010b42:	460b      	mov	r3, r1
 8010b44:	4613      	mov	r3, r2
 8010b46:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010b4e:	d308      	bcc.n	8010b62 <UART_SetConfig+0x79a>
 8010b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010b56:	d204      	bcs.n	8010b62 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b5e:	60da      	str	r2, [r3, #12]
 8010b60:	e17c      	b.n	8010e5c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010b62:	2301      	movs	r3, #1
 8010b64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010b68:	e178      	b.n	8010e5c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010b6a:	697b      	ldr	r3, [r7, #20]
 8010b6c:	69db      	ldr	r3, [r3, #28]
 8010b6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b72:	f040 80c5 	bne.w	8010d00 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8010b76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010b7a:	2b20      	cmp	r3, #32
 8010b7c:	dc48      	bgt.n	8010c10 <UART_SetConfig+0x848>
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	db7b      	blt.n	8010c7a <UART_SetConfig+0x8b2>
 8010b82:	2b20      	cmp	r3, #32
 8010b84:	d879      	bhi.n	8010c7a <UART_SetConfig+0x8b2>
 8010b86:	a201      	add	r2, pc, #4	@ (adr r2, 8010b8c <UART_SetConfig+0x7c4>)
 8010b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b8c:	08010c17 	.word	0x08010c17
 8010b90:	08010c1f 	.word	0x08010c1f
 8010b94:	08010c7b 	.word	0x08010c7b
 8010b98:	08010c7b 	.word	0x08010c7b
 8010b9c:	08010c27 	.word	0x08010c27
 8010ba0:	08010c7b 	.word	0x08010c7b
 8010ba4:	08010c7b 	.word	0x08010c7b
 8010ba8:	08010c7b 	.word	0x08010c7b
 8010bac:	08010c37 	.word	0x08010c37
 8010bb0:	08010c7b 	.word	0x08010c7b
 8010bb4:	08010c7b 	.word	0x08010c7b
 8010bb8:	08010c7b 	.word	0x08010c7b
 8010bbc:	08010c7b 	.word	0x08010c7b
 8010bc0:	08010c7b 	.word	0x08010c7b
 8010bc4:	08010c7b 	.word	0x08010c7b
 8010bc8:	08010c7b 	.word	0x08010c7b
 8010bcc:	08010c47 	.word	0x08010c47
 8010bd0:	08010c7b 	.word	0x08010c7b
 8010bd4:	08010c7b 	.word	0x08010c7b
 8010bd8:	08010c7b 	.word	0x08010c7b
 8010bdc:	08010c7b 	.word	0x08010c7b
 8010be0:	08010c7b 	.word	0x08010c7b
 8010be4:	08010c7b 	.word	0x08010c7b
 8010be8:	08010c7b 	.word	0x08010c7b
 8010bec:	08010c7b 	.word	0x08010c7b
 8010bf0:	08010c7b 	.word	0x08010c7b
 8010bf4:	08010c7b 	.word	0x08010c7b
 8010bf8:	08010c7b 	.word	0x08010c7b
 8010bfc:	08010c7b 	.word	0x08010c7b
 8010c00:	08010c7b 	.word	0x08010c7b
 8010c04:	08010c7b 	.word	0x08010c7b
 8010c08:	08010c7b 	.word	0x08010c7b
 8010c0c:	08010c6d 	.word	0x08010c6d
 8010c10:	2b40      	cmp	r3, #64	@ 0x40
 8010c12:	d02e      	beq.n	8010c72 <UART_SetConfig+0x8aa>
 8010c14:	e031      	b.n	8010c7a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010c16:	f7fb f9dd 	bl	800bfd4 <HAL_RCC_GetPCLK1Freq>
 8010c1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010c1c:	e033      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010c1e:	f7fb f9ef 	bl	800c000 <HAL_RCC_GetPCLK2Freq>
 8010c22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010c24:	e02f      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f7fc fc1e 	bl	800d46c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c34:	e027      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c36:	f107 0318 	add.w	r3, r7, #24
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f7fc fd6a 	bl	800d714 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010c40:	69fb      	ldr	r3, [r7, #28]
 8010c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c44:	e01f      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010c46:	4b2d      	ldr	r3, [pc, #180]	@ (8010cfc <UART_SetConfig+0x934>)
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f003 0320 	and.w	r3, r3, #32
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d009      	beq.n	8010c66 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010c52:	4b2a      	ldr	r3, [pc, #168]	@ (8010cfc <UART_SetConfig+0x934>)
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	08db      	lsrs	r3, r3, #3
 8010c58:	f003 0303 	and.w	r3, r3, #3
 8010c5c:	4a24      	ldr	r2, [pc, #144]	@ (8010cf0 <UART_SetConfig+0x928>)
 8010c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8010c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010c64:	e00f      	b.n	8010c86 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010c66:	4b22      	ldr	r3, [pc, #136]	@ (8010cf0 <UART_SetConfig+0x928>)
 8010c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c6a:	e00c      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010c6c:	4b21      	ldr	r3, [pc, #132]	@ (8010cf4 <UART_SetConfig+0x92c>)
 8010c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c70:	e009      	b.n	8010c86 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c78:	e005      	b.n	8010c86 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010c7e:	2301      	movs	r3, #1
 8010c80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010c84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	f000 80e7 	beq.w	8010e5c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c92:	4a19      	ldr	r2, [pc, #100]	@ (8010cf8 <UART_SetConfig+0x930>)
 8010c94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010c98:	461a      	mov	r2, r3
 8010c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ca0:	005a      	lsls	r2, r3, #1
 8010ca2:	697b      	ldr	r3, [r7, #20]
 8010ca4:	685b      	ldr	r3, [r3, #4]
 8010ca6:	085b      	lsrs	r3, r3, #1
 8010ca8:	441a      	add	r2, r3
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	685b      	ldr	r3, [r3, #4]
 8010cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cb6:	2b0f      	cmp	r3, #15
 8010cb8:	d916      	bls.n	8010ce8 <UART_SetConfig+0x920>
 8010cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010cc0:	d212      	bcs.n	8010ce8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cc4:	b29b      	uxth	r3, r3
 8010cc6:	f023 030f 	bic.w	r3, r3, #15
 8010cca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cce:	085b      	lsrs	r3, r3, #1
 8010cd0:	b29b      	uxth	r3, r3
 8010cd2:	f003 0307 	and.w	r3, r3, #7
 8010cd6:	b29a      	uxth	r2, r3
 8010cd8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010cda:	4313      	orrs	r3, r2
 8010cdc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010cde:	697b      	ldr	r3, [r7, #20]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010ce4:	60da      	str	r2, [r3, #12]
 8010ce6:	e0b9      	b.n	8010e5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010ce8:	2301      	movs	r3, #1
 8010cea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010cee:	e0b5      	b.n	8010e5c <UART_SetConfig+0xa94>
 8010cf0:	03d09000 	.word	0x03d09000
 8010cf4:	003d0900 	.word	0x003d0900
 8010cf8:	08019db8 	.word	0x08019db8
 8010cfc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010d00:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010d04:	2b20      	cmp	r3, #32
 8010d06:	dc49      	bgt.n	8010d9c <UART_SetConfig+0x9d4>
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	db7c      	blt.n	8010e06 <UART_SetConfig+0xa3e>
 8010d0c:	2b20      	cmp	r3, #32
 8010d0e:	d87a      	bhi.n	8010e06 <UART_SetConfig+0xa3e>
 8010d10:	a201      	add	r2, pc, #4	@ (adr r2, 8010d18 <UART_SetConfig+0x950>)
 8010d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d16:	bf00      	nop
 8010d18:	08010da3 	.word	0x08010da3
 8010d1c:	08010dab 	.word	0x08010dab
 8010d20:	08010e07 	.word	0x08010e07
 8010d24:	08010e07 	.word	0x08010e07
 8010d28:	08010db3 	.word	0x08010db3
 8010d2c:	08010e07 	.word	0x08010e07
 8010d30:	08010e07 	.word	0x08010e07
 8010d34:	08010e07 	.word	0x08010e07
 8010d38:	08010dc3 	.word	0x08010dc3
 8010d3c:	08010e07 	.word	0x08010e07
 8010d40:	08010e07 	.word	0x08010e07
 8010d44:	08010e07 	.word	0x08010e07
 8010d48:	08010e07 	.word	0x08010e07
 8010d4c:	08010e07 	.word	0x08010e07
 8010d50:	08010e07 	.word	0x08010e07
 8010d54:	08010e07 	.word	0x08010e07
 8010d58:	08010dd3 	.word	0x08010dd3
 8010d5c:	08010e07 	.word	0x08010e07
 8010d60:	08010e07 	.word	0x08010e07
 8010d64:	08010e07 	.word	0x08010e07
 8010d68:	08010e07 	.word	0x08010e07
 8010d6c:	08010e07 	.word	0x08010e07
 8010d70:	08010e07 	.word	0x08010e07
 8010d74:	08010e07 	.word	0x08010e07
 8010d78:	08010e07 	.word	0x08010e07
 8010d7c:	08010e07 	.word	0x08010e07
 8010d80:	08010e07 	.word	0x08010e07
 8010d84:	08010e07 	.word	0x08010e07
 8010d88:	08010e07 	.word	0x08010e07
 8010d8c:	08010e07 	.word	0x08010e07
 8010d90:	08010e07 	.word	0x08010e07
 8010d94:	08010e07 	.word	0x08010e07
 8010d98:	08010df9 	.word	0x08010df9
 8010d9c:	2b40      	cmp	r3, #64	@ 0x40
 8010d9e:	d02e      	beq.n	8010dfe <UART_SetConfig+0xa36>
 8010da0:	e031      	b.n	8010e06 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010da2:	f7fb f917 	bl	800bfd4 <HAL_RCC_GetPCLK1Freq>
 8010da6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010da8:	e033      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010daa:	f7fb f929 	bl	800c000 <HAL_RCC_GetPCLK2Freq>
 8010dae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010db0:	e02f      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010db6:	4618      	mov	r0, r3
 8010db8:	f7fc fb58 	bl	800d46c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dc0:	e027      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010dc2:	f107 0318 	add.w	r3, r7, #24
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	f7fc fca4 	bl	800d714 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010dcc:	69fb      	ldr	r3, [r7, #28]
 8010dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dd0:	e01f      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8010e88 <UART_SetConfig+0xac0>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	f003 0320 	and.w	r3, r3, #32
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d009      	beq.n	8010df2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010dde:	4b2a      	ldr	r3, [pc, #168]	@ (8010e88 <UART_SetConfig+0xac0>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	08db      	lsrs	r3, r3, #3
 8010de4:	f003 0303 	and.w	r3, r3, #3
 8010de8:	4a28      	ldr	r2, [pc, #160]	@ (8010e8c <UART_SetConfig+0xac4>)
 8010dea:	fa22 f303 	lsr.w	r3, r2, r3
 8010dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010df0:	e00f      	b.n	8010e12 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010df2:	4b26      	ldr	r3, [pc, #152]	@ (8010e8c <UART_SetConfig+0xac4>)
 8010df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010df6:	e00c      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010df8:	4b25      	ldr	r3, [pc, #148]	@ (8010e90 <UART_SetConfig+0xac8>)
 8010dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dfc:	e009      	b.n	8010e12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010dfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e04:	e005      	b.n	8010e12 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8010e06:	2300      	movs	r3, #0
 8010e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010e0a:	2301      	movs	r3, #1
 8010e0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010e10:	bf00      	nop
    }

    if (pclk != 0U)
 8010e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d021      	beq.n	8010e5c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010e18:	697b      	ldr	r3, [r7, #20]
 8010e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8010e94 <UART_SetConfig+0xacc>)
 8010e1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e22:	461a      	mov	r2, r3
 8010e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e26:	fbb3 f2f2 	udiv	r2, r3, r2
 8010e2a:	697b      	ldr	r3, [r7, #20]
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	085b      	lsrs	r3, r3, #1
 8010e30:	441a      	add	r2, r3
 8010e32:	697b      	ldr	r3, [r7, #20]
 8010e34:	685b      	ldr	r3, [r3, #4]
 8010e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e3e:	2b0f      	cmp	r3, #15
 8010e40:	d909      	bls.n	8010e56 <UART_SetConfig+0xa8e>
 8010e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e48:	d205      	bcs.n	8010e56 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e4c:	b29a      	uxth	r2, r3
 8010e4e:	697b      	ldr	r3, [r7, #20]
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	60da      	str	r2, [r3, #12]
 8010e54:	e002      	b.n	8010e5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010e56:	2301      	movs	r3, #1
 8010e58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010e5c:	697b      	ldr	r3, [r7, #20]
 8010e5e:	2201      	movs	r2, #1
 8010e60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010e64:	697b      	ldr	r3, [r7, #20]
 8010e66:	2201      	movs	r2, #1
 8010e68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010e6c:	697b      	ldr	r3, [r7, #20]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010e72:	697b      	ldr	r3, [r7, #20]
 8010e74:	2200      	movs	r2, #0
 8010e76:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010e78:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3748      	adds	r7, #72	@ 0x48
 8010e80:	46bd      	mov	sp, r7
 8010e82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010e86:	bf00      	nop
 8010e88:	58024400 	.word	0x58024400
 8010e8c:	03d09000 	.word	0x03d09000
 8010e90:	003d0900 	.word	0x003d0900
 8010e94:	08019db8 	.word	0x08019db8

08010e98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010e98:	b480      	push	{r7}
 8010e9a:	b083      	sub	sp, #12
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ea4:	f003 0308 	and.w	r3, r3, #8
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d00a      	beq.n	8010ec2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	685b      	ldr	r3, [r3, #4]
 8010eb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	430a      	orrs	r2, r1
 8010ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ec6:	f003 0301 	and.w	r3, r3, #1
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d00a      	beq.n	8010ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	685b      	ldr	r3, [r3, #4]
 8010ed4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	430a      	orrs	r2, r1
 8010ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ee8:	f003 0302 	and.w	r3, r3, #2
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d00a      	beq.n	8010f06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	685b      	ldr	r3, [r3, #4]
 8010ef6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	430a      	orrs	r2, r1
 8010f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f0a:	f003 0304 	and.w	r3, r3, #4
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d00a      	beq.n	8010f28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	685b      	ldr	r3, [r3, #4]
 8010f18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	430a      	orrs	r2, r1
 8010f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f2c:	f003 0310 	and.w	r3, r3, #16
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d00a      	beq.n	8010f4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	689b      	ldr	r3, [r3, #8]
 8010f3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	430a      	orrs	r2, r1
 8010f48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f4e:	f003 0320 	and.w	r3, r3, #32
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d00a      	beq.n	8010f6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	689b      	ldr	r3, [r3, #8]
 8010f5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	430a      	orrs	r2, r1
 8010f6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d01a      	beq.n	8010fae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	685b      	ldr	r3, [r3, #4]
 8010f7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	430a      	orrs	r2, r1
 8010f8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010f96:	d10a      	bne.n	8010fae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	685b      	ldr	r3, [r3, #4]
 8010f9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	430a      	orrs	r2, r1
 8010fac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d00a      	beq.n	8010fd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	685b      	ldr	r3, [r3, #4]
 8010fc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	430a      	orrs	r2, r1
 8010fce:	605a      	str	r2, [r3, #4]
  }
}
 8010fd0:	bf00      	nop
 8010fd2:	370c      	adds	r7, #12
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fda:	4770      	bx	lr

08010fdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b098      	sub	sp, #96	@ 0x60
 8010fe0:	af02      	add	r7, sp, #8
 8010fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010fec:	f7f7 fa02 	bl	80083f4 <HAL_GetTick>
 8010ff0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f003 0308 	and.w	r3, r3, #8
 8010ffc:	2b08      	cmp	r3, #8
 8010ffe:	d12f      	bne.n	8011060 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011000:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011004:	9300      	str	r3, [sp, #0]
 8011006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011008:	2200      	movs	r2, #0
 801100a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f000 f88e 	bl	8011130 <UART_WaitOnFlagUntilTimeout>
 8011014:	4603      	mov	r3, r0
 8011016:	2b00      	cmp	r3, #0
 8011018:	d022      	beq.n	8011060 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011022:	e853 3f00 	ldrex	r3, [r3]
 8011026:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801102a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801102e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	461a      	mov	r2, r3
 8011036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011038:	647b      	str	r3, [r7, #68]	@ 0x44
 801103a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801103c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801103e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011040:	e841 2300 	strex	r3, r2, [r1]
 8011044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1e6      	bne.n	801101a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	2220      	movs	r2, #32
 8011050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2200      	movs	r2, #0
 8011058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801105c:	2303      	movs	r3, #3
 801105e:	e063      	b.n	8011128 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	f003 0304 	and.w	r3, r3, #4
 801106a:	2b04      	cmp	r3, #4
 801106c:	d149      	bne.n	8011102 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801106e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011072:	9300      	str	r3, [sp, #0]
 8011074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011076:	2200      	movs	r2, #0
 8011078:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f000 f857 	bl	8011130 <UART_WaitOnFlagUntilTimeout>
 8011082:	4603      	mov	r3, r0
 8011084:	2b00      	cmp	r3, #0
 8011086:	d03c      	beq.n	8011102 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011090:	e853 3f00 	ldrex	r3, [r3]
 8011094:	623b      	str	r3, [r7, #32]
   return(result);
 8011096:	6a3b      	ldr	r3, [r7, #32]
 8011098:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801109c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	461a      	mov	r2, r3
 80110a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80110a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80110ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80110ae:	e841 2300 	strex	r3, r2, [r1]
 80110b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80110b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d1e6      	bne.n	8011088 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	3308      	adds	r3, #8
 80110c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110c2:	693b      	ldr	r3, [r7, #16]
 80110c4:	e853 3f00 	ldrex	r3, [r3]
 80110c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f023 0301 	bic.w	r3, r3, #1
 80110d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	3308      	adds	r3, #8
 80110d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110da:	61fa      	str	r2, [r7, #28]
 80110dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110de:	69b9      	ldr	r1, [r7, #24]
 80110e0:	69fa      	ldr	r2, [r7, #28]
 80110e2:	e841 2300 	strex	r3, r2, [r1]
 80110e6:	617b      	str	r3, [r7, #20]
   return(result);
 80110e8:	697b      	ldr	r3, [r7, #20]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d1e5      	bne.n	80110ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	2220      	movs	r2, #32
 80110f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	2200      	movs	r2, #0
 80110fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80110fe:	2303      	movs	r3, #3
 8011100:	e012      	b.n	8011128 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2220      	movs	r2, #32
 8011106:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2220      	movs	r2, #32
 801110e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	2200      	movs	r2, #0
 8011116:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2200      	movs	r2, #0
 801111c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	2200      	movs	r2, #0
 8011122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011126:	2300      	movs	r3, #0
}
 8011128:	4618      	mov	r0, r3
 801112a:	3758      	adds	r7, #88	@ 0x58
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}

08011130 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b084      	sub	sp, #16
 8011134:	af00      	add	r7, sp, #0
 8011136:	60f8      	str	r0, [r7, #12]
 8011138:	60b9      	str	r1, [r7, #8]
 801113a:	603b      	str	r3, [r7, #0]
 801113c:	4613      	mov	r3, r2
 801113e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011140:	e04f      	b.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011142:	69bb      	ldr	r3, [r7, #24]
 8011144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011148:	d04b      	beq.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801114a:	f7f7 f953 	bl	80083f4 <HAL_GetTick>
 801114e:	4602      	mov	r2, r0
 8011150:	683b      	ldr	r3, [r7, #0]
 8011152:	1ad3      	subs	r3, r2, r3
 8011154:	69ba      	ldr	r2, [r7, #24]
 8011156:	429a      	cmp	r2, r3
 8011158:	d302      	bcc.n	8011160 <UART_WaitOnFlagUntilTimeout+0x30>
 801115a:	69bb      	ldr	r3, [r7, #24]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d101      	bne.n	8011164 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011160:	2303      	movs	r3, #3
 8011162:	e04e      	b.n	8011202 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	f003 0304 	and.w	r3, r3, #4
 801116e:	2b00      	cmp	r3, #0
 8011170:	d037      	beq.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011172:	68bb      	ldr	r3, [r7, #8]
 8011174:	2b80      	cmp	r3, #128	@ 0x80
 8011176:	d034      	beq.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011178:	68bb      	ldr	r3, [r7, #8]
 801117a:	2b40      	cmp	r3, #64	@ 0x40
 801117c:	d031      	beq.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	69db      	ldr	r3, [r3, #28]
 8011184:	f003 0308 	and.w	r3, r3, #8
 8011188:	2b08      	cmp	r3, #8
 801118a:	d110      	bne.n	80111ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	2208      	movs	r2, #8
 8011192:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011194:	68f8      	ldr	r0, [r7, #12]
 8011196:	f000 f95b 	bl	8011450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2208      	movs	r2, #8
 801119e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	2200      	movs	r2, #0
 80111a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80111aa:	2301      	movs	r3, #1
 80111ac:	e029      	b.n	8011202 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	69db      	ldr	r3, [r3, #28]
 80111b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80111b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80111bc:	d111      	bne.n	80111e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80111c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80111c8:	68f8      	ldr	r0, [r7, #12]
 80111ca:	f000 f941 	bl	8011450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	2220      	movs	r2, #32
 80111d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	2200      	movs	r2, #0
 80111da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80111de:	2303      	movs	r3, #3
 80111e0:	e00f      	b.n	8011202 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	69da      	ldr	r2, [r3, #28]
 80111e8:	68bb      	ldr	r3, [r7, #8]
 80111ea:	4013      	ands	r3, r2
 80111ec:	68ba      	ldr	r2, [r7, #8]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	bf0c      	ite	eq
 80111f2:	2301      	moveq	r3, #1
 80111f4:	2300      	movne	r3, #0
 80111f6:	b2db      	uxtb	r3, r3
 80111f8:	461a      	mov	r2, r3
 80111fa:	79fb      	ldrb	r3, [r7, #7]
 80111fc:	429a      	cmp	r2, r3
 80111fe:	d0a0      	beq.n	8011142 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011200:	2300      	movs	r3, #0
}
 8011202:	4618      	mov	r0, r3
 8011204:	3710      	adds	r7, #16
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}
	...

0801120c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801120c:	b480      	push	{r7}
 801120e:	b0a3      	sub	sp, #140	@ 0x8c
 8011210:	af00      	add	r7, sp, #0
 8011212:	60f8      	str	r0, [r7, #12]
 8011214:	60b9      	str	r1, [r7, #8]
 8011216:	4613      	mov	r3, r2
 8011218:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	68ba      	ldr	r2, [r7, #8]
 801121e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	88fa      	ldrh	r2, [r7, #6]
 8011224:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	88fa      	ldrh	r2, [r7, #6]
 801122c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	2200      	movs	r2, #0
 8011234:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	689b      	ldr	r3, [r3, #8]
 801123a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801123e:	d10e      	bne.n	801125e <UART_Start_Receive_IT+0x52>
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	691b      	ldr	r3, [r3, #16]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d105      	bne.n	8011254 <UART_Start_Receive_IT+0x48>
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801124e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011252:	e02d      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	22ff      	movs	r2, #255	@ 0xff
 8011258:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801125c:	e028      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	689b      	ldr	r3, [r3, #8]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d10d      	bne.n	8011282 <UART_Start_Receive_IT+0x76>
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	691b      	ldr	r3, [r3, #16]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d104      	bne.n	8011278 <UART_Start_Receive_IT+0x6c>
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	22ff      	movs	r2, #255	@ 0xff
 8011272:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011276:	e01b      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	227f      	movs	r2, #127	@ 0x7f
 801127c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011280:	e016      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	689b      	ldr	r3, [r3, #8]
 8011286:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801128a:	d10d      	bne.n	80112a8 <UART_Start_Receive_IT+0x9c>
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	691b      	ldr	r3, [r3, #16]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d104      	bne.n	801129e <UART_Start_Receive_IT+0x92>
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	227f      	movs	r2, #127	@ 0x7f
 8011298:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801129c:	e008      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	223f      	movs	r2, #63	@ 0x3f
 80112a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80112a6:	e003      	b.n	80112b0 <UART_Start_Receive_IT+0xa4>
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2200      	movs	r2, #0
 80112ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	2222      	movs	r2, #34	@ 0x22
 80112bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	3308      	adds	r3, #8
 80112c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112ca:	e853 3f00 	ldrex	r3, [r3]
 80112ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80112d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80112d2:	f043 0301 	orr.w	r3, r3, #1
 80112d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	3308      	adds	r3, #8
 80112e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80112e4:	673a      	str	r2, [r7, #112]	@ 0x70
 80112e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112e8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80112ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80112ec:	e841 2300 	strex	r3, r2, [r1]
 80112f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80112f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d1e3      	bne.n	80112c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011300:	d14f      	bne.n	80113a2 <UART_Start_Receive_IT+0x196>
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011308:	88fa      	ldrh	r2, [r7, #6]
 801130a:	429a      	cmp	r2, r3
 801130c:	d349      	bcc.n	80113a2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	689b      	ldr	r3, [r3, #8]
 8011312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011316:	d107      	bne.n	8011328 <UART_Start_Receive_IT+0x11c>
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	691b      	ldr	r3, [r3, #16]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d103      	bne.n	8011328 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	4a47      	ldr	r2, [pc, #284]	@ (8011440 <UART_Start_Receive_IT+0x234>)
 8011324:	675a      	str	r2, [r3, #116]	@ 0x74
 8011326:	e002      	b.n	801132e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	4a46      	ldr	r2, [pc, #280]	@ (8011444 <UART_Start_Receive_IT+0x238>)
 801132c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	691b      	ldr	r3, [r3, #16]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d01a      	beq.n	801136c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801133c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801133e:	e853 3f00 	ldrex	r3, [r3]
 8011342:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801134a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	461a      	mov	r2, r3
 8011354:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011358:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801135a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801135c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801135e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011360:	e841 2300 	strex	r3, r2, [r1]
 8011364:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8011366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011368:	2b00      	cmp	r3, #0
 801136a:	d1e4      	bne.n	8011336 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	3308      	adds	r3, #8
 8011372:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011376:	e853 3f00 	ldrex	r3, [r3]
 801137a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801137c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801137e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011382:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	3308      	adds	r3, #8
 801138a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801138c:	64ba      	str	r2, [r7, #72]	@ 0x48
 801138e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011390:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011392:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011394:	e841 2300 	strex	r3, r2, [r1]
 8011398:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801139a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801139c:	2b00      	cmp	r3, #0
 801139e:	d1e5      	bne.n	801136c <UART_Start_Receive_IT+0x160>
 80113a0:	e046      	b.n	8011430 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80113aa:	d107      	bne.n	80113bc <UART_Start_Receive_IT+0x1b0>
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	691b      	ldr	r3, [r3, #16]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d103      	bne.n	80113bc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	4a24      	ldr	r2, [pc, #144]	@ (8011448 <UART_Start_Receive_IT+0x23c>)
 80113b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80113ba:	e002      	b.n	80113c2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	4a23      	ldr	r2, [pc, #140]	@ (801144c <UART_Start_Receive_IT+0x240>)
 80113c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	691b      	ldr	r3, [r3, #16]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d019      	beq.n	80113fe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113d2:	e853 3f00 	ldrex	r3, [r3]
 80113d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80113d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113da:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80113de:	677b      	str	r3, [r7, #116]	@ 0x74
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	461a      	mov	r2, r3
 80113e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80113e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80113ea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80113ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113f0:	e841 2300 	strex	r3, r2, [r1]
 80113f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80113f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d1e6      	bne.n	80113ca <UART_Start_Receive_IT+0x1be>
 80113fc:	e018      	b.n	8011430 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011404:	697b      	ldr	r3, [r7, #20]
 8011406:	e853 3f00 	ldrex	r3, [r3]
 801140a:	613b      	str	r3, [r7, #16]
   return(result);
 801140c:	693b      	ldr	r3, [r7, #16]
 801140e:	f043 0320 	orr.w	r3, r3, #32
 8011412:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	461a      	mov	r2, r3
 801141a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801141c:	623b      	str	r3, [r7, #32]
 801141e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011420:	69f9      	ldr	r1, [r7, #28]
 8011422:	6a3a      	ldr	r2, [r7, #32]
 8011424:	e841 2300 	strex	r3, r2, [r1]
 8011428:	61bb      	str	r3, [r7, #24]
   return(result);
 801142a:	69bb      	ldr	r3, [r7, #24]
 801142c:	2b00      	cmp	r3, #0
 801142e:	d1e6      	bne.n	80113fe <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8011430:	2300      	movs	r3, #0
}
 8011432:	4618      	mov	r0, r3
 8011434:	378c      	adds	r7, #140	@ 0x8c
 8011436:	46bd      	mov	sp, r7
 8011438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143c:	4770      	bx	lr
 801143e:	bf00      	nop
 8011440:	08011c6d 	.word	0x08011c6d
 8011444:	08011909 	.word	0x08011909
 8011448:	08011751 	.word	0x08011751
 801144c:	08011599 	.word	0x08011599

08011450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011450:	b480      	push	{r7}
 8011452:	b095      	sub	sp, #84	@ 0x54
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801145e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011460:	e853 3f00 	ldrex	r3, [r3]
 8011464:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801146c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	461a      	mov	r2, r3
 8011474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011476:	643b      	str	r3, [r7, #64]	@ 0x40
 8011478:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801147a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801147c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801147e:	e841 2300 	strex	r3, r2, [r1]
 8011482:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011486:	2b00      	cmp	r3, #0
 8011488:	d1e6      	bne.n	8011458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	3308      	adds	r3, #8
 8011490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011492:	6a3b      	ldr	r3, [r7, #32]
 8011494:	e853 3f00 	ldrex	r3, [r3]
 8011498:	61fb      	str	r3, [r7, #28]
   return(result);
 801149a:	69fa      	ldr	r2, [r7, #28]
 801149c:	4b1e      	ldr	r3, [pc, #120]	@ (8011518 <UART_EndRxTransfer+0xc8>)
 801149e:	4013      	ands	r3, r2
 80114a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	3308      	adds	r3, #8
 80114a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80114aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80114ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80114b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114b2:	e841 2300 	strex	r3, r2, [r1]
 80114b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80114b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d1e5      	bne.n	801148a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114c2:	2b01      	cmp	r3, #1
 80114c4:	d118      	bne.n	80114f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	e853 3f00 	ldrex	r3, [r3]
 80114d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	f023 0310 	bic.w	r3, r3, #16
 80114da:	647b      	str	r3, [r7, #68]	@ 0x44
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	461a      	mov	r2, r3
 80114e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114e4:	61bb      	str	r3, [r7, #24]
 80114e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114e8:	6979      	ldr	r1, [r7, #20]
 80114ea:	69ba      	ldr	r2, [r7, #24]
 80114ec:	e841 2300 	strex	r3, r2, [r1]
 80114f0:	613b      	str	r3, [r7, #16]
   return(result);
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d1e6      	bne.n	80114c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	2220      	movs	r2, #32
 80114fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	2200      	movs	r2, #0
 8011504:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2200      	movs	r2, #0
 801150a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801150c:	bf00      	nop
 801150e:	3754      	adds	r7, #84	@ 0x54
 8011510:	46bd      	mov	sp, r7
 8011512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011516:	4770      	bx	lr
 8011518:	effffffe 	.word	0xeffffffe

0801151c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801151c:	b580      	push	{r7, lr}
 801151e:	b084      	sub	sp, #16
 8011520:	af00      	add	r7, sp, #0
 8011522:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011528:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	2200      	movs	r2, #0
 801152e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011532:	68f8      	ldr	r0, [r7, #12]
 8011534:	f7fe ff32 	bl	801039c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011538:	bf00      	nop
 801153a:	3710      	adds	r7, #16
 801153c:	46bd      	mov	sp, r7
 801153e:	bd80      	pop	{r7, pc}

08011540 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b088      	sub	sp, #32
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	e853 3f00 	ldrex	r3, [r3]
 8011554:	60bb      	str	r3, [r7, #8]
   return(result);
 8011556:	68bb      	ldr	r3, [r7, #8]
 8011558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801155c:	61fb      	str	r3, [r7, #28]
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	461a      	mov	r2, r3
 8011564:	69fb      	ldr	r3, [r7, #28]
 8011566:	61bb      	str	r3, [r7, #24]
 8011568:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801156a:	6979      	ldr	r1, [r7, #20]
 801156c:	69ba      	ldr	r2, [r7, #24]
 801156e:	e841 2300 	strex	r3, r2, [r1]
 8011572:	613b      	str	r3, [r7, #16]
   return(result);
 8011574:	693b      	ldr	r3, [r7, #16]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d1e6      	bne.n	8011548 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	2220      	movs	r2, #32
 801157e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2200      	movs	r2, #0
 8011586:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011588:	6878      	ldr	r0, [r7, #4]
 801158a:	f7fe fefd 	bl	8010388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801158e:	bf00      	nop
 8011590:	3720      	adds	r7, #32
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}
	...

08011598 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	b09c      	sub	sp, #112	@ 0x70
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80115a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80115b0:	2b22      	cmp	r3, #34	@ 0x22
 80115b2:	f040 80be 	bne.w	8011732 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80115c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80115c4:	b2d9      	uxtb	r1, r3
 80115c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80115ca:	b2da      	uxtb	r2, r3
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115d0:	400a      	ands	r2, r1
 80115d2:	b2d2      	uxtb	r2, r2
 80115d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115da:	1c5a      	adds	r2, r3, #1
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80115e6:	b29b      	uxth	r3, r3
 80115e8:	3b01      	subs	r3, #1
 80115ea:	b29a      	uxth	r2, r3
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80115f8:	b29b      	uxth	r3, r3
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	f040 80a1 	bne.w	8011742 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011608:	e853 3f00 	ldrex	r3, [r3]
 801160c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801160e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011610:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011614:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	461a      	mov	r2, r3
 801161c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801161e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011620:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011622:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011624:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011626:	e841 2300 	strex	r3, r2, [r1]
 801162a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801162c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801162e:	2b00      	cmp	r3, #0
 8011630:	d1e6      	bne.n	8011600 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	3308      	adds	r3, #8
 8011638:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801163a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801163c:	e853 3f00 	ldrex	r3, [r3]
 8011640:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011644:	f023 0301 	bic.w	r3, r3, #1
 8011648:	667b      	str	r3, [r7, #100]	@ 0x64
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	3308      	adds	r3, #8
 8011650:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011652:	647a      	str	r2, [r7, #68]	@ 0x44
 8011654:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011656:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011658:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801165a:	e841 2300 	strex	r3, r2, [r1]
 801165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011662:	2b00      	cmp	r3, #0
 8011664:	d1e5      	bne.n	8011632 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2220      	movs	r2, #32
 801166a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2200      	movs	r2, #0
 8011672:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	2200      	movs	r2, #0
 8011678:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	4a33      	ldr	r2, [pc, #204]	@ (801174c <UART_RxISR_8BIT+0x1b4>)
 8011680:	4293      	cmp	r3, r2
 8011682:	d01f      	beq.n	80116c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	685b      	ldr	r3, [r3, #4]
 801168a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801168e:	2b00      	cmp	r3, #0
 8011690:	d018      	beq.n	80116c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801169a:	e853 3f00 	ldrex	r3, [r3]
 801169e:	623b      	str	r3, [r7, #32]
   return(result);
 80116a0:	6a3b      	ldr	r3, [r7, #32]
 80116a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80116a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	461a      	mov	r2, r3
 80116ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80116b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80116b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80116b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80116b8:	e841 2300 	strex	r3, r2, [r1]
 80116bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80116be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d1e6      	bne.n	8011692 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116c8:	2b01      	cmp	r3, #1
 80116ca:	d12e      	bne.n	801172a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	2200      	movs	r2, #0
 80116d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	e853 3f00 	ldrex	r3, [r3]
 80116de:	60fb      	str	r3, [r7, #12]
   return(result);
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	f023 0310 	bic.w	r3, r3, #16
 80116e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	461a      	mov	r2, r3
 80116ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80116f0:	61fb      	str	r3, [r7, #28]
 80116f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116f4:	69b9      	ldr	r1, [r7, #24]
 80116f6:	69fa      	ldr	r2, [r7, #28]
 80116f8:	e841 2300 	strex	r3, r2, [r1]
 80116fc:	617b      	str	r3, [r7, #20]
   return(result);
 80116fe:	697b      	ldr	r3, [r7, #20]
 8011700:	2b00      	cmp	r3, #0
 8011702:	d1e6      	bne.n	80116d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	69db      	ldr	r3, [r3, #28]
 801170a:	f003 0310 	and.w	r3, r3, #16
 801170e:	2b10      	cmp	r3, #16
 8011710:	d103      	bne.n	801171a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	2210      	movs	r2, #16
 8011718:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011720:	4619      	mov	r1, r3
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f7fe fe44 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011728:	e00b      	b.n	8011742 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801172a:	6878      	ldr	r0, [r7, #4]
 801172c:	f7f1 f9ba 	bl	8002aa4 <HAL_UART_RxCpltCallback>
}
 8011730:	e007      	b.n	8011742 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	699a      	ldr	r2, [r3, #24]
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f042 0208 	orr.w	r2, r2, #8
 8011740:	619a      	str	r2, [r3, #24]
}
 8011742:	bf00      	nop
 8011744:	3770      	adds	r7, #112	@ 0x70
 8011746:	46bd      	mov	sp, r7
 8011748:	bd80      	pop	{r7, pc}
 801174a:	bf00      	nop
 801174c:	58000c00 	.word	0x58000c00

08011750 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b09c      	sub	sp, #112	@ 0x70
 8011754:	af00      	add	r7, sp, #0
 8011756:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801175e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011768:	2b22      	cmp	r3, #34	@ 0x22
 801176a:	f040 80be 	bne.w	80118ea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011774:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801177c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801177e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8011782:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011786:	4013      	ands	r3, r2
 8011788:	b29a      	uxth	r2, r3
 801178a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801178c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011792:	1c9a      	adds	r2, r3, #2
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801179e:	b29b      	uxth	r3, r3
 80117a0:	3b01      	subs	r3, #1
 80117a2:	b29a      	uxth	r2, r3
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80117b0:	b29b      	uxth	r3, r3
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	f040 80a1 	bne.w	80118fa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80117c0:	e853 3f00 	ldrex	r3, [r3]
 80117c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80117c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80117c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80117cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	461a      	mov	r2, r3
 80117d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80117d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80117d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80117dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80117de:	e841 2300 	strex	r3, r2, [r1]
 80117e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80117e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d1e6      	bne.n	80117b8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	3308      	adds	r3, #8
 80117f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117f4:	e853 3f00 	ldrex	r3, [r3]
 80117f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80117fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117fc:	f023 0301 	bic.w	r3, r3, #1
 8011800:	663b      	str	r3, [r7, #96]	@ 0x60
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	3308      	adds	r3, #8
 8011808:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801180a:	643a      	str	r2, [r7, #64]	@ 0x40
 801180c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801180e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011810:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011812:	e841 2300 	strex	r3, r2, [r1]
 8011816:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801181a:	2b00      	cmp	r3, #0
 801181c:	d1e5      	bne.n	80117ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	2220      	movs	r2, #32
 8011822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	2200      	movs	r2, #0
 801182a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2200      	movs	r2, #0
 8011830:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	4a33      	ldr	r2, [pc, #204]	@ (8011904 <UART_RxISR_16BIT+0x1b4>)
 8011838:	4293      	cmp	r3, r2
 801183a:	d01f      	beq.n	801187c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	685b      	ldr	r3, [r3, #4]
 8011842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011846:	2b00      	cmp	r3, #0
 8011848:	d018      	beq.n	801187c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011850:	6a3b      	ldr	r3, [r7, #32]
 8011852:	e853 3f00 	ldrex	r3, [r3]
 8011856:	61fb      	str	r3, [r7, #28]
   return(result);
 8011858:	69fb      	ldr	r3, [r7, #28]
 801185a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801185e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	461a      	mov	r2, r3
 8011866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011868:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801186a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801186c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801186e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011870:	e841 2300 	strex	r3, r2, [r1]
 8011874:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011878:	2b00      	cmp	r3, #0
 801187a:	d1e6      	bne.n	801184a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011880:	2b01      	cmp	r3, #1
 8011882:	d12e      	bne.n	80118e2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	2200      	movs	r2, #0
 8011888:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	e853 3f00 	ldrex	r3, [r3]
 8011896:	60bb      	str	r3, [r7, #8]
   return(result);
 8011898:	68bb      	ldr	r3, [r7, #8]
 801189a:	f023 0310 	bic.w	r3, r3, #16
 801189e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	461a      	mov	r2, r3
 80118a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80118a8:	61bb      	str	r3, [r7, #24]
 80118aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118ac:	6979      	ldr	r1, [r7, #20]
 80118ae:	69ba      	ldr	r2, [r7, #24]
 80118b0:	e841 2300 	strex	r3, r2, [r1]
 80118b4:	613b      	str	r3, [r7, #16]
   return(result);
 80118b6:	693b      	ldr	r3, [r7, #16]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d1e6      	bne.n	801188a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	69db      	ldr	r3, [r3, #28]
 80118c2:	f003 0310 	and.w	r3, r3, #16
 80118c6:	2b10      	cmp	r3, #16
 80118c8:	d103      	bne.n	80118d2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	2210      	movs	r2, #16
 80118d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80118d8:	4619      	mov	r1, r3
 80118da:	6878      	ldr	r0, [r7, #4]
 80118dc:	f7fe fd68 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80118e0:	e00b      	b.n	80118fa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f7f1 f8de 	bl	8002aa4 <HAL_UART_RxCpltCallback>
}
 80118e8:	e007      	b.n	80118fa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	699a      	ldr	r2, [r3, #24]
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	f042 0208 	orr.w	r2, r2, #8
 80118f8:	619a      	str	r2, [r3, #24]
}
 80118fa:	bf00      	nop
 80118fc:	3770      	adds	r7, #112	@ 0x70
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}
 8011902:	bf00      	nop
 8011904:	58000c00 	.word	0x58000c00

08011908 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b0ac      	sub	sp, #176	@ 0xb0
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011916:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	69db      	ldr	r3, [r3, #28]
 8011920:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	689b      	ldr	r3, [r3, #8]
 8011934:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801193e:	2b22      	cmp	r3, #34	@ 0x22
 8011940:	f040 8181 	bne.w	8011c46 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801194a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801194e:	e124      	b.n	8011b9a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011956:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801195a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801195e:	b2d9      	uxtb	r1, r3
 8011960:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8011964:	b2da      	uxtb	r2, r3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801196a:	400a      	ands	r2, r1
 801196c:	b2d2      	uxtb	r2, r2
 801196e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011974:	1c5a      	adds	r2, r3, #1
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011980:	b29b      	uxth	r3, r3
 8011982:	3b01      	subs	r3, #1
 8011984:	b29a      	uxth	r2, r3
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	69db      	ldr	r3, [r3, #28]
 8011992:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801199a:	f003 0307 	and.w	r3, r3, #7
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d053      	beq.n	8011a4a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80119a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119a6:	f003 0301 	and.w	r3, r3, #1
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d011      	beq.n	80119d2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80119ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80119b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d00b      	beq.n	80119d2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	2201      	movs	r2, #1
 80119c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80119c8:	f043 0201 	orr.w	r2, r3, #1
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80119d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119d6:	f003 0302 	and.w	r3, r3, #2
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d011      	beq.n	8011a02 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80119de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80119e2:	f003 0301 	and.w	r3, r3, #1
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d00b      	beq.n	8011a02 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	2202      	movs	r2, #2
 80119f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80119f8:	f043 0204 	orr.w	r2, r3, #4
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a06:	f003 0304 	and.w	r3, r3, #4
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d011      	beq.n	8011a32 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8011a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011a12:	f003 0301 	and.w	r3, r3, #1
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d00b      	beq.n	8011a32 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	2204      	movs	r2, #4
 8011a20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a28:	f043 0202 	orr.w	r2, r3, #2
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d006      	beq.n	8011a4a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011a3c:	6878      	ldr	r0, [r7, #4]
 8011a3e:	f7fe fcad 	bl	801039c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2200      	movs	r2, #0
 8011a46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011a50:	b29b      	uxth	r3, r3
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	f040 80a1 	bne.w	8011b9a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011a60:	e853 3f00 	ldrex	r3, [r3]
 8011a64:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8011a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011a6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	461a      	mov	r2, r3
 8011a76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011a7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011a7c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a7e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011a80:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011a82:	e841 2300 	strex	r3, r2, [r1]
 8011a86:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011a88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d1e4      	bne.n	8011a58 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	3308      	adds	r3, #8
 8011a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011a98:	e853 3f00 	ldrex	r3, [r3]
 8011a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8011a9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011aa0:	4b6f      	ldr	r3, [pc, #444]	@ (8011c60 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8011aa2:	4013      	ands	r3, r2
 8011aa4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	3308      	adds	r3, #8
 8011aae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011ab2:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011ab4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ab6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011ab8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011aba:	e841 2300 	strex	r3, r2, [r1]
 8011abe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d1e3      	bne.n	8011a8e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	2220      	movs	r2, #32
 8011aca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	4a61      	ldr	r2, [pc, #388]	@ (8011c64 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8011ae0:	4293      	cmp	r3, r2
 8011ae2:	d021      	beq.n	8011b28 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	685b      	ldr	r3, [r3, #4]
 8011aea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d01a      	beq.n	8011b28 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011afa:	e853 3f00 	ldrex	r3, [r3]
 8011afe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011b00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011b06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	461a      	mov	r2, r3
 8011b10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011b14:	657b      	str	r3, [r7, #84]	@ 0x54
 8011b16:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b18:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011b1a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011b1c:	e841 2300 	strex	r3, r2, [r1]
 8011b20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d1e4      	bne.n	8011af2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d130      	bne.n	8011b92 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	2200      	movs	r2, #0
 8011b34:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b3e:	e853 3f00 	ldrex	r3, [r3]
 8011b42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b46:	f023 0310 	bic.w	r3, r3, #16
 8011b4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	461a      	mov	r2, r3
 8011b54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b58:	643b      	str	r3, [r7, #64]	@ 0x40
 8011b5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011b5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011b60:	e841 2300 	strex	r3, r2, [r1]
 8011b64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d1e4      	bne.n	8011b36 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	69db      	ldr	r3, [r3, #28]
 8011b72:	f003 0310 	and.w	r3, r3, #16
 8011b76:	2b10      	cmp	r3, #16
 8011b78:	d103      	bne.n	8011b82 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	2210      	movs	r2, #16
 8011b80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011b88:	4619      	mov	r1, r3
 8011b8a:	6878      	ldr	r0, [r7, #4]
 8011b8c:	f7fe fc10 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011b90:	e00e      	b.n	8011bb0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f7f0 ff86 	bl	8002aa4 <HAL_UART_RxCpltCallback>
        break;
 8011b98:	e00a      	b.n	8011bb0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011b9a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d006      	beq.n	8011bb0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8011ba2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ba6:	f003 0320 	and.w	r3, r3, #32
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	f47f aed0 	bne.w	8011950 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011bb6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011bba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d049      	beq.n	8011c56 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011bc8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	d242      	bcs.n	8011c56 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	3308      	adds	r3, #8
 8011bd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bd8:	6a3b      	ldr	r3, [r7, #32]
 8011bda:	e853 3f00 	ldrex	r3, [r3]
 8011bde:	61fb      	str	r3, [r7, #28]
   return(result);
 8011be0:	69fb      	ldr	r3, [r7, #28]
 8011be2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011be6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	3308      	adds	r3, #8
 8011bf0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011bfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011bfc:	e841 2300 	strex	r3, r2, [r1]
 8011c00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d1e3      	bne.n	8011bd0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	4a17      	ldr	r2, [pc, #92]	@ (8011c68 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8011c0c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	e853 3f00 	ldrex	r3, [r3]
 8011c1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	f043 0320 	orr.w	r3, r3, #32
 8011c22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	461a      	mov	r2, r3
 8011c2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011c30:	61bb      	str	r3, [r7, #24]
 8011c32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c34:	6979      	ldr	r1, [r7, #20]
 8011c36:	69ba      	ldr	r2, [r7, #24]
 8011c38:	e841 2300 	strex	r3, r2, [r1]
 8011c3c:	613b      	str	r3, [r7, #16]
   return(result);
 8011c3e:	693b      	ldr	r3, [r7, #16]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d1e4      	bne.n	8011c0e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011c44:	e007      	b.n	8011c56 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	699a      	ldr	r2, [r3, #24]
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	f042 0208 	orr.w	r2, r2, #8
 8011c54:	619a      	str	r2, [r3, #24]
}
 8011c56:	bf00      	nop
 8011c58:	37b0      	adds	r7, #176	@ 0xb0
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	bd80      	pop	{r7, pc}
 8011c5e:	bf00      	nop
 8011c60:	effffffe 	.word	0xeffffffe
 8011c64:	58000c00 	.word	0x58000c00
 8011c68:	08011599 	.word	0x08011599

08011c6c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b0ae      	sub	sp, #184	@ 0xb8
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011c7a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	69db      	ldr	r3, [r3, #28]
 8011c84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	689b      	ldr	r3, [r3, #8]
 8011c98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011ca2:	2b22      	cmp	r3, #34	@ 0x22
 8011ca4:	f040 8185 	bne.w	8011fb2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011cae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011cb2:	e128      	b.n	8011f06 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011cc6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011cca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8011cce:	4013      	ands	r3, r2
 8011cd0:	b29a      	uxth	r2, r3
 8011cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011cd6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cdc:	1c9a      	adds	r2, r3, #2
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011ce8:	b29b      	uxth	r3, r3
 8011cea:	3b01      	subs	r3, #1
 8011cec:	b29a      	uxth	r2, r3
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	69db      	ldr	r3, [r3, #28]
 8011cfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011d02:	f003 0307 	and.w	r3, r3, #7
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d053      	beq.n	8011db2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011d0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011d0e:	f003 0301 	and.w	r3, r3, #1
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d011      	beq.n	8011d3a <UART_RxISR_16BIT_FIFOEN+0xce>
 8011d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d00b      	beq.n	8011d3a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	2201      	movs	r2, #1
 8011d28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d30:	f043 0201 	orr.w	r2, r3, #1
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011d3e:	f003 0302 	and.w	r3, r3, #2
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d011      	beq.n	8011d6a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011d46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011d4a:	f003 0301 	and.w	r3, r3, #1
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d00b      	beq.n	8011d6a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	2202      	movs	r2, #2
 8011d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d60:	f043 0204 	orr.w	r2, r3, #4
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011d6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011d6e:	f003 0304 	and.w	r3, r3, #4
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d011      	beq.n	8011d9a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011d76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011d7a:	f003 0301 	and.w	r3, r3, #1
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d00b      	beq.n	8011d9a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	2204      	movs	r2, #4
 8011d88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d90:	f043 0202 	orr.w	r2, r3, #2
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d006      	beq.n	8011db2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011da4:	6878      	ldr	r0, [r7, #4]
 8011da6:	f7fe faf9 	bl	801039c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	2200      	movs	r2, #0
 8011dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011db8:	b29b      	uxth	r3, r3
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	f040 80a3 	bne.w	8011f06 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011dc8:	e853 3f00 	ldrex	r3, [r3]
 8011dcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011dce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011dd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	461a      	mov	r2, r3
 8011dde:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011de2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011de6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011de8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011dea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011dee:	e841 2300 	strex	r3, r2, [r1]
 8011df2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d1e2      	bne.n	8011dc0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	3308      	adds	r3, #8
 8011e00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011e04:	e853 3f00 	ldrex	r3, [r3]
 8011e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011e0a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011e0c:	4b6f      	ldr	r3, [pc, #444]	@ (8011fcc <UART_RxISR_16BIT_FIFOEN+0x360>)
 8011e0e:	4013      	ands	r3, r2
 8011e10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	681b      	ldr	r3, [r3, #0]
 8011e18:	3308      	adds	r3, #8
 8011e1a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8011e1e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011e20:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e22:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011e24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011e26:	e841 2300 	strex	r3, r2, [r1]
 8011e2a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d1e3      	bne.n	8011dfa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	2220      	movs	r2, #32
 8011e36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	2200      	movs	r2, #0
 8011e44:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	4a61      	ldr	r2, [pc, #388]	@ (8011fd0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8011e4c:	4293      	cmp	r3, r2
 8011e4e:	d021      	beq.n	8011e94 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	685b      	ldr	r3, [r3, #4]
 8011e56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d01a      	beq.n	8011e94 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e66:	e853 3f00 	ldrex	r3, [r3]
 8011e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011e72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	461a      	mov	r2, r3
 8011e7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011e80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011e82:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011e86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011e88:	e841 2300 	strex	r3, r2, [r1]
 8011e8c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011e8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d1e4      	bne.n	8011e5e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e98:	2b01      	cmp	r3, #1
 8011e9a:	d130      	bne.n	8011efe <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011eaa:	e853 3f00 	ldrex	r3, [r3]
 8011eae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eb2:	f023 0310 	bic.w	r3, r3, #16
 8011eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	461a      	mov	r2, r3
 8011ec0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011ec4:	647b      	str	r3, [r7, #68]	@ 0x44
 8011ec6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ec8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011eca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011ecc:	e841 2300 	strex	r3, r2, [r1]
 8011ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d1e4      	bne.n	8011ea2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	69db      	ldr	r3, [r3, #28]
 8011ede:	f003 0310 	and.w	r3, r3, #16
 8011ee2:	2b10      	cmp	r3, #16
 8011ee4:	d103      	bne.n	8011eee <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	2210      	movs	r2, #16
 8011eec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	6878      	ldr	r0, [r7, #4]
 8011ef8:	f7fe fa5a 	bl	80103b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011efc:	e00e      	b.n	8011f1c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8011efe:	6878      	ldr	r0, [r7, #4]
 8011f00:	f7f0 fdd0 	bl	8002aa4 <HAL_UART_RxCpltCallback>
        break;
 8011f04:	e00a      	b.n	8011f1c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011f06:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d006      	beq.n	8011f1c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8011f0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011f12:	f003 0320 	and.w	r3, r3, #32
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	f47f aecc 	bne.w	8011cb4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011f22:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011f26:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d049      	beq.n	8011fc2 <UART_RxISR_16BIT_FIFOEN+0x356>
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011f34:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011f38:	429a      	cmp	r2, r3
 8011f3a:	d242      	bcs.n	8011fc2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	3308      	adds	r3, #8
 8011f42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f46:	e853 3f00 	ldrex	r3, [r3]
 8011f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8011f4c:	6a3b      	ldr	r3, [r7, #32]
 8011f4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011f52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	3308      	adds	r3, #8
 8011f5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8011f60:	633a      	str	r2, [r7, #48]	@ 0x30
 8011f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f68:	e841 2300 	strex	r3, r2, [r1]
 8011f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d1e3      	bne.n	8011f3c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	4a17      	ldr	r2, [pc, #92]	@ (8011fd4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8011f78:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f80:	693b      	ldr	r3, [r7, #16]
 8011f82:	e853 3f00 	ldrex	r3, [r3]
 8011f86:	60fb      	str	r3, [r7, #12]
   return(result);
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	f043 0320 	orr.w	r3, r3, #32
 8011f8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	461a      	mov	r2, r3
 8011f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011f9c:	61fb      	str	r3, [r7, #28]
 8011f9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fa0:	69b9      	ldr	r1, [r7, #24]
 8011fa2:	69fa      	ldr	r2, [r7, #28]
 8011fa4:	e841 2300 	strex	r3, r2, [r1]
 8011fa8:	617b      	str	r3, [r7, #20]
   return(result);
 8011faa:	697b      	ldr	r3, [r7, #20]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d1e4      	bne.n	8011f7a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011fb0:	e007      	b.n	8011fc2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	699a      	ldr	r2, [r3, #24]
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	f042 0208 	orr.w	r2, r2, #8
 8011fc0:	619a      	str	r2, [r3, #24]
}
 8011fc2:	bf00      	nop
 8011fc4:	37b8      	adds	r7, #184	@ 0xb8
 8011fc6:	46bd      	mov	sp, r7
 8011fc8:	bd80      	pop	{r7, pc}
 8011fca:	bf00      	nop
 8011fcc:	effffffe 	.word	0xeffffffe
 8011fd0:	58000c00 	.word	0x58000c00
 8011fd4:	08011751 	.word	0x08011751

08011fd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011fd8:	b480      	push	{r7}
 8011fda:	b083      	sub	sp, #12
 8011fdc:	af00      	add	r7, sp, #0
 8011fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011fe0:	bf00      	nop
 8011fe2:	370c      	adds	r7, #12
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fea:	4770      	bx	lr

08011fec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011fec:	b480      	push	{r7}
 8011fee:	b083      	sub	sp, #12
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011ff4:	bf00      	nop
 8011ff6:	370c      	adds	r7, #12
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffe:	4770      	bx	lr

08012000 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012000:	b480      	push	{r7}
 8012002:	b083      	sub	sp, #12
 8012004:	af00      	add	r7, sp, #0
 8012006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012008:	bf00      	nop
 801200a:	370c      	adds	r7, #12
 801200c:	46bd      	mov	sp, r7
 801200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012012:	4770      	bx	lr

08012014 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012014:	b480      	push	{r7}
 8012016:	b085      	sub	sp, #20
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012022:	2b01      	cmp	r3, #1
 8012024:	d101      	bne.n	801202a <HAL_UARTEx_DisableFifoMode+0x16>
 8012026:	2302      	movs	r3, #2
 8012028:	e027      	b.n	801207a <HAL_UARTEx_DisableFifoMode+0x66>
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	2201      	movs	r2, #1
 801202e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2224      	movs	r2, #36	@ 0x24
 8012036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	681a      	ldr	r2, [r3, #0]
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	f022 0201 	bic.w	r2, r2, #1
 8012050:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012058:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2200      	movs	r2, #0
 801205e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	68fa      	ldr	r2, [r7, #12]
 8012066:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	2220      	movs	r2, #32
 801206c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	2200      	movs	r2, #0
 8012074:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012078:	2300      	movs	r3, #0
}
 801207a:	4618      	mov	r0, r3
 801207c:	3714      	adds	r7, #20
 801207e:	46bd      	mov	sp, r7
 8012080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012084:	4770      	bx	lr

08012086 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012086:	b580      	push	{r7, lr}
 8012088:	b084      	sub	sp, #16
 801208a:	af00      	add	r7, sp, #0
 801208c:	6078      	str	r0, [r7, #4]
 801208e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012096:	2b01      	cmp	r3, #1
 8012098:	d101      	bne.n	801209e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801209a:	2302      	movs	r3, #2
 801209c:	e02d      	b.n	80120fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	2201      	movs	r2, #1
 80120a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	2224      	movs	r2, #36	@ 0x24
 80120aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	681a      	ldr	r2, [r3, #0]
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	f022 0201 	bic.w	r2, r2, #1
 80120c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	689b      	ldr	r3, [r3, #8]
 80120cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	683a      	ldr	r2, [r7, #0]
 80120d6:	430a      	orrs	r2, r1
 80120d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80120da:	6878      	ldr	r0, [r7, #4]
 80120dc:	f000 f850 	bl	8012180 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	68fa      	ldr	r2, [r7, #12]
 80120e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	2220      	movs	r2, #32
 80120ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2200      	movs	r2, #0
 80120f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80120f8:	2300      	movs	r3, #0
}
 80120fa:	4618      	mov	r0, r3
 80120fc:	3710      	adds	r7, #16
 80120fe:	46bd      	mov	sp, r7
 8012100:	bd80      	pop	{r7, pc}

08012102 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012102:	b580      	push	{r7, lr}
 8012104:	b084      	sub	sp, #16
 8012106:	af00      	add	r7, sp, #0
 8012108:	6078      	str	r0, [r7, #4]
 801210a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012112:	2b01      	cmp	r3, #1
 8012114:	d101      	bne.n	801211a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012116:	2302      	movs	r3, #2
 8012118:	e02d      	b.n	8012176 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2201      	movs	r2, #1
 801211e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	2224      	movs	r2, #36	@ 0x24
 8012126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	681a      	ldr	r2, [r3, #0]
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	f022 0201 	bic.w	r2, r2, #1
 8012140:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	689b      	ldr	r3, [r3, #8]
 8012148:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	683a      	ldr	r2, [r7, #0]
 8012152:	430a      	orrs	r2, r1
 8012154:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012156:	6878      	ldr	r0, [r7, #4]
 8012158:	f000 f812 	bl	8012180 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	68fa      	ldr	r2, [r7, #12]
 8012162:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2220      	movs	r2, #32
 8012168:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	2200      	movs	r2, #0
 8012170:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012174:	2300      	movs	r3, #0
}
 8012176:	4618      	mov	r0, r3
 8012178:	3710      	adds	r7, #16
 801217a:	46bd      	mov	sp, r7
 801217c:	bd80      	pop	{r7, pc}
	...

08012180 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012180:	b480      	push	{r7}
 8012182:	b085      	sub	sp, #20
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801218c:	2b00      	cmp	r3, #0
 801218e:	d108      	bne.n	80121a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2201      	movs	r2, #1
 8012194:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	2201      	movs	r2, #1
 801219c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80121a0:	e031      	b.n	8012206 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80121a2:	2310      	movs	r3, #16
 80121a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80121a6:	2310      	movs	r3, #16
 80121a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	689b      	ldr	r3, [r3, #8]
 80121b0:	0e5b      	lsrs	r3, r3, #25
 80121b2:	b2db      	uxtb	r3, r3
 80121b4:	f003 0307 	and.w	r3, r3, #7
 80121b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	689b      	ldr	r3, [r3, #8]
 80121c0:	0f5b      	lsrs	r3, r3, #29
 80121c2:	b2db      	uxtb	r3, r3
 80121c4:	f003 0307 	and.w	r3, r3, #7
 80121c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80121ca:	7bbb      	ldrb	r3, [r7, #14]
 80121cc:	7b3a      	ldrb	r2, [r7, #12]
 80121ce:	4911      	ldr	r1, [pc, #68]	@ (8012214 <UARTEx_SetNbDataToProcess+0x94>)
 80121d0:	5c8a      	ldrb	r2, [r1, r2]
 80121d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80121d6:	7b3a      	ldrb	r2, [r7, #12]
 80121d8:	490f      	ldr	r1, [pc, #60]	@ (8012218 <UARTEx_SetNbDataToProcess+0x98>)
 80121da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80121dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80121e0:	b29a      	uxth	r2, r3
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80121e8:	7bfb      	ldrb	r3, [r7, #15]
 80121ea:	7b7a      	ldrb	r2, [r7, #13]
 80121ec:	4909      	ldr	r1, [pc, #36]	@ (8012214 <UARTEx_SetNbDataToProcess+0x94>)
 80121ee:	5c8a      	ldrb	r2, [r1, r2]
 80121f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80121f4:	7b7a      	ldrb	r2, [r7, #13]
 80121f6:	4908      	ldr	r1, [pc, #32]	@ (8012218 <UARTEx_SetNbDataToProcess+0x98>)
 80121f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80121fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80121fe:	b29a      	uxth	r2, r3
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012206:	bf00      	nop
 8012208:	3714      	adds	r7, #20
 801220a:	46bd      	mov	sp, r7
 801220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012210:	4770      	bx	lr
 8012212:	bf00      	nop
 8012214:	08019dd0 	.word	0x08019dd0
 8012218:	08019dd8 	.word	0x08019dd8

0801221c <atof>:
 801221c:	2100      	movs	r1, #0
 801221e:	f000 bdbf 	b.w	8012da0 <strtod>

08012222 <atoi>:
 8012222:	220a      	movs	r2, #10
 8012224:	2100      	movs	r1, #0
 8012226:	f000 be43 	b.w	8012eb0 <strtol>

0801222a <sulp>:
 801222a:	b570      	push	{r4, r5, r6, lr}
 801222c:	4604      	mov	r4, r0
 801222e:	460d      	mov	r5, r1
 8012230:	4616      	mov	r6, r2
 8012232:	ec45 4b10 	vmov	d0, r4, r5
 8012236:	f003 fd41 	bl	8015cbc <__ulp>
 801223a:	b17e      	cbz	r6, 801225c <sulp+0x32>
 801223c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012240:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012244:	2b00      	cmp	r3, #0
 8012246:	dd09      	ble.n	801225c <sulp+0x32>
 8012248:	051b      	lsls	r3, r3, #20
 801224a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801224e:	2000      	movs	r0, #0
 8012250:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8012254:	ec41 0b17 	vmov	d7, r0, r1
 8012258:	ee20 0b07 	vmul.f64	d0, d0, d7
 801225c:	bd70      	pop	{r4, r5, r6, pc}
	...

08012260 <_strtod_l>:
 8012260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012264:	ed2d 8b0a 	vpush	{d8-d12}
 8012268:	b097      	sub	sp, #92	@ 0x5c
 801226a:	4688      	mov	r8, r1
 801226c:	920e      	str	r2, [sp, #56]	@ 0x38
 801226e:	2200      	movs	r2, #0
 8012270:	9212      	str	r2, [sp, #72]	@ 0x48
 8012272:	9005      	str	r0, [sp, #20]
 8012274:	f04f 0a00 	mov.w	sl, #0
 8012278:	f04f 0b00 	mov.w	fp, #0
 801227c:	460a      	mov	r2, r1
 801227e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012280:	7811      	ldrb	r1, [r2, #0]
 8012282:	292b      	cmp	r1, #43	@ 0x2b
 8012284:	d04c      	beq.n	8012320 <_strtod_l+0xc0>
 8012286:	d839      	bhi.n	80122fc <_strtod_l+0x9c>
 8012288:	290d      	cmp	r1, #13
 801228a:	d833      	bhi.n	80122f4 <_strtod_l+0x94>
 801228c:	2908      	cmp	r1, #8
 801228e:	d833      	bhi.n	80122f8 <_strtod_l+0x98>
 8012290:	2900      	cmp	r1, #0
 8012292:	d03c      	beq.n	801230e <_strtod_l+0xae>
 8012294:	2200      	movs	r2, #0
 8012296:	9208      	str	r2, [sp, #32]
 8012298:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801229a:	782a      	ldrb	r2, [r5, #0]
 801229c:	2a30      	cmp	r2, #48	@ 0x30
 801229e:	f040 80b7 	bne.w	8012410 <_strtod_l+0x1b0>
 80122a2:	786a      	ldrb	r2, [r5, #1]
 80122a4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80122a8:	2a58      	cmp	r2, #88	@ 0x58
 80122aa:	d170      	bne.n	801238e <_strtod_l+0x12e>
 80122ac:	9302      	str	r3, [sp, #8]
 80122ae:	9b08      	ldr	r3, [sp, #32]
 80122b0:	9301      	str	r3, [sp, #4]
 80122b2:	ab12      	add	r3, sp, #72	@ 0x48
 80122b4:	9300      	str	r3, [sp, #0]
 80122b6:	4a90      	ldr	r2, [pc, #576]	@ (80124f8 <_strtod_l+0x298>)
 80122b8:	9805      	ldr	r0, [sp, #20]
 80122ba:	ab13      	add	r3, sp, #76	@ 0x4c
 80122bc:	a911      	add	r1, sp, #68	@ 0x44
 80122be:	f002 fdf7 	bl	8014eb0 <__gethex>
 80122c2:	f010 060f 	ands.w	r6, r0, #15
 80122c6:	4604      	mov	r4, r0
 80122c8:	d005      	beq.n	80122d6 <_strtod_l+0x76>
 80122ca:	2e06      	cmp	r6, #6
 80122cc:	d12a      	bne.n	8012324 <_strtod_l+0xc4>
 80122ce:	3501      	adds	r5, #1
 80122d0:	2300      	movs	r3, #0
 80122d2:	9511      	str	r5, [sp, #68]	@ 0x44
 80122d4:	9308      	str	r3, [sp, #32]
 80122d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80122d8:	2b00      	cmp	r3, #0
 80122da:	f040 8537 	bne.w	8012d4c <_strtod_l+0xaec>
 80122de:	9b08      	ldr	r3, [sp, #32]
 80122e0:	ec4b ab10 	vmov	d0, sl, fp
 80122e4:	b1cb      	cbz	r3, 801231a <_strtod_l+0xba>
 80122e6:	eeb1 0b40 	vneg.f64	d0, d0
 80122ea:	b017      	add	sp, #92	@ 0x5c
 80122ec:	ecbd 8b0a 	vpop	{d8-d12}
 80122f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122f4:	2920      	cmp	r1, #32
 80122f6:	d1cd      	bne.n	8012294 <_strtod_l+0x34>
 80122f8:	3201      	adds	r2, #1
 80122fa:	e7c0      	b.n	801227e <_strtod_l+0x1e>
 80122fc:	292d      	cmp	r1, #45	@ 0x2d
 80122fe:	d1c9      	bne.n	8012294 <_strtod_l+0x34>
 8012300:	2101      	movs	r1, #1
 8012302:	9108      	str	r1, [sp, #32]
 8012304:	1c51      	adds	r1, r2, #1
 8012306:	9111      	str	r1, [sp, #68]	@ 0x44
 8012308:	7852      	ldrb	r2, [r2, #1]
 801230a:	2a00      	cmp	r2, #0
 801230c:	d1c4      	bne.n	8012298 <_strtod_l+0x38>
 801230e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012310:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012314:	2b00      	cmp	r3, #0
 8012316:	f040 8517 	bne.w	8012d48 <_strtod_l+0xae8>
 801231a:	ec4b ab10 	vmov	d0, sl, fp
 801231e:	e7e4      	b.n	80122ea <_strtod_l+0x8a>
 8012320:	2100      	movs	r1, #0
 8012322:	e7ee      	b.n	8012302 <_strtod_l+0xa2>
 8012324:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012326:	b13a      	cbz	r2, 8012338 <_strtod_l+0xd8>
 8012328:	2135      	movs	r1, #53	@ 0x35
 801232a:	a814      	add	r0, sp, #80	@ 0x50
 801232c:	f003 fdbd 	bl	8015eaa <__copybits>
 8012330:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012332:	9805      	ldr	r0, [sp, #20]
 8012334:	f003 f996 	bl	8015664 <_Bfree>
 8012338:	1e73      	subs	r3, r6, #1
 801233a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801233c:	2b04      	cmp	r3, #4
 801233e:	d806      	bhi.n	801234e <_strtod_l+0xee>
 8012340:	e8df f003 	tbb	[pc, r3]
 8012344:	201d0314 	.word	0x201d0314
 8012348:	14          	.byte	0x14
 8012349:	00          	.byte	0x00
 801234a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801234e:	05e3      	lsls	r3, r4, #23
 8012350:	bf48      	it	mi
 8012352:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012356:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801235a:	0d1b      	lsrs	r3, r3, #20
 801235c:	051b      	lsls	r3, r3, #20
 801235e:	2b00      	cmp	r3, #0
 8012360:	d1b9      	bne.n	80122d6 <_strtod_l+0x76>
 8012362:	f001 fea3 	bl	80140ac <__errno>
 8012366:	2322      	movs	r3, #34	@ 0x22
 8012368:	6003      	str	r3, [r0, #0]
 801236a:	e7b4      	b.n	80122d6 <_strtod_l+0x76>
 801236c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8012370:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012374:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012378:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801237c:	e7e7      	b.n	801234e <_strtod_l+0xee>
 801237e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012500 <_strtod_l+0x2a0>
 8012382:	e7e4      	b.n	801234e <_strtod_l+0xee>
 8012384:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012388:	f04f 3aff 	mov.w	sl, #4294967295
 801238c:	e7df      	b.n	801234e <_strtod_l+0xee>
 801238e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012390:	1c5a      	adds	r2, r3, #1
 8012392:	9211      	str	r2, [sp, #68]	@ 0x44
 8012394:	785b      	ldrb	r3, [r3, #1]
 8012396:	2b30      	cmp	r3, #48	@ 0x30
 8012398:	d0f9      	beq.n	801238e <_strtod_l+0x12e>
 801239a:	2b00      	cmp	r3, #0
 801239c:	d09b      	beq.n	80122d6 <_strtod_l+0x76>
 801239e:	2301      	movs	r3, #1
 80123a0:	9307      	str	r3, [sp, #28]
 80123a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80123a6:	2300      	movs	r3, #0
 80123a8:	9306      	str	r3, [sp, #24]
 80123aa:	4699      	mov	r9, r3
 80123ac:	461d      	mov	r5, r3
 80123ae:	220a      	movs	r2, #10
 80123b0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80123b2:	7804      	ldrb	r4, [r0, #0]
 80123b4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80123b8:	b2d9      	uxtb	r1, r3
 80123ba:	2909      	cmp	r1, #9
 80123bc:	d92a      	bls.n	8012414 <_strtod_l+0x1b4>
 80123be:	494f      	ldr	r1, [pc, #316]	@ (80124fc <_strtod_l+0x29c>)
 80123c0:	2201      	movs	r2, #1
 80123c2:	f001 fda8 	bl	8013f16 <strncmp>
 80123c6:	b398      	cbz	r0, 8012430 <_strtod_l+0x1d0>
 80123c8:	2000      	movs	r0, #0
 80123ca:	4622      	mov	r2, r4
 80123cc:	462b      	mov	r3, r5
 80123ce:	4607      	mov	r7, r0
 80123d0:	4601      	mov	r1, r0
 80123d2:	2a65      	cmp	r2, #101	@ 0x65
 80123d4:	d001      	beq.n	80123da <_strtod_l+0x17a>
 80123d6:	2a45      	cmp	r2, #69	@ 0x45
 80123d8:	d118      	bne.n	801240c <_strtod_l+0x1ac>
 80123da:	b91b      	cbnz	r3, 80123e4 <_strtod_l+0x184>
 80123dc:	9b07      	ldr	r3, [sp, #28]
 80123de:	4303      	orrs	r3, r0
 80123e0:	d095      	beq.n	801230e <_strtod_l+0xae>
 80123e2:	2300      	movs	r3, #0
 80123e4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80123e8:	f108 0201 	add.w	r2, r8, #1
 80123ec:	9211      	str	r2, [sp, #68]	@ 0x44
 80123ee:	f898 2001 	ldrb.w	r2, [r8, #1]
 80123f2:	2a2b      	cmp	r2, #43	@ 0x2b
 80123f4:	d074      	beq.n	80124e0 <_strtod_l+0x280>
 80123f6:	2a2d      	cmp	r2, #45	@ 0x2d
 80123f8:	d07a      	beq.n	80124f0 <_strtod_l+0x290>
 80123fa:	f04f 0e00 	mov.w	lr, #0
 80123fe:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012402:	2c09      	cmp	r4, #9
 8012404:	f240 8082 	bls.w	801250c <_strtod_l+0x2ac>
 8012408:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801240c:	2400      	movs	r4, #0
 801240e:	e09d      	b.n	801254c <_strtod_l+0x2ec>
 8012410:	2300      	movs	r3, #0
 8012412:	e7c5      	b.n	80123a0 <_strtod_l+0x140>
 8012414:	2d08      	cmp	r5, #8
 8012416:	bfc8      	it	gt
 8012418:	9906      	ldrgt	r1, [sp, #24]
 801241a:	f100 0001 	add.w	r0, r0, #1
 801241e:	bfca      	itet	gt
 8012420:	fb02 3301 	mlagt	r3, r2, r1, r3
 8012424:	fb02 3909 	mlale	r9, r2, r9, r3
 8012428:	9306      	strgt	r3, [sp, #24]
 801242a:	3501      	adds	r5, #1
 801242c:	9011      	str	r0, [sp, #68]	@ 0x44
 801242e:	e7bf      	b.n	80123b0 <_strtod_l+0x150>
 8012430:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012432:	1c5a      	adds	r2, r3, #1
 8012434:	9211      	str	r2, [sp, #68]	@ 0x44
 8012436:	785a      	ldrb	r2, [r3, #1]
 8012438:	b3bd      	cbz	r5, 80124aa <_strtod_l+0x24a>
 801243a:	4607      	mov	r7, r0
 801243c:	462b      	mov	r3, r5
 801243e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012442:	2909      	cmp	r1, #9
 8012444:	d912      	bls.n	801246c <_strtod_l+0x20c>
 8012446:	2101      	movs	r1, #1
 8012448:	e7c3      	b.n	80123d2 <_strtod_l+0x172>
 801244a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801244c:	1c5a      	adds	r2, r3, #1
 801244e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012450:	785a      	ldrb	r2, [r3, #1]
 8012452:	3001      	adds	r0, #1
 8012454:	2a30      	cmp	r2, #48	@ 0x30
 8012456:	d0f8      	beq.n	801244a <_strtod_l+0x1ea>
 8012458:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801245c:	2b08      	cmp	r3, #8
 801245e:	f200 847a 	bhi.w	8012d56 <_strtod_l+0xaf6>
 8012462:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012464:	930a      	str	r3, [sp, #40]	@ 0x28
 8012466:	4607      	mov	r7, r0
 8012468:	2000      	movs	r0, #0
 801246a:	4603      	mov	r3, r0
 801246c:	3a30      	subs	r2, #48	@ 0x30
 801246e:	f100 0101 	add.w	r1, r0, #1
 8012472:	d014      	beq.n	801249e <_strtod_l+0x23e>
 8012474:	440f      	add	r7, r1
 8012476:	469c      	mov	ip, r3
 8012478:	f04f 0e0a 	mov.w	lr, #10
 801247c:	f10c 0401 	add.w	r4, ip, #1
 8012480:	1ae6      	subs	r6, r4, r3
 8012482:	42b1      	cmp	r1, r6
 8012484:	dc13      	bgt.n	80124ae <_strtod_l+0x24e>
 8012486:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801248a:	1819      	adds	r1, r3, r0
 801248c:	2908      	cmp	r1, #8
 801248e:	f103 0301 	add.w	r3, r3, #1
 8012492:	4403      	add	r3, r0
 8012494:	dc19      	bgt.n	80124ca <_strtod_l+0x26a>
 8012496:	210a      	movs	r1, #10
 8012498:	fb01 2909 	mla	r9, r1, r9, r2
 801249c:	2100      	movs	r1, #0
 801249e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80124a0:	1c50      	adds	r0, r2, #1
 80124a2:	9011      	str	r0, [sp, #68]	@ 0x44
 80124a4:	7852      	ldrb	r2, [r2, #1]
 80124a6:	4608      	mov	r0, r1
 80124a8:	e7c9      	b.n	801243e <_strtod_l+0x1de>
 80124aa:	4628      	mov	r0, r5
 80124ac:	e7d2      	b.n	8012454 <_strtod_l+0x1f4>
 80124ae:	f1bc 0f08 	cmp.w	ip, #8
 80124b2:	dc03      	bgt.n	80124bc <_strtod_l+0x25c>
 80124b4:	fb0e f909 	mul.w	r9, lr, r9
 80124b8:	46a4      	mov	ip, r4
 80124ba:	e7df      	b.n	801247c <_strtod_l+0x21c>
 80124bc:	2c10      	cmp	r4, #16
 80124be:	bfde      	ittt	le
 80124c0:	9e06      	ldrle	r6, [sp, #24]
 80124c2:	fb0e f606 	mulle.w	r6, lr, r6
 80124c6:	9606      	strle	r6, [sp, #24]
 80124c8:	e7f6      	b.n	80124b8 <_strtod_l+0x258>
 80124ca:	290f      	cmp	r1, #15
 80124cc:	bfdf      	itttt	le
 80124ce:	9806      	ldrle	r0, [sp, #24]
 80124d0:	210a      	movle	r1, #10
 80124d2:	fb01 2200 	mlale	r2, r1, r0, r2
 80124d6:	9206      	strle	r2, [sp, #24]
 80124d8:	e7e0      	b.n	801249c <_strtod_l+0x23c>
 80124da:	2700      	movs	r7, #0
 80124dc:	2101      	movs	r1, #1
 80124de:	e77d      	b.n	80123dc <_strtod_l+0x17c>
 80124e0:	f04f 0e00 	mov.w	lr, #0
 80124e4:	f108 0202 	add.w	r2, r8, #2
 80124e8:	9211      	str	r2, [sp, #68]	@ 0x44
 80124ea:	f898 2002 	ldrb.w	r2, [r8, #2]
 80124ee:	e786      	b.n	80123fe <_strtod_l+0x19e>
 80124f0:	f04f 0e01 	mov.w	lr, #1
 80124f4:	e7f6      	b.n	80124e4 <_strtod_l+0x284>
 80124f6:	bf00      	nop
 80124f8:	0801a040 	.word	0x0801a040
 80124fc:	08019de0 	.word	0x08019de0
 8012500:	7ff00000 	.word	0x7ff00000
 8012504:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012506:	1c54      	adds	r4, r2, #1
 8012508:	9411      	str	r4, [sp, #68]	@ 0x44
 801250a:	7852      	ldrb	r2, [r2, #1]
 801250c:	2a30      	cmp	r2, #48	@ 0x30
 801250e:	d0f9      	beq.n	8012504 <_strtod_l+0x2a4>
 8012510:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8012514:	2c08      	cmp	r4, #8
 8012516:	f63f af79 	bhi.w	801240c <_strtod_l+0x1ac>
 801251a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801251e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012520:	9209      	str	r2, [sp, #36]	@ 0x24
 8012522:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012524:	1c54      	adds	r4, r2, #1
 8012526:	9411      	str	r4, [sp, #68]	@ 0x44
 8012528:	7852      	ldrb	r2, [r2, #1]
 801252a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801252e:	2e09      	cmp	r6, #9
 8012530:	d937      	bls.n	80125a2 <_strtod_l+0x342>
 8012532:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8012534:	1ba4      	subs	r4, r4, r6
 8012536:	2c08      	cmp	r4, #8
 8012538:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801253c:	dc02      	bgt.n	8012544 <_strtod_l+0x2e4>
 801253e:	4564      	cmp	r4, ip
 8012540:	bfa8      	it	ge
 8012542:	4664      	movge	r4, ip
 8012544:	f1be 0f00 	cmp.w	lr, #0
 8012548:	d000      	beq.n	801254c <_strtod_l+0x2ec>
 801254a:	4264      	negs	r4, r4
 801254c:	2b00      	cmp	r3, #0
 801254e:	d14d      	bne.n	80125ec <_strtod_l+0x38c>
 8012550:	9b07      	ldr	r3, [sp, #28]
 8012552:	4318      	orrs	r0, r3
 8012554:	f47f aebf 	bne.w	80122d6 <_strtod_l+0x76>
 8012558:	2900      	cmp	r1, #0
 801255a:	f47f aed8 	bne.w	801230e <_strtod_l+0xae>
 801255e:	2a69      	cmp	r2, #105	@ 0x69
 8012560:	d027      	beq.n	80125b2 <_strtod_l+0x352>
 8012562:	dc24      	bgt.n	80125ae <_strtod_l+0x34e>
 8012564:	2a49      	cmp	r2, #73	@ 0x49
 8012566:	d024      	beq.n	80125b2 <_strtod_l+0x352>
 8012568:	2a4e      	cmp	r2, #78	@ 0x4e
 801256a:	f47f aed0 	bne.w	801230e <_strtod_l+0xae>
 801256e:	4997      	ldr	r1, [pc, #604]	@ (80127cc <_strtod_l+0x56c>)
 8012570:	a811      	add	r0, sp, #68	@ 0x44
 8012572:	f002 febf 	bl	80152f4 <__match>
 8012576:	2800      	cmp	r0, #0
 8012578:	f43f aec9 	beq.w	801230e <_strtod_l+0xae>
 801257c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801257e:	781b      	ldrb	r3, [r3, #0]
 8012580:	2b28      	cmp	r3, #40	@ 0x28
 8012582:	d12d      	bne.n	80125e0 <_strtod_l+0x380>
 8012584:	4992      	ldr	r1, [pc, #584]	@ (80127d0 <_strtod_l+0x570>)
 8012586:	aa14      	add	r2, sp, #80	@ 0x50
 8012588:	a811      	add	r0, sp, #68	@ 0x44
 801258a:	f002 fec7 	bl	801531c <__hexnan>
 801258e:	2805      	cmp	r0, #5
 8012590:	d126      	bne.n	80125e0 <_strtod_l+0x380>
 8012592:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012594:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012598:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801259c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80125a0:	e699      	b.n	80122d6 <_strtod_l+0x76>
 80125a2:	240a      	movs	r4, #10
 80125a4:	fb04 2c0c 	mla	ip, r4, ip, r2
 80125a8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80125ac:	e7b9      	b.n	8012522 <_strtod_l+0x2c2>
 80125ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80125b0:	e7db      	b.n	801256a <_strtod_l+0x30a>
 80125b2:	4988      	ldr	r1, [pc, #544]	@ (80127d4 <_strtod_l+0x574>)
 80125b4:	a811      	add	r0, sp, #68	@ 0x44
 80125b6:	f002 fe9d 	bl	80152f4 <__match>
 80125ba:	2800      	cmp	r0, #0
 80125bc:	f43f aea7 	beq.w	801230e <_strtod_l+0xae>
 80125c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80125c2:	4985      	ldr	r1, [pc, #532]	@ (80127d8 <_strtod_l+0x578>)
 80125c4:	3b01      	subs	r3, #1
 80125c6:	a811      	add	r0, sp, #68	@ 0x44
 80125c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80125ca:	f002 fe93 	bl	80152f4 <__match>
 80125ce:	b910      	cbnz	r0, 80125d6 <_strtod_l+0x376>
 80125d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80125d2:	3301      	adds	r3, #1
 80125d4:	9311      	str	r3, [sp, #68]	@ 0x44
 80125d6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80127ec <_strtod_l+0x58c>
 80125da:	f04f 0a00 	mov.w	sl, #0
 80125de:	e67a      	b.n	80122d6 <_strtod_l+0x76>
 80125e0:	487e      	ldr	r0, [pc, #504]	@ (80127dc <_strtod_l+0x57c>)
 80125e2:	f001 fda1 	bl	8014128 <nan>
 80125e6:	ec5b ab10 	vmov	sl, fp, d0
 80125ea:	e674      	b.n	80122d6 <_strtod_l+0x76>
 80125ec:	ee07 9a90 	vmov	s15, r9
 80125f0:	1be2      	subs	r2, r4, r7
 80125f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80125f6:	2d00      	cmp	r5, #0
 80125f8:	bf08      	it	eq
 80125fa:	461d      	moveq	r5, r3
 80125fc:	2b10      	cmp	r3, #16
 80125fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8012600:	461a      	mov	r2, r3
 8012602:	bfa8      	it	ge
 8012604:	2210      	movge	r2, #16
 8012606:	2b09      	cmp	r3, #9
 8012608:	ec5b ab17 	vmov	sl, fp, d7
 801260c:	dc15      	bgt.n	801263a <_strtod_l+0x3da>
 801260e:	1be1      	subs	r1, r4, r7
 8012610:	2900      	cmp	r1, #0
 8012612:	f43f ae60 	beq.w	80122d6 <_strtod_l+0x76>
 8012616:	eba4 0107 	sub.w	r1, r4, r7
 801261a:	dd72      	ble.n	8012702 <_strtod_l+0x4a2>
 801261c:	2916      	cmp	r1, #22
 801261e:	dc59      	bgt.n	80126d4 <_strtod_l+0x474>
 8012620:	4b6f      	ldr	r3, [pc, #444]	@ (80127e0 <_strtod_l+0x580>)
 8012622:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012628:	ed93 7b00 	vldr	d7, [r3]
 801262c:	ec4b ab16 	vmov	d6, sl, fp
 8012630:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012634:	ec5b ab17 	vmov	sl, fp, d7
 8012638:	e64d      	b.n	80122d6 <_strtod_l+0x76>
 801263a:	4969      	ldr	r1, [pc, #420]	@ (80127e0 <_strtod_l+0x580>)
 801263c:	eddd 6a06 	vldr	s13, [sp, #24]
 8012640:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8012644:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8012648:	2b0f      	cmp	r3, #15
 801264a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801264e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012652:	ec5b ab16 	vmov	sl, fp, d6
 8012656:	ddda      	ble.n	801260e <_strtod_l+0x3ae>
 8012658:	1a9a      	subs	r2, r3, r2
 801265a:	1be1      	subs	r1, r4, r7
 801265c:	440a      	add	r2, r1
 801265e:	2a00      	cmp	r2, #0
 8012660:	f340 8094 	ble.w	801278c <_strtod_l+0x52c>
 8012664:	f012 000f 	ands.w	r0, r2, #15
 8012668:	d00a      	beq.n	8012680 <_strtod_l+0x420>
 801266a:	495d      	ldr	r1, [pc, #372]	@ (80127e0 <_strtod_l+0x580>)
 801266c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012670:	ed91 7b00 	vldr	d7, [r1]
 8012674:	ec4b ab16 	vmov	d6, sl, fp
 8012678:	ee27 7b06 	vmul.f64	d7, d7, d6
 801267c:	ec5b ab17 	vmov	sl, fp, d7
 8012680:	f032 020f 	bics.w	r2, r2, #15
 8012684:	d073      	beq.n	801276e <_strtod_l+0x50e>
 8012686:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801268a:	dd47      	ble.n	801271c <_strtod_l+0x4bc>
 801268c:	2400      	movs	r4, #0
 801268e:	4625      	mov	r5, r4
 8012690:	9407      	str	r4, [sp, #28]
 8012692:	4626      	mov	r6, r4
 8012694:	9a05      	ldr	r2, [sp, #20]
 8012696:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80127ec <_strtod_l+0x58c>
 801269a:	2322      	movs	r3, #34	@ 0x22
 801269c:	6013      	str	r3, [r2, #0]
 801269e:	f04f 0a00 	mov.w	sl, #0
 80126a2:	9b07      	ldr	r3, [sp, #28]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	f43f ae16 	beq.w	80122d6 <_strtod_l+0x76>
 80126aa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80126ac:	9805      	ldr	r0, [sp, #20]
 80126ae:	f002 ffd9 	bl	8015664 <_Bfree>
 80126b2:	9805      	ldr	r0, [sp, #20]
 80126b4:	4631      	mov	r1, r6
 80126b6:	f002 ffd5 	bl	8015664 <_Bfree>
 80126ba:	9805      	ldr	r0, [sp, #20]
 80126bc:	4629      	mov	r1, r5
 80126be:	f002 ffd1 	bl	8015664 <_Bfree>
 80126c2:	9907      	ldr	r1, [sp, #28]
 80126c4:	9805      	ldr	r0, [sp, #20]
 80126c6:	f002 ffcd 	bl	8015664 <_Bfree>
 80126ca:	9805      	ldr	r0, [sp, #20]
 80126cc:	4621      	mov	r1, r4
 80126ce:	f002 ffc9 	bl	8015664 <_Bfree>
 80126d2:	e600      	b.n	80122d6 <_strtod_l+0x76>
 80126d4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80126d8:	1be0      	subs	r0, r4, r7
 80126da:	4281      	cmp	r1, r0
 80126dc:	dbbc      	blt.n	8012658 <_strtod_l+0x3f8>
 80126de:	4a40      	ldr	r2, [pc, #256]	@ (80127e0 <_strtod_l+0x580>)
 80126e0:	f1c3 030f 	rsb	r3, r3, #15
 80126e4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80126e8:	ed91 7b00 	vldr	d7, [r1]
 80126ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80126ee:	ec4b ab16 	vmov	d6, sl, fp
 80126f2:	1acb      	subs	r3, r1, r3
 80126f4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80126f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80126fc:	ed92 6b00 	vldr	d6, [r2]
 8012700:	e796      	b.n	8012630 <_strtod_l+0x3d0>
 8012702:	3116      	adds	r1, #22
 8012704:	dba8      	blt.n	8012658 <_strtod_l+0x3f8>
 8012706:	4b36      	ldr	r3, [pc, #216]	@ (80127e0 <_strtod_l+0x580>)
 8012708:	1b3c      	subs	r4, r7, r4
 801270a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801270e:	ed94 7b00 	vldr	d7, [r4]
 8012712:	ec4b ab16 	vmov	d6, sl, fp
 8012716:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801271a:	e78b      	b.n	8012634 <_strtod_l+0x3d4>
 801271c:	2000      	movs	r0, #0
 801271e:	ec4b ab17 	vmov	d7, sl, fp
 8012722:	4e30      	ldr	r6, [pc, #192]	@ (80127e4 <_strtod_l+0x584>)
 8012724:	1112      	asrs	r2, r2, #4
 8012726:	4601      	mov	r1, r0
 8012728:	2a01      	cmp	r2, #1
 801272a:	dc23      	bgt.n	8012774 <_strtod_l+0x514>
 801272c:	b108      	cbz	r0, 8012732 <_strtod_l+0x4d2>
 801272e:	ec5b ab17 	vmov	sl, fp, d7
 8012732:	4a2c      	ldr	r2, [pc, #176]	@ (80127e4 <_strtod_l+0x584>)
 8012734:	482c      	ldr	r0, [pc, #176]	@ (80127e8 <_strtod_l+0x588>)
 8012736:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801273a:	ed92 7b00 	vldr	d7, [r2]
 801273e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012742:	ec4b ab16 	vmov	d6, sl, fp
 8012746:	4a29      	ldr	r2, [pc, #164]	@ (80127ec <_strtod_l+0x58c>)
 8012748:	ee27 7b06 	vmul.f64	d7, d7, d6
 801274c:	ee17 1a90 	vmov	r1, s15
 8012750:	400a      	ands	r2, r1
 8012752:	4282      	cmp	r2, r0
 8012754:	ec5b ab17 	vmov	sl, fp, d7
 8012758:	d898      	bhi.n	801268c <_strtod_l+0x42c>
 801275a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801275e:	4282      	cmp	r2, r0
 8012760:	bf86      	itte	hi
 8012762:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80127f0 <_strtod_l+0x590>
 8012766:	f04f 3aff 	movhi.w	sl, #4294967295
 801276a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801276e:	2200      	movs	r2, #0
 8012770:	9206      	str	r2, [sp, #24]
 8012772:	e076      	b.n	8012862 <_strtod_l+0x602>
 8012774:	f012 0f01 	tst.w	r2, #1
 8012778:	d004      	beq.n	8012784 <_strtod_l+0x524>
 801277a:	ed96 6b00 	vldr	d6, [r6]
 801277e:	2001      	movs	r0, #1
 8012780:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012784:	3101      	adds	r1, #1
 8012786:	1052      	asrs	r2, r2, #1
 8012788:	3608      	adds	r6, #8
 801278a:	e7cd      	b.n	8012728 <_strtod_l+0x4c8>
 801278c:	d0ef      	beq.n	801276e <_strtod_l+0x50e>
 801278e:	4252      	negs	r2, r2
 8012790:	f012 000f 	ands.w	r0, r2, #15
 8012794:	d00a      	beq.n	80127ac <_strtod_l+0x54c>
 8012796:	4912      	ldr	r1, [pc, #72]	@ (80127e0 <_strtod_l+0x580>)
 8012798:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801279c:	ed91 7b00 	vldr	d7, [r1]
 80127a0:	ec4b ab16 	vmov	d6, sl, fp
 80127a4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80127a8:	ec5b ab17 	vmov	sl, fp, d7
 80127ac:	1112      	asrs	r2, r2, #4
 80127ae:	d0de      	beq.n	801276e <_strtod_l+0x50e>
 80127b0:	2a1f      	cmp	r2, #31
 80127b2:	dd1f      	ble.n	80127f4 <_strtod_l+0x594>
 80127b4:	2400      	movs	r4, #0
 80127b6:	4625      	mov	r5, r4
 80127b8:	9407      	str	r4, [sp, #28]
 80127ba:	4626      	mov	r6, r4
 80127bc:	9a05      	ldr	r2, [sp, #20]
 80127be:	2322      	movs	r3, #34	@ 0x22
 80127c0:	f04f 0a00 	mov.w	sl, #0
 80127c4:	f04f 0b00 	mov.w	fp, #0
 80127c8:	6013      	str	r3, [r2, #0]
 80127ca:	e76a      	b.n	80126a2 <_strtod_l+0x442>
 80127cc:	08019def 	.word	0x08019def
 80127d0:	0801a02c 	.word	0x0801a02c
 80127d4:	08019de7 	.word	0x08019de7
 80127d8:	08019ed1 	.word	0x08019ed1
 80127dc:	08019ecd 	.word	0x08019ecd
 80127e0:	0801a1b8 	.word	0x0801a1b8
 80127e4:	0801a190 	.word	0x0801a190
 80127e8:	7ca00000 	.word	0x7ca00000
 80127ec:	7ff00000 	.word	0x7ff00000
 80127f0:	7fefffff 	.word	0x7fefffff
 80127f4:	f012 0110 	ands.w	r1, r2, #16
 80127f8:	bf18      	it	ne
 80127fa:	216a      	movne	r1, #106	@ 0x6a
 80127fc:	9106      	str	r1, [sp, #24]
 80127fe:	ec4b ab17 	vmov	d7, sl, fp
 8012802:	49af      	ldr	r1, [pc, #700]	@ (8012ac0 <_strtod_l+0x860>)
 8012804:	2000      	movs	r0, #0
 8012806:	07d6      	lsls	r6, r2, #31
 8012808:	d504      	bpl.n	8012814 <_strtod_l+0x5b4>
 801280a:	ed91 6b00 	vldr	d6, [r1]
 801280e:	2001      	movs	r0, #1
 8012810:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012814:	1052      	asrs	r2, r2, #1
 8012816:	f101 0108 	add.w	r1, r1, #8
 801281a:	d1f4      	bne.n	8012806 <_strtod_l+0x5a6>
 801281c:	b108      	cbz	r0, 8012822 <_strtod_l+0x5c2>
 801281e:	ec5b ab17 	vmov	sl, fp, d7
 8012822:	9a06      	ldr	r2, [sp, #24]
 8012824:	b1b2      	cbz	r2, 8012854 <_strtod_l+0x5f4>
 8012826:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801282a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801282e:	2a00      	cmp	r2, #0
 8012830:	4658      	mov	r0, fp
 8012832:	dd0f      	ble.n	8012854 <_strtod_l+0x5f4>
 8012834:	2a1f      	cmp	r2, #31
 8012836:	dd55      	ble.n	80128e4 <_strtod_l+0x684>
 8012838:	2a34      	cmp	r2, #52	@ 0x34
 801283a:	bfde      	ittt	le
 801283c:	f04f 32ff 	movle.w	r2, #4294967295
 8012840:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8012844:	408a      	lslle	r2, r1
 8012846:	f04f 0a00 	mov.w	sl, #0
 801284a:	bfcc      	ite	gt
 801284c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012850:	ea02 0b00 	andle.w	fp, r2, r0
 8012854:	ec4b ab17 	vmov	d7, sl, fp
 8012858:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801285c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012860:	d0a8      	beq.n	80127b4 <_strtod_l+0x554>
 8012862:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012864:	9805      	ldr	r0, [sp, #20]
 8012866:	f8cd 9000 	str.w	r9, [sp]
 801286a:	462a      	mov	r2, r5
 801286c:	f002 ff62 	bl	8015734 <__s2b>
 8012870:	9007      	str	r0, [sp, #28]
 8012872:	2800      	cmp	r0, #0
 8012874:	f43f af0a 	beq.w	801268c <_strtod_l+0x42c>
 8012878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801287a:	1b3f      	subs	r7, r7, r4
 801287c:	2b00      	cmp	r3, #0
 801287e:	bfb4      	ite	lt
 8012880:	463b      	movlt	r3, r7
 8012882:	2300      	movge	r3, #0
 8012884:	930a      	str	r3, [sp, #40]	@ 0x28
 8012886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012888:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8012ab0 <_strtod_l+0x850>
 801288c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012890:	2400      	movs	r4, #0
 8012892:	930d      	str	r3, [sp, #52]	@ 0x34
 8012894:	4625      	mov	r5, r4
 8012896:	9b07      	ldr	r3, [sp, #28]
 8012898:	9805      	ldr	r0, [sp, #20]
 801289a:	6859      	ldr	r1, [r3, #4]
 801289c:	f002 fea2 	bl	80155e4 <_Balloc>
 80128a0:	4606      	mov	r6, r0
 80128a2:	2800      	cmp	r0, #0
 80128a4:	f43f aef6 	beq.w	8012694 <_strtod_l+0x434>
 80128a8:	9b07      	ldr	r3, [sp, #28]
 80128aa:	691a      	ldr	r2, [r3, #16]
 80128ac:	ec4b ab19 	vmov	d9, sl, fp
 80128b0:	3202      	adds	r2, #2
 80128b2:	f103 010c 	add.w	r1, r3, #12
 80128b6:	0092      	lsls	r2, r2, #2
 80128b8:	300c      	adds	r0, #12
 80128ba:	f001 fc24 	bl	8014106 <memcpy>
 80128be:	eeb0 0b49 	vmov.f64	d0, d9
 80128c2:	9805      	ldr	r0, [sp, #20]
 80128c4:	aa14      	add	r2, sp, #80	@ 0x50
 80128c6:	a913      	add	r1, sp, #76	@ 0x4c
 80128c8:	f003 fa68 	bl	8015d9c <__d2b>
 80128cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80128ce:	2800      	cmp	r0, #0
 80128d0:	f43f aee0 	beq.w	8012694 <_strtod_l+0x434>
 80128d4:	9805      	ldr	r0, [sp, #20]
 80128d6:	2101      	movs	r1, #1
 80128d8:	f002 ffc2 	bl	8015860 <__i2b>
 80128dc:	4605      	mov	r5, r0
 80128de:	b940      	cbnz	r0, 80128f2 <_strtod_l+0x692>
 80128e0:	2500      	movs	r5, #0
 80128e2:	e6d7      	b.n	8012694 <_strtod_l+0x434>
 80128e4:	f04f 31ff 	mov.w	r1, #4294967295
 80128e8:	fa01 f202 	lsl.w	r2, r1, r2
 80128ec:	ea02 0a0a 	and.w	sl, r2, sl
 80128f0:	e7b0      	b.n	8012854 <_strtod_l+0x5f4>
 80128f2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80128f4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80128f6:	2f00      	cmp	r7, #0
 80128f8:	bfab      	itete	ge
 80128fa:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80128fc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80128fe:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8012902:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012906:	bfac      	ite	ge
 8012908:	eb07 0903 	addge.w	r9, r7, r3
 801290c:	eba3 0807 	sublt.w	r8, r3, r7
 8012910:	9b06      	ldr	r3, [sp, #24]
 8012912:	1aff      	subs	r7, r7, r3
 8012914:	4417      	add	r7, r2
 8012916:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801291a:	4a6a      	ldr	r2, [pc, #424]	@ (8012ac4 <_strtod_l+0x864>)
 801291c:	3f01      	subs	r7, #1
 801291e:	4297      	cmp	r7, r2
 8012920:	da51      	bge.n	80129c6 <_strtod_l+0x766>
 8012922:	1bd1      	subs	r1, r2, r7
 8012924:	291f      	cmp	r1, #31
 8012926:	eba3 0301 	sub.w	r3, r3, r1
 801292a:	f04f 0201 	mov.w	r2, #1
 801292e:	dc3e      	bgt.n	80129ae <_strtod_l+0x74e>
 8012930:	408a      	lsls	r2, r1
 8012932:	920c      	str	r2, [sp, #48]	@ 0x30
 8012934:	2200      	movs	r2, #0
 8012936:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012938:	eb09 0703 	add.w	r7, r9, r3
 801293c:	4498      	add	r8, r3
 801293e:	9b06      	ldr	r3, [sp, #24]
 8012940:	45b9      	cmp	r9, r7
 8012942:	4498      	add	r8, r3
 8012944:	464b      	mov	r3, r9
 8012946:	bfa8      	it	ge
 8012948:	463b      	movge	r3, r7
 801294a:	4543      	cmp	r3, r8
 801294c:	bfa8      	it	ge
 801294e:	4643      	movge	r3, r8
 8012950:	2b00      	cmp	r3, #0
 8012952:	bfc2      	ittt	gt
 8012954:	1aff      	subgt	r7, r7, r3
 8012956:	eba8 0803 	subgt.w	r8, r8, r3
 801295a:	eba9 0903 	subgt.w	r9, r9, r3
 801295e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012960:	2b00      	cmp	r3, #0
 8012962:	dd16      	ble.n	8012992 <_strtod_l+0x732>
 8012964:	4629      	mov	r1, r5
 8012966:	9805      	ldr	r0, [sp, #20]
 8012968:	461a      	mov	r2, r3
 801296a:	f003 f831 	bl	80159d0 <__pow5mult>
 801296e:	4605      	mov	r5, r0
 8012970:	2800      	cmp	r0, #0
 8012972:	d0b5      	beq.n	80128e0 <_strtod_l+0x680>
 8012974:	4601      	mov	r1, r0
 8012976:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012978:	9805      	ldr	r0, [sp, #20]
 801297a:	f002 ff87 	bl	801588c <__multiply>
 801297e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012980:	2800      	cmp	r0, #0
 8012982:	f43f ae87 	beq.w	8012694 <_strtod_l+0x434>
 8012986:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012988:	9805      	ldr	r0, [sp, #20]
 801298a:	f002 fe6b 	bl	8015664 <_Bfree>
 801298e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012990:	9312      	str	r3, [sp, #72]	@ 0x48
 8012992:	2f00      	cmp	r7, #0
 8012994:	dc1b      	bgt.n	80129ce <_strtod_l+0x76e>
 8012996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012998:	2b00      	cmp	r3, #0
 801299a:	dd21      	ble.n	80129e0 <_strtod_l+0x780>
 801299c:	4631      	mov	r1, r6
 801299e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80129a0:	9805      	ldr	r0, [sp, #20]
 80129a2:	f003 f815 	bl	80159d0 <__pow5mult>
 80129a6:	4606      	mov	r6, r0
 80129a8:	b9d0      	cbnz	r0, 80129e0 <_strtod_l+0x780>
 80129aa:	2600      	movs	r6, #0
 80129ac:	e672      	b.n	8012694 <_strtod_l+0x434>
 80129ae:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80129b2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80129b6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80129ba:	37e2      	adds	r7, #226	@ 0xe2
 80129bc:	fa02 f107 	lsl.w	r1, r2, r7
 80129c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80129c2:	920c      	str	r2, [sp, #48]	@ 0x30
 80129c4:	e7b8      	b.n	8012938 <_strtod_l+0x6d8>
 80129c6:	2200      	movs	r2, #0
 80129c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80129ca:	2201      	movs	r2, #1
 80129cc:	e7f9      	b.n	80129c2 <_strtod_l+0x762>
 80129ce:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80129d0:	9805      	ldr	r0, [sp, #20]
 80129d2:	463a      	mov	r2, r7
 80129d4:	f003 f856 	bl	8015a84 <__lshift>
 80129d8:	9012      	str	r0, [sp, #72]	@ 0x48
 80129da:	2800      	cmp	r0, #0
 80129dc:	d1db      	bne.n	8012996 <_strtod_l+0x736>
 80129de:	e659      	b.n	8012694 <_strtod_l+0x434>
 80129e0:	f1b8 0f00 	cmp.w	r8, #0
 80129e4:	dd07      	ble.n	80129f6 <_strtod_l+0x796>
 80129e6:	4631      	mov	r1, r6
 80129e8:	9805      	ldr	r0, [sp, #20]
 80129ea:	4642      	mov	r2, r8
 80129ec:	f003 f84a 	bl	8015a84 <__lshift>
 80129f0:	4606      	mov	r6, r0
 80129f2:	2800      	cmp	r0, #0
 80129f4:	d0d9      	beq.n	80129aa <_strtod_l+0x74a>
 80129f6:	f1b9 0f00 	cmp.w	r9, #0
 80129fa:	dd08      	ble.n	8012a0e <_strtod_l+0x7ae>
 80129fc:	4629      	mov	r1, r5
 80129fe:	9805      	ldr	r0, [sp, #20]
 8012a00:	464a      	mov	r2, r9
 8012a02:	f003 f83f 	bl	8015a84 <__lshift>
 8012a06:	4605      	mov	r5, r0
 8012a08:	2800      	cmp	r0, #0
 8012a0a:	f43f ae43 	beq.w	8012694 <_strtod_l+0x434>
 8012a0e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012a10:	9805      	ldr	r0, [sp, #20]
 8012a12:	4632      	mov	r2, r6
 8012a14:	f003 f8be 	bl	8015b94 <__mdiff>
 8012a18:	4604      	mov	r4, r0
 8012a1a:	2800      	cmp	r0, #0
 8012a1c:	f43f ae3a 	beq.w	8012694 <_strtod_l+0x434>
 8012a20:	2300      	movs	r3, #0
 8012a22:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8012a26:	60c3      	str	r3, [r0, #12]
 8012a28:	4629      	mov	r1, r5
 8012a2a:	f003 f897 	bl	8015b5c <__mcmp>
 8012a2e:	2800      	cmp	r0, #0
 8012a30:	da4c      	bge.n	8012acc <_strtod_l+0x86c>
 8012a32:	ea58 080a 	orrs.w	r8, r8, sl
 8012a36:	d172      	bne.n	8012b1e <_strtod_l+0x8be>
 8012a38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d16e      	bne.n	8012b1e <_strtod_l+0x8be>
 8012a40:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012a44:	0d1b      	lsrs	r3, r3, #20
 8012a46:	051b      	lsls	r3, r3, #20
 8012a48:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012a4c:	d967      	bls.n	8012b1e <_strtod_l+0x8be>
 8012a4e:	6963      	ldr	r3, [r4, #20]
 8012a50:	b913      	cbnz	r3, 8012a58 <_strtod_l+0x7f8>
 8012a52:	6923      	ldr	r3, [r4, #16]
 8012a54:	2b01      	cmp	r3, #1
 8012a56:	dd62      	ble.n	8012b1e <_strtod_l+0x8be>
 8012a58:	4621      	mov	r1, r4
 8012a5a:	2201      	movs	r2, #1
 8012a5c:	9805      	ldr	r0, [sp, #20]
 8012a5e:	f003 f811 	bl	8015a84 <__lshift>
 8012a62:	4629      	mov	r1, r5
 8012a64:	4604      	mov	r4, r0
 8012a66:	f003 f879 	bl	8015b5c <__mcmp>
 8012a6a:	2800      	cmp	r0, #0
 8012a6c:	dd57      	ble.n	8012b1e <_strtod_l+0x8be>
 8012a6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012a72:	9a06      	ldr	r2, [sp, #24]
 8012a74:	0d1b      	lsrs	r3, r3, #20
 8012a76:	051b      	lsls	r3, r3, #20
 8012a78:	2a00      	cmp	r2, #0
 8012a7a:	d06e      	beq.n	8012b5a <_strtod_l+0x8fa>
 8012a7c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012a80:	d86b      	bhi.n	8012b5a <_strtod_l+0x8fa>
 8012a82:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8012a86:	f67f ae99 	bls.w	80127bc <_strtod_l+0x55c>
 8012a8a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8012ab8 <_strtod_l+0x858>
 8012a8e:	ec4b ab16 	vmov	d6, sl, fp
 8012a92:	4b0d      	ldr	r3, [pc, #52]	@ (8012ac8 <_strtod_l+0x868>)
 8012a94:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012a98:	ee17 2a90 	vmov	r2, s15
 8012a9c:	4013      	ands	r3, r2
 8012a9e:	ec5b ab17 	vmov	sl, fp, d7
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	f47f ae01 	bne.w	80126aa <_strtod_l+0x44a>
 8012aa8:	9a05      	ldr	r2, [sp, #20]
 8012aaa:	2322      	movs	r3, #34	@ 0x22
 8012aac:	6013      	str	r3, [r2, #0]
 8012aae:	e5fc      	b.n	80126aa <_strtod_l+0x44a>
 8012ab0:	ffc00000 	.word	0xffc00000
 8012ab4:	41dfffff 	.word	0x41dfffff
 8012ab8:	00000000 	.word	0x00000000
 8012abc:	39500000 	.word	0x39500000
 8012ac0:	0801a058 	.word	0x0801a058
 8012ac4:	fffffc02 	.word	0xfffffc02
 8012ac8:	7ff00000 	.word	0x7ff00000
 8012acc:	46d9      	mov	r9, fp
 8012ace:	d15d      	bne.n	8012b8c <_strtod_l+0x92c>
 8012ad0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012ad4:	f1b8 0f00 	cmp.w	r8, #0
 8012ad8:	d02a      	beq.n	8012b30 <_strtod_l+0x8d0>
 8012ada:	4aa9      	ldr	r2, [pc, #676]	@ (8012d80 <_strtod_l+0xb20>)
 8012adc:	4293      	cmp	r3, r2
 8012ade:	d12a      	bne.n	8012b36 <_strtod_l+0x8d6>
 8012ae0:	9b06      	ldr	r3, [sp, #24]
 8012ae2:	4652      	mov	r2, sl
 8012ae4:	b1fb      	cbz	r3, 8012b26 <_strtod_l+0x8c6>
 8012ae6:	4ba7      	ldr	r3, [pc, #668]	@ (8012d84 <_strtod_l+0xb24>)
 8012ae8:	ea0b 0303 	and.w	r3, fp, r3
 8012aec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012af0:	f04f 31ff 	mov.w	r1, #4294967295
 8012af4:	d81a      	bhi.n	8012b2c <_strtod_l+0x8cc>
 8012af6:	0d1b      	lsrs	r3, r3, #20
 8012af8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012afc:	fa01 f303 	lsl.w	r3, r1, r3
 8012b00:	429a      	cmp	r2, r3
 8012b02:	d118      	bne.n	8012b36 <_strtod_l+0x8d6>
 8012b04:	4ba0      	ldr	r3, [pc, #640]	@ (8012d88 <_strtod_l+0xb28>)
 8012b06:	4599      	cmp	r9, r3
 8012b08:	d102      	bne.n	8012b10 <_strtod_l+0x8b0>
 8012b0a:	3201      	adds	r2, #1
 8012b0c:	f43f adc2 	beq.w	8012694 <_strtod_l+0x434>
 8012b10:	4b9c      	ldr	r3, [pc, #624]	@ (8012d84 <_strtod_l+0xb24>)
 8012b12:	ea09 0303 	and.w	r3, r9, r3
 8012b16:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8012b1a:	f04f 0a00 	mov.w	sl, #0
 8012b1e:	9b06      	ldr	r3, [sp, #24]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d1b2      	bne.n	8012a8a <_strtod_l+0x82a>
 8012b24:	e5c1      	b.n	80126aa <_strtod_l+0x44a>
 8012b26:	f04f 33ff 	mov.w	r3, #4294967295
 8012b2a:	e7e9      	b.n	8012b00 <_strtod_l+0x8a0>
 8012b2c:	460b      	mov	r3, r1
 8012b2e:	e7e7      	b.n	8012b00 <_strtod_l+0x8a0>
 8012b30:	ea53 030a 	orrs.w	r3, r3, sl
 8012b34:	d09b      	beq.n	8012a6e <_strtod_l+0x80e>
 8012b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012b38:	b1c3      	cbz	r3, 8012b6c <_strtod_l+0x90c>
 8012b3a:	ea13 0f09 	tst.w	r3, r9
 8012b3e:	d0ee      	beq.n	8012b1e <_strtod_l+0x8be>
 8012b40:	9a06      	ldr	r2, [sp, #24]
 8012b42:	4650      	mov	r0, sl
 8012b44:	4659      	mov	r1, fp
 8012b46:	f1b8 0f00 	cmp.w	r8, #0
 8012b4a:	d013      	beq.n	8012b74 <_strtod_l+0x914>
 8012b4c:	f7ff fb6d 	bl	801222a <sulp>
 8012b50:	ee39 7b00 	vadd.f64	d7, d9, d0
 8012b54:	ec5b ab17 	vmov	sl, fp, d7
 8012b58:	e7e1      	b.n	8012b1e <_strtod_l+0x8be>
 8012b5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012b5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012b62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012b66:	f04f 3aff 	mov.w	sl, #4294967295
 8012b6a:	e7d8      	b.n	8012b1e <_strtod_l+0x8be>
 8012b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b6e:	ea13 0f0a 	tst.w	r3, sl
 8012b72:	e7e4      	b.n	8012b3e <_strtod_l+0x8de>
 8012b74:	f7ff fb59 	bl	801222a <sulp>
 8012b78:	ee39 0b40 	vsub.f64	d0, d9, d0
 8012b7c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8012b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b84:	ec5b ab10 	vmov	sl, fp, d0
 8012b88:	d1c9      	bne.n	8012b1e <_strtod_l+0x8be>
 8012b8a:	e617      	b.n	80127bc <_strtod_l+0x55c>
 8012b8c:	4629      	mov	r1, r5
 8012b8e:	4620      	mov	r0, r4
 8012b90:	f003 f95c 	bl	8015e4c <__ratio>
 8012b94:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8012b98:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ba0:	d85d      	bhi.n	8012c5e <_strtod_l+0x9fe>
 8012ba2:	f1b8 0f00 	cmp.w	r8, #0
 8012ba6:	d164      	bne.n	8012c72 <_strtod_l+0xa12>
 8012ba8:	f1ba 0f00 	cmp.w	sl, #0
 8012bac:	d14b      	bne.n	8012c46 <_strtod_l+0x9e6>
 8012bae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012bb2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d160      	bne.n	8012c7c <_strtod_l+0xa1c>
 8012bba:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8012bbe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bc6:	d401      	bmi.n	8012bcc <_strtod_l+0x96c>
 8012bc8:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012bcc:	eeb1 ab48 	vneg.f64	d10, d8
 8012bd0:	486c      	ldr	r0, [pc, #432]	@ (8012d84 <_strtod_l+0xb24>)
 8012bd2:	496e      	ldr	r1, [pc, #440]	@ (8012d8c <_strtod_l+0xb2c>)
 8012bd4:	ea09 0700 	and.w	r7, r9, r0
 8012bd8:	428f      	cmp	r7, r1
 8012bda:	ec53 2b1a 	vmov	r2, r3, d10
 8012bde:	d17d      	bne.n	8012cdc <_strtod_l+0xa7c>
 8012be0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8012be4:	ec4b ab1c 	vmov	d12, sl, fp
 8012be8:	eeb0 0b4c 	vmov.f64	d0, d12
 8012bec:	f003 f866 	bl	8015cbc <__ulp>
 8012bf0:	4864      	ldr	r0, [pc, #400]	@ (8012d84 <_strtod_l+0xb24>)
 8012bf2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8012bf6:	ee1c 3a90 	vmov	r3, s25
 8012bfa:	4a65      	ldr	r2, [pc, #404]	@ (8012d90 <_strtod_l+0xb30>)
 8012bfc:	ea03 0100 	and.w	r1, r3, r0
 8012c00:	4291      	cmp	r1, r2
 8012c02:	ec5b ab1c 	vmov	sl, fp, d12
 8012c06:	d93c      	bls.n	8012c82 <_strtod_l+0xa22>
 8012c08:	ee19 2a90 	vmov	r2, s19
 8012c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8012d88 <_strtod_l+0xb28>)
 8012c0e:	429a      	cmp	r2, r3
 8012c10:	d104      	bne.n	8012c1c <_strtod_l+0x9bc>
 8012c12:	ee19 3a10 	vmov	r3, s18
 8012c16:	3301      	adds	r3, #1
 8012c18:	f43f ad3c 	beq.w	8012694 <_strtod_l+0x434>
 8012c1c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8012d88 <_strtod_l+0xb28>
 8012c20:	f04f 3aff 	mov.w	sl, #4294967295
 8012c24:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012c26:	9805      	ldr	r0, [sp, #20]
 8012c28:	f002 fd1c 	bl	8015664 <_Bfree>
 8012c2c:	9805      	ldr	r0, [sp, #20]
 8012c2e:	4631      	mov	r1, r6
 8012c30:	f002 fd18 	bl	8015664 <_Bfree>
 8012c34:	9805      	ldr	r0, [sp, #20]
 8012c36:	4629      	mov	r1, r5
 8012c38:	f002 fd14 	bl	8015664 <_Bfree>
 8012c3c:	9805      	ldr	r0, [sp, #20]
 8012c3e:	4621      	mov	r1, r4
 8012c40:	f002 fd10 	bl	8015664 <_Bfree>
 8012c44:	e627      	b.n	8012896 <_strtod_l+0x636>
 8012c46:	f1ba 0f01 	cmp.w	sl, #1
 8012c4a:	d103      	bne.n	8012c54 <_strtod_l+0x9f4>
 8012c4c:	f1bb 0f00 	cmp.w	fp, #0
 8012c50:	f43f adb4 	beq.w	80127bc <_strtod_l+0x55c>
 8012c54:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012c58:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012c5c:	e7b8      	b.n	8012bd0 <_strtod_l+0x970>
 8012c5e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012c62:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012c66:	f1b8 0f00 	cmp.w	r8, #0
 8012c6a:	d0af      	beq.n	8012bcc <_strtod_l+0x96c>
 8012c6c:	eeb0 ab48 	vmov.f64	d10, d8
 8012c70:	e7ae      	b.n	8012bd0 <_strtod_l+0x970>
 8012c72:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8012c76:	eeb0 8b4a 	vmov.f64	d8, d10
 8012c7a:	e7a9      	b.n	8012bd0 <_strtod_l+0x970>
 8012c7c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012c80:	e7a6      	b.n	8012bd0 <_strtod_l+0x970>
 8012c82:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012c86:	9b06      	ldr	r3, [sp, #24]
 8012c88:	46d9      	mov	r9, fp
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d1ca      	bne.n	8012c24 <_strtod_l+0x9c4>
 8012c8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012c92:	0d1b      	lsrs	r3, r3, #20
 8012c94:	051b      	lsls	r3, r3, #20
 8012c96:	429f      	cmp	r7, r3
 8012c98:	d1c4      	bne.n	8012c24 <_strtod_l+0x9c4>
 8012c9a:	ec51 0b18 	vmov	r0, r1, d8
 8012c9e:	f7ed fd5b 	bl	8000758 <__aeabi_d2lz>
 8012ca2:	f7ed fd13 	bl	80006cc <__aeabi_l2d>
 8012ca6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8012caa:	ec41 0b17 	vmov	d7, r0, r1
 8012cae:	ea49 090a 	orr.w	r9, r9, sl
 8012cb2:	ea59 0908 	orrs.w	r9, r9, r8
 8012cb6:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012cba:	d03c      	beq.n	8012d36 <_strtod_l+0xad6>
 8012cbc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8012d68 <_strtod_l+0xb08>
 8012cc0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cc8:	f53f acef 	bmi.w	80126aa <_strtod_l+0x44a>
 8012ccc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8012d70 <_strtod_l+0xb10>
 8012cd0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cd8:	dda4      	ble.n	8012c24 <_strtod_l+0x9c4>
 8012cda:	e4e6      	b.n	80126aa <_strtod_l+0x44a>
 8012cdc:	9906      	ldr	r1, [sp, #24]
 8012cde:	b1e1      	cbz	r1, 8012d1a <_strtod_l+0xaba>
 8012ce0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8012ce4:	d819      	bhi.n	8012d1a <_strtod_l+0xaba>
 8012ce6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8012cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cee:	d811      	bhi.n	8012d14 <_strtod_l+0xab4>
 8012cf0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8012cf4:	ee18 3a10 	vmov	r3, s16
 8012cf8:	2b01      	cmp	r3, #1
 8012cfa:	bf38      	it	cc
 8012cfc:	2301      	movcc	r3, #1
 8012cfe:	ee08 3a10 	vmov	s16, r3
 8012d02:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8012d06:	f1b8 0f00 	cmp.w	r8, #0
 8012d0a:	d111      	bne.n	8012d30 <_strtod_l+0xad0>
 8012d0c:	eeb1 7b48 	vneg.f64	d7, d8
 8012d10:	ec53 2b17 	vmov	r2, r3, d7
 8012d14:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8012d18:	1bcb      	subs	r3, r1, r7
 8012d1a:	eeb0 0b49 	vmov.f64	d0, d9
 8012d1e:	ec43 2b1a 	vmov	d10, r2, r3
 8012d22:	f002 ffcb 	bl	8015cbc <__ulp>
 8012d26:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8012d2a:	ec5b ab19 	vmov	sl, fp, d9
 8012d2e:	e7aa      	b.n	8012c86 <_strtod_l+0xa26>
 8012d30:	eeb0 7b48 	vmov.f64	d7, d8
 8012d34:	e7ec      	b.n	8012d10 <_strtod_l+0xab0>
 8012d36:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8012d78 <_strtod_l+0xb18>
 8012d3a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d42:	f57f af6f 	bpl.w	8012c24 <_strtod_l+0x9c4>
 8012d46:	e4b0      	b.n	80126aa <_strtod_l+0x44a>
 8012d48:	2300      	movs	r3, #0
 8012d4a:	9308      	str	r3, [sp, #32]
 8012d4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012d4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012d50:	6013      	str	r3, [r2, #0]
 8012d52:	f7ff bac4 	b.w	80122de <_strtod_l+0x7e>
 8012d56:	2a65      	cmp	r2, #101	@ 0x65
 8012d58:	f43f abbf 	beq.w	80124da <_strtod_l+0x27a>
 8012d5c:	2a45      	cmp	r2, #69	@ 0x45
 8012d5e:	f43f abbc 	beq.w	80124da <_strtod_l+0x27a>
 8012d62:	2101      	movs	r1, #1
 8012d64:	f7ff bbf4 	b.w	8012550 <_strtod_l+0x2f0>
 8012d68:	94a03595 	.word	0x94a03595
 8012d6c:	3fdfffff 	.word	0x3fdfffff
 8012d70:	35afe535 	.word	0x35afe535
 8012d74:	3fe00000 	.word	0x3fe00000
 8012d78:	94a03595 	.word	0x94a03595
 8012d7c:	3fcfffff 	.word	0x3fcfffff
 8012d80:	000fffff 	.word	0x000fffff
 8012d84:	7ff00000 	.word	0x7ff00000
 8012d88:	7fefffff 	.word	0x7fefffff
 8012d8c:	7fe00000 	.word	0x7fe00000
 8012d90:	7c9fffff 	.word	0x7c9fffff

08012d94 <_strtod_r>:
 8012d94:	4b01      	ldr	r3, [pc, #4]	@ (8012d9c <_strtod_r+0x8>)
 8012d96:	f7ff ba63 	b.w	8012260 <_strtod_l>
 8012d9a:	bf00      	nop
 8012d9c:	24000080 	.word	0x24000080

08012da0 <strtod>:
 8012da0:	460a      	mov	r2, r1
 8012da2:	4601      	mov	r1, r0
 8012da4:	4802      	ldr	r0, [pc, #8]	@ (8012db0 <strtod+0x10>)
 8012da6:	4b03      	ldr	r3, [pc, #12]	@ (8012db4 <strtod+0x14>)
 8012da8:	6800      	ldr	r0, [r0, #0]
 8012daa:	f7ff ba59 	b.w	8012260 <_strtod_l>
 8012dae:	bf00      	nop
 8012db0:	240001ec 	.word	0x240001ec
 8012db4:	24000080 	.word	0x24000080

08012db8 <_strtol_l.isra.0>:
 8012db8:	2b24      	cmp	r3, #36	@ 0x24
 8012dba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012dbe:	4686      	mov	lr, r0
 8012dc0:	4690      	mov	r8, r2
 8012dc2:	d801      	bhi.n	8012dc8 <_strtol_l.isra.0+0x10>
 8012dc4:	2b01      	cmp	r3, #1
 8012dc6:	d106      	bne.n	8012dd6 <_strtol_l.isra.0+0x1e>
 8012dc8:	f001 f970 	bl	80140ac <__errno>
 8012dcc:	2316      	movs	r3, #22
 8012dce:	6003      	str	r3, [r0, #0]
 8012dd0:	2000      	movs	r0, #0
 8012dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012dd6:	4834      	ldr	r0, [pc, #208]	@ (8012ea8 <_strtol_l.isra.0+0xf0>)
 8012dd8:	460d      	mov	r5, r1
 8012dda:	462a      	mov	r2, r5
 8012ddc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012de0:	5d06      	ldrb	r6, [r0, r4]
 8012de2:	f016 0608 	ands.w	r6, r6, #8
 8012de6:	d1f8      	bne.n	8012dda <_strtol_l.isra.0+0x22>
 8012de8:	2c2d      	cmp	r4, #45	@ 0x2d
 8012dea:	d110      	bne.n	8012e0e <_strtol_l.isra.0+0x56>
 8012dec:	782c      	ldrb	r4, [r5, #0]
 8012dee:	2601      	movs	r6, #1
 8012df0:	1c95      	adds	r5, r2, #2
 8012df2:	f033 0210 	bics.w	r2, r3, #16
 8012df6:	d115      	bne.n	8012e24 <_strtol_l.isra.0+0x6c>
 8012df8:	2c30      	cmp	r4, #48	@ 0x30
 8012dfa:	d10d      	bne.n	8012e18 <_strtol_l.isra.0+0x60>
 8012dfc:	782a      	ldrb	r2, [r5, #0]
 8012dfe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012e02:	2a58      	cmp	r2, #88	@ 0x58
 8012e04:	d108      	bne.n	8012e18 <_strtol_l.isra.0+0x60>
 8012e06:	786c      	ldrb	r4, [r5, #1]
 8012e08:	3502      	adds	r5, #2
 8012e0a:	2310      	movs	r3, #16
 8012e0c:	e00a      	b.n	8012e24 <_strtol_l.isra.0+0x6c>
 8012e0e:	2c2b      	cmp	r4, #43	@ 0x2b
 8012e10:	bf04      	itt	eq
 8012e12:	782c      	ldrbeq	r4, [r5, #0]
 8012e14:	1c95      	addeq	r5, r2, #2
 8012e16:	e7ec      	b.n	8012df2 <_strtol_l.isra.0+0x3a>
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d1f6      	bne.n	8012e0a <_strtol_l.isra.0+0x52>
 8012e1c:	2c30      	cmp	r4, #48	@ 0x30
 8012e1e:	bf14      	ite	ne
 8012e20:	230a      	movne	r3, #10
 8012e22:	2308      	moveq	r3, #8
 8012e24:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012e28:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012e2c:	2200      	movs	r2, #0
 8012e2e:	fbbc f9f3 	udiv	r9, ip, r3
 8012e32:	4610      	mov	r0, r2
 8012e34:	fb03 ca19 	mls	sl, r3, r9, ip
 8012e38:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012e3c:	2f09      	cmp	r7, #9
 8012e3e:	d80f      	bhi.n	8012e60 <_strtol_l.isra.0+0xa8>
 8012e40:	463c      	mov	r4, r7
 8012e42:	42a3      	cmp	r3, r4
 8012e44:	dd1b      	ble.n	8012e7e <_strtol_l.isra.0+0xc6>
 8012e46:	1c57      	adds	r7, r2, #1
 8012e48:	d007      	beq.n	8012e5a <_strtol_l.isra.0+0xa2>
 8012e4a:	4581      	cmp	r9, r0
 8012e4c:	d314      	bcc.n	8012e78 <_strtol_l.isra.0+0xc0>
 8012e4e:	d101      	bne.n	8012e54 <_strtol_l.isra.0+0x9c>
 8012e50:	45a2      	cmp	sl, r4
 8012e52:	db11      	blt.n	8012e78 <_strtol_l.isra.0+0xc0>
 8012e54:	fb00 4003 	mla	r0, r0, r3, r4
 8012e58:	2201      	movs	r2, #1
 8012e5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012e5e:	e7eb      	b.n	8012e38 <_strtol_l.isra.0+0x80>
 8012e60:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012e64:	2f19      	cmp	r7, #25
 8012e66:	d801      	bhi.n	8012e6c <_strtol_l.isra.0+0xb4>
 8012e68:	3c37      	subs	r4, #55	@ 0x37
 8012e6a:	e7ea      	b.n	8012e42 <_strtol_l.isra.0+0x8a>
 8012e6c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012e70:	2f19      	cmp	r7, #25
 8012e72:	d804      	bhi.n	8012e7e <_strtol_l.isra.0+0xc6>
 8012e74:	3c57      	subs	r4, #87	@ 0x57
 8012e76:	e7e4      	b.n	8012e42 <_strtol_l.isra.0+0x8a>
 8012e78:	f04f 32ff 	mov.w	r2, #4294967295
 8012e7c:	e7ed      	b.n	8012e5a <_strtol_l.isra.0+0xa2>
 8012e7e:	1c53      	adds	r3, r2, #1
 8012e80:	d108      	bne.n	8012e94 <_strtol_l.isra.0+0xdc>
 8012e82:	2322      	movs	r3, #34	@ 0x22
 8012e84:	f8ce 3000 	str.w	r3, [lr]
 8012e88:	4660      	mov	r0, ip
 8012e8a:	f1b8 0f00 	cmp.w	r8, #0
 8012e8e:	d0a0      	beq.n	8012dd2 <_strtol_l.isra.0+0x1a>
 8012e90:	1e69      	subs	r1, r5, #1
 8012e92:	e006      	b.n	8012ea2 <_strtol_l.isra.0+0xea>
 8012e94:	b106      	cbz	r6, 8012e98 <_strtol_l.isra.0+0xe0>
 8012e96:	4240      	negs	r0, r0
 8012e98:	f1b8 0f00 	cmp.w	r8, #0
 8012e9c:	d099      	beq.n	8012dd2 <_strtol_l.isra.0+0x1a>
 8012e9e:	2a00      	cmp	r2, #0
 8012ea0:	d1f6      	bne.n	8012e90 <_strtol_l.isra.0+0xd8>
 8012ea2:	f8c8 1000 	str.w	r1, [r8]
 8012ea6:	e794      	b.n	8012dd2 <_strtol_l.isra.0+0x1a>
 8012ea8:	0801a081 	.word	0x0801a081

08012eac <_strtol_r>:
 8012eac:	f7ff bf84 	b.w	8012db8 <_strtol_l.isra.0>

08012eb0 <strtol>:
 8012eb0:	4613      	mov	r3, r2
 8012eb2:	460a      	mov	r2, r1
 8012eb4:	4601      	mov	r1, r0
 8012eb6:	4802      	ldr	r0, [pc, #8]	@ (8012ec0 <strtol+0x10>)
 8012eb8:	6800      	ldr	r0, [r0, #0]
 8012eba:	f7ff bf7d 	b.w	8012db8 <_strtol_l.isra.0>
 8012ebe:	bf00      	nop
 8012ec0:	240001ec 	.word	0x240001ec

08012ec4 <system>:
 8012ec4:	b508      	push	{r3, lr}
 8012ec6:	b128      	cbz	r0, 8012ed4 <system+0x10>
 8012ec8:	f001 f8f0 	bl	80140ac <__errno>
 8012ecc:	2358      	movs	r3, #88	@ 0x58
 8012ece:	6003      	str	r3, [r0, #0]
 8012ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ed4:	bd08      	pop	{r3, pc}

08012ed6 <__cvt>:
 8012ed6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012ed8:	ed2d 8b02 	vpush	{d8}
 8012edc:	eeb0 8b40 	vmov.f64	d8, d0
 8012ee0:	b085      	sub	sp, #20
 8012ee2:	4617      	mov	r7, r2
 8012ee4:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8012ee6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012ee8:	ee18 2a90 	vmov	r2, s17
 8012eec:	f025 0520 	bic.w	r5, r5, #32
 8012ef0:	2a00      	cmp	r2, #0
 8012ef2:	bfb6      	itet	lt
 8012ef4:	222d      	movlt	r2, #45	@ 0x2d
 8012ef6:	2200      	movge	r2, #0
 8012ef8:	eeb1 8b40 	vneglt.f64	d8, d0
 8012efc:	2d46      	cmp	r5, #70	@ 0x46
 8012efe:	460c      	mov	r4, r1
 8012f00:	701a      	strb	r2, [r3, #0]
 8012f02:	d004      	beq.n	8012f0e <__cvt+0x38>
 8012f04:	2d45      	cmp	r5, #69	@ 0x45
 8012f06:	d100      	bne.n	8012f0a <__cvt+0x34>
 8012f08:	3401      	adds	r4, #1
 8012f0a:	2102      	movs	r1, #2
 8012f0c:	e000      	b.n	8012f10 <__cvt+0x3a>
 8012f0e:	2103      	movs	r1, #3
 8012f10:	ab03      	add	r3, sp, #12
 8012f12:	9301      	str	r3, [sp, #4]
 8012f14:	ab02      	add	r3, sp, #8
 8012f16:	9300      	str	r3, [sp, #0]
 8012f18:	4622      	mov	r2, r4
 8012f1a:	4633      	mov	r3, r6
 8012f1c:	eeb0 0b48 	vmov.f64	d0, d8
 8012f20:	f001 f9b6 	bl	8014290 <_dtoa_r>
 8012f24:	2d47      	cmp	r5, #71	@ 0x47
 8012f26:	d114      	bne.n	8012f52 <__cvt+0x7c>
 8012f28:	07fb      	lsls	r3, r7, #31
 8012f2a:	d50a      	bpl.n	8012f42 <__cvt+0x6c>
 8012f2c:	1902      	adds	r2, r0, r4
 8012f2e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f36:	bf08      	it	eq
 8012f38:	9203      	streq	r2, [sp, #12]
 8012f3a:	2130      	movs	r1, #48	@ 0x30
 8012f3c:	9b03      	ldr	r3, [sp, #12]
 8012f3e:	4293      	cmp	r3, r2
 8012f40:	d319      	bcc.n	8012f76 <__cvt+0xa0>
 8012f42:	9b03      	ldr	r3, [sp, #12]
 8012f44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f46:	1a1b      	subs	r3, r3, r0
 8012f48:	6013      	str	r3, [r2, #0]
 8012f4a:	b005      	add	sp, #20
 8012f4c:	ecbd 8b02 	vpop	{d8}
 8012f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f52:	2d46      	cmp	r5, #70	@ 0x46
 8012f54:	eb00 0204 	add.w	r2, r0, r4
 8012f58:	d1e9      	bne.n	8012f2e <__cvt+0x58>
 8012f5a:	7803      	ldrb	r3, [r0, #0]
 8012f5c:	2b30      	cmp	r3, #48	@ 0x30
 8012f5e:	d107      	bne.n	8012f70 <__cvt+0x9a>
 8012f60:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f68:	bf1c      	itt	ne
 8012f6a:	f1c4 0401 	rsbne	r4, r4, #1
 8012f6e:	6034      	strne	r4, [r6, #0]
 8012f70:	6833      	ldr	r3, [r6, #0]
 8012f72:	441a      	add	r2, r3
 8012f74:	e7db      	b.n	8012f2e <__cvt+0x58>
 8012f76:	1c5c      	adds	r4, r3, #1
 8012f78:	9403      	str	r4, [sp, #12]
 8012f7a:	7019      	strb	r1, [r3, #0]
 8012f7c:	e7de      	b.n	8012f3c <__cvt+0x66>

08012f7e <__exponent>:
 8012f7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012f80:	2900      	cmp	r1, #0
 8012f82:	bfba      	itte	lt
 8012f84:	4249      	neglt	r1, r1
 8012f86:	232d      	movlt	r3, #45	@ 0x2d
 8012f88:	232b      	movge	r3, #43	@ 0x2b
 8012f8a:	2909      	cmp	r1, #9
 8012f8c:	7002      	strb	r2, [r0, #0]
 8012f8e:	7043      	strb	r3, [r0, #1]
 8012f90:	dd29      	ble.n	8012fe6 <__exponent+0x68>
 8012f92:	f10d 0307 	add.w	r3, sp, #7
 8012f96:	461d      	mov	r5, r3
 8012f98:	270a      	movs	r7, #10
 8012f9a:	461a      	mov	r2, r3
 8012f9c:	fbb1 f6f7 	udiv	r6, r1, r7
 8012fa0:	fb07 1416 	mls	r4, r7, r6, r1
 8012fa4:	3430      	adds	r4, #48	@ 0x30
 8012fa6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012faa:	460c      	mov	r4, r1
 8012fac:	2c63      	cmp	r4, #99	@ 0x63
 8012fae:	f103 33ff 	add.w	r3, r3, #4294967295
 8012fb2:	4631      	mov	r1, r6
 8012fb4:	dcf1      	bgt.n	8012f9a <__exponent+0x1c>
 8012fb6:	3130      	adds	r1, #48	@ 0x30
 8012fb8:	1e94      	subs	r4, r2, #2
 8012fba:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012fbe:	1c41      	adds	r1, r0, #1
 8012fc0:	4623      	mov	r3, r4
 8012fc2:	42ab      	cmp	r3, r5
 8012fc4:	d30a      	bcc.n	8012fdc <__exponent+0x5e>
 8012fc6:	f10d 0309 	add.w	r3, sp, #9
 8012fca:	1a9b      	subs	r3, r3, r2
 8012fcc:	42ac      	cmp	r4, r5
 8012fce:	bf88      	it	hi
 8012fd0:	2300      	movhi	r3, #0
 8012fd2:	3302      	adds	r3, #2
 8012fd4:	4403      	add	r3, r0
 8012fd6:	1a18      	subs	r0, r3, r0
 8012fd8:	b003      	add	sp, #12
 8012fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012fdc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012fe0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012fe4:	e7ed      	b.n	8012fc2 <__exponent+0x44>
 8012fe6:	2330      	movs	r3, #48	@ 0x30
 8012fe8:	3130      	adds	r1, #48	@ 0x30
 8012fea:	7083      	strb	r3, [r0, #2]
 8012fec:	70c1      	strb	r1, [r0, #3]
 8012fee:	1d03      	adds	r3, r0, #4
 8012ff0:	e7f1      	b.n	8012fd6 <__exponent+0x58>
 8012ff2:	0000      	movs	r0, r0
 8012ff4:	0000      	movs	r0, r0
	...

08012ff8 <_printf_float>:
 8012ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ffc:	b08d      	sub	sp, #52	@ 0x34
 8012ffe:	460c      	mov	r4, r1
 8013000:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013004:	4616      	mov	r6, r2
 8013006:	461f      	mov	r7, r3
 8013008:	4605      	mov	r5, r0
 801300a:	f001 f805 	bl	8014018 <_localeconv_r>
 801300e:	f8d0 b000 	ldr.w	fp, [r0]
 8013012:	4658      	mov	r0, fp
 8013014:	f7ed f9c4 	bl	80003a0 <strlen>
 8013018:	2300      	movs	r3, #0
 801301a:	930a      	str	r3, [sp, #40]	@ 0x28
 801301c:	f8d8 3000 	ldr.w	r3, [r8]
 8013020:	f894 9018 	ldrb.w	r9, [r4, #24]
 8013024:	6822      	ldr	r2, [r4, #0]
 8013026:	9005      	str	r0, [sp, #20]
 8013028:	3307      	adds	r3, #7
 801302a:	f023 0307 	bic.w	r3, r3, #7
 801302e:	f103 0108 	add.w	r1, r3, #8
 8013032:	f8c8 1000 	str.w	r1, [r8]
 8013036:	ed93 0b00 	vldr	d0, [r3]
 801303a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8013298 <_printf_float+0x2a0>
 801303e:	eeb0 7bc0 	vabs.f64	d7, d0
 8013042:	eeb4 7b46 	vcmp.f64	d7, d6
 8013046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801304a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801304e:	dd24      	ble.n	801309a <_printf_float+0xa2>
 8013050:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013058:	d502      	bpl.n	8013060 <_printf_float+0x68>
 801305a:	232d      	movs	r3, #45	@ 0x2d
 801305c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013060:	498f      	ldr	r1, [pc, #572]	@ (80132a0 <_printf_float+0x2a8>)
 8013062:	4b90      	ldr	r3, [pc, #576]	@ (80132a4 <_printf_float+0x2ac>)
 8013064:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8013068:	bf8c      	ite	hi
 801306a:	4688      	movhi	r8, r1
 801306c:	4698      	movls	r8, r3
 801306e:	f022 0204 	bic.w	r2, r2, #4
 8013072:	2303      	movs	r3, #3
 8013074:	6123      	str	r3, [r4, #16]
 8013076:	6022      	str	r2, [r4, #0]
 8013078:	f04f 0a00 	mov.w	sl, #0
 801307c:	9700      	str	r7, [sp, #0]
 801307e:	4633      	mov	r3, r6
 8013080:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013082:	4621      	mov	r1, r4
 8013084:	4628      	mov	r0, r5
 8013086:	f000 f9d1 	bl	801342c <_printf_common>
 801308a:	3001      	adds	r0, #1
 801308c:	f040 8089 	bne.w	80131a2 <_printf_float+0x1aa>
 8013090:	f04f 30ff 	mov.w	r0, #4294967295
 8013094:	b00d      	add	sp, #52	@ 0x34
 8013096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801309a:	eeb4 0b40 	vcmp.f64	d0, d0
 801309e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a2:	d709      	bvc.n	80130b8 <_printf_float+0xc0>
 80130a4:	ee10 3a90 	vmov	r3, s1
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	bfbc      	itt	lt
 80130ac:	232d      	movlt	r3, #45	@ 0x2d
 80130ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80130b2:	497d      	ldr	r1, [pc, #500]	@ (80132a8 <_printf_float+0x2b0>)
 80130b4:	4b7d      	ldr	r3, [pc, #500]	@ (80132ac <_printf_float+0x2b4>)
 80130b6:	e7d5      	b.n	8013064 <_printf_float+0x6c>
 80130b8:	6863      	ldr	r3, [r4, #4]
 80130ba:	1c59      	adds	r1, r3, #1
 80130bc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80130c0:	d139      	bne.n	8013136 <_printf_float+0x13e>
 80130c2:	2306      	movs	r3, #6
 80130c4:	6063      	str	r3, [r4, #4]
 80130c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80130ca:	2300      	movs	r3, #0
 80130cc:	6022      	str	r2, [r4, #0]
 80130ce:	9303      	str	r3, [sp, #12]
 80130d0:	ab0a      	add	r3, sp, #40	@ 0x28
 80130d2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80130d6:	ab09      	add	r3, sp, #36	@ 0x24
 80130d8:	9300      	str	r3, [sp, #0]
 80130da:	6861      	ldr	r1, [r4, #4]
 80130dc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80130e0:	4628      	mov	r0, r5
 80130e2:	f7ff fef8 	bl	8012ed6 <__cvt>
 80130e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80130ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80130ec:	4680      	mov	r8, r0
 80130ee:	d129      	bne.n	8013144 <_printf_float+0x14c>
 80130f0:	1cc8      	adds	r0, r1, #3
 80130f2:	db02      	blt.n	80130fa <_printf_float+0x102>
 80130f4:	6863      	ldr	r3, [r4, #4]
 80130f6:	4299      	cmp	r1, r3
 80130f8:	dd41      	ble.n	801317e <_printf_float+0x186>
 80130fa:	f1a9 0902 	sub.w	r9, r9, #2
 80130fe:	fa5f f989 	uxtb.w	r9, r9
 8013102:	3901      	subs	r1, #1
 8013104:	464a      	mov	r2, r9
 8013106:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801310a:	9109      	str	r1, [sp, #36]	@ 0x24
 801310c:	f7ff ff37 	bl	8012f7e <__exponent>
 8013110:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013112:	1813      	adds	r3, r2, r0
 8013114:	2a01      	cmp	r2, #1
 8013116:	4682      	mov	sl, r0
 8013118:	6123      	str	r3, [r4, #16]
 801311a:	dc02      	bgt.n	8013122 <_printf_float+0x12a>
 801311c:	6822      	ldr	r2, [r4, #0]
 801311e:	07d2      	lsls	r2, r2, #31
 8013120:	d501      	bpl.n	8013126 <_printf_float+0x12e>
 8013122:	3301      	adds	r3, #1
 8013124:	6123      	str	r3, [r4, #16]
 8013126:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801312a:	2b00      	cmp	r3, #0
 801312c:	d0a6      	beq.n	801307c <_printf_float+0x84>
 801312e:	232d      	movs	r3, #45	@ 0x2d
 8013130:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013134:	e7a2      	b.n	801307c <_printf_float+0x84>
 8013136:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801313a:	d1c4      	bne.n	80130c6 <_printf_float+0xce>
 801313c:	2b00      	cmp	r3, #0
 801313e:	d1c2      	bne.n	80130c6 <_printf_float+0xce>
 8013140:	2301      	movs	r3, #1
 8013142:	e7bf      	b.n	80130c4 <_printf_float+0xcc>
 8013144:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013148:	d9db      	bls.n	8013102 <_printf_float+0x10a>
 801314a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801314e:	d118      	bne.n	8013182 <_printf_float+0x18a>
 8013150:	2900      	cmp	r1, #0
 8013152:	6863      	ldr	r3, [r4, #4]
 8013154:	dd0b      	ble.n	801316e <_printf_float+0x176>
 8013156:	6121      	str	r1, [r4, #16]
 8013158:	b913      	cbnz	r3, 8013160 <_printf_float+0x168>
 801315a:	6822      	ldr	r2, [r4, #0]
 801315c:	07d0      	lsls	r0, r2, #31
 801315e:	d502      	bpl.n	8013166 <_printf_float+0x16e>
 8013160:	3301      	adds	r3, #1
 8013162:	440b      	add	r3, r1
 8013164:	6123      	str	r3, [r4, #16]
 8013166:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013168:	f04f 0a00 	mov.w	sl, #0
 801316c:	e7db      	b.n	8013126 <_printf_float+0x12e>
 801316e:	b913      	cbnz	r3, 8013176 <_printf_float+0x17e>
 8013170:	6822      	ldr	r2, [r4, #0]
 8013172:	07d2      	lsls	r2, r2, #31
 8013174:	d501      	bpl.n	801317a <_printf_float+0x182>
 8013176:	3302      	adds	r3, #2
 8013178:	e7f4      	b.n	8013164 <_printf_float+0x16c>
 801317a:	2301      	movs	r3, #1
 801317c:	e7f2      	b.n	8013164 <_printf_float+0x16c>
 801317e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8013182:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013184:	4299      	cmp	r1, r3
 8013186:	db05      	blt.n	8013194 <_printf_float+0x19c>
 8013188:	6823      	ldr	r3, [r4, #0]
 801318a:	6121      	str	r1, [r4, #16]
 801318c:	07d8      	lsls	r0, r3, #31
 801318e:	d5ea      	bpl.n	8013166 <_printf_float+0x16e>
 8013190:	1c4b      	adds	r3, r1, #1
 8013192:	e7e7      	b.n	8013164 <_printf_float+0x16c>
 8013194:	2900      	cmp	r1, #0
 8013196:	bfd4      	ite	le
 8013198:	f1c1 0202 	rsble	r2, r1, #2
 801319c:	2201      	movgt	r2, #1
 801319e:	4413      	add	r3, r2
 80131a0:	e7e0      	b.n	8013164 <_printf_float+0x16c>
 80131a2:	6823      	ldr	r3, [r4, #0]
 80131a4:	055a      	lsls	r2, r3, #21
 80131a6:	d407      	bmi.n	80131b8 <_printf_float+0x1c0>
 80131a8:	6923      	ldr	r3, [r4, #16]
 80131aa:	4642      	mov	r2, r8
 80131ac:	4631      	mov	r1, r6
 80131ae:	4628      	mov	r0, r5
 80131b0:	47b8      	blx	r7
 80131b2:	3001      	adds	r0, #1
 80131b4:	d12a      	bne.n	801320c <_printf_float+0x214>
 80131b6:	e76b      	b.n	8013090 <_printf_float+0x98>
 80131b8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80131bc:	f240 80e0 	bls.w	8013380 <_printf_float+0x388>
 80131c0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80131c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80131c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131cc:	d133      	bne.n	8013236 <_printf_float+0x23e>
 80131ce:	4a38      	ldr	r2, [pc, #224]	@ (80132b0 <_printf_float+0x2b8>)
 80131d0:	2301      	movs	r3, #1
 80131d2:	4631      	mov	r1, r6
 80131d4:	4628      	mov	r0, r5
 80131d6:	47b8      	blx	r7
 80131d8:	3001      	adds	r0, #1
 80131da:	f43f af59 	beq.w	8013090 <_printf_float+0x98>
 80131de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80131e2:	4543      	cmp	r3, r8
 80131e4:	db02      	blt.n	80131ec <_printf_float+0x1f4>
 80131e6:	6823      	ldr	r3, [r4, #0]
 80131e8:	07d8      	lsls	r0, r3, #31
 80131ea:	d50f      	bpl.n	801320c <_printf_float+0x214>
 80131ec:	9b05      	ldr	r3, [sp, #20]
 80131ee:	465a      	mov	r2, fp
 80131f0:	4631      	mov	r1, r6
 80131f2:	4628      	mov	r0, r5
 80131f4:	47b8      	blx	r7
 80131f6:	3001      	adds	r0, #1
 80131f8:	f43f af4a 	beq.w	8013090 <_printf_float+0x98>
 80131fc:	f04f 0900 	mov.w	r9, #0
 8013200:	f108 38ff 	add.w	r8, r8, #4294967295
 8013204:	f104 0a1a 	add.w	sl, r4, #26
 8013208:	45c8      	cmp	r8, r9
 801320a:	dc09      	bgt.n	8013220 <_printf_float+0x228>
 801320c:	6823      	ldr	r3, [r4, #0]
 801320e:	079b      	lsls	r3, r3, #30
 8013210:	f100 8107 	bmi.w	8013422 <_printf_float+0x42a>
 8013214:	68e0      	ldr	r0, [r4, #12]
 8013216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013218:	4298      	cmp	r0, r3
 801321a:	bfb8      	it	lt
 801321c:	4618      	movlt	r0, r3
 801321e:	e739      	b.n	8013094 <_printf_float+0x9c>
 8013220:	2301      	movs	r3, #1
 8013222:	4652      	mov	r2, sl
 8013224:	4631      	mov	r1, r6
 8013226:	4628      	mov	r0, r5
 8013228:	47b8      	blx	r7
 801322a:	3001      	adds	r0, #1
 801322c:	f43f af30 	beq.w	8013090 <_printf_float+0x98>
 8013230:	f109 0901 	add.w	r9, r9, #1
 8013234:	e7e8      	b.n	8013208 <_printf_float+0x210>
 8013236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013238:	2b00      	cmp	r3, #0
 801323a:	dc3b      	bgt.n	80132b4 <_printf_float+0x2bc>
 801323c:	4a1c      	ldr	r2, [pc, #112]	@ (80132b0 <_printf_float+0x2b8>)
 801323e:	2301      	movs	r3, #1
 8013240:	4631      	mov	r1, r6
 8013242:	4628      	mov	r0, r5
 8013244:	47b8      	blx	r7
 8013246:	3001      	adds	r0, #1
 8013248:	f43f af22 	beq.w	8013090 <_printf_float+0x98>
 801324c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013250:	ea59 0303 	orrs.w	r3, r9, r3
 8013254:	d102      	bne.n	801325c <_printf_float+0x264>
 8013256:	6823      	ldr	r3, [r4, #0]
 8013258:	07d9      	lsls	r1, r3, #31
 801325a:	d5d7      	bpl.n	801320c <_printf_float+0x214>
 801325c:	9b05      	ldr	r3, [sp, #20]
 801325e:	465a      	mov	r2, fp
 8013260:	4631      	mov	r1, r6
 8013262:	4628      	mov	r0, r5
 8013264:	47b8      	blx	r7
 8013266:	3001      	adds	r0, #1
 8013268:	f43f af12 	beq.w	8013090 <_printf_float+0x98>
 801326c:	f04f 0a00 	mov.w	sl, #0
 8013270:	f104 0b1a 	add.w	fp, r4, #26
 8013274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013276:	425b      	negs	r3, r3
 8013278:	4553      	cmp	r3, sl
 801327a:	dc01      	bgt.n	8013280 <_printf_float+0x288>
 801327c:	464b      	mov	r3, r9
 801327e:	e794      	b.n	80131aa <_printf_float+0x1b2>
 8013280:	2301      	movs	r3, #1
 8013282:	465a      	mov	r2, fp
 8013284:	4631      	mov	r1, r6
 8013286:	4628      	mov	r0, r5
 8013288:	47b8      	blx	r7
 801328a:	3001      	adds	r0, #1
 801328c:	f43f af00 	beq.w	8013090 <_printf_float+0x98>
 8013290:	f10a 0a01 	add.w	sl, sl, #1
 8013294:	e7ee      	b.n	8013274 <_printf_float+0x27c>
 8013296:	bf00      	nop
 8013298:	ffffffff 	.word	0xffffffff
 801329c:	7fefffff 	.word	0x7fefffff
 80132a0:	08019de6 	.word	0x08019de6
 80132a4:	08019de2 	.word	0x08019de2
 80132a8:	08019dee 	.word	0x08019dee
 80132ac:	08019dea 	.word	0x08019dea
 80132b0:	0801a024 	.word	0x0801a024
 80132b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80132b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80132ba:	4553      	cmp	r3, sl
 80132bc:	bfa8      	it	ge
 80132be:	4653      	movge	r3, sl
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	4699      	mov	r9, r3
 80132c4:	dc37      	bgt.n	8013336 <_printf_float+0x33e>
 80132c6:	2300      	movs	r3, #0
 80132c8:	9307      	str	r3, [sp, #28]
 80132ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80132ce:	f104 021a 	add.w	r2, r4, #26
 80132d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80132d4:	9907      	ldr	r1, [sp, #28]
 80132d6:	9306      	str	r3, [sp, #24]
 80132d8:	eba3 0309 	sub.w	r3, r3, r9
 80132dc:	428b      	cmp	r3, r1
 80132de:	dc31      	bgt.n	8013344 <_printf_float+0x34c>
 80132e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132e2:	459a      	cmp	sl, r3
 80132e4:	dc3b      	bgt.n	801335e <_printf_float+0x366>
 80132e6:	6823      	ldr	r3, [r4, #0]
 80132e8:	07da      	lsls	r2, r3, #31
 80132ea:	d438      	bmi.n	801335e <_printf_float+0x366>
 80132ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132ee:	ebaa 0903 	sub.w	r9, sl, r3
 80132f2:	9b06      	ldr	r3, [sp, #24]
 80132f4:	ebaa 0303 	sub.w	r3, sl, r3
 80132f8:	4599      	cmp	r9, r3
 80132fa:	bfa8      	it	ge
 80132fc:	4699      	movge	r9, r3
 80132fe:	f1b9 0f00 	cmp.w	r9, #0
 8013302:	dc34      	bgt.n	801336e <_printf_float+0x376>
 8013304:	f04f 0800 	mov.w	r8, #0
 8013308:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801330c:	f104 0b1a 	add.w	fp, r4, #26
 8013310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013312:	ebaa 0303 	sub.w	r3, sl, r3
 8013316:	eba3 0309 	sub.w	r3, r3, r9
 801331a:	4543      	cmp	r3, r8
 801331c:	f77f af76 	ble.w	801320c <_printf_float+0x214>
 8013320:	2301      	movs	r3, #1
 8013322:	465a      	mov	r2, fp
 8013324:	4631      	mov	r1, r6
 8013326:	4628      	mov	r0, r5
 8013328:	47b8      	blx	r7
 801332a:	3001      	adds	r0, #1
 801332c:	f43f aeb0 	beq.w	8013090 <_printf_float+0x98>
 8013330:	f108 0801 	add.w	r8, r8, #1
 8013334:	e7ec      	b.n	8013310 <_printf_float+0x318>
 8013336:	4642      	mov	r2, r8
 8013338:	4631      	mov	r1, r6
 801333a:	4628      	mov	r0, r5
 801333c:	47b8      	blx	r7
 801333e:	3001      	adds	r0, #1
 8013340:	d1c1      	bne.n	80132c6 <_printf_float+0x2ce>
 8013342:	e6a5      	b.n	8013090 <_printf_float+0x98>
 8013344:	2301      	movs	r3, #1
 8013346:	4631      	mov	r1, r6
 8013348:	4628      	mov	r0, r5
 801334a:	9206      	str	r2, [sp, #24]
 801334c:	47b8      	blx	r7
 801334e:	3001      	adds	r0, #1
 8013350:	f43f ae9e 	beq.w	8013090 <_printf_float+0x98>
 8013354:	9b07      	ldr	r3, [sp, #28]
 8013356:	9a06      	ldr	r2, [sp, #24]
 8013358:	3301      	adds	r3, #1
 801335a:	9307      	str	r3, [sp, #28]
 801335c:	e7b9      	b.n	80132d2 <_printf_float+0x2da>
 801335e:	9b05      	ldr	r3, [sp, #20]
 8013360:	465a      	mov	r2, fp
 8013362:	4631      	mov	r1, r6
 8013364:	4628      	mov	r0, r5
 8013366:	47b8      	blx	r7
 8013368:	3001      	adds	r0, #1
 801336a:	d1bf      	bne.n	80132ec <_printf_float+0x2f4>
 801336c:	e690      	b.n	8013090 <_printf_float+0x98>
 801336e:	9a06      	ldr	r2, [sp, #24]
 8013370:	464b      	mov	r3, r9
 8013372:	4442      	add	r2, r8
 8013374:	4631      	mov	r1, r6
 8013376:	4628      	mov	r0, r5
 8013378:	47b8      	blx	r7
 801337a:	3001      	adds	r0, #1
 801337c:	d1c2      	bne.n	8013304 <_printf_float+0x30c>
 801337e:	e687      	b.n	8013090 <_printf_float+0x98>
 8013380:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8013384:	f1b9 0f01 	cmp.w	r9, #1
 8013388:	dc01      	bgt.n	801338e <_printf_float+0x396>
 801338a:	07db      	lsls	r3, r3, #31
 801338c:	d536      	bpl.n	80133fc <_printf_float+0x404>
 801338e:	2301      	movs	r3, #1
 8013390:	4642      	mov	r2, r8
 8013392:	4631      	mov	r1, r6
 8013394:	4628      	mov	r0, r5
 8013396:	47b8      	blx	r7
 8013398:	3001      	adds	r0, #1
 801339a:	f43f ae79 	beq.w	8013090 <_printf_float+0x98>
 801339e:	9b05      	ldr	r3, [sp, #20]
 80133a0:	465a      	mov	r2, fp
 80133a2:	4631      	mov	r1, r6
 80133a4:	4628      	mov	r0, r5
 80133a6:	47b8      	blx	r7
 80133a8:	3001      	adds	r0, #1
 80133aa:	f43f ae71 	beq.w	8013090 <_printf_float+0x98>
 80133ae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80133b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80133b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80133be:	d018      	beq.n	80133f2 <_printf_float+0x3fa>
 80133c0:	464b      	mov	r3, r9
 80133c2:	f108 0201 	add.w	r2, r8, #1
 80133c6:	4631      	mov	r1, r6
 80133c8:	4628      	mov	r0, r5
 80133ca:	47b8      	blx	r7
 80133cc:	3001      	adds	r0, #1
 80133ce:	d10c      	bne.n	80133ea <_printf_float+0x3f2>
 80133d0:	e65e      	b.n	8013090 <_printf_float+0x98>
 80133d2:	2301      	movs	r3, #1
 80133d4:	465a      	mov	r2, fp
 80133d6:	4631      	mov	r1, r6
 80133d8:	4628      	mov	r0, r5
 80133da:	47b8      	blx	r7
 80133dc:	3001      	adds	r0, #1
 80133de:	f43f ae57 	beq.w	8013090 <_printf_float+0x98>
 80133e2:	f108 0801 	add.w	r8, r8, #1
 80133e6:	45c8      	cmp	r8, r9
 80133e8:	dbf3      	blt.n	80133d2 <_printf_float+0x3da>
 80133ea:	4653      	mov	r3, sl
 80133ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80133f0:	e6dc      	b.n	80131ac <_printf_float+0x1b4>
 80133f2:	f04f 0800 	mov.w	r8, #0
 80133f6:	f104 0b1a 	add.w	fp, r4, #26
 80133fa:	e7f4      	b.n	80133e6 <_printf_float+0x3ee>
 80133fc:	2301      	movs	r3, #1
 80133fe:	4642      	mov	r2, r8
 8013400:	e7e1      	b.n	80133c6 <_printf_float+0x3ce>
 8013402:	2301      	movs	r3, #1
 8013404:	464a      	mov	r2, r9
 8013406:	4631      	mov	r1, r6
 8013408:	4628      	mov	r0, r5
 801340a:	47b8      	blx	r7
 801340c:	3001      	adds	r0, #1
 801340e:	f43f ae3f 	beq.w	8013090 <_printf_float+0x98>
 8013412:	f108 0801 	add.w	r8, r8, #1
 8013416:	68e3      	ldr	r3, [r4, #12]
 8013418:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801341a:	1a5b      	subs	r3, r3, r1
 801341c:	4543      	cmp	r3, r8
 801341e:	dcf0      	bgt.n	8013402 <_printf_float+0x40a>
 8013420:	e6f8      	b.n	8013214 <_printf_float+0x21c>
 8013422:	f04f 0800 	mov.w	r8, #0
 8013426:	f104 0919 	add.w	r9, r4, #25
 801342a:	e7f4      	b.n	8013416 <_printf_float+0x41e>

0801342c <_printf_common>:
 801342c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013430:	4616      	mov	r6, r2
 8013432:	4698      	mov	r8, r3
 8013434:	688a      	ldr	r2, [r1, #8]
 8013436:	690b      	ldr	r3, [r1, #16]
 8013438:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801343c:	4293      	cmp	r3, r2
 801343e:	bfb8      	it	lt
 8013440:	4613      	movlt	r3, r2
 8013442:	6033      	str	r3, [r6, #0]
 8013444:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013448:	4607      	mov	r7, r0
 801344a:	460c      	mov	r4, r1
 801344c:	b10a      	cbz	r2, 8013452 <_printf_common+0x26>
 801344e:	3301      	adds	r3, #1
 8013450:	6033      	str	r3, [r6, #0]
 8013452:	6823      	ldr	r3, [r4, #0]
 8013454:	0699      	lsls	r1, r3, #26
 8013456:	bf42      	ittt	mi
 8013458:	6833      	ldrmi	r3, [r6, #0]
 801345a:	3302      	addmi	r3, #2
 801345c:	6033      	strmi	r3, [r6, #0]
 801345e:	6825      	ldr	r5, [r4, #0]
 8013460:	f015 0506 	ands.w	r5, r5, #6
 8013464:	d106      	bne.n	8013474 <_printf_common+0x48>
 8013466:	f104 0a19 	add.w	sl, r4, #25
 801346a:	68e3      	ldr	r3, [r4, #12]
 801346c:	6832      	ldr	r2, [r6, #0]
 801346e:	1a9b      	subs	r3, r3, r2
 8013470:	42ab      	cmp	r3, r5
 8013472:	dc26      	bgt.n	80134c2 <_printf_common+0x96>
 8013474:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013478:	6822      	ldr	r2, [r4, #0]
 801347a:	3b00      	subs	r3, #0
 801347c:	bf18      	it	ne
 801347e:	2301      	movne	r3, #1
 8013480:	0692      	lsls	r2, r2, #26
 8013482:	d42b      	bmi.n	80134dc <_printf_common+0xb0>
 8013484:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013488:	4641      	mov	r1, r8
 801348a:	4638      	mov	r0, r7
 801348c:	47c8      	blx	r9
 801348e:	3001      	adds	r0, #1
 8013490:	d01e      	beq.n	80134d0 <_printf_common+0xa4>
 8013492:	6823      	ldr	r3, [r4, #0]
 8013494:	6922      	ldr	r2, [r4, #16]
 8013496:	f003 0306 	and.w	r3, r3, #6
 801349a:	2b04      	cmp	r3, #4
 801349c:	bf02      	ittt	eq
 801349e:	68e5      	ldreq	r5, [r4, #12]
 80134a0:	6833      	ldreq	r3, [r6, #0]
 80134a2:	1aed      	subeq	r5, r5, r3
 80134a4:	68a3      	ldr	r3, [r4, #8]
 80134a6:	bf0c      	ite	eq
 80134a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80134ac:	2500      	movne	r5, #0
 80134ae:	4293      	cmp	r3, r2
 80134b0:	bfc4      	itt	gt
 80134b2:	1a9b      	subgt	r3, r3, r2
 80134b4:	18ed      	addgt	r5, r5, r3
 80134b6:	2600      	movs	r6, #0
 80134b8:	341a      	adds	r4, #26
 80134ba:	42b5      	cmp	r5, r6
 80134bc:	d11a      	bne.n	80134f4 <_printf_common+0xc8>
 80134be:	2000      	movs	r0, #0
 80134c0:	e008      	b.n	80134d4 <_printf_common+0xa8>
 80134c2:	2301      	movs	r3, #1
 80134c4:	4652      	mov	r2, sl
 80134c6:	4641      	mov	r1, r8
 80134c8:	4638      	mov	r0, r7
 80134ca:	47c8      	blx	r9
 80134cc:	3001      	adds	r0, #1
 80134ce:	d103      	bne.n	80134d8 <_printf_common+0xac>
 80134d0:	f04f 30ff 	mov.w	r0, #4294967295
 80134d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134d8:	3501      	adds	r5, #1
 80134da:	e7c6      	b.n	801346a <_printf_common+0x3e>
 80134dc:	18e1      	adds	r1, r4, r3
 80134de:	1c5a      	adds	r2, r3, #1
 80134e0:	2030      	movs	r0, #48	@ 0x30
 80134e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80134e6:	4422      	add	r2, r4
 80134e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80134ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80134f0:	3302      	adds	r3, #2
 80134f2:	e7c7      	b.n	8013484 <_printf_common+0x58>
 80134f4:	2301      	movs	r3, #1
 80134f6:	4622      	mov	r2, r4
 80134f8:	4641      	mov	r1, r8
 80134fa:	4638      	mov	r0, r7
 80134fc:	47c8      	blx	r9
 80134fe:	3001      	adds	r0, #1
 8013500:	d0e6      	beq.n	80134d0 <_printf_common+0xa4>
 8013502:	3601      	adds	r6, #1
 8013504:	e7d9      	b.n	80134ba <_printf_common+0x8e>
	...

08013508 <_printf_i>:
 8013508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801350c:	7e0f      	ldrb	r7, [r1, #24]
 801350e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013510:	2f78      	cmp	r7, #120	@ 0x78
 8013512:	4691      	mov	r9, r2
 8013514:	4680      	mov	r8, r0
 8013516:	460c      	mov	r4, r1
 8013518:	469a      	mov	sl, r3
 801351a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801351e:	d807      	bhi.n	8013530 <_printf_i+0x28>
 8013520:	2f62      	cmp	r7, #98	@ 0x62
 8013522:	d80a      	bhi.n	801353a <_printf_i+0x32>
 8013524:	2f00      	cmp	r7, #0
 8013526:	f000 80d1 	beq.w	80136cc <_printf_i+0x1c4>
 801352a:	2f58      	cmp	r7, #88	@ 0x58
 801352c:	f000 80b8 	beq.w	80136a0 <_printf_i+0x198>
 8013530:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013534:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013538:	e03a      	b.n	80135b0 <_printf_i+0xa8>
 801353a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801353e:	2b15      	cmp	r3, #21
 8013540:	d8f6      	bhi.n	8013530 <_printf_i+0x28>
 8013542:	a101      	add	r1, pc, #4	@ (adr r1, 8013548 <_printf_i+0x40>)
 8013544:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013548:	080135a1 	.word	0x080135a1
 801354c:	080135b5 	.word	0x080135b5
 8013550:	08013531 	.word	0x08013531
 8013554:	08013531 	.word	0x08013531
 8013558:	08013531 	.word	0x08013531
 801355c:	08013531 	.word	0x08013531
 8013560:	080135b5 	.word	0x080135b5
 8013564:	08013531 	.word	0x08013531
 8013568:	08013531 	.word	0x08013531
 801356c:	08013531 	.word	0x08013531
 8013570:	08013531 	.word	0x08013531
 8013574:	080136b3 	.word	0x080136b3
 8013578:	080135df 	.word	0x080135df
 801357c:	0801366d 	.word	0x0801366d
 8013580:	08013531 	.word	0x08013531
 8013584:	08013531 	.word	0x08013531
 8013588:	080136d5 	.word	0x080136d5
 801358c:	08013531 	.word	0x08013531
 8013590:	080135df 	.word	0x080135df
 8013594:	08013531 	.word	0x08013531
 8013598:	08013531 	.word	0x08013531
 801359c:	08013675 	.word	0x08013675
 80135a0:	6833      	ldr	r3, [r6, #0]
 80135a2:	1d1a      	adds	r2, r3, #4
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	6032      	str	r2, [r6, #0]
 80135a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80135ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80135b0:	2301      	movs	r3, #1
 80135b2:	e09c      	b.n	80136ee <_printf_i+0x1e6>
 80135b4:	6833      	ldr	r3, [r6, #0]
 80135b6:	6820      	ldr	r0, [r4, #0]
 80135b8:	1d19      	adds	r1, r3, #4
 80135ba:	6031      	str	r1, [r6, #0]
 80135bc:	0606      	lsls	r6, r0, #24
 80135be:	d501      	bpl.n	80135c4 <_printf_i+0xbc>
 80135c0:	681d      	ldr	r5, [r3, #0]
 80135c2:	e003      	b.n	80135cc <_printf_i+0xc4>
 80135c4:	0645      	lsls	r5, r0, #25
 80135c6:	d5fb      	bpl.n	80135c0 <_printf_i+0xb8>
 80135c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80135cc:	2d00      	cmp	r5, #0
 80135ce:	da03      	bge.n	80135d8 <_printf_i+0xd0>
 80135d0:	232d      	movs	r3, #45	@ 0x2d
 80135d2:	426d      	negs	r5, r5
 80135d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80135d8:	4858      	ldr	r0, [pc, #352]	@ (801373c <_printf_i+0x234>)
 80135da:	230a      	movs	r3, #10
 80135dc:	e011      	b.n	8013602 <_printf_i+0xfa>
 80135de:	6821      	ldr	r1, [r4, #0]
 80135e0:	6833      	ldr	r3, [r6, #0]
 80135e2:	0608      	lsls	r0, r1, #24
 80135e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80135e8:	d402      	bmi.n	80135f0 <_printf_i+0xe8>
 80135ea:	0649      	lsls	r1, r1, #25
 80135ec:	bf48      	it	mi
 80135ee:	b2ad      	uxthmi	r5, r5
 80135f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80135f2:	4852      	ldr	r0, [pc, #328]	@ (801373c <_printf_i+0x234>)
 80135f4:	6033      	str	r3, [r6, #0]
 80135f6:	bf14      	ite	ne
 80135f8:	230a      	movne	r3, #10
 80135fa:	2308      	moveq	r3, #8
 80135fc:	2100      	movs	r1, #0
 80135fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013602:	6866      	ldr	r6, [r4, #4]
 8013604:	60a6      	str	r6, [r4, #8]
 8013606:	2e00      	cmp	r6, #0
 8013608:	db05      	blt.n	8013616 <_printf_i+0x10e>
 801360a:	6821      	ldr	r1, [r4, #0]
 801360c:	432e      	orrs	r6, r5
 801360e:	f021 0104 	bic.w	r1, r1, #4
 8013612:	6021      	str	r1, [r4, #0]
 8013614:	d04b      	beq.n	80136ae <_printf_i+0x1a6>
 8013616:	4616      	mov	r6, r2
 8013618:	fbb5 f1f3 	udiv	r1, r5, r3
 801361c:	fb03 5711 	mls	r7, r3, r1, r5
 8013620:	5dc7      	ldrb	r7, [r0, r7]
 8013622:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013626:	462f      	mov	r7, r5
 8013628:	42bb      	cmp	r3, r7
 801362a:	460d      	mov	r5, r1
 801362c:	d9f4      	bls.n	8013618 <_printf_i+0x110>
 801362e:	2b08      	cmp	r3, #8
 8013630:	d10b      	bne.n	801364a <_printf_i+0x142>
 8013632:	6823      	ldr	r3, [r4, #0]
 8013634:	07df      	lsls	r7, r3, #31
 8013636:	d508      	bpl.n	801364a <_printf_i+0x142>
 8013638:	6923      	ldr	r3, [r4, #16]
 801363a:	6861      	ldr	r1, [r4, #4]
 801363c:	4299      	cmp	r1, r3
 801363e:	bfde      	ittt	le
 8013640:	2330      	movle	r3, #48	@ 0x30
 8013642:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013646:	f106 36ff 	addle.w	r6, r6, #4294967295
 801364a:	1b92      	subs	r2, r2, r6
 801364c:	6122      	str	r2, [r4, #16]
 801364e:	f8cd a000 	str.w	sl, [sp]
 8013652:	464b      	mov	r3, r9
 8013654:	aa03      	add	r2, sp, #12
 8013656:	4621      	mov	r1, r4
 8013658:	4640      	mov	r0, r8
 801365a:	f7ff fee7 	bl	801342c <_printf_common>
 801365e:	3001      	adds	r0, #1
 8013660:	d14a      	bne.n	80136f8 <_printf_i+0x1f0>
 8013662:	f04f 30ff 	mov.w	r0, #4294967295
 8013666:	b004      	add	sp, #16
 8013668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801366c:	6823      	ldr	r3, [r4, #0]
 801366e:	f043 0320 	orr.w	r3, r3, #32
 8013672:	6023      	str	r3, [r4, #0]
 8013674:	4832      	ldr	r0, [pc, #200]	@ (8013740 <_printf_i+0x238>)
 8013676:	2778      	movs	r7, #120	@ 0x78
 8013678:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801367c:	6823      	ldr	r3, [r4, #0]
 801367e:	6831      	ldr	r1, [r6, #0]
 8013680:	061f      	lsls	r7, r3, #24
 8013682:	f851 5b04 	ldr.w	r5, [r1], #4
 8013686:	d402      	bmi.n	801368e <_printf_i+0x186>
 8013688:	065f      	lsls	r7, r3, #25
 801368a:	bf48      	it	mi
 801368c:	b2ad      	uxthmi	r5, r5
 801368e:	6031      	str	r1, [r6, #0]
 8013690:	07d9      	lsls	r1, r3, #31
 8013692:	bf44      	itt	mi
 8013694:	f043 0320 	orrmi.w	r3, r3, #32
 8013698:	6023      	strmi	r3, [r4, #0]
 801369a:	b11d      	cbz	r5, 80136a4 <_printf_i+0x19c>
 801369c:	2310      	movs	r3, #16
 801369e:	e7ad      	b.n	80135fc <_printf_i+0xf4>
 80136a0:	4826      	ldr	r0, [pc, #152]	@ (801373c <_printf_i+0x234>)
 80136a2:	e7e9      	b.n	8013678 <_printf_i+0x170>
 80136a4:	6823      	ldr	r3, [r4, #0]
 80136a6:	f023 0320 	bic.w	r3, r3, #32
 80136aa:	6023      	str	r3, [r4, #0]
 80136ac:	e7f6      	b.n	801369c <_printf_i+0x194>
 80136ae:	4616      	mov	r6, r2
 80136b0:	e7bd      	b.n	801362e <_printf_i+0x126>
 80136b2:	6833      	ldr	r3, [r6, #0]
 80136b4:	6825      	ldr	r5, [r4, #0]
 80136b6:	6961      	ldr	r1, [r4, #20]
 80136b8:	1d18      	adds	r0, r3, #4
 80136ba:	6030      	str	r0, [r6, #0]
 80136bc:	062e      	lsls	r6, r5, #24
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	d501      	bpl.n	80136c6 <_printf_i+0x1be>
 80136c2:	6019      	str	r1, [r3, #0]
 80136c4:	e002      	b.n	80136cc <_printf_i+0x1c4>
 80136c6:	0668      	lsls	r0, r5, #25
 80136c8:	d5fb      	bpl.n	80136c2 <_printf_i+0x1ba>
 80136ca:	8019      	strh	r1, [r3, #0]
 80136cc:	2300      	movs	r3, #0
 80136ce:	6123      	str	r3, [r4, #16]
 80136d0:	4616      	mov	r6, r2
 80136d2:	e7bc      	b.n	801364e <_printf_i+0x146>
 80136d4:	6833      	ldr	r3, [r6, #0]
 80136d6:	1d1a      	adds	r2, r3, #4
 80136d8:	6032      	str	r2, [r6, #0]
 80136da:	681e      	ldr	r6, [r3, #0]
 80136dc:	6862      	ldr	r2, [r4, #4]
 80136de:	2100      	movs	r1, #0
 80136e0:	4630      	mov	r0, r6
 80136e2:	f7ec fe0d 	bl	8000300 <memchr>
 80136e6:	b108      	cbz	r0, 80136ec <_printf_i+0x1e4>
 80136e8:	1b80      	subs	r0, r0, r6
 80136ea:	6060      	str	r0, [r4, #4]
 80136ec:	6863      	ldr	r3, [r4, #4]
 80136ee:	6123      	str	r3, [r4, #16]
 80136f0:	2300      	movs	r3, #0
 80136f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80136f6:	e7aa      	b.n	801364e <_printf_i+0x146>
 80136f8:	6923      	ldr	r3, [r4, #16]
 80136fa:	4632      	mov	r2, r6
 80136fc:	4649      	mov	r1, r9
 80136fe:	4640      	mov	r0, r8
 8013700:	47d0      	blx	sl
 8013702:	3001      	adds	r0, #1
 8013704:	d0ad      	beq.n	8013662 <_printf_i+0x15a>
 8013706:	6823      	ldr	r3, [r4, #0]
 8013708:	079b      	lsls	r3, r3, #30
 801370a:	d413      	bmi.n	8013734 <_printf_i+0x22c>
 801370c:	68e0      	ldr	r0, [r4, #12]
 801370e:	9b03      	ldr	r3, [sp, #12]
 8013710:	4298      	cmp	r0, r3
 8013712:	bfb8      	it	lt
 8013714:	4618      	movlt	r0, r3
 8013716:	e7a6      	b.n	8013666 <_printf_i+0x15e>
 8013718:	2301      	movs	r3, #1
 801371a:	4632      	mov	r2, r6
 801371c:	4649      	mov	r1, r9
 801371e:	4640      	mov	r0, r8
 8013720:	47d0      	blx	sl
 8013722:	3001      	adds	r0, #1
 8013724:	d09d      	beq.n	8013662 <_printf_i+0x15a>
 8013726:	3501      	adds	r5, #1
 8013728:	68e3      	ldr	r3, [r4, #12]
 801372a:	9903      	ldr	r1, [sp, #12]
 801372c:	1a5b      	subs	r3, r3, r1
 801372e:	42ab      	cmp	r3, r5
 8013730:	dcf2      	bgt.n	8013718 <_printf_i+0x210>
 8013732:	e7eb      	b.n	801370c <_printf_i+0x204>
 8013734:	2500      	movs	r5, #0
 8013736:	f104 0619 	add.w	r6, r4, #25
 801373a:	e7f5      	b.n	8013728 <_printf_i+0x220>
 801373c:	08019df2 	.word	0x08019df2
 8013740:	08019e03 	.word	0x08019e03

08013744 <_scanf_float>:
 8013744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013748:	b087      	sub	sp, #28
 801374a:	4691      	mov	r9, r2
 801374c:	9303      	str	r3, [sp, #12]
 801374e:	688b      	ldr	r3, [r1, #8]
 8013750:	1e5a      	subs	r2, r3, #1
 8013752:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013756:	bf81      	itttt	hi
 8013758:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801375c:	eb03 0b05 	addhi.w	fp, r3, r5
 8013760:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013764:	608b      	strhi	r3, [r1, #8]
 8013766:	680b      	ldr	r3, [r1, #0]
 8013768:	460a      	mov	r2, r1
 801376a:	f04f 0500 	mov.w	r5, #0
 801376e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8013772:	f842 3b1c 	str.w	r3, [r2], #28
 8013776:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801377a:	4680      	mov	r8, r0
 801377c:	460c      	mov	r4, r1
 801377e:	bf98      	it	ls
 8013780:	f04f 0b00 	movls.w	fp, #0
 8013784:	9201      	str	r2, [sp, #4]
 8013786:	4616      	mov	r6, r2
 8013788:	46aa      	mov	sl, r5
 801378a:	462f      	mov	r7, r5
 801378c:	9502      	str	r5, [sp, #8]
 801378e:	68a2      	ldr	r2, [r4, #8]
 8013790:	b15a      	cbz	r2, 80137aa <_scanf_float+0x66>
 8013792:	f8d9 3000 	ldr.w	r3, [r9]
 8013796:	781b      	ldrb	r3, [r3, #0]
 8013798:	2b4e      	cmp	r3, #78	@ 0x4e
 801379a:	d863      	bhi.n	8013864 <_scanf_float+0x120>
 801379c:	2b40      	cmp	r3, #64	@ 0x40
 801379e:	d83b      	bhi.n	8013818 <_scanf_float+0xd4>
 80137a0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80137a4:	b2c8      	uxtb	r0, r1
 80137a6:	280e      	cmp	r0, #14
 80137a8:	d939      	bls.n	801381e <_scanf_float+0xda>
 80137aa:	b11f      	cbz	r7, 80137b4 <_scanf_float+0x70>
 80137ac:	6823      	ldr	r3, [r4, #0]
 80137ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80137b2:	6023      	str	r3, [r4, #0]
 80137b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80137b8:	f1ba 0f01 	cmp.w	sl, #1
 80137bc:	f200 8114 	bhi.w	80139e8 <_scanf_float+0x2a4>
 80137c0:	9b01      	ldr	r3, [sp, #4]
 80137c2:	429e      	cmp	r6, r3
 80137c4:	f200 8105 	bhi.w	80139d2 <_scanf_float+0x28e>
 80137c8:	2001      	movs	r0, #1
 80137ca:	b007      	add	sp, #28
 80137cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137d0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80137d4:	2a0d      	cmp	r2, #13
 80137d6:	d8e8      	bhi.n	80137aa <_scanf_float+0x66>
 80137d8:	a101      	add	r1, pc, #4	@ (adr r1, 80137e0 <_scanf_float+0x9c>)
 80137da:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80137de:	bf00      	nop
 80137e0:	08013929 	.word	0x08013929
 80137e4:	080137ab 	.word	0x080137ab
 80137e8:	080137ab 	.word	0x080137ab
 80137ec:	080137ab 	.word	0x080137ab
 80137f0:	08013985 	.word	0x08013985
 80137f4:	0801395f 	.word	0x0801395f
 80137f8:	080137ab 	.word	0x080137ab
 80137fc:	080137ab 	.word	0x080137ab
 8013800:	08013937 	.word	0x08013937
 8013804:	080137ab 	.word	0x080137ab
 8013808:	080137ab 	.word	0x080137ab
 801380c:	080137ab 	.word	0x080137ab
 8013810:	080137ab 	.word	0x080137ab
 8013814:	080138f3 	.word	0x080138f3
 8013818:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801381c:	e7da      	b.n	80137d4 <_scanf_float+0x90>
 801381e:	290e      	cmp	r1, #14
 8013820:	d8c3      	bhi.n	80137aa <_scanf_float+0x66>
 8013822:	a001      	add	r0, pc, #4	@ (adr r0, 8013828 <_scanf_float+0xe4>)
 8013824:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013828:	080138e3 	.word	0x080138e3
 801382c:	080137ab 	.word	0x080137ab
 8013830:	080138e3 	.word	0x080138e3
 8013834:	08013973 	.word	0x08013973
 8013838:	080137ab 	.word	0x080137ab
 801383c:	08013885 	.word	0x08013885
 8013840:	080138c9 	.word	0x080138c9
 8013844:	080138c9 	.word	0x080138c9
 8013848:	080138c9 	.word	0x080138c9
 801384c:	080138c9 	.word	0x080138c9
 8013850:	080138c9 	.word	0x080138c9
 8013854:	080138c9 	.word	0x080138c9
 8013858:	080138c9 	.word	0x080138c9
 801385c:	080138c9 	.word	0x080138c9
 8013860:	080138c9 	.word	0x080138c9
 8013864:	2b6e      	cmp	r3, #110	@ 0x6e
 8013866:	d809      	bhi.n	801387c <_scanf_float+0x138>
 8013868:	2b60      	cmp	r3, #96	@ 0x60
 801386a:	d8b1      	bhi.n	80137d0 <_scanf_float+0x8c>
 801386c:	2b54      	cmp	r3, #84	@ 0x54
 801386e:	d07b      	beq.n	8013968 <_scanf_float+0x224>
 8013870:	2b59      	cmp	r3, #89	@ 0x59
 8013872:	d19a      	bne.n	80137aa <_scanf_float+0x66>
 8013874:	2d07      	cmp	r5, #7
 8013876:	d198      	bne.n	80137aa <_scanf_float+0x66>
 8013878:	2508      	movs	r5, #8
 801387a:	e02f      	b.n	80138dc <_scanf_float+0x198>
 801387c:	2b74      	cmp	r3, #116	@ 0x74
 801387e:	d073      	beq.n	8013968 <_scanf_float+0x224>
 8013880:	2b79      	cmp	r3, #121	@ 0x79
 8013882:	e7f6      	b.n	8013872 <_scanf_float+0x12e>
 8013884:	6821      	ldr	r1, [r4, #0]
 8013886:	05c8      	lsls	r0, r1, #23
 8013888:	d51e      	bpl.n	80138c8 <_scanf_float+0x184>
 801388a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801388e:	6021      	str	r1, [r4, #0]
 8013890:	3701      	adds	r7, #1
 8013892:	f1bb 0f00 	cmp.w	fp, #0
 8013896:	d003      	beq.n	80138a0 <_scanf_float+0x15c>
 8013898:	3201      	adds	r2, #1
 801389a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801389e:	60a2      	str	r2, [r4, #8]
 80138a0:	68a3      	ldr	r3, [r4, #8]
 80138a2:	3b01      	subs	r3, #1
 80138a4:	60a3      	str	r3, [r4, #8]
 80138a6:	6923      	ldr	r3, [r4, #16]
 80138a8:	3301      	adds	r3, #1
 80138aa:	6123      	str	r3, [r4, #16]
 80138ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80138b0:	3b01      	subs	r3, #1
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	f8c9 3004 	str.w	r3, [r9, #4]
 80138b8:	f340 8082 	ble.w	80139c0 <_scanf_float+0x27c>
 80138bc:	f8d9 3000 	ldr.w	r3, [r9]
 80138c0:	3301      	adds	r3, #1
 80138c2:	f8c9 3000 	str.w	r3, [r9]
 80138c6:	e762      	b.n	801378e <_scanf_float+0x4a>
 80138c8:	eb1a 0105 	adds.w	r1, sl, r5
 80138cc:	f47f af6d 	bne.w	80137aa <_scanf_float+0x66>
 80138d0:	6822      	ldr	r2, [r4, #0]
 80138d2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80138d6:	6022      	str	r2, [r4, #0]
 80138d8:	460d      	mov	r5, r1
 80138da:	468a      	mov	sl, r1
 80138dc:	f806 3b01 	strb.w	r3, [r6], #1
 80138e0:	e7de      	b.n	80138a0 <_scanf_float+0x15c>
 80138e2:	6822      	ldr	r2, [r4, #0]
 80138e4:	0610      	lsls	r0, r2, #24
 80138e6:	f57f af60 	bpl.w	80137aa <_scanf_float+0x66>
 80138ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80138ee:	6022      	str	r2, [r4, #0]
 80138f0:	e7f4      	b.n	80138dc <_scanf_float+0x198>
 80138f2:	f1ba 0f00 	cmp.w	sl, #0
 80138f6:	d10c      	bne.n	8013912 <_scanf_float+0x1ce>
 80138f8:	b977      	cbnz	r7, 8013918 <_scanf_float+0x1d4>
 80138fa:	6822      	ldr	r2, [r4, #0]
 80138fc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013900:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013904:	d108      	bne.n	8013918 <_scanf_float+0x1d4>
 8013906:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801390a:	6022      	str	r2, [r4, #0]
 801390c:	f04f 0a01 	mov.w	sl, #1
 8013910:	e7e4      	b.n	80138dc <_scanf_float+0x198>
 8013912:	f1ba 0f02 	cmp.w	sl, #2
 8013916:	d050      	beq.n	80139ba <_scanf_float+0x276>
 8013918:	2d01      	cmp	r5, #1
 801391a:	d002      	beq.n	8013922 <_scanf_float+0x1de>
 801391c:	2d04      	cmp	r5, #4
 801391e:	f47f af44 	bne.w	80137aa <_scanf_float+0x66>
 8013922:	3501      	adds	r5, #1
 8013924:	b2ed      	uxtb	r5, r5
 8013926:	e7d9      	b.n	80138dc <_scanf_float+0x198>
 8013928:	f1ba 0f01 	cmp.w	sl, #1
 801392c:	f47f af3d 	bne.w	80137aa <_scanf_float+0x66>
 8013930:	f04f 0a02 	mov.w	sl, #2
 8013934:	e7d2      	b.n	80138dc <_scanf_float+0x198>
 8013936:	b975      	cbnz	r5, 8013956 <_scanf_float+0x212>
 8013938:	2f00      	cmp	r7, #0
 801393a:	f47f af37 	bne.w	80137ac <_scanf_float+0x68>
 801393e:	6822      	ldr	r2, [r4, #0]
 8013940:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013944:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013948:	f040 80fc 	bne.w	8013b44 <_scanf_float+0x400>
 801394c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013950:	6022      	str	r2, [r4, #0]
 8013952:	2501      	movs	r5, #1
 8013954:	e7c2      	b.n	80138dc <_scanf_float+0x198>
 8013956:	2d03      	cmp	r5, #3
 8013958:	d0e3      	beq.n	8013922 <_scanf_float+0x1de>
 801395a:	2d05      	cmp	r5, #5
 801395c:	e7df      	b.n	801391e <_scanf_float+0x1da>
 801395e:	2d02      	cmp	r5, #2
 8013960:	f47f af23 	bne.w	80137aa <_scanf_float+0x66>
 8013964:	2503      	movs	r5, #3
 8013966:	e7b9      	b.n	80138dc <_scanf_float+0x198>
 8013968:	2d06      	cmp	r5, #6
 801396a:	f47f af1e 	bne.w	80137aa <_scanf_float+0x66>
 801396e:	2507      	movs	r5, #7
 8013970:	e7b4      	b.n	80138dc <_scanf_float+0x198>
 8013972:	6822      	ldr	r2, [r4, #0]
 8013974:	0591      	lsls	r1, r2, #22
 8013976:	f57f af18 	bpl.w	80137aa <_scanf_float+0x66>
 801397a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801397e:	6022      	str	r2, [r4, #0]
 8013980:	9702      	str	r7, [sp, #8]
 8013982:	e7ab      	b.n	80138dc <_scanf_float+0x198>
 8013984:	6822      	ldr	r2, [r4, #0]
 8013986:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801398a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801398e:	d005      	beq.n	801399c <_scanf_float+0x258>
 8013990:	0550      	lsls	r0, r2, #21
 8013992:	f57f af0a 	bpl.w	80137aa <_scanf_float+0x66>
 8013996:	2f00      	cmp	r7, #0
 8013998:	f000 80d4 	beq.w	8013b44 <_scanf_float+0x400>
 801399c:	0591      	lsls	r1, r2, #22
 801399e:	bf58      	it	pl
 80139a0:	9902      	ldrpl	r1, [sp, #8]
 80139a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80139a6:	bf58      	it	pl
 80139a8:	1a79      	subpl	r1, r7, r1
 80139aa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80139ae:	bf58      	it	pl
 80139b0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80139b4:	6022      	str	r2, [r4, #0]
 80139b6:	2700      	movs	r7, #0
 80139b8:	e790      	b.n	80138dc <_scanf_float+0x198>
 80139ba:	f04f 0a03 	mov.w	sl, #3
 80139be:	e78d      	b.n	80138dc <_scanf_float+0x198>
 80139c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80139c4:	4649      	mov	r1, r9
 80139c6:	4640      	mov	r0, r8
 80139c8:	4798      	blx	r3
 80139ca:	2800      	cmp	r0, #0
 80139cc:	f43f aedf 	beq.w	801378e <_scanf_float+0x4a>
 80139d0:	e6eb      	b.n	80137aa <_scanf_float+0x66>
 80139d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80139d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80139da:	464a      	mov	r2, r9
 80139dc:	4640      	mov	r0, r8
 80139de:	4798      	blx	r3
 80139e0:	6923      	ldr	r3, [r4, #16]
 80139e2:	3b01      	subs	r3, #1
 80139e4:	6123      	str	r3, [r4, #16]
 80139e6:	e6eb      	b.n	80137c0 <_scanf_float+0x7c>
 80139e8:	1e6b      	subs	r3, r5, #1
 80139ea:	2b06      	cmp	r3, #6
 80139ec:	d824      	bhi.n	8013a38 <_scanf_float+0x2f4>
 80139ee:	2d02      	cmp	r5, #2
 80139f0:	d836      	bhi.n	8013a60 <_scanf_float+0x31c>
 80139f2:	9b01      	ldr	r3, [sp, #4]
 80139f4:	429e      	cmp	r6, r3
 80139f6:	f67f aee7 	bls.w	80137c8 <_scanf_float+0x84>
 80139fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80139fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013a02:	464a      	mov	r2, r9
 8013a04:	4640      	mov	r0, r8
 8013a06:	4798      	blx	r3
 8013a08:	6923      	ldr	r3, [r4, #16]
 8013a0a:	3b01      	subs	r3, #1
 8013a0c:	6123      	str	r3, [r4, #16]
 8013a0e:	e7f0      	b.n	80139f2 <_scanf_float+0x2ae>
 8013a10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013a14:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8013a18:	464a      	mov	r2, r9
 8013a1a:	4640      	mov	r0, r8
 8013a1c:	4798      	blx	r3
 8013a1e:	6923      	ldr	r3, [r4, #16]
 8013a20:	3b01      	subs	r3, #1
 8013a22:	6123      	str	r3, [r4, #16]
 8013a24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013a28:	fa5f fa8a 	uxtb.w	sl, sl
 8013a2c:	f1ba 0f02 	cmp.w	sl, #2
 8013a30:	d1ee      	bne.n	8013a10 <_scanf_float+0x2cc>
 8013a32:	3d03      	subs	r5, #3
 8013a34:	b2ed      	uxtb	r5, r5
 8013a36:	1b76      	subs	r6, r6, r5
 8013a38:	6823      	ldr	r3, [r4, #0]
 8013a3a:	05da      	lsls	r2, r3, #23
 8013a3c:	d530      	bpl.n	8013aa0 <_scanf_float+0x35c>
 8013a3e:	055b      	lsls	r3, r3, #21
 8013a40:	d511      	bpl.n	8013a66 <_scanf_float+0x322>
 8013a42:	9b01      	ldr	r3, [sp, #4]
 8013a44:	429e      	cmp	r6, r3
 8013a46:	f67f aebf 	bls.w	80137c8 <_scanf_float+0x84>
 8013a4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013a4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013a52:	464a      	mov	r2, r9
 8013a54:	4640      	mov	r0, r8
 8013a56:	4798      	blx	r3
 8013a58:	6923      	ldr	r3, [r4, #16]
 8013a5a:	3b01      	subs	r3, #1
 8013a5c:	6123      	str	r3, [r4, #16]
 8013a5e:	e7f0      	b.n	8013a42 <_scanf_float+0x2fe>
 8013a60:	46aa      	mov	sl, r5
 8013a62:	46b3      	mov	fp, r6
 8013a64:	e7de      	b.n	8013a24 <_scanf_float+0x2e0>
 8013a66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013a6a:	6923      	ldr	r3, [r4, #16]
 8013a6c:	2965      	cmp	r1, #101	@ 0x65
 8013a6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8013a72:	f106 35ff 	add.w	r5, r6, #4294967295
 8013a76:	6123      	str	r3, [r4, #16]
 8013a78:	d00c      	beq.n	8013a94 <_scanf_float+0x350>
 8013a7a:	2945      	cmp	r1, #69	@ 0x45
 8013a7c:	d00a      	beq.n	8013a94 <_scanf_float+0x350>
 8013a7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013a82:	464a      	mov	r2, r9
 8013a84:	4640      	mov	r0, r8
 8013a86:	4798      	blx	r3
 8013a88:	6923      	ldr	r3, [r4, #16]
 8013a8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013a8e:	3b01      	subs	r3, #1
 8013a90:	1eb5      	subs	r5, r6, #2
 8013a92:	6123      	str	r3, [r4, #16]
 8013a94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013a98:	464a      	mov	r2, r9
 8013a9a:	4640      	mov	r0, r8
 8013a9c:	4798      	blx	r3
 8013a9e:	462e      	mov	r6, r5
 8013aa0:	6822      	ldr	r2, [r4, #0]
 8013aa2:	f012 0210 	ands.w	r2, r2, #16
 8013aa6:	d001      	beq.n	8013aac <_scanf_float+0x368>
 8013aa8:	2000      	movs	r0, #0
 8013aaa:	e68e      	b.n	80137ca <_scanf_float+0x86>
 8013aac:	7032      	strb	r2, [r6, #0]
 8013aae:	6823      	ldr	r3, [r4, #0]
 8013ab0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8013ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013ab8:	d123      	bne.n	8013b02 <_scanf_float+0x3be>
 8013aba:	9b02      	ldr	r3, [sp, #8]
 8013abc:	429f      	cmp	r7, r3
 8013abe:	d00a      	beq.n	8013ad6 <_scanf_float+0x392>
 8013ac0:	1bda      	subs	r2, r3, r7
 8013ac2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8013ac6:	429e      	cmp	r6, r3
 8013ac8:	bf28      	it	cs
 8013aca:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8013ace:	491e      	ldr	r1, [pc, #120]	@ (8013b48 <_scanf_float+0x404>)
 8013ad0:	4630      	mov	r0, r6
 8013ad2:	f000 f935 	bl	8013d40 <siprintf>
 8013ad6:	9901      	ldr	r1, [sp, #4]
 8013ad8:	2200      	movs	r2, #0
 8013ada:	4640      	mov	r0, r8
 8013adc:	f7ff f95a 	bl	8012d94 <_strtod_r>
 8013ae0:	9b03      	ldr	r3, [sp, #12]
 8013ae2:	6821      	ldr	r1, [r4, #0]
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	f011 0f02 	tst.w	r1, #2
 8013aea:	f103 0204 	add.w	r2, r3, #4
 8013aee:	d015      	beq.n	8013b1c <_scanf_float+0x3d8>
 8013af0:	9903      	ldr	r1, [sp, #12]
 8013af2:	600a      	str	r2, [r1, #0]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	ed83 0b00 	vstr	d0, [r3]
 8013afa:	68e3      	ldr	r3, [r4, #12]
 8013afc:	3301      	adds	r3, #1
 8013afe:	60e3      	str	r3, [r4, #12]
 8013b00:	e7d2      	b.n	8013aa8 <_scanf_float+0x364>
 8013b02:	9b04      	ldr	r3, [sp, #16]
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d0e6      	beq.n	8013ad6 <_scanf_float+0x392>
 8013b08:	9905      	ldr	r1, [sp, #20]
 8013b0a:	230a      	movs	r3, #10
 8013b0c:	3101      	adds	r1, #1
 8013b0e:	4640      	mov	r0, r8
 8013b10:	f7ff f9cc 	bl	8012eac <_strtol_r>
 8013b14:	9b04      	ldr	r3, [sp, #16]
 8013b16:	9e05      	ldr	r6, [sp, #20]
 8013b18:	1ac2      	subs	r2, r0, r3
 8013b1a:	e7d2      	b.n	8013ac2 <_scanf_float+0x37e>
 8013b1c:	f011 0f04 	tst.w	r1, #4
 8013b20:	9903      	ldr	r1, [sp, #12]
 8013b22:	600a      	str	r2, [r1, #0]
 8013b24:	d1e6      	bne.n	8013af4 <_scanf_float+0x3b0>
 8013b26:	eeb4 0b40 	vcmp.f64	d0, d0
 8013b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b2e:	681d      	ldr	r5, [r3, #0]
 8013b30:	d705      	bvc.n	8013b3e <_scanf_float+0x3fa>
 8013b32:	4806      	ldr	r0, [pc, #24]	@ (8013b4c <_scanf_float+0x408>)
 8013b34:	f000 fb00 	bl	8014138 <nanf>
 8013b38:	ed85 0a00 	vstr	s0, [r5]
 8013b3c:	e7dd      	b.n	8013afa <_scanf_float+0x3b6>
 8013b3e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013b42:	e7f9      	b.n	8013b38 <_scanf_float+0x3f4>
 8013b44:	2700      	movs	r7, #0
 8013b46:	e635      	b.n	80137b4 <_scanf_float+0x70>
 8013b48:	08019e14 	.word	0x08019e14
 8013b4c:	08019ecd 	.word	0x08019ecd

08013b50 <std>:
 8013b50:	2300      	movs	r3, #0
 8013b52:	b510      	push	{r4, lr}
 8013b54:	4604      	mov	r4, r0
 8013b56:	e9c0 3300 	strd	r3, r3, [r0]
 8013b5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013b5e:	6083      	str	r3, [r0, #8]
 8013b60:	8181      	strh	r1, [r0, #12]
 8013b62:	6643      	str	r3, [r0, #100]	@ 0x64
 8013b64:	81c2      	strh	r2, [r0, #14]
 8013b66:	6183      	str	r3, [r0, #24]
 8013b68:	4619      	mov	r1, r3
 8013b6a:	2208      	movs	r2, #8
 8013b6c:	305c      	adds	r0, #92	@ 0x5c
 8013b6e:	f000 f9b7 	bl	8013ee0 <memset>
 8013b72:	4b0d      	ldr	r3, [pc, #52]	@ (8013ba8 <std+0x58>)
 8013b74:	6263      	str	r3, [r4, #36]	@ 0x24
 8013b76:	4b0d      	ldr	r3, [pc, #52]	@ (8013bac <std+0x5c>)
 8013b78:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8013bb0 <std+0x60>)
 8013b7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8013bb4 <std+0x64>)
 8013b80:	6323      	str	r3, [r4, #48]	@ 0x30
 8013b82:	4b0d      	ldr	r3, [pc, #52]	@ (8013bb8 <std+0x68>)
 8013b84:	6224      	str	r4, [r4, #32]
 8013b86:	429c      	cmp	r4, r3
 8013b88:	d006      	beq.n	8013b98 <std+0x48>
 8013b8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013b8e:	4294      	cmp	r4, r2
 8013b90:	d002      	beq.n	8013b98 <std+0x48>
 8013b92:	33d0      	adds	r3, #208	@ 0xd0
 8013b94:	429c      	cmp	r4, r3
 8013b96:	d105      	bne.n	8013ba4 <std+0x54>
 8013b98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ba0:	f000 baae 	b.w	8014100 <__retarget_lock_init_recursive>
 8013ba4:	bd10      	pop	{r4, pc}
 8013ba6:	bf00      	nop
 8013ba8:	08013ddd 	.word	0x08013ddd
 8013bac:	08013e03 	.word	0x08013e03
 8013bb0:	08013e3b 	.word	0x08013e3b
 8013bb4:	08013e5f 	.word	0x08013e5f
 8013bb8:	2400121c 	.word	0x2400121c

08013bbc <stdio_exit_handler>:
 8013bbc:	4a02      	ldr	r2, [pc, #8]	@ (8013bc8 <stdio_exit_handler+0xc>)
 8013bbe:	4903      	ldr	r1, [pc, #12]	@ (8013bcc <stdio_exit_handler+0x10>)
 8013bc0:	4803      	ldr	r0, [pc, #12]	@ (8013bd0 <stdio_exit_handler+0x14>)
 8013bc2:	f000 b869 	b.w	8013c98 <_fwalk_sglue>
 8013bc6:	bf00      	nop
 8013bc8:	24000074 	.word	0x24000074
 8013bcc:	08016941 	.word	0x08016941
 8013bd0:	240001f0 	.word	0x240001f0

08013bd4 <cleanup_stdio>:
 8013bd4:	6841      	ldr	r1, [r0, #4]
 8013bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8013c08 <cleanup_stdio+0x34>)
 8013bd8:	4299      	cmp	r1, r3
 8013bda:	b510      	push	{r4, lr}
 8013bdc:	4604      	mov	r4, r0
 8013bde:	d001      	beq.n	8013be4 <cleanup_stdio+0x10>
 8013be0:	f002 feae 	bl	8016940 <_fflush_r>
 8013be4:	68a1      	ldr	r1, [r4, #8]
 8013be6:	4b09      	ldr	r3, [pc, #36]	@ (8013c0c <cleanup_stdio+0x38>)
 8013be8:	4299      	cmp	r1, r3
 8013bea:	d002      	beq.n	8013bf2 <cleanup_stdio+0x1e>
 8013bec:	4620      	mov	r0, r4
 8013bee:	f002 fea7 	bl	8016940 <_fflush_r>
 8013bf2:	68e1      	ldr	r1, [r4, #12]
 8013bf4:	4b06      	ldr	r3, [pc, #24]	@ (8013c10 <cleanup_stdio+0x3c>)
 8013bf6:	4299      	cmp	r1, r3
 8013bf8:	d004      	beq.n	8013c04 <cleanup_stdio+0x30>
 8013bfa:	4620      	mov	r0, r4
 8013bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c00:	f002 be9e 	b.w	8016940 <_fflush_r>
 8013c04:	bd10      	pop	{r4, pc}
 8013c06:	bf00      	nop
 8013c08:	2400121c 	.word	0x2400121c
 8013c0c:	24001284 	.word	0x24001284
 8013c10:	240012ec 	.word	0x240012ec

08013c14 <global_stdio_init.part.0>:
 8013c14:	b510      	push	{r4, lr}
 8013c16:	4b0b      	ldr	r3, [pc, #44]	@ (8013c44 <global_stdio_init.part.0+0x30>)
 8013c18:	4c0b      	ldr	r4, [pc, #44]	@ (8013c48 <global_stdio_init.part.0+0x34>)
 8013c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8013c4c <global_stdio_init.part.0+0x38>)
 8013c1c:	601a      	str	r2, [r3, #0]
 8013c1e:	4620      	mov	r0, r4
 8013c20:	2200      	movs	r2, #0
 8013c22:	2104      	movs	r1, #4
 8013c24:	f7ff ff94 	bl	8013b50 <std>
 8013c28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013c2c:	2201      	movs	r2, #1
 8013c2e:	2109      	movs	r1, #9
 8013c30:	f7ff ff8e 	bl	8013b50 <std>
 8013c34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013c38:	2202      	movs	r2, #2
 8013c3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c3e:	2112      	movs	r1, #18
 8013c40:	f7ff bf86 	b.w	8013b50 <std>
 8013c44:	24001354 	.word	0x24001354
 8013c48:	2400121c 	.word	0x2400121c
 8013c4c:	08013bbd 	.word	0x08013bbd

08013c50 <__sfp_lock_acquire>:
 8013c50:	4801      	ldr	r0, [pc, #4]	@ (8013c58 <__sfp_lock_acquire+0x8>)
 8013c52:	f000 ba56 	b.w	8014102 <__retarget_lock_acquire_recursive>
 8013c56:	bf00      	nop
 8013c58:	2400135d 	.word	0x2400135d

08013c5c <__sfp_lock_release>:
 8013c5c:	4801      	ldr	r0, [pc, #4]	@ (8013c64 <__sfp_lock_release+0x8>)
 8013c5e:	f000 ba51 	b.w	8014104 <__retarget_lock_release_recursive>
 8013c62:	bf00      	nop
 8013c64:	2400135d 	.word	0x2400135d

08013c68 <__sinit>:
 8013c68:	b510      	push	{r4, lr}
 8013c6a:	4604      	mov	r4, r0
 8013c6c:	f7ff fff0 	bl	8013c50 <__sfp_lock_acquire>
 8013c70:	6a23      	ldr	r3, [r4, #32]
 8013c72:	b11b      	cbz	r3, 8013c7c <__sinit+0x14>
 8013c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c78:	f7ff bff0 	b.w	8013c5c <__sfp_lock_release>
 8013c7c:	4b04      	ldr	r3, [pc, #16]	@ (8013c90 <__sinit+0x28>)
 8013c7e:	6223      	str	r3, [r4, #32]
 8013c80:	4b04      	ldr	r3, [pc, #16]	@ (8013c94 <__sinit+0x2c>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d1f5      	bne.n	8013c74 <__sinit+0xc>
 8013c88:	f7ff ffc4 	bl	8013c14 <global_stdio_init.part.0>
 8013c8c:	e7f2      	b.n	8013c74 <__sinit+0xc>
 8013c8e:	bf00      	nop
 8013c90:	08013bd5 	.word	0x08013bd5
 8013c94:	24001354 	.word	0x24001354

08013c98 <_fwalk_sglue>:
 8013c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c9c:	4607      	mov	r7, r0
 8013c9e:	4688      	mov	r8, r1
 8013ca0:	4614      	mov	r4, r2
 8013ca2:	2600      	movs	r6, #0
 8013ca4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013ca8:	f1b9 0901 	subs.w	r9, r9, #1
 8013cac:	d505      	bpl.n	8013cba <_fwalk_sglue+0x22>
 8013cae:	6824      	ldr	r4, [r4, #0]
 8013cb0:	2c00      	cmp	r4, #0
 8013cb2:	d1f7      	bne.n	8013ca4 <_fwalk_sglue+0xc>
 8013cb4:	4630      	mov	r0, r6
 8013cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013cba:	89ab      	ldrh	r3, [r5, #12]
 8013cbc:	2b01      	cmp	r3, #1
 8013cbe:	d907      	bls.n	8013cd0 <_fwalk_sglue+0x38>
 8013cc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013cc4:	3301      	adds	r3, #1
 8013cc6:	d003      	beq.n	8013cd0 <_fwalk_sglue+0x38>
 8013cc8:	4629      	mov	r1, r5
 8013cca:	4638      	mov	r0, r7
 8013ccc:	47c0      	blx	r8
 8013cce:	4306      	orrs	r6, r0
 8013cd0:	3568      	adds	r5, #104	@ 0x68
 8013cd2:	e7e9      	b.n	8013ca8 <_fwalk_sglue+0x10>

08013cd4 <sniprintf>:
 8013cd4:	b40c      	push	{r2, r3}
 8013cd6:	b530      	push	{r4, r5, lr}
 8013cd8:	4b18      	ldr	r3, [pc, #96]	@ (8013d3c <sniprintf+0x68>)
 8013cda:	1e0c      	subs	r4, r1, #0
 8013cdc:	681d      	ldr	r5, [r3, #0]
 8013cde:	b09d      	sub	sp, #116	@ 0x74
 8013ce0:	da08      	bge.n	8013cf4 <sniprintf+0x20>
 8013ce2:	238b      	movs	r3, #139	@ 0x8b
 8013ce4:	602b      	str	r3, [r5, #0]
 8013ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8013cea:	b01d      	add	sp, #116	@ 0x74
 8013cec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013cf0:	b002      	add	sp, #8
 8013cf2:	4770      	bx	lr
 8013cf4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013cf8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013cfc:	f04f 0300 	mov.w	r3, #0
 8013d00:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013d02:	bf14      	ite	ne
 8013d04:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013d08:	4623      	moveq	r3, r4
 8013d0a:	9304      	str	r3, [sp, #16]
 8013d0c:	9307      	str	r3, [sp, #28]
 8013d0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013d12:	9002      	str	r0, [sp, #8]
 8013d14:	9006      	str	r0, [sp, #24]
 8013d16:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013d1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013d1c:	ab21      	add	r3, sp, #132	@ 0x84
 8013d1e:	a902      	add	r1, sp, #8
 8013d20:	4628      	mov	r0, r5
 8013d22:	9301      	str	r3, [sp, #4]
 8013d24:	f002 f96e 	bl	8016004 <_svfiprintf_r>
 8013d28:	1c43      	adds	r3, r0, #1
 8013d2a:	bfbc      	itt	lt
 8013d2c:	238b      	movlt	r3, #139	@ 0x8b
 8013d2e:	602b      	strlt	r3, [r5, #0]
 8013d30:	2c00      	cmp	r4, #0
 8013d32:	d0da      	beq.n	8013cea <sniprintf+0x16>
 8013d34:	9b02      	ldr	r3, [sp, #8]
 8013d36:	2200      	movs	r2, #0
 8013d38:	701a      	strb	r2, [r3, #0]
 8013d3a:	e7d6      	b.n	8013cea <sniprintf+0x16>
 8013d3c:	240001ec 	.word	0x240001ec

08013d40 <siprintf>:
 8013d40:	b40e      	push	{r1, r2, r3}
 8013d42:	b510      	push	{r4, lr}
 8013d44:	b09d      	sub	sp, #116	@ 0x74
 8013d46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013d48:	9002      	str	r0, [sp, #8]
 8013d4a:	9006      	str	r0, [sp, #24]
 8013d4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013d50:	480a      	ldr	r0, [pc, #40]	@ (8013d7c <siprintf+0x3c>)
 8013d52:	9107      	str	r1, [sp, #28]
 8013d54:	9104      	str	r1, [sp, #16]
 8013d56:	490a      	ldr	r1, [pc, #40]	@ (8013d80 <siprintf+0x40>)
 8013d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d5c:	9105      	str	r1, [sp, #20]
 8013d5e:	2400      	movs	r4, #0
 8013d60:	a902      	add	r1, sp, #8
 8013d62:	6800      	ldr	r0, [r0, #0]
 8013d64:	9301      	str	r3, [sp, #4]
 8013d66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013d68:	f002 f94c 	bl	8016004 <_svfiprintf_r>
 8013d6c:	9b02      	ldr	r3, [sp, #8]
 8013d6e:	701c      	strb	r4, [r3, #0]
 8013d70:	b01d      	add	sp, #116	@ 0x74
 8013d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d76:	b003      	add	sp, #12
 8013d78:	4770      	bx	lr
 8013d7a:	bf00      	nop
 8013d7c:	240001ec 	.word	0x240001ec
 8013d80:	ffff0208 	.word	0xffff0208

08013d84 <siscanf>:
 8013d84:	b40e      	push	{r1, r2, r3}
 8013d86:	b570      	push	{r4, r5, r6, lr}
 8013d88:	b09d      	sub	sp, #116	@ 0x74
 8013d8a:	ac21      	add	r4, sp, #132	@ 0x84
 8013d8c:	2500      	movs	r5, #0
 8013d8e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8013d92:	f854 6b04 	ldr.w	r6, [r4], #4
 8013d96:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013d9a:	951b      	str	r5, [sp, #108]	@ 0x6c
 8013d9c:	9002      	str	r0, [sp, #8]
 8013d9e:	9006      	str	r0, [sp, #24]
 8013da0:	f7ec fafe 	bl	80003a0 <strlen>
 8013da4:	4b0b      	ldr	r3, [pc, #44]	@ (8013dd4 <siscanf+0x50>)
 8013da6:	9003      	str	r0, [sp, #12]
 8013da8:	9007      	str	r0, [sp, #28]
 8013daa:	480b      	ldr	r0, [pc, #44]	@ (8013dd8 <siscanf+0x54>)
 8013dac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013dae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013db2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013db6:	4632      	mov	r2, r6
 8013db8:	4623      	mov	r3, r4
 8013dba:	a902      	add	r1, sp, #8
 8013dbc:	6800      	ldr	r0, [r0, #0]
 8013dbe:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013dc0:	9514      	str	r5, [sp, #80]	@ 0x50
 8013dc2:	9401      	str	r4, [sp, #4]
 8013dc4:	f002 fa74 	bl	80162b0 <__ssvfiscanf_r>
 8013dc8:	b01d      	add	sp, #116	@ 0x74
 8013dca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013dce:	b003      	add	sp, #12
 8013dd0:	4770      	bx	lr
 8013dd2:	bf00      	nop
 8013dd4:	08013dff 	.word	0x08013dff
 8013dd8:	240001ec 	.word	0x240001ec

08013ddc <__sread>:
 8013ddc:	b510      	push	{r4, lr}
 8013dde:	460c      	mov	r4, r1
 8013de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013de4:	f000 f93e 	bl	8014064 <_read_r>
 8013de8:	2800      	cmp	r0, #0
 8013dea:	bfab      	itete	ge
 8013dec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013dee:	89a3      	ldrhlt	r3, [r4, #12]
 8013df0:	181b      	addge	r3, r3, r0
 8013df2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013df6:	bfac      	ite	ge
 8013df8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013dfa:	81a3      	strhlt	r3, [r4, #12]
 8013dfc:	bd10      	pop	{r4, pc}

08013dfe <__seofread>:
 8013dfe:	2000      	movs	r0, #0
 8013e00:	4770      	bx	lr

08013e02 <__swrite>:
 8013e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e06:	461f      	mov	r7, r3
 8013e08:	898b      	ldrh	r3, [r1, #12]
 8013e0a:	05db      	lsls	r3, r3, #23
 8013e0c:	4605      	mov	r5, r0
 8013e0e:	460c      	mov	r4, r1
 8013e10:	4616      	mov	r6, r2
 8013e12:	d505      	bpl.n	8013e20 <__swrite+0x1e>
 8013e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e18:	2302      	movs	r3, #2
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	f000 f910 	bl	8014040 <_lseek_r>
 8013e20:	89a3      	ldrh	r3, [r4, #12]
 8013e22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e2a:	81a3      	strh	r3, [r4, #12]
 8013e2c:	4632      	mov	r2, r6
 8013e2e:	463b      	mov	r3, r7
 8013e30:	4628      	mov	r0, r5
 8013e32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e36:	f000 b927 	b.w	8014088 <_write_r>

08013e3a <__sseek>:
 8013e3a:	b510      	push	{r4, lr}
 8013e3c:	460c      	mov	r4, r1
 8013e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e42:	f000 f8fd 	bl	8014040 <_lseek_r>
 8013e46:	1c43      	adds	r3, r0, #1
 8013e48:	89a3      	ldrh	r3, [r4, #12]
 8013e4a:	bf15      	itete	ne
 8013e4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013e4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013e52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013e56:	81a3      	strheq	r3, [r4, #12]
 8013e58:	bf18      	it	ne
 8013e5a:	81a3      	strhne	r3, [r4, #12]
 8013e5c:	bd10      	pop	{r4, pc}

08013e5e <__sclose>:
 8013e5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e62:	f000 b8dd 	b.w	8014020 <_close_r>

08013e66 <_vsniprintf_r>:
 8013e66:	b530      	push	{r4, r5, lr}
 8013e68:	4614      	mov	r4, r2
 8013e6a:	2c00      	cmp	r4, #0
 8013e6c:	b09b      	sub	sp, #108	@ 0x6c
 8013e6e:	4605      	mov	r5, r0
 8013e70:	461a      	mov	r2, r3
 8013e72:	da05      	bge.n	8013e80 <_vsniprintf_r+0x1a>
 8013e74:	238b      	movs	r3, #139	@ 0x8b
 8013e76:	6003      	str	r3, [r0, #0]
 8013e78:	f04f 30ff 	mov.w	r0, #4294967295
 8013e7c:	b01b      	add	sp, #108	@ 0x6c
 8013e7e:	bd30      	pop	{r4, r5, pc}
 8013e80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013e84:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013e88:	f04f 0300 	mov.w	r3, #0
 8013e8c:	9319      	str	r3, [sp, #100]	@ 0x64
 8013e8e:	bf14      	ite	ne
 8013e90:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013e94:	4623      	moveq	r3, r4
 8013e96:	9302      	str	r3, [sp, #8]
 8013e98:	9305      	str	r3, [sp, #20]
 8013e9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013e9e:	9100      	str	r1, [sp, #0]
 8013ea0:	9104      	str	r1, [sp, #16]
 8013ea2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013ea6:	4669      	mov	r1, sp
 8013ea8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013eaa:	f002 f8ab 	bl	8016004 <_svfiprintf_r>
 8013eae:	1c43      	adds	r3, r0, #1
 8013eb0:	bfbc      	itt	lt
 8013eb2:	238b      	movlt	r3, #139	@ 0x8b
 8013eb4:	602b      	strlt	r3, [r5, #0]
 8013eb6:	2c00      	cmp	r4, #0
 8013eb8:	d0e0      	beq.n	8013e7c <_vsniprintf_r+0x16>
 8013eba:	9b00      	ldr	r3, [sp, #0]
 8013ebc:	2200      	movs	r2, #0
 8013ebe:	701a      	strb	r2, [r3, #0]
 8013ec0:	e7dc      	b.n	8013e7c <_vsniprintf_r+0x16>
	...

08013ec4 <vsniprintf>:
 8013ec4:	b507      	push	{r0, r1, r2, lr}
 8013ec6:	9300      	str	r3, [sp, #0]
 8013ec8:	4613      	mov	r3, r2
 8013eca:	460a      	mov	r2, r1
 8013ecc:	4601      	mov	r1, r0
 8013ece:	4803      	ldr	r0, [pc, #12]	@ (8013edc <vsniprintf+0x18>)
 8013ed0:	6800      	ldr	r0, [r0, #0]
 8013ed2:	f7ff ffc8 	bl	8013e66 <_vsniprintf_r>
 8013ed6:	b003      	add	sp, #12
 8013ed8:	f85d fb04 	ldr.w	pc, [sp], #4
 8013edc:	240001ec 	.word	0x240001ec

08013ee0 <memset>:
 8013ee0:	4402      	add	r2, r0
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	4293      	cmp	r3, r2
 8013ee6:	d100      	bne.n	8013eea <memset+0xa>
 8013ee8:	4770      	bx	lr
 8013eea:	f803 1b01 	strb.w	r1, [r3], #1
 8013eee:	e7f9      	b.n	8013ee4 <memset+0x4>

08013ef0 <strncat>:
 8013ef0:	b530      	push	{r4, r5, lr}
 8013ef2:	4604      	mov	r4, r0
 8013ef4:	7825      	ldrb	r5, [r4, #0]
 8013ef6:	4623      	mov	r3, r4
 8013ef8:	3401      	adds	r4, #1
 8013efa:	2d00      	cmp	r5, #0
 8013efc:	d1fa      	bne.n	8013ef4 <strncat+0x4>
 8013efe:	3a01      	subs	r2, #1
 8013f00:	d304      	bcc.n	8013f0c <strncat+0x1c>
 8013f02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013f06:	f803 4b01 	strb.w	r4, [r3], #1
 8013f0a:	b904      	cbnz	r4, 8013f0e <strncat+0x1e>
 8013f0c:	bd30      	pop	{r4, r5, pc}
 8013f0e:	2a00      	cmp	r2, #0
 8013f10:	d1f5      	bne.n	8013efe <strncat+0xe>
 8013f12:	701a      	strb	r2, [r3, #0]
 8013f14:	e7f3      	b.n	8013efe <strncat+0xe>

08013f16 <strncmp>:
 8013f16:	b510      	push	{r4, lr}
 8013f18:	b16a      	cbz	r2, 8013f36 <strncmp+0x20>
 8013f1a:	3901      	subs	r1, #1
 8013f1c:	1884      	adds	r4, r0, r2
 8013f1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f22:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013f26:	429a      	cmp	r2, r3
 8013f28:	d103      	bne.n	8013f32 <strncmp+0x1c>
 8013f2a:	42a0      	cmp	r0, r4
 8013f2c:	d001      	beq.n	8013f32 <strncmp+0x1c>
 8013f2e:	2a00      	cmp	r2, #0
 8013f30:	d1f5      	bne.n	8013f1e <strncmp+0x8>
 8013f32:	1ad0      	subs	r0, r2, r3
 8013f34:	bd10      	pop	{r4, pc}
 8013f36:	4610      	mov	r0, r2
 8013f38:	e7fc      	b.n	8013f34 <strncmp+0x1e>

08013f3a <strncpy>:
 8013f3a:	b510      	push	{r4, lr}
 8013f3c:	3901      	subs	r1, #1
 8013f3e:	4603      	mov	r3, r0
 8013f40:	b132      	cbz	r2, 8013f50 <strncpy+0x16>
 8013f42:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013f46:	f803 4b01 	strb.w	r4, [r3], #1
 8013f4a:	3a01      	subs	r2, #1
 8013f4c:	2c00      	cmp	r4, #0
 8013f4e:	d1f7      	bne.n	8013f40 <strncpy+0x6>
 8013f50:	441a      	add	r2, r3
 8013f52:	2100      	movs	r1, #0
 8013f54:	4293      	cmp	r3, r2
 8013f56:	d100      	bne.n	8013f5a <strncpy+0x20>
 8013f58:	bd10      	pop	{r4, pc}
 8013f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8013f5e:	e7f9      	b.n	8013f54 <strncpy+0x1a>

08013f60 <strtok>:
 8013f60:	4b16      	ldr	r3, [pc, #88]	@ (8013fbc <strtok+0x5c>)
 8013f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f66:	681f      	ldr	r7, [r3, #0]
 8013f68:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8013f6a:	4605      	mov	r5, r0
 8013f6c:	460e      	mov	r6, r1
 8013f6e:	b9ec      	cbnz	r4, 8013fac <strtok+0x4c>
 8013f70:	2050      	movs	r0, #80	@ 0x50
 8013f72:	f001 fa6f 	bl	8015454 <malloc>
 8013f76:	4602      	mov	r2, r0
 8013f78:	6478      	str	r0, [r7, #68]	@ 0x44
 8013f7a:	b920      	cbnz	r0, 8013f86 <strtok+0x26>
 8013f7c:	4b10      	ldr	r3, [pc, #64]	@ (8013fc0 <strtok+0x60>)
 8013f7e:	4811      	ldr	r0, [pc, #68]	@ (8013fc4 <strtok+0x64>)
 8013f80:	215b      	movs	r1, #91	@ 0x5b
 8013f82:	f000 f8df 	bl	8014144 <__assert_func>
 8013f86:	e9c0 4400 	strd	r4, r4, [r0]
 8013f8a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8013f8e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013f92:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8013f96:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8013f9a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8013f9e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8013fa2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8013fa6:	6184      	str	r4, [r0, #24]
 8013fa8:	7704      	strb	r4, [r0, #28]
 8013faa:	6244      	str	r4, [r0, #36]	@ 0x24
 8013fac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013fae:	4631      	mov	r1, r6
 8013fb0:	4628      	mov	r0, r5
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb8:	f000 b806 	b.w	8013fc8 <__strtok_r>
 8013fbc:	240001ec 	.word	0x240001ec
 8013fc0:	08019e19 	.word	0x08019e19
 8013fc4:	08019e30 	.word	0x08019e30

08013fc8 <__strtok_r>:
 8013fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013fca:	4604      	mov	r4, r0
 8013fcc:	b908      	cbnz	r0, 8013fd2 <__strtok_r+0xa>
 8013fce:	6814      	ldr	r4, [r2, #0]
 8013fd0:	b144      	cbz	r4, 8013fe4 <__strtok_r+0x1c>
 8013fd2:	4620      	mov	r0, r4
 8013fd4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013fd8:	460f      	mov	r7, r1
 8013fda:	f817 6b01 	ldrb.w	r6, [r7], #1
 8013fde:	b91e      	cbnz	r6, 8013fe8 <__strtok_r+0x20>
 8013fe0:	b965      	cbnz	r5, 8013ffc <__strtok_r+0x34>
 8013fe2:	6015      	str	r5, [r2, #0]
 8013fe4:	2000      	movs	r0, #0
 8013fe6:	e005      	b.n	8013ff4 <__strtok_r+0x2c>
 8013fe8:	42b5      	cmp	r5, r6
 8013fea:	d1f6      	bne.n	8013fda <__strtok_r+0x12>
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d1f0      	bne.n	8013fd2 <__strtok_r+0xa>
 8013ff0:	6014      	str	r4, [r2, #0]
 8013ff2:	7003      	strb	r3, [r0, #0]
 8013ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ff6:	461c      	mov	r4, r3
 8013ff8:	e00c      	b.n	8014014 <__strtok_r+0x4c>
 8013ffa:	b91d      	cbnz	r5, 8014004 <__strtok_r+0x3c>
 8013ffc:	4627      	mov	r7, r4
 8013ffe:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014002:	460e      	mov	r6, r1
 8014004:	f816 5b01 	ldrb.w	r5, [r6], #1
 8014008:	42ab      	cmp	r3, r5
 801400a:	d1f6      	bne.n	8013ffa <__strtok_r+0x32>
 801400c:	2b00      	cmp	r3, #0
 801400e:	d0f2      	beq.n	8013ff6 <__strtok_r+0x2e>
 8014010:	2300      	movs	r3, #0
 8014012:	703b      	strb	r3, [r7, #0]
 8014014:	6014      	str	r4, [r2, #0]
 8014016:	e7ed      	b.n	8013ff4 <__strtok_r+0x2c>

08014018 <_localeconv_r>:
 8014018:	4800      	ldr	r0, [pc, #0]	@ (801401c <_localeconv_r+0x4>)
 801401a:	4770      	bx	lr
 801401c:	24000170 	.word	0x24000170

08014020 <_close_r>:
 8014020:	b538      	push	{r3, r4, r5, lr}
 8014022:	4d06      	ldr	r5, [pc, #24]	@ (801403c <_close_r+0x1c>)
 8014024:	2300      	movs	r3, #0
 8014026:	4604      	mov	r4, r0
 8014028:	4608      	mov	r0, r1
 801402a:	602b      	str	r3, [r5, #0]
 801402c:	f7f3 fc10 	bl	8007850 <_close>
 8014030:	1c43      	adds	r3, r0, #1
 8014032:	d102      	bne.n	801403a <_close_r+0x1a>
 8014034:	682b      	ldr	r3, [r5, #0]
 8014036:	b103      	cbz	r3, 801403a <_close_r+0x1a>
 8014038:	6023      	str	r3, [r4, #0]
 801403a:	bd38      	pop	{r3, r4, r5, pc}
 801403c:	24001358 	.word	0x24001358

08014040 <_lseek_r>:
 8014040:	b538      	push	{r3, r4, r5, lr}
 8014042:	4d07      	ldr	r5, [pc, #28]	@ (8014060 <_lseek_r+0x20>)
 8014044:	4604      	mov	r4, r0
 8014046:	4608      	mov	r0, r1
 8014048:	4611      	mov	r1, r2
 801404a:	2200      	movs	r2, #0
 801404c:	602a      	str	r2, [r5, #0]
 801404e:	461a      	mov	r2, r3
 8014050:	f7f3 fc25 	bl	800789e <_lseek>
 8014054:	1c43      	adds	r3, r0, #1
 8014056:	d102      	bne.n	801405e <_lseek_r+0x1e>
 8014058:	682b      	ldr	r3, [r5, #0]
 801405a:	b103      	cbz	r3, 801405e <_lseek_r+0x1e>
 801405c:	6023      	str	r3, [r4, #0]
 801405e:	bd38      	pop	{r3, r4, r5, pc}
 8014060:	24001358 	.word	0x24001358

08014064 <_read_r>:
 8014064:	b538      	push	{r3, r4, r5, lr}
 8014066:	4d07      	ldr	r5, [pc, #28]	@ (8014084 <_read_r+0x20>)
 8014068:	4604      	mov	r4, r0
 801406a:	4608      	mov	r0, r1
 801406c:	4611      	mov	r1, r2
 801406e:	2200      	movs	r2, #0
 8014070:	602a      	str	r2, [r5, #0]
 8014072:	461a      	mov	r2, r3
 8014074:	f7f3 fbb3 	bl	80077de <_read>
 8014078:	1c43      	adds	r3, r0, #1
 801407a:	d102      	bne.n	8014082 <_read_r+0x1e>
 801407c:	682b      	ldr	r3, [r5, #0]
 801407e:	b103      	cbz	r3, 8014082 <_read_r+0x1e>
 8014080:	6023      	str	r3, [r4, #0]
 8014082:	bd38      	pop	{r3, r4, r5, pc}
 8014084:	24001358 	.word	0x24001358

08014088 <_write_r>:
 8014088:	b538      	push	{r3, r4, r5, lr}
 801408a:	4d07      	ldr	r5, [pc, #28]	@ (80140a8 <_write_r+0x20>)
 801408c:	4604      	mov	r4, r0
 801408e:	4608      	mov	r0, r1
 8014090:	4611      	mov	r1, r2
 8014092:	2200      	movs	r2, #0
 8014094:	602a      	str	r2, [r5, #0]
 8014096:	461a      	mov	r2, r3
 8014098:	f7f3 fbbe 	bl	8007818 <_write>
 801409c:	1c43      	adds	r3, r0, #1
 801409e:	d102      	bne.n	80140a6 <_write_r+0x1e>
 80140a0:	682b      	ldr	r3, [r5, #0]
 80140a2:	b103      	cbz	r3, 80140a6 <_write_r+0x1e>
 80140a4:	6023      	str	r3, [r4, #0]
 80140a6:	bd38      	pop	{r3, r4, r5, pc}
 80140a8:	24001358 	.word	0x24001358

080140ac <__errno>:
 80140ac:	4b01      	ldr	r3, [pc, #4]	@ (80140b4 <__errno+0x8>)
 80140ae:	6818      	ldr	r0, [r3, #0]
 80140b0:	4770      	bx	lr
 80140b2:	bf00      	nop
 80140b4:	240001ec 	.word	0x240001ec

080140b8 <__libc_init_array>:
 80140b8:	b570      	push	{r4, r5, r6, lr}
 80140ba:	4d0d      	ldr	r5, [pc, #52]	@ (80140f0 <__libc_init_array+0x38>)
 80140bc:	4c0d      	ldr	r4, [pc, #52]	@ (80140f4 <__libc_init_array+0x3c>)
 80140be:	1b64      	subs	r4, r4, r5
 80140c0:	10a4      	asrs	r4, r4, #2
 80140c2:	2600      	movs	r6, #0
 80140c4:	42a6      	cmp	r6, r4
 80140c6:	d109      	bne.n	80140dc <__libc_init_array+0x24>
 80140c8:	4d0b      	ldr	r5, [pc, #44]	@ (80140f8 <__libc_init_array+0x40>)
 80140ca:	4c0c      	ldr	r4, [pc, #48]	@ (80140fc <__libc_init_array+0x44>)
 80140cc:	f003 fa58 	bl	8017580 <_init>
 80140d0:	1b64      	subs	r4, r4, r5
 80140d2:	10a4      	asrs	r4, r4, #2
 80140d4:	2600      	movs	r6, #0
 80140d6:	42a6      	cmp	r6, r4
 80140d8:	d105      	bne.n	80140e6 <__libc_init_array+0x2e>
 80140da:	bd70      	pop	{r4, r5, r6, pc}
 80140dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80140e0:	4798      	blx	r3
 80140e2:	3601      	adds	r6, #1
 80140e4:	e7ee      	b.n	80140c4 <__libc_init_array+0xc>
 80140e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80140ea:	4798      	blx	r3
 80140ec:	3601      	adds	r6, #1
 80140ee:	e7f2      	b.n	80140d6 <__libc_init_array+0x1e>
 80140f0:	0801a4f8 	.word	0x0801a4f8
 80140f4:	0801a4f8 	.word	0x0801a4f8
 80140f8:	0801a4f8 	.word	0x0801a4f8
 80140fc:	0801a4fc 	.word	0x0801a4fc

08014100 <__retarget_lock_init_recursive>:
 8014100:	4770      	bx	lr

08014102 <__retarget_lock_acquire_recursive>:
 8014102:	4770      	bx	lr

08014104 <__retarget_lock_release_recursive>:
 8014104:	4770      	bx	lr

08014106 <memcpy>:
 8014106:	440a      	add	r2, r1
 8014108:	4291      	cmp	r1, r2
 801410a:	f100 33ff 	add.w	r3, r0, #4294967295
 801410e:	d100      	bne.n	8014112 <memcpy+0xc>
 8014110:	4770      	bx	lr
 8014112:	b510      	push	{r4, lr}
 8014114:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014118:	f803 4f01 	strb.w	r4, [r3, #1]!
 801411c:	4291      	cmp	r1, r2
 801411e:	d1f9      	bne.n	8014114 <memcpy+0xe>
 8014120:	bd10      	pop	{r4, pc}
 8014122:	0000      	movs	r0, r0
 8014124:	0000      	movs	r0, r0
	...

08014128 <nan>:
 8014128:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014130 <nan+0x8>
 801412c:	4770      	bx	lr
 801412e:	bf00      	nop
 8014130:	00000000 	.word	0x00000000
 8014134:	7ff80000 	.word	0x7ff80000

08014138 <nanf>:
 8014138:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014140 <nanf+0x8>
 801413c:	4770      	bx	lr
 801413e:	bf00      	nop
 8014140:	7fc00000 	.word	0x7fc00000

08014144 <__assert_func>:
 8014144:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014146:	4614      	mov	r4, r2
 8014148:	461a      	mov	r2, r3
 801414a:	4b09      	ldr	r3, [pc, #36]	@ (8014170 <__assert_func+0x2c>)
 801414c:	681b      	ldr	r3, [r3, #0]
 801414e:	4605      	mov	r5, r0
 8014150:	68d8      	ldr	r0, [r3, #12]
 8014152:	b14c      	cbz	r4, 8014168 <__assert_func+0x24>
 8014154:	4b07      	ldr	r3, [pc, #28]	@ (8014174 <__assert_func+0x30>)
 8014156:	9100      	str	r1, [sp, #0]
 8014158:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801415c:	4906      	ldr	r1, [pc, #24]	@ (8014178 <__assert_func+0x34>)
 801415e:	462b      	mov	r3, r5
 8014160:	f002 fc16 	bl	8016990 <fiprintf>
 8014164:	f002 fcc4 	bl	8016af0 <abort>
 8014168:	4b04      	ldr	r3, [pc, #16]	@ (801417c <__assert_func+0x38>)
 801416a:	461c      	mov	r4, r3
 801416c:	e7f3      	b.n	8014156 <__assert_func+0x12>
 801416e:	bf00      	nop
 8014170:	240001ec 	.word	0x240001ec
 8014174:	08019e92 	.word	0x08019e92
 8014178:	08019e9f 	.word	0x08019e9f
 801417c:	08019ecd 	.word	0x08019ecd

08014180 <quorem>:
 8014180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014184:	6903      	ldr	r3, [r0, #16]
 8014186:	690c      	ldr	r4, [r1, #16]
 8014188:	42a3      	cmp	r3, r4
 801418a:	4607      	mov	r7, r0
 801418c:	db7e      	blt.n	801428c <quorem+0x10c>
 801418e:	3c01      	subs	r4, #1
 8014190:	f101 0814 	add.w	r8, r1, #20
 8014194:	00a3      	lsls	r3, r4, #2
 8014196:	f100 0514 	add.w	r5, r0, #20
 801419a:	9300      	str	r3, [sp, #0]
 801419c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80141a0:	9301      	str	r3, [sp, #4]
 80141a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80141a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80141aa:	3301      	adds	r3, #1
 80141ac:	429a      	cmp	r2, r3
 80141ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80141b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80141b6:	d32e      	bcc.n	8014216 <quorem+0x96>
 80141b8:	f04f 0a00 	mov.w	sl, #0
 80141bc:	46c4      	mov	ip, r8
 80141be:	46ae      	mov	lr, r5
 80141c0:	46d3      	mov	fp, sl
 80141c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80141c6:	b298      	uxth	r0, r3
 80141c8:	fb06 a000 	mla	r0, r6, r0, sl
 80141cc:	0c02      	lsrs	r2, r0, #16
 80141ce:	0c1b      	lsrs	r3, r3, #16
 80141d0:	fb06 2303 	mla	r3, r6, r3, r2
 80141d4:	f8de 2000 	ldr.w	r2, [lr]
 80141d8:	b280      	uxth	r0, r0
 80141da:	b292      	uxth	r2, r2
 80141dc:	1a12      	subs	r2, r2, r0
 80141de:	445a      	add	r2, fp
 80141e0:	f8de 0000 	ldr.w	r0, [lr]
 80141e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80141e8:	b29b      	uxth	r3, r3
 80141ea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80141ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80141f2:	b292      	uxth	r2, r2
 80141f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80141f8:	45e1      	cmp	r9, ip
 80141fa:	f84e 2b04 	str.w	r2, [lr], #4
 80141fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014202:	d2de      	bcs.n	80141c2 <quorem+0x42>
 8014204:	9b00      	ldr	r3, [sp, #0]
 8014206:	58eb      	ldr	r3, [r5, r3]
 8014208:	b92b      	cbnz	r3, 8014216 <quorem+0x96>
 801420a:	9b01      	ldr	r3, [sp, #4]
 801420c:	3b04      	subs	r3, #4
 801420e:	429d      	cmp	r5, r3
 8014210:	461a      	mov	r2, r3
 8014212:	d32f      	bcc.n	8014274 <quorem+0xf4>
 8014214:	613c      	str	r4, [r7, #16]
 8014216:	4638      	mov	r0, r7
 8014218:	f001 fca0 	bl	8015b5c <__mcmp>
 801421c:	2800      	cmp	r0, #0
 801421e:	db25      	blt.n	801426c <quorem+0xec>
 8014220:	4629      	mov	r1, r5
 8014222:	2000      	movs	r0, #0
 8014224:	f858 2b04 	ldr.w	r2, [r8], #4
 8014228:	f8d1 c000 	ldr.w	ip, [r1]
 801422c:	fa1f fe82 	uxth.w	lr, r2
 8014230:	fa1f f38c 	uxth.w	r3, ip
 8014234:	eba3 030e 	sub.w	r3, r3, lr
 8014238:	4403      	add	r3, r0
 801423a:	0c12      	lsrs	r2, r2, #16
 801423c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014240:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014244:	b29b      	uxth	r3, r3
 8014246:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801424a:	45c1      	cmp	r9, r8
 801424c:	f841 3b04 	str.w	r3, [r1], #4
 8014250:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014254:	d2e6      	bcs.n	8014224 <quorem+0xa4>
 8014256:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801425a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801425e:	b922      	cbnz	r2, 801426a <quorem+0xea>
 8014260:	3b04      	subs	r3, #4
 8014262:	429d      	cmp	r5, r3
 8014264:	461a      	mov	r2, r3
 8014266:	d30b      	bcc.n	8014280 <quorem+0x100>
 8014268:	613c      	str	r4, [r7, #16]
 801426a:	3601      	adds	r6, #1
 801426c:	4630      	mov	r0, r6
 801426e:	b003      	add	sp, #12
 8014270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014274:	6812      	ldr	r2, [r2, #0]
 8014276:	3b04      	subs	r3, #4
 8014278:	2a00      	cmp	r2, #0
 801427a:	d1cb      	bne.n	8014214 <quorem+0x94>
 801427c:	3c01      	subs	r4, #1
 801427e:	e7c6      	b.n	801420e <quorem+0x8e>
 8014280:	6812      	ldr	r2, [r2, #0]
 8014282:	3b04      	subs	r3, #4
 8014284:	2a00      	cmp	r2, #0
 8014286:	d1ef      	bne.n	8014268 <quorem+0xe8>
 8014288:	3c01      	subs	r4, #1
 801428a:	e7ea      	b.n	8014262 <quorem+0xe2>
 801428c:	2000      	movs	r0, #0
 801428e:	e7ee      	b.n	801426e <quorem+0xee>

08014290 <_dtoa_r>:
 8014290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014294:	ed2d 8b02 	vpush	{d8}
 8014298:	69c7      	ldr	r7, [r0, #28]
 801429a:	b091      	sub	sp, #68	@ 0x44
 801429c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80142a0:	ec55 4b10 	vmov	r4, r5, d0
 80142a4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80142a6:	9107      	str	r1, [sp, #28]
 80142a8:	4681      	mov	r9, r0
 80142aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80142ac:	930d      	str	r3, [sp, #52]	@ 0x34
 80142ae:	b97f      	cbnz	r7, 80142d0 <_dtoa_r+0x40>
 80142b0:	2010      	movs	r0, #16
 80142b2:	f001 f8cf 	bl	8015454 <malloc>
 80142b6:	4602      	mov	r2, r0
 80142b8:	f8c9 001c 	str.w	r0, [r9, #28]
 80142bc:	b920      	cbnz	r0, 80142c8 <_dtoa_r+0x38>
 80142be:	4ba0      	ldr	r3, [pc, #640]	@ (8014540 <_dtoa_r+0x2b0>)
 80142c0:	21ef      	movs	r1, #239	@ 0xef
 80142c2:	48a0      	ldr	r0, [pc, #640]	@ (8014544 <_dtoa_r+0x2b4>)
 80142c4:	f7ff ff3e 	bl	8014144 <__assert_func>
 80142c8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80142cc:	6007      	str	r7, [r0, #0]
 80142ce:	60c7      	str	r7, [r0, #12]
 80142d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80142d4:	6819      	ldr	r1, [r3, #0]
 80142d6:	b159      	cbz	r1, 80142f0 <_dtoa_r+0x60>
 80142d8:	685a      	ldr	r2, [r3, #4]
 80142da:	604a      	str	r2, [r1, #4]
 80142dc:	2301      	movs	r3, #1
 80142de:	4093      	lsls	r3, r2
 80142e0:	608b      	str	r3, [r1, #8]
 80142e2:	4648      	mov	r0, r9
 80142e4:	f001 f9be 	bl	8015664 <_Bfree>
 80142e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80142ec:	2200      	movs	r2, #0
 80142ee:	601a      	str	r2, [r3, #0]
 80142f0:	1e2b      	subs	r3, r5, #0
 80142f2:	bfbb      	ittet	lt
 80142f4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80142f8:	9303      	strlt	r3, [sp, #12]
 80142fa:	2300      	movge	r3, #0
 80142fc:	2201      	movlt	r2, #1
 80142fe:	bfac      	ite	ge
 8014300:	6033      	strge	r3, [r6, #0]
 8014302:	6032      	strlt	r2, [r6, #0]
 8014304:	4b90      	ldr	r3, [pc, #576]	@ (8014548 <_dtoa_r+0x2b8>)
 8014306:	9e03      	ldr	r6, [sp, #12]
 8014308:	43b3      	bics	r3, r6
 801430a:	d110      	bne.n	801432e <_dtoa_r+0x9e>
 801430c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801430e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014312:	6013      	str	r3, [r2, #0]
 8014314:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8014318:	4323      	orrs	r3, r4
 801431a:	f000 84e6 	beq.w	8014cea <_dtoa_r+0xa5a>
 801431e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014320:	4f8a      	ldr	r7, [pc, #552]	@ (801454c <_dtoa_r+0x2bc>)
 8014322:	2b00      	cmp	r3, #0
 8014324:	f000 84e8 	beq.w	8014cf8 <_dtoa_r+0xa68>
 8014328:	1cfb      	adds	r3, r7, #3
 801432a:	f000 bce3 	b.w	8014cf4 <_dtoa_r+0xa64>
 801432e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8014332:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801433a:	d10a      	bne.n	8014352 <_dtoa_r+0xc2>
 801433c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801433e:	2301      	movs	r3, #1
 8014340:	6013      	str	r3, [r2, #0]
 8014342:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014344:	b113      	cbz	r3, 801434c <_dtoa_r+0xbc>
 8014346:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014348:	4b81      	ldr	r3, [pc, #516]	@ (8014550 <_dtoa_r+0x2c0>)
 801434a:	6013      	str	r3, [r2, #0]
 801434c:	4f81      	ldr	r7, [pc, #516]	@ (8014554 <_dtoa_r+0x2c4>)
 801434e:	f000 bcd3 	b.w	8014cf8 <_dtoa_r+0xa68>
 8014352:	aa0e      	add	r2, sp, #56	@ 0x38
 8014354:	a90f      	add	r1, sp, #60	@ 0x3c
 8014356:	4648      	mov	r0, r9
 8014358:	eeb0 0b48 	vmov.f64	d0, d8
 801435c:	f001 fd1e 	bl	8015d9c <__d2b>
 8014360:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8014364:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014366:	9001      	str	r0, [sp, #4]
 8014368:	2b00      	cmp	r3, #0
 801436a:	d045      	beq.n	80143f8 <_dtoa_r+0x168>
 801436c:	eeb0 7b48 	vmov.f64	d7, d8
 8014370:	ee18 1a90 	vmov	r1, s17
 8014374:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014378:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801437c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8014380:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8014384:	2500      	movs	r5, #0
 8014386:	ee07 1a90 	vmov	s15, r1
 801438a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801438e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014528 <_dtoa_r+0x298>
 8014392:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014396:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014530 <_dtoa_r+0x2a0>
 801439a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801439e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014538 <_dtoa_r+0x2a8>
 80143a2:	ee07 3a90 	vmov	s15, r3
 80143a6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80143aa:	eeb0 7b46 	vmov.f64	d7, d6
 80143ae:	eea4 7b05 	vfma.f64	d7, d4, d5
 80143b2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80143b6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80143ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143be:	ee16 8a90 	vmov	r8, s13
 80143c2:	d508      	bpl.n	80143d6 <_dtoa_r+0x146>
 80143c4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80143c8:	eeb4 6b47 	vcmp.f64	d6, d7
 80143cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143d0:	bf18      	it	ne
 80143d2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80143d6:	f1b8 0f16 	cmp.w	r8, #22
 80143da:	d82b      	bhi.n	8014434 <_dtoa_r+0x1a4>
 80143dc:	495e      	ldr	r1, [pc, #376]	@ (8014558 <_dtoa_r+0x2c8>)
 80143de:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80143e2:	ed91 7b00 	vldr	d7, [r1]
 80143e6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80143ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143ee:	d501      	bpl.n	80143f4 <_dtoa_r+0x164>
 80143f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80143f4:	2100      	movs	r1, #0
 80143f6:	e01e      	b.n	8014436 <_dtoa_r+0x1a6>
 80143f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80143fa:	4413      	add	r3, r2
 80143fc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8014400:	2920      	cmp	r1, #32
 8014402:	bfc1      	itttt	gt
 8014404:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8014408:	408e      	lslgt	r6, r1
 801440a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801440e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8014412:	bfd6      	itet	le
 8014414:	f1c1 0120 	rsble	r1, r1, #32
 8014418:	4331      	orrgt	r1, r6
 801441a:	fa04 f101 	lslle.w	r1, r4, r1
 801441e:	ee07 1a90 	vmov	s15, r1
 8014422:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014426:	3b01      	subs	r3, #1
 8014428:	ee17 1a90 	vmov	r1, s15
 801442c:	2501      	movs	r5, #1
 801442e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8014432:	e7a8      	b.n	8014386 <_dtoa_r+0xf6>
 8014434:	2101      	movs	r1, #1
 8014436:	1ad2      	subs	r2, r2, r3
 8014438:	1e53      	subs	r3, r2, #1
 801443a:	9306      	str	r3, [sp, #24]
 801443c:	bf45      	ittet	mi
 801443e:	f1c2 0301 	rsbmi	r3, r2, #1
 8014442:	9304      	strmi	r3, [sp, #16]
 8014444:	2300      	movpl	r3, #0
 8014446:	2300      	movmi	r3, #0
 8014448:	bf4c      	ite	mi
 801444a:	9306      	strmi	r3, [sp, #24]
 801444c:	9304      	strpl	r3, [sp, #16]
 801444e:	f1b8 0f00 	cmp.w	r8, #0
 8014452:	910c      	str	r1, [sp, #48]	@ 0x30
 8014454:	db18      	blt.n	8014488 <_dtoa_r+0x1f8>
 8014456:	9b06      	ldr	r3, [sp, #24]
 8014458:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801445c:	4443      	add	r3, r8
 801445e:	9306      	str	r3, [sp, #24]
 8014460:	2300      	movs	r3, #0
 8014462:	9a07      	ldr	r2, [sp, #28]
 8014464:	2a09      	cmp	r2, #9
 8014466:	d845      	bhi.n	80144f4 <_dtoa_r+0x264>
 8014468:	2a05      	cmp	r2, #5
 801446a:	bfc4      	itt	gt
 801446c:	3a04      	subgt	r2, #4
 801446e:	9207      	strgt	r2, [sp, #28]
 8014470:	9a07      	ldr	r2, [sp, #28]
 8014472:	f1a2 0202 	sub.w	r2, r2, #2
 8014476:	bfcc      	ite	gt
 8014478:	2400      	movgt	r4, #0
 801447a:	2401      	movle	r4, #1
 801447c:	2a03      	cmp	r2, #3
 801447e:	d844      	bhi.n	801450a <_dtoa_r+0x27a>
 8014480:	e8df f002 	tbb	[pc, r2]
 8014484:	0b173634 	.word	0x0b173634
 8014488:	9b04      	ldr	r3, [sp, #16]
 801448a:	2200      	movs	r2, #0
 801448c:	eba3 0308 	sub.w	r3, r3, r8
 8014490:	9304      	str	r3, [sp, #16]
 8014492:	920a      	str	r2, [sp, #40]	@ 0x28
 8014494:	f1c8 0300 	rsb	r3, r8, #0
 8014498:	e7e3      	b.n	8014462 <_dtoa_r+0x1d2>
 801449a:	2201      	movs	r2, #1
 801449c:	9208      	str	r2, [sp, #32]
 801449e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80144a0:	eb08 0b02 	add.w	fp, r8, r2
 80144a4:	f10b 0a01 	add.w	sl, fp, #1
 80144a8:	4652      	mov	r2, sl
 80144aa:	2a01      	cmp	r2, #1
 80144ac:	bfb8      	it	lt
 80144ae:	2201      	movlt	r2, #1
 80144b0:	e006      	b.n	80144c0 <_dtoa_r+0x230>
 80144b2:	2201      	movs	r2, #1
 80144b4:	9208      	str	r2, [sp, #32]
 80144b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80144b8:	2a00      	cmp	r2, #0
 80144ba:	dd29      	ble.n	8014510 <_dtoa_r+0x280>
 80144bc:	4693      	mov	fp, r2
 80144be:	4692      	mov	sl, r2
 80144c0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80144c4:	2100      	movs	r1, #0
 80144c6:	2004      	movs	r0, #4
 80144c8:	f100 0614 	add.w	r6, r0, #20
 80144cc:	4296      	cmp	r6, r2
 80144ce:	d926      	bls.n	801451e <_dtoa_r+0x28e>
 80144d0:	6079      	str	r1, [r7, #4]
 80144d2:	4648      	mov	r0, r9
 80144d4:	9305      	str	r3, [sp, #20]
 80144d6:	f001 f885 	bl	80155e4 <_Balloc>
 80144da:	9b05      	ldr	r3, [sp, #20]
 80144dc:	4607      	mov	r7, r0
 80144de:	2800      	cmp	r0, #0
 80144e0:	d13e      	bne.n	8014560 <_dtoa_r+0x2d0>
 80144e2:	4b1e      	ldr	r3, [pc, #120]	@ (801455c <_dtoa_r+0x2cc>)
 80144e4:	4602      	mov	r2, r0
 80144e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80144ea:	e6ea      	b.n	80142c2 <_dtoa_r+0x32>
 80144ec:	2200      	movs	r2, #0
 80144ee:	e7e1      	b.n	80144b4 <_dtoa_r+0x224>
 80144f0:	2200      	movs	r2, #0
 80144f2:	e7d3      	b.n	801449c <_dtoa_r+0x20c>
 80144f4:	2401      	movs	r4, #1
 80144f6:	2200      	movs	r2, #0
 80144f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80144fc:	f04f 3bff 	mov.w	fp, #4294967295
 8014500:	2100      	movs	r1, #0
 8014502:	46da      	mov	sl, fp
 8014504:	2212      	movs	r2, #18
 8014506:	9109      	str	r1, [sp, #36]	@ 0x24
 8014508:	e7da      	b.n	80144c0 <_dtoa_r+0x230>
 801450a:	2201      	movs	r2, #1
 801450c:	9208      	str	r2, [sp, #32]
 801450e:	e7f5      	b.n	80144fc <_dtoa_r+0x26c>
 8014510:	f04f 0b01 	mov.w	fp, #1
 8014514:	46da      	mov	sl, fp
 8014516:	465a      	mov	r2, fp
 8014518:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801451c:	e7d0      	b.n	80144c0 <_dtoa_r+0x230>
 801451e:	3101      	adds	r1, #1
 8014520:	0040      	lsls	r0, r0, #1
 8014522:	e7d1      	b.n	80144c8 <_dtoa_r+0x238>
 8014524:	f3af 8000 	nop.w
 8014528:	636f4361 	.word	0x636f4361
 801452c:	3fd287a7 	.word	0x3fd287a7
 8014530:	8b60c8b3 	.word	0x8b60c8b3
 8014534:	3fc68a28 	.word	0x3fc68a28
 8014538:	509f79fb 	.word	0x509f79fb
 801453c:	3fd34413 	.word	0x3fd34413
 8014540:	08019e19 	.word	0x08019e19
 8014544:	08019edb 	.word	0x08019edb
 8014548:	7ff00000 	.word	0x7ff00000
 801454c:	08019ed7 	.word	0x08019ed7
 8014550:	0801a025 	.word	0x0801a025
 8014554:	0801a024 	.word	0x0801a024
 8014558:	0801a1b8 	.word	0x0801a1b8
 801455c:	08019f33 	.word	0x08019f33
 8014560:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8014564:	f1ba 0f0e 	cmp.w	sl, #14
 8014568:	6010      	str	r0, [r2, #0]
 801456a:	d86e      	bhi.n	801464a <_dtoa_r+0x3ba>
 801456c:	2c00      	cmp	r4, #0
 801456e:	d06c      	beq.n	801464a <_dtoa_r+0x3ba>
 8014570:	f1b8 0f00 	cmp.w	r8, #0
 8014574:	f340 80b4 	ble.w	80146e0 <_dtoa_r+0x450>
 8014578:	4ac8      	ldr	r2, [pc, #800]	@ (801489c <_dtoa_r+0x60c>)
 801457a:	f008 010f 	and.w	r1, r8, #15
 801457e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014582:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8014586:	ed92 7b00 	vldr	d7, [r2]
 801458a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801458e:	f000 809b 	beq.w	80146c8 <_dtoa_r+0x438>
 8014592:	4ac3      	ldr	r2, [pc, #780]	@ (80148a0 <_dtoa_r+0x610>)
 8014594:	ed92 6b08 	vldr	d6, [r2, #32]
 8014598:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801459c:	ed8d 6b02 	vstr	d6, [sp, #8]
 80145a0:	f001 010f 	and.w	r1, r1, #15
 80145a4:	2203      	movs	r2, #3
 80145a6:	48be      	ldr	r0, [pc, #760]	@ (80148a0 <_dtoa_r+0x610>)
 80145a8:	2900      	cmp	r1, #0
 80145aa:	f040 808f 	bne.w	80146cc <_dtoa_r+0x43c>
 80145ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80145b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80145b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80145ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80145bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80145c0:	2900      	cmp	r1, #0
 80145c2:	f000 80b3 	beq.w	801472c <_dtoa_r+0x49c>
 80145c6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80145ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80145ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145d2:	f140 80ab 	bpl.w	801472c <_dtoa_r+0x49c>
 80145d6:	f1ba 0f00 	cmp.w	sl, #0
 80145da:	f000 80a7 	beq.w	801472c <_dtoa_r+0x49c>
 80145de:	f1bb 0f00 	cmp.w	fp, #0
 80145e2:	dd30      	ble.n	8014646 <_dtoa_r+0x3b6>
 80145e4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80145e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80145ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80145f0:	f108 31ff 	add.w	r1, r8, #4294967295
 80145f4:	9105      	str	r1, [sp, #20]
 80145f6:	3201      	adds	r2, #1
 80145f8:	465c      	mov	r4, fp
 80145fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80145fe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8014602:	ee07 2a90 	vmov	s15, r2
 8014606:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801460a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801460e:	ee15 2a90 	vmov	r2, s11
 8014612:	ec51 0b15 	vmov	r0, r1, d5
 8014616:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801461a:	2c00      	cmp	r4, #0
 801461c:	f040 808a 	bne.w	8014734 <_dtoa_r+0x4a4>
 8014620:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014624:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014628:	ec41 0b17 	vmov	d7, r0, r1
 801462c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014634:	f300 826a 	bgt.w	8014b0c <_dtoa_r+0x87c>
 8014638:	eeb1 7b47 	vneg.f64	d7, d7
 801463c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014644:	d423      	bmi.n	801468e <_dtoa_r+0x3fe>
 8014646:	ed8d 8b02 	vstr	d8, [sp, #8]
 801464a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801464c:	2a00      	cmp	r2, #0
 801464e:	f2c0 8129 	blt.w	80148a4 <_dtoa_r+0x614>
 8014652:	f1b8 0f0e 	cmp.w	r8, #14
 8014656:	f300 8125 	bgt.w	80148a4 <_dtoa_r+0x614>
 801465a:	4b90      	ldr	r3, [pc, #576]	@ (801489c <_dtoa_r+0x60c>)
 801465c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014660:	ed93 6b00 	vldr	d6, [r3]
 8014664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014666:	2b00      	cmp	r3, #0
 8014668:	f280 80c8 	bge.w	80147fc <_dtoa_r+0x56c>
 801466c:	f1ba 0f00 	cmp.w	sl, #0
 8014670:	f300 80c4 	bgt.w	80147fc <_dtoa_r+0x56c>
 8014674:	d10b      	bne.n	801468e <_dtoa_r+0x3fe>
 8014676:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801467a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801467e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014682:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801468a:	f2c0 823c 	blt.w	8014b06 <_dtoa_r+0x876>
 801468e:	2400      	movs	r4, #0
 8014690:	4625      	mov	r5, r4
 8014692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014694:	43db      	mvns	r3, r3
 8014696:	9305      	str	r3, [sp, #20]
 8014698:	463e      	mov	r6, r7
 801469a:	f04f 0800 	mov.w	r8, #0
 801469e:	4621      	mov	r1, r4
 80146a0:	4648      	mov	r0, r9
 80146a2:	f000 ffdf 	bl	8015664 <_Bfree>
 80146a6:	2d00      	cmp	r5, #0
 80146a8:	f000 80a2 	beq.w	80147f0 <_dtoa_r+0x560>
 80146ac:	f1b8 0f00 	cmp.w	r8, #0
 80146b0:	d005      	beq.n	80146be <_dtoa_r+0x42e>
 80146b2:	45a8      	cmp	r8, r5
 80146b4:	d003      	beq.n	80146be <_dtoa_r+0x42e>
 80146b6:	4641      	mov	r1, r8
 80146b8:	4648      	mov	r0, r9
 80146ba:	f000 ffd3 	bl	8015664 <_Bfree>
 80146be:	4629      	mov	r1, r5
 80146c0:	4648      	mov	r0, r9
 80146c2:	f000 ffcf 	bl	8015664 <_Bfree>
 80146c6:	e093      	b.n	80147f0 <_dtoa_r+0x560>
 80146c8:	2202      	movs	r2, #2
 80146ca:	e76c      	b.n	80145a6 <_dtoa_r+0x316>
 80146cc:	07cc      	lsls	r4, r1, #31
 80146ce:	d504      	bpl.n	80146da <_dtoa_r+0x44a>
 80146d0:	ed90 6b00 	vldr	d6, [r0]
 80146d4:	3201      	adds	r2, #1
 80146d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80146da:	1049      	asrs	r1, r1, #1
 80146dc:	3008      	adds	r0, #8
 80146de:	e763      	b.n	80145a8 <_dtoa_r+0x318>
 80146e0:	d022      	beq.n	8014728 <_dtoa_r+0x498>
 80146e2:	f1c8 0100 	rsb	r1, r8, #0
 80146e6:	4a6d      	ldr	r2, [pc, #436]	@ (801489c <_dtoa_r+0x60c>)
 80146e8:	f001 000f 	and.w	r0, r1, #15
 80146ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80146f0:	ed92 7b00 	vldr	d7, [r2]
 80146f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80146f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80146fc:	4868      	ldr	r0, [pc, #416]	@ (80148a0 <_dtoa_r+0x610>)
 80146fe:	1109      	asrs	r1, r1, #4
 8014700:	2400      	movs	r4, #0
 8014702:	2202      	movs	r2, #2
 8014704:	b929      	cbnz	r1, 8014712 <_dtoa_r+0x482>
 8014706:	2c00      	cmp	r4, #0
 8014708:	f43f af57 	beq.w	80145ba <_dtoa_r+0x32a>
 801470c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014710:	e753      	b.n	80145ba <_dtoa_r+0x32a>
 8014712:	07ce      	lsls	r6, r1, #31
 8014714:	d505      	bpl.n	8014722 <_dtoa_r+0x492>
 8014716:	ed90 6b00 	vldr	d6, [r0]
 801471a:	3201      	adds	r2, #1
 801471c:	2401      	movs	r4, #1
 801471e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014722:	1049      	asrs	r1, r1, #1
 8014724:	3008      	adds	r0, #8
 8014726:	e7ed      	b.n	8014704 <_dtoa_r+0x474>
 8014728:	2202      	movs	r2, #2
 801472a:	e746      	b.n	80145ba <_dtoa_r+0x32a>
 801472c:	f8cd 8014 	str.w	r8, [sp, #20]
 8014730:	4654      	mov	r4, sl
 8014732:	e762      	b.n	80145fa <_dtoa_r+0x36a>
 8014734:	4a59      	ldr	r2, [pc, #356]	@ (801489c <_dtoa_r+0x60c>)
 8014736:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801473a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801473e:	9a08      	ldr	r2, [sp, #32]
 8014740:	ec41 0b17 	vmov	d7, r0, r1
 8014744:	443c      	add	r4, r7
 8014746:	b34a      	cbz	r2, 801479c <_dtoa_r+0x50c>
 8014748:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801474c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014750:	463e      	mov	r6, r7
 8014752:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014756:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801475a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801475e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014762:	ee14 2a90 	vmov	r2, s9
 8014766:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801476a:	3230      	adds	r2, #48	@ 0x30
 801476c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014770:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014778:	f806 2b01 	strb.w	r2, [r6], #1
 801477c:	d438      	bmi.n	80147f0 <_dtoa_r+0x560>
 801477e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014782:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801478a:	d46e      	bmi.n	801486a <_dtoa_r+0x5da>
 801478c:	42a6      	cmp	r6, r4
 801478e:	f43f af5a 	beq.w	8014646 <_dtoa_r+0x3b6>
 8014792:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014796:	ee26 6b03 	vmul.f64	d6, d6, d3
 801479a:	e7e0      	b.n	801475e <_dtoa_r+0x4ce>
 801479c:	4621      	mov	r1, r4
 801479e:	463e      	mov	r6, r7
 80147a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80147a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80147a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80147ac:	ee14 2a90 	vmov	r2, s9
 80147b0:	3230      	adds	r2, #48	@ 0x30
 80147b2:	f806 2b01 	strb.w	r2, [r6], #1
 80147b6:	42a6      	cmp	r6, r4
 80147b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80147bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80147c0:	d119      	bne.n	80147f6 <_dtoa_r+0x566>
 80147c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80147c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80147ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80147ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147d2:	dc4a      	bgt.n	801486a <_dtoa_r+0x5da>
 80147d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80147d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80147dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147e0:	f57f af31 	bpl.w	8014646 <_dtoa_r+0x3b6>
 80147e4:	460e      	mov	r6, r1
 80147e6:	3901      	subs	r1, #1
 80147e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80147ec:	2b30      	cmp	r3, #48	@ 0x30
 80147ee:	d0f9      	beq.n	80147e4 <_dtoa_r+0x554>
 80147f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80147f4:	e027      	b.n	8014846 <_dtoa_r+0x5b6>
 80147f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80147fa:	e7d5      	b.n	80147a8 <_dtoa_r+0x518>
 80147fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014800:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8014804:	463e      	mov	r6, r7
 8014806:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801480a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801480e:	ee15 3a10 	vmov	r3, s10
 8014812:	3330      	adds	r3, #48	@ 0x30
 8014814:	f806 3b01 	strb.w	r3, [r6], #1
 8014818:	1bf3      	subs	r3, r6, r7
 801481a:	459a      	cmp	sl, r3
 801481c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014820:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014824:	d132      	bne.n	801488c <_dtoa_r+0x5fc>
 8014826:	ee37 7b07 	vadd.f64	d7, d7, d7
 801482a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801482e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014832:	dc18      	bgt.n	8014866 <_dtoa_r+0x5d6>
 8014834:	eeb4 7b46 	vcmp.f64	d7, d6
 8014838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801483c:	d103      	bne.n	8014846 <_dtoa_r+0x5b6>
 801483e:	ee15 3a10 	vmov	r3, s10
 8014842:	07db      	lsls	r3, r3, #31
 8014844:	d40f      	bmi.n	8014866 <_dtoa_r+0x5d6>
 8014846:	9901      	ldr	r1, [sp, #4]
 8014848:	4648      	mov	r0, r9
 801484a:	f000 ff0b 	bl	8015664 <_Bfree>
 801484e:	2300      	movs	r3, #0
 8014850:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014852:	7033      	strb	r3, [r6, #0]
 8014854:	f108 0301 	add.w	r3, r8, #1
 8014858:	6013      	str	r3, [r2, #0]
 801485a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801485c:	2b00      	cmp	r3, #0
 801485e:	f000 824b 	beq.w	8014cf8 <_dtoa_r+0xa68>
 8014862:	601e      	str	r6, [r3, #0]
 8014864:	e248      	b.n	8014cf8 <_dtoa_r+0xa68>
 8014866:	f8cd 8014 	str.w	r8, [sp, #20]
 801486a:	4633      	mov	r3, r6
 801486c:	461e      	mov	r6, r3
 801486e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014872:	2a39      	cmp	r2, #57	@ 0x39
 8014874:	d106      	bne.n	8014884 <_dtoa_r+0x5f4>
 8014876:	429f      	cmp	r7, r3
 8014878:	d1f8      	bne.n	801486c <_dtoa_r+0x5dc>
 801487a:	9a05      	ldr	r2, [sp, #20]
 801487c:	3201      	adds	r2, #1
 801487e:	9205      	str	r2, [sp, #20]
 8014880:	2230      	movs	r2, #48	@ 0x30
 8014882:	703a      	strb	r2, [r7, #0]
 8014884:	781a      	ldrb	r2, [r3, #0]
 8014886:	3201      	adds	r2, #1
 8014888:	701a      	strb	r2, [r3, #0]
 801488a:	e7b1      	b.n	80147f0 <_dtoa_r+0x560>
 801488c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014890:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014898:	d1b5      	bne.n	8014806 <_dtoa_r+0x576>
 801489a:	e7d4      	b.n	8014846 <_dtoa_r+0x5b6>
 801489c:	0801a1b8 	.word	0x0801a1b8
 80148a0:	0801a190 	.word	0x0801a190
 80148a4:	9908      	ldr	r1, [sp, #32]
 80148a6:	2900      	cmp	r1, #0
 80148a8:	f000 80e9 	beq.w	8014a7e <_dtoa_r+0x7ee>
 80148ac:	9907      	ldr	r1, [sp, #28]
 80148ae:	2901      	cmp	r1, #1
 80148b0:	f300 80cb 	bgt.w	8014a4a <_dtoa_r+0x7ba>
 80148b4:	2d00      	cmp	r5, #0
 80148b6:	f000 80c4 	beq.w	8014a42 <_dtoa_r+0x7b2>
 80148ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80148be:	9e04      	ldr	r6, [sp, #16]
 80148c0:	461c      	mov	r4, r3
 80148c2:	9305      	str	r3, [sp, #20]
 80148c4:	9b04      	ldr	r3, [sp, #16]
 80148c6:	4413      	add	r3, r2
 80148c8:	9304      	str	r3, [sp, #16]
 80148ca:	9b06      	ldr	r3, [sp, #24]
 80148cc:	2101      	movs	r1, #1
 80148ce:	4413      	add	r3, r2
 80148d0:	4648      	mov	r0, r9
 80148d2:	9306      	str	r3, [sp, #24]
 80148d4:	f000 ffc4 	bl	8015860 <__i2b>
 80148d8:	9b05      	ldr	r3, [sp, #20]
 80148da:	4605      	mov	r5, r0
 80148dc:	b166      	cbz	r6, 80148f8 <_dtoa_r+0x668>
 80148de:	9a06      	ldr	r2, [sp, #24]
 80148e0:	2a00      	cmp	r2, #0
 80148e2:	dd09      	ble.n	80148f8 <_dtoa_r+0x668>
 80148e4:	42b2      	cmp	r2, r6
 80148e6:	9904      	ldr	r1, [sp, #16]
 80148e8:	bfa8      	it	ge
 80148ea:	4632      	movge	r2, r6
 80148ec:	1a89      	subs	r1, r1, r2
 80148ee:	9104      	str	r1, [sp, #16]
 80148f0:	9906      	ldr	r1, [sp, #24]
 80148f2:	1ab6      	subs	r6, r6, r2
 80148f4:	1a8a      	subs	r2, r1, r2
 80148f6:	9206      	str	r2, [sp, #24]
 80148f8:	b30b      	cbz	r3, 801493e <_dtoa_r+0x6ae>
 80148fa:	9a08      	ldr	r2, [sp, #32]
 80148fc:	2a00      	cmp	r2, #0
 80148fe:	f000 80c5 	beq.w	8014a8c <_dtoa_r+0x7fc>
 8014902:	2c00      	cmp	r4, #0
 8014904:	f000 80bf 	beq.w	8014a86 <_dtoa_r+0x7f6>
 8014908:	4629      	mov	r1, r5
 801490a:	4622      	mov	r2, r4
 801490c:	4648      	mov	r0, r9
 801490e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014910:	f001 f85e 	bl	80159d0 <__pow5mult>
 8014914:	9a01      	ldr	r2, [sp, #4]
 8014916:	4601      	mov	r1, r0
 8014918:	4605      	mov	r5, r0
 801491a:	4648      	mov	r0, r9
 801491c:	f000 ffb6 	bl	801588c <__multiply>
 8014920:	9901      	ldr	r1, [sp, #4]
 8014922:	9005      	str	r0, [sp, #20]
 8014924:	4648      	mov	r0, r9
 8014926:	f000 fe9d 	bl	8015664 <_Bfree>
 801492a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801492c:	1b1b      	subs	r3, r3, r4
 801492e:	f000 80b0 	beq.w	8014a92 <_dtoa_r+0x802>
 8014932:	9905      	ldr	r1, [sp, #20]
 8014934:	461a      	mov	r2, r3
 8014936:	4648      	mov	r0, r9
 8014938:	f001 f84a 	bl	80159d0 <__pow5mult>
 801493c:	9001      	str	r0, [sp, #4]
 801493e:	2101      	movs	r1, #1
 8014940:	4648      	mov	r0, r9
 8014942:	f000 ff8d 	bl	8015860 <__i2b>
 8014946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014948:	4604      	mov	r4, r0
 801494a:	2b00      	cmp	r3, #0
 801494c:	f000 81da 	beq.w	8014d04 <_dtoa_r+0xa74>
 8014950:	461a      	mov	r2, r3
 8014952:	4601      	mov	r1, r0
 8014954:	4648      	mov	r0, r9
 8014956:	f001 f83b 	bl	80159d0 <__pow5mult>
 801495a:	9b07      	ldr	r3, [sp, #28]
 801495c:	2b01      	cmp	r3, #1
 801495e:	4604      	mov	r4, r0
 8014960:	f300 80a0 	bgt.w	8014aa4 <_dtoa_r+0x814>
 8014964:	9b02      	ldr	r3, [sp, #8]
 8014966:	2b00      	cmp	r3, #0
 8014968:	f040 8096 	bne.w	8014a98 <_dtoa_r+0x808>
 801496c:	9b03      	ldr	r3, [sp, #12]
 801496e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014972:	2a00      	cmp	r2, #0
 8014974:	f040 8092 	bne.w	8014a9c <_dtoa_r+0x80c>
 8014978:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801497c:	0d12      	lsrs	r2, r2, #20
 801497e:	0512      	lsls	r2, r2, #20
 8014980:	2a00      	cmp	r2, #0
 8014982:	f000 808d 	beq.w	8014aa0 <_dtoa_r+0x810>
 8014986:	9b04      	ldr	r3, [sp, #16]
 8014988:	3301      	adds	r3, #1
 801498a:	9304      	str	r3, [sp, #16]
 801498c:	9b06      	ldr	r3, [sp, #24]
 801498e:	3301      	adds	r3, #1
 8014990:	9306      	str	r3, [sp, #24]
 8014992:	2301      	movs	r3, #1
 8014994:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014996:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014998:	2b00      	cmp	r3, #0
 801499a:	f000 81b9 	beq.w	8014d10 <_dtoa_r+0xa80>
 801499e:	6922      	ldr	r2, [r4, #16]
 80149a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80149a4:	6910      	ldr	r0, [r2, #16]
 80149a6:	f000 ff0f 	bl	80157c8 <__hi0bits>
 80149aa:	f1c0 0020 	rsb	r0, r0, #32
 80149ae:	9b06      	ldr	r3, [sp, #24]
 80149b0:	4418      	add	r0, r3
 80149b2:	f010 001f 	ands.w	r0, r0, #31
 80149b6:	f000 8081 	beq.w	8014abc <_dtoa_r+0x82c>
 80149ba:	f1c0 0220 	rsb	r2, r0, #32
 80149be:	2a04      	cmp	r2, #4
 80149c0:	dd73      	ble.n	8014aaa <_dtoa_r+0x81a>
 80149c2:	9b04      	ldr	r3, [sp, #16]
 80149c4:	f1c0 001c 	rsb	r0, r0, #28
 80149c8:	4403      	add	r3, r0
 80149ca:	9304      	str	r3, [sp, #16]
 80149cc:	9b06      	ldr	r3, [sp, #24]
 80149ce:	4406      	add	r6, r0
 80149d0:	4403      	add	r3, r0
 80149d2:	9306      	str	r3, [sp, #24]
 80149d4:	9b04      	ldr	r3, [sp, #16]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	dd05      	ble.n	80149e6 <_dtoa_r+0x756>
 80149da:	9901      	ldr	r1, [sp, #4]
 80149dc:	461a      	mov	r2, r3
 80149de:	4648      	mov	r0, r9
 80149e0:	f001 f850 	bl	8015a84 <__lshift>
 80149e4:	9001      	str	r0, [sp, #4]
 80149e6:	9b06      	ldr	r3, [sp, #24]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	dd05      	ble.n	80149f8 <_dtoa_r+0x768>
 80149ec:	4621      	mov	r1, r4
 80149ee:	461a      	mov	r2, r3
 80149f0:	4648      	mov	r0, r9
 80149f2:	f001 f847 	bl	8015a84 <__lshift>
 80149f6:	4604      	mov	r4, r0
 80149f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d060      	beq.n	8014ac0 <_dtoa_r+0x830>
 80149fe:	9801      	ldr	r0, [sp, #4]
 8014a00:	4621      	mov	r1, r4
 8014a02:	f001 f8ab 	bl	8015b5c <__mcmp>
 8014a06:	2800      	cmp	r0, #0
 8014a08:	da5a      	bge.n	8014ac0 <_dtoa_r+0x830>
 8014a0a:	f108 33ff 	add.w	r3, r8, #4294967295
 8014a0e:	9305      	str	r3, [sp, #20]
 8014a10:	9901      	ldr	r1, [sp, #4]
 8014a12:	2300      	movs	r3, #0
 8014a14:	220a      	movs	r2, #10
 8014a16:	4648      	mov	r0, r9
 8014a18:	f000 fe46 	bl	80156a8 <__multadd>
 8014a1c:	9b08      	ldr	r3, [sp, #32]
 8014a1e:	9001      	str	r0, [sp, #4]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	f000 8177 	beq.w	8014d14 <_dtoa_r+0xa84>
 8014a26:	4629      	mov	r1, r5
 8014a28:	2300      	movs	r3, #0
 8014a2a:	220a      	movs	r2, #10
 8014a2c:	4648      	mov	r0, r9
 8014a2e:	f000 fe3b 	bl	80156a8 <__multadd>
 8014a32:	f1bb 0f00 	cmp.w	fp, #0
 8014a36:	4605      	mov	r5, r0
 8014a38:	dc6e      	bgt.n	8014b18 <_dtoa_r+0x888>
 8014a3a:	9b07      	ldr	r3, [sp, #28]
 8014a3c:	2b02      	cmp	r3, #2
 8014a3e:	dc48      	bgt.n	8014ad2 <_dtoa_r+0x842>
 8014a40:	e06a      	b.n	8014b18 <_dtoa_r+0x888>
 8014a42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014a44:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014a48:	e739      	b.n	80148be <_dtoa_r+0x62e>
 8014a4a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014a4e:	42a3      	cmp	r3, r4
 8014a50:	db07      	blt.n	8014a62 <_dtoa_r+0x7d2>
 8014a52:	f1ba 0f00 	cmp.w	sl, #0
 8014a56:	eba3 0404 	sub.w	r4, r3, r4
 8014a5a:	db0b      	blt.n	8014a74 <_dtoa_r+0x7e4>
 8014a5c:	9e04      	ldr	r6, [sp, #16]
 8014a5e:	4652      	mov	r2, sl
 8014a60:	e72f      	b.n	80148c2 <_dtoa_r+0x632>
 8014a62:	1ae2      	subs	r2, r4, r3
 8014a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a66:	9e04      	ldr	r6, [sp, #16]
 8014a68:	4413      	add	r3, r2
 8014a6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8014a6c:	4652      	mov	r2, sl
 8014a6e:	4623      	mov	r3, r4
 8014a70:	2400      	movs	r4, #0
 8014a72:	e726      	b.n	80148c2 <_dtoa_r+0x632>
 8014a74:	9a04      	ldr	r2, [sp, #16]
 8014a76:	eba2 060a 	sub.w	r6, r2, sl
 8014a7a:	2200      	movs	r2, #0
 8014a7c:	e721      	b.n	80148c2 <_dtoa_r+0x632>
 8014a7e:	9e04      	ldr	r6, [sp, #16]
 8014a80:	9d08      	ldr	r5, [sp, #32]
 8014a82:	461c      	mov	r4, r3
 8014a84:	e72a      	b.n	80148dc <_dtoa_r+0x64c>
 8014a86:	9a01      	ldr	r2, [sp, #4]
 8014a88:	9205      	str	r2, [sp, #20]
 8014a8a:	e752      	b.n	8014932 <_dtoa_r+0x6a2>
 8014a8c:	9901      	ldr	r1, [sp, #4]
 8014a8e:	461a      	mov	r2, r3
 8014a90:	e751      	b.n	8014936 <_dtoa_r+0x6a6>
 8014a92:	9b05      	ldr	r3, [sp, #20]
 8014a94:	9301      	str	r3, [sp, #4]
 8014a96:	e752      	b.n	801493e <_dtoa_r+0x6ae>
 8014a98:	2300      	movs	r3, #0
 8014a9a:	e77b      	b.n	8014994 <_dtoa_r+0x704>
 8014a9c:	9b02      	ldr	r3, [sp, #8]
 8014a9e:	e779      	b.n	8014994 <_dtoa_r+0x704>
 8014aa0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014aa2:	e778      	b.n	8014996 <_dtoa_r+0x706>
 8014aa4:	2300      	movs	r3, #0
 8014aa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014aa8:	e779      	b.n	801499e <_dtoa_r+0x70e>
 8014aaa:	d093      	beq.n	80149d4 <_dtoa_r+0x744>
 8014aac:	9b04      	ldr	r3, [sp, #16]
 8014aae:	321c      	adds	r2, #28
 8014ab0:	4413      	add	r3, r2
 8014ab2:	9304      	str	r3, [sp, #16]
 8014ab4:	9b06      	ldr	r3, [sp, #24]
 8014ab6:	4416      	add	r6, r2
 8014ab8:	4413      	add	r3, r2
 8014aba:	e78a      	b.n	80149d2 <_dtoa_r+0x742>
 8014abc:	4602      	mov	r2, r0
 8014abe:	e7f5      	b.n	8014aac <_dtoa_r+0x81c>
 8014ac0:	f1ba 0f00 	cmp.w	sl, #0
 8014ac4:	f8cd 8014 	str.w	r8, [sp, #20]
 8014ac8:	46d3      	mov	fp, sl
 8014aca:	dc21      	bgt.n	8014b10 <_dtoa_r+0x880>
 8014acc:	9b07      	ldr	r3, [sp, #28]
 8014ace:	2b02      	cmp	r3, #2
 8014ad0:	dd1e      	ble.n	8014b10 <_dtoa_r+0x880>
 8014ad2:	f1bb 0f00 	cmp.w	fp, #0
 8014ad6:	f47f addc 	bne.w	8014692 <_dtoa_r+0x402>
 8014ada:	4621      	mov	r1, r4
 8014adc:	465b      	mov	r3, fp
 8014ade:	2205      	movs	r2, #5
 8014ae0:	4648      	mov	r0, r9
 8014ae2:	f000 fde1 	bl	80156a8 <__multadd>
 8014ae6:	4601      	mov	r1, r0
 8014ae8:	4604      	mov	r4, r0
 8014aea:	9801      	ldr	r0, [sp, #4]
 8014aec:	f001 f836 	bl	8015b5c <__mcmp>
 8014af0:	2800      	cmp	r0, #0
 8014af2:	f77f adce 	ble.w	8014692 <_dtoa_r+0x402>
 8014af6:	463e      	mov	r6, r7
 8014af8:	2331      	movs	r3, #49	@ 0x31
 8014afa:	f806 3b01 	strb.w	r3, [r6], #1
 8014afe:	9b05      	ldr	r3, [sp, #20]
 8014b00:	3301      	adds	r3, #1
 8014b02:	9305      	str	r3, [sp, #20]
 8014b04:	e5c9      	b.n	801469a <_dtoa_r+0x40a>
 8014b06:	f8cd 8014 	str.w	r8, [sp, #20]
 8014b0a:	4654      	mov	r4, sl
 8014b0c:	4625      	mov	r5, r4
 8014b0e:	e7f2      	b.n	8014af6 <_dtoa_r+0x866>
 8014b10:	9b08      	ldr	r3, [sp, #32]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	f000 8102 	beq.w	8014d1c <_dtoa_r+0xa8c>
 8014b18:	2e00      	cmp	r6, #0
 8014b1a:	dd05      	ble.n	8014b28 <_dtoa_r+0x898>
 8014b1c:	4629      	mov	r1, r5
 8014b1e:	4632      	mov	r2, r6
 8014b20:	4648      	mov	r0, r9
 8014b22:	f000 ffaf 	bl	8015a84 <__lshift>
 8014b26:	4605      	mov	r5, r0
 8014b28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d058      	beq.n	8014be0 <_dtoa_r+0x950>
 8014b2e:	6869      	ldr	r1, [r5, #4]
 8014b30:	4648      	mov	r0, r9
 8014b32:	f000 fd57 	bl	80155e4 <_Balloc>
 8014b36:	4606      	mov	r6, r0
 8014b38:	b928      	cbnz	r0, 8014b46 <_dtoa_r+0x8b6>
 8014b3a:	4b82      	ldr	r3, [pc, #520]	@ (8014d44 <_dtoa_r+0xab4>)
 8014b3c:	4602      	mov	r2, r0
 8014b3e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014b42:	f7ff bbbe 	b.w	80142c2 <_dtoa_r+0x32>
 8014b46:	692a      	ldr	r2, [r5, #16]
 8014b48:	3202      	adds	r2, #2
 8014b4a:	0092      	lsls	r2, r2, #2
 8014b4c:	f105 010c 	add.w	r1, r5, #12
 8014b50:	300c      	adds	r0, #12
 8014b52:	f7ff fad8 	bl	8014106 <memcpy>
 8014b56:	2201      	movs	r2, #1
 8014b58:	4631      	mov	r1, r6
 8014b5a:	4648      	mov	r0, r9
 8014b5c:	f000 ff92 	bl	8015a84 <__lshift>
 8014b60:	1c7b      	adds	r3, r7, #1
 8014b62:	9304      	str	r3, [sp, #16]
 8014b64:	eb07 030b 	add.w	r3, r7, fp
 8014b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b6a:	9b02      	ldr	r3, [sp, #8]
 8014b6c:	f003 0301 	and.w	r3, r3, #1
 8014b70:	46a8      	mov	r8, r5
 8014b72:	9308      	str	r3, [sp, #32]
 8014b74:	4605      	mov	r5, r0
 8014b76:	9b04      	ldr	r3, [sp, #16]
 8014b78:	9801      	ldr	r0, [sp, #4]
 8014b7a:	4621      	mov	r1, r4
 8014b7c:	f103 3bff 	add.w	fp, r3, #4294967295
 8014b80:	f7ff fafe 	bl	8014180 <quorem>
 8014b84:	4641      	mov	r1, r8
 8014b86:	9002      	str	r0, [sp, #8]
 8014b88:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014b8c:	9801      	ldr	r0, [sp, #4]
 8014b8e:	f000 ffe5 	bl	8015b5c <__mcmp>
 8014b92:	462a      	mov	r2, r5
 8014b94:	9006      	str	r0, [sp, #24]
 8014b96:	4621      	mov	r1, r4
 8014b98:	4648      	mov	r0, r9
 8014b9a:	f000 fffb 	bl	8015b94 <__mdiff>
 8014b9e:	68c2      	ldr	r2, [r0, #12]
 8014ba0:	4606      	mov	r6, r0
 8014ba2:	b9fa      	cbnz	r2, 8014be4 <_dtoa_r+0x954>
 8014ba4:	4601      	mov	r1, r0
 8014ba6:	9801      	ldr	r0, [sp, #4]
 8014ba8:	f000 ffd8 	bl	8015b5c <__mcmp>
 8014bac:	4602      	mov	r2, r0
 8014bae:	4631      	mov	r1, r6
 8014bb0:	4648      	mov	r0, r9
 8014bb2:	920a      	str	r2, [sp, #40]	@ 0x28
 8014bb4:	f000 fd56 	bl	8015664 <_Bfree>
 8014bb8:	9b07      	ldr	r3, [sp, #28]
 8014bba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014bbc:	9e04      	ldr	r6, [sp, #16]
 8014bbe:	ea42 0103 	orr.w	r1, r2, r3
 8014bc2:	9b08      	ldr	r3, [sp, #32]
 8014bc4:	4319      	orrs	r1, r3
 8014bc6:	d10f      	bne.n	8014be8 <_dtoa_r+0x958>
 8014bc8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014bcc:	d028      	beq.n	8014c20 <_dtoa_r+0x990>
 8014bce:	9b06      	ldr	r3, [sp, #24]
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	dd02      	ble.n	8014bda <_dtoa_r+0x94a>
 8014bd4:	9b02      	ldr	r3, [sp, #8]
 8014bd6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8014bda:	f88b a000 	strb.w	sl, [fp]
 8014bde:	e55e      	b.n	801469e <_dtoa_r+0x40e>
 8014be0:	4628      	mov	r0, r5
 8014be2:	e7bd      	b.n	8014b60 <_dtoa_r+0x8d0>
 8014be4:	2201      	movs	r2, #1
 8014be6:	e7e2      	b.n	8014bae <_dtoa_r+0x91e>
 8014be8:	9b06      	ldr	r3, [sp, #24]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	db04      	blt.n	8014bf8 <_dtoa_r+0x968>
 8014bee:	9907      	ldr	r1, [sp, #28]
 8014bf0:	430b      	orrs	r3, r1
 8014bf2:	9908      	ldr	r1, [sp, #32]
 8014bf4:	430b      	orrs	r3, r1
 8014bf6:	d120      	bne.n	8014c3a <_dtoa_r+0x9aa>
 8014bf8:	2a00      	cmp	r2, #0
 8014bfa:	ddee      	ble.n	8014bda <_dtoa_r+0x94a>
 8014bfc:	9901      	ldr	r1, [sp, #4]
 8014bfe:	2201      	movs	r2, #1
 8014c00:	4648      	mov	r0, r9
 8014c02:	f000 ff3f 	bl	8015a84 <__lshift>
 8014c06:	4621      	mov	r1, r4
 8014c08:	9001      	str	r0, [sp, #4]
 8014c0a:	f000 ffa7 	bl	8015b5c <__mcmp>
 8014c0e:	2800      	cmp	r0, #0
 8014c10:	dc03      	bgt.n	8014c1a <_dtoa_r+0x98a>
 8014c12:	d1e2      	bne.n	8014bda <_dtoa_r+0x94a>
 8014c14:	f01a 0f01 	tst.w	sl, #1
 8014c18:	d0df      	beq.n	8014bda <_dtoa_r+0x94a>
 8014c1a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014c1e:	d1d9      	bne.n	8014bd4 <_dtoa_r+0x944>
 8014c20:	2339      	movs	r3, #57	@ 0x39
 8014c22:	f88b 3000 	strb.w	r3, [fp]
 8014c26:	4633      	mov	r3, r6
 8014c28:	461e      	mov	r6, r3
 8014c2a:	3b01      	subs	r3, #1
 8014c2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014c30:	2a39      	cmp	r2, #57	@ 0x39
 8014c32:	d052      	beq.n	8014cda <_dtoa_r+0xa4a>
 8014c34:	3201      	adds	r2, #1
 8014c36:	701a      	strb	r2, [r3, #0]
 8014c38:	e531      	b.n	801469e <_dtoa_r+0x40e>
 8014c3a:	2a00      	cmp	r2, #0
 8014c3c:	dd07      	ble.n	8014c4e <_dtoa_r+0x9be>
 8014c3e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014c42:	d0ed      	beq.n	8014c20 <_dtoa_r+0x990>
 8014c44:	f10a 0301 	add.w	r3, sl, #1
 8014c48:	f88b 3000 	strb.w	r3, [fp]
 8014c4c:	e527      	b.n	801469e <_dtoa_r+0x40e>
 8014c4e:	9b04      	ldr	r3, [sp, #16]
 8014c50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014c52:	f803 ac01 	strb.w	sl, [r3, #-1]
 8014c56:	4293      	cmp	r3, r2
 8014c58:	d029      	beq.n	8014cae <_dtoa_r+0xa1e>
 8014c5a:	9901      	ldr	r1, [sp, #4]
 8014c5c:	2300      	movs	r3, #0
 8014c5e:	220a      	movs	r2, #10
 8014c60:	4648      	mov	r0, r9
 8014c62:	f000 fd21 	bl	80156a8 <__multadd>
 8014c66:	45a8      	cmp	r8, r5
 8014c68:	9001      	str	r0, [sp, #4]
 8014c6a:	f04f 0300 	mov.w	r3, #0
 8014c6e:	f04f 020a 	mov.w	r2, #10
 8014c72:	4641      	mov	r1, r8
 8014c74:	4648      	mov	r0, r9
 8014c76:	d107      	bne.n	8014c88 <_dtoa_r+0x9f8>
 8014c78:	f000 fd16 	bl	80156a8 <__multadd>
 8014c7c:	4680      	mov	r8, r0
 8014c7e:	4605      	mov	r5, r0
 8014c80:	9b04      	ldr	r3, [sp, #16]
 8014c82:	3301      	adds	r3, #1
 8014c84:	9304      	str	r3, [sp, #16]
 8014c86:	e776      	b.n	8014b76 <_dtoa_r+0x8e6>
 8014c88:	f000 fd0e 	bl	80156a8 <__multadd>
 8014c8c:	4629      	mov	r1, r5
 8014c8e:	4680      	mov	r8, r0
 8014c90:	2300      	movs	r3, #0
 8014c92:	220a      	movs	r2, #10
 8014c94:	4648      	mov	r0, r9
 8014c96:	f000 fd07 	bl	80156a8 <__multadd>
 8014c9a:	4605      	mov	r5, r0
 8014c9c:	e7f0      	b.n	8014c80 <_dtoa_r+0x9f0>
 8014c9e:	f1bb 0f00 	cmp.w	fp, #0
 8014ca2:	bfcc      	ite	gt
 8014ca4:	465e      	movgt	r6, fp
 8014ca6:	2601      	movle	r6, #1
 8014ca8:	443e      	add	r6, r7
 8014caa:	f04f 0800 	mov.w	r8, #0
 8014cae:	9901      	ldr	r1, [sp, #4]
 8014cb0:	2201      	movs	r2, #1
 8014cb2:	4648      	mov	r0, r9
 8014cb4:	f000 fee6 	bl	8015a84 <__lshift>
 8014cb8:	4621      	mov	r1, r4
 8014cba:	9001      	str	r0, [sp, #4]
 8014cbc:	f000 ff4e 	bl	8015b5c <__mcmp>
 8014cc0:	2800      	cmp	r0, #0
 8014cc2:	dcb0      	bgt.n	8014c26 <_dtoa_r+0x996>
 8014cc4:	d102      	bne.n	8014ccc <_dtoa_r+0xa3c>
 8014cc6:	f01a 0f01 	tst.w	sl, #1
 8014cca:	d1ac      	bne.n	8014c26 <_dtoa_r+0x996>
 8014ccc:	4633      	mov	r3, r6
 8014cce:	461e      	mov	r6, r3
 8014cd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014cd4:	2a30      	cmp	r2, #48	@ 0x30
 8014cd6:	d0fa      	beq.n	8014cce <_dtoa_r+0xa3e>
 8014cd8:	e4e1      	b.n	801469e <_dtoa_r+0x40e>
 8014cda:	429f      	cmp	r7, r3
 8014cdc:	d1a4      	bne.n	8014c28 <_dtoa_r+0x998>
 8014cde:	9b05      	ldr	r3, [sp, #20]
 8014ce0:	3301      	adds	r3, #1
 8014ce2:	9305      	str	r3, [sp, #20]
 8014ce4:	2331      	movs	r3, #49	@ 0x31
 8014ce6:	703b      	strb	r3, [r7, #0]
 8014ce8:	e4d9      	b.n	801469e <_dtoa_r+0x40e>
 8014cea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014cec:	4f16      	ldr	r7, [pc, #88]	@ (8014d48 <_dtoa_r+0xab8>)
 8014cee:	b11b      	cbz	r3, 8014cf8 <_dtoa_r+0xa68>
 8014cf0:	f107 0308 	add.w	r3, r7, #8
 8014cf4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014cf6:	6013      	str	r3, [r2, #0]
 8014cf8:	4638      	mov	r0, r7
 8014cfa:	b011      	add	sp, #68	@ 0x44
 8014cfc:	ecbd 8b02 	vpop	{d8}
 8014d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d04:	9b07      	ldr	r3, [sp, #28]
 8014d06:	2b01      	cmp	r3, #1
 8014d08:	f77f ae2c 	ble.w	8014964 <_dtoa_r+0x6d4>
 8014d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014d0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d10:	2001      	movs	r0, #1
 8014d12:	e64c      	b.n	80149ae <_dtoa_r+0x71e>
 8014d14:	f1bb 0f00 	cmp.w	fp, #0
 8014d18:	f77f aed8 	ble.w	8014acc <_dtoa_r+0x83c>
 8014d1c:	463e      	mov	r6, r7
 8014d1e:	9801      	ldr	r0, [sp, #4]
 8014d20:	4621      	mov	r1, r4
 8014d22:	f7ff fa2d 	bl	8014180 <quorem>
 8014d26:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014d2a:	f806 ab01 	strb.w	sl, [r6], #1
 8014d2e:	1bf2      	subs	r2, r6, r7
 8014d30:	4593      	cmp	fp, r2
 8014d32:	ddb4      	ble.n	8014c9e <_dtoa_r+0xa0e>
 8014d34:	9901      	ldr	r1, [sp, #4]
 8014d36:	2300      	movs	r3, #0
 8014d38:	220a      	movs	r2, #10
 8014d3a:	4648      	mov	r0, r9
 8014d3c:	f000 fcb4 	bl	80156a8 <__multadd>
 8014d40:	9001      	str	r0, [sp, #4]
 8014d42:	e7ec      	b.n	8014d1e <_dtoa_r+0xa8e>
 8014d44:	08019f33 	.word	0x08019f33
 8014d48:	08019ece 	.word	0x08019ece

08014d4c <_free_r>:
 8014d4c:	b538      	push	{r3, r4, r5, lr}
 8014d4e:	4605      	mov	r5, r0
 8014d50:	2900      	cmp	r1, #0
 8014d52:	d041      	beq.n	8014dd8 <_free_r+0x8c>
 8014d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014d58:	1f0c      	subs	r4, r1, #4
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	bfb8      	it	lt
 8014d5e:	18e4      	addlt	r4, r4, r3
 8014d60:	f000 fc34 	bl	80155cc <__malloc_lock>
 8014d64:	4a1d      	ldr	r2, [pc, #116]	@ (8014ddc <_free_r+0x90>)
 8014d66:	6813      	ldr	r3, [r2, #0]
 8014d68:	b933      	cbnz	r3, 8014d78 <_free_r+0x2c>
 8014d6a:	6063      	str	r3, [r4, #4]
 8014d6c:	6014      	str	r4, [r2, #0]
 8014d6e:	4628      	mov	r0, r5
 8014d70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014d74:	f000 bc30 	b.w	80155d8 <__malloc_unlock>
 8014d78:	42a3      	cmp	r3, r4
 8014d7a:	d908      	bls.n	8014d8e <_free_r+0x42>
 8014d7c:	6820      	ldr	r0, [r4, #0]
 8014d7e:	1821      	adds	r1, r4, r0
 8014d80:	428b      	cmp	r3, r1
 8014d82:	bf01      	itttt	eq
 8014d84:	6819      	ldreq	r1, [r3, #0]
 8014d86:	685b      	ldreq	r3, [r3, #4]
 8014d88:	1809      	addeq	r1, r1, r0
 8014d8a:	6021      	streq	r1, [r4, #0]
 8014d8c:	e7ed      	b.n	8014d6a <_free_r+0x1e>
 8014d8e:	461a      	mov	r2, r3
 8014d90:	685b      	ldr	r3, [r3, #4]
 8014d92:	b10b      	cbz	r3, 8014d98 <_free_r+0x4c>
 8014d94:	42a3      	cmp	r3, r4
 8014d96:	d9fa      	bls.n	8014d8e <_free_r+0x42>
 8014d98:	6811      	ldr	r1, [r2, #0]
 8014d9a:	1850      	adds	r0, r2, r1
 8014d9c:	42a0      	cmp	r0, r4
 8014d9e:	d10b      	bne.n	8014db8 <_free_r+0x6c>
 8014da0:	6820      	ldr	r0, [r4, #0]
 8014da2:	4401      	add	r1, r0
 8014da4:	1850      	adds	r0, r2, r1
 8014da6:	4283      	cmp	r3, r0
 8014da8:	6011      	str	r1, [r2, #0]
 8014daa:	d1e0      	bne.n	8014d6e <_free_r+0x22>
 8014dac:	6818      	ldr	r0, [r3, #0]
 8014dae:	685b      	ldr	r3, [r3, #4]
 8014db0:	6053      	str	r3, [r2, #4]
 8014db2:	4408      	add	r0, r1
 8014db4:	6010      	str	r0, [r2, #0]
 8014db6:	e7da      	b.n	8014d6e <_free_r+0x22>
 8014db8:	d902      	bls.n	8014dc0 <_free_r+0x74>
 8014dba:	230c      	movs	r3, #12
 8014dbc:	602b      	str	r3, [r5, #0]
 8014dbe:	e7d6      	b.n	8014d6e <_free_r+0x22>
 8014dc0:	6820      	ldr	r0, [r4, #0]
 8014dc2:	1821      	adds	r1, r4, r0
 8014dc4:	428b      	cmp	r3, r1
 8014dc6:	bf04      	itt	eq
 8014dc8:	6819      	ldreq	r1, [r3, #0]
 8014dca:	685b      	ldreq	r3, [r3, #4]
 8014dcc:	6063      	str	r3, [r4, #4]
 8014dce:	bf04      	itt	eq
 8014dd0:	1809      	addeq	r1, r1, r0
 8014dd2:	6021      	streq	r1, [r4, #0]
 8014dd4:	6054      	str	r4, [r2, #4]
 8014dd6:	e7ca      	b.n	8014d6e <_free_r+0x22>
 8014dd8:	bd38      	pop	{r3, r4, r5, pc}
 8014dda:	bf00      	nop
 8014ddc:	24001364 	.word	0x24001364

08014de0 <rshift>:
 8014de0:	6903      	ldr	r3, [r0, #16]
 8014de2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014de6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014dea:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014dee:	f100 0414 	add.w	r4, r0, #20
 8014df2:	dd45      	ble.n	8014e80 <rshift+0xa0>
 8014df4:	f011 011f 	ands.w	r1, r1, #31
 8014df8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014dfc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014e00:	d10c      	bne.n	8014e1c <rshift+0x3c>
 8014e02:	f100 0710 	add.w	r7, r0, #16
 8014e06:	4629      	mov	r1, r5
 8014e08:	42b1      	cmp	r1, r6
 8014e0a:	d334      	bcc.n	8014e76 <rshift+0x96>
 8014e0c:	1a9b      	subs	r3, r3, r2
 8014e0e:	009b      	lsls	r3, r3, #2
 8014e10:	1eea      	subs	r2, r5, #3
 8014e12:	4296      	cmp	r6, r2
 8014e14:	bf38      	it	cc
 8014e16:	2300      	movcc	r3, #0
 8014e18:	4423      	add	r3, r4
 8014e1a:	e015      	b.n	8014e48 <rshift+0x68>
 8014e1c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014e20:	f1c1 0820 	rsb	r8, r1, #32
 8014e24:	40cf      	lsrs	r7, r1
 8014e26:	f105 0e04 	add.w	lr, r5, #4
 8014e2a:	46a1      	mov	r9, r4
 8014e2c:	4576      	cmp	r6, lr
 8014e2e:	46f4      	mov	ip, lr
 8014e30:	d815      	bhi.n	8014e5e <rshift+0x7e>
 8014e32:	1a9a      	subs	r2, r3, r2
 8014e34:	0092      	lsls	r2, r2, #2
 8014e36:	3a04      	subs	r2, #4
 8014e38:	3501      	adds	r5, #1
 8014e3a:	42ae      	cmp	r6, r5
 8014e3c:	bf38      	it	cc
 8014e3e:	2200      	movcc	r2, #0
 8014e40:	18a3      	adds	r3, r4, r2
 8014e42:	50a7      	str	r7, [r4, r2]
 8014e44:	b107      	cbz	r7, 8014e48 <rshift+0x68>
 8014e46:	3304      	adds	r3, #4
 8014e48:	1b1a      	subs	r2, r3, r4
 8014e4a:	42a3      	cmp	r3, r4
 8014e4c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014e50:	bf08      	it	eq
 8014e52:	2300      	moveq	r3, #0
 8014e54:	6102      	str	r2, [r0, #16]
 8014e56:	bf08      	it	eq
 8014e58:	6143      	streq	r3, [r0, #20]
 8014e5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014e5e:	f8dc c000 	ldr.w	ip, [ip]
 8014e62:	fa0c fc08 	lsl.w	ip, ip, r8
 8014e66:	ea4c 0707 	orr.w	r7, ip, r7
 8014e6a:	f849 7b04 	str.w	r7, [r9], #4
 8014e6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014e72:	40cf      	lsrs	r7, r1
 8014e74:	e7da      	b.n	8014e2c <rshift+0x4c>
 8014e76:	f851 cb04 	ldr.w	ip, [r1], #4
 8014e7a:	f847 cf04 	str.w	ip, [r7, #4]!
 8014e7e:	e7c3      	b.n	8014e08 <rshift+0x28>
 8014e80:	4623      	mov	r3, r4
 8014e82:	e7e1      	b.n	8014e48 <rshift+0x68>

08014e84 <__hexdig_fun>:
 8014e84:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014e88:	2b09      	cmp	r3, #9
 8014e8a:	d802      	bhi.n	8014e92 <__hexdig_fun+0xe>
 8014e8c:	3820      	subs	r0, #32
 8014e8e:	b2c0      	uxtb	r0, r0
 8014e90:	4770      	bx	lr
 8014e92:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8014e96:	2b05      	cmp	r3, #5
 8014e98:	d801      	bhi.n	8014e9e <__hexdig_fun+0x1a>
 8014e9a:	3847      	subs	r0, #71	@ 0x47
 8014e9c:	e7f7      	b.n	8014e8e <__hexdig_fun+0xa>
 8014e9e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014ea2:	2b05      	cmp	r3, #5
 8014ea4:	d801      	bhi.n	8014eaa <__hexdig_fun+0x26>
 8014ea6:	3827      	subs	r0, #39	@ 0x27
 8014ea8:	e7f1      	b.n	8014e8e <__hexdig_fun+0xa>
 8014eaa:	2000      	movs	r0, #0
 8014eac:	4770      	bx	lr
	...

08014eb0 <__gethex>:
 8014eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014eb4:	b085      	sub	sp, #20
 8014eb6:	468a      	mov	sl, r1
 8014eb8:	9302      	str	r3, [sp, #8]
 8014eba:	680b      	ldr	r3, [r1, #0]
 8014ebc:	9001      	str	r0, [sp, #4]
 8014ebe:	4690      	mov	r8, r2
 8014ec0:	1c9c      	adds	r4, r3, #2
 8014ec2:	46a1      	mov	r9, r4
 8014ec4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014ec8:	2830      	cmp	r0, #48	@ 0x30
 8014eca:	d0fa      	beq.n	8014ec2 <__gethex+0x12>
 8014ecc:	eba9 0303 	sub.w	r3, r9, r3
 8014ed0:	f1a3 0b02 	sub.w	fp, r3, #2
 8014ed4:	f7ff ffd6 	bl	8014e84 <__hexdig_fun>
 8014ed8:	4605      	mov	r5, r0
 8014eda:	2800      	cmp	r0, #0
 8014edc:	d168      	bne.n	8014fb0 <__gethex+0x100>
 8014ede:	49a0      	ldr	r1, [pc, #640]	@ (8015160 <__gethex+0x2b0>)
 8014ee0:	2201      	movs	r2, #1
 8014ee2:	4648      	mov	r0, r9
 8014ee4:	f7ff f817 	bl	8013f16 <strncmp>
 8014ee8:	4607      	mov	r7, r0
 8014eea:	2800      	cmp	r0, #0
 8014eec:	d167      	bne.n	8014fbe <__gethex+0x10e>
 8014eee:	f899 0001 	ldrb.w	r0, [r9, #1]
 8014ef2:	4626      	mov	r6, r4
 8014ef4:	f7ff ffc6 	bl	8014e84 <__hexdig_fun>
 8014ef8:	2800      	cmp	r0, #0
 8014efa:	d062      	beq.n	8014fc2 <__gethex+0x112>
 8014efc:	4623      	mov	r3, r4
 8014efe:	7818      	ldrb	r0, [r3, #0]
 8014f00:	2830      	cmp	r0, #48	@ 0x30
 8014f02:	4699      	mov	r9, r3
 8014f04:	f103 0301 	add.w	r3, r3, #1
 8014f08:	d0f9      	beq.n	8014efe <__gethex+0x4e>
 8014f0a:	f7ff ffbb 	bl	8014e84 <__hexdig_fun>
 8014f0e:	fab0 f580 	clz	r5, r0
 8014f12:	096d      	lsrs	r5, r5, #5
 8014f14:	f04f 0b01 	mov.w	fp, #1
 8014f18:	464a      	mov	r2, r9
 8014f1a:	4616      	mov	r6, r2
 8014f1c:	3201      	adds	r2, #1
 8014f1e:	7830      	ldrb	r0, [r6, #0]
 8014f20:	f7ff ffb0 	bl	8014e84 <__hexdig_fun>
 8014f24:	2800      	cmp	r0, #0
 8014f26:	d1f8      	bne.n	8014f1a <__gethex+0x6a>
 8014f28:	498d      	ldr	r1, [pc, #564]	@ (8015160 <__gethex+0x2b0>)
 8014f2a:	2201      	movs	r2, #1
 8014f2c:	4630      	mov	r0, r6
 8014f2e:	f7fe fff2 	bl	8013f16 <strncmp>
 8014f32:	2800      	cmp	r0, #0
 8014f34:	d13f      	bne.n	8014fb6 <__gethex+0x106>
 8014f36:	b944      	cbnz	r4, 8014f4a <__gethex+0x9a>
 8014f38:	1c74      	adds	r4, r6, #1
 8014f3a:	4622      	mov	r2, r4
 8014f3c:	4616      	mov	r6, r2
 8014f3e:	3201      	adds	r2, #1
 8014f40:	7830      	ldrb	r0, [r6, #0]
 8014f42:	f7ff ff9f 	bl	8014e84 <__hexdig_fun>
 8014f46:	2800      	cmp	r0, #0
 8014f48:	d1f8      	bne.n	8014f3c <__gethex+0x8c>
 8014f4a:	1ba4      	subs	r4, r4, r6
 8014f4c:	00a7      	lsls	r7, r4, #2
 8014f4e:	7833      	ldrb	r3, [r6, #0]
 8014f50:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014f54:	2b50      	cmp	r3, #80	@ 0x50
 8014f56:	d13e      	bne.n	8014fd6 <__gethex+0x126>
 8014f58:	7873      	ldrb	r3, [r6, #1]
 8014f5a:	2b2b      	cmp	r3, #43	@ 0x2b
 8014f5c:	d033      	beq.n	8014fc6 <__gethex+0x116>
 8014f5e:	2b2d      	cmp	r3, #45	@ 0x2d
 8014f60:	d034      	beq.n	8014fcc <__gethex+0x11c>
 8014f62:	1c71      	adds	r1, r6, #1
 8014f64:	2400      	movs	r4, #0
 8014f66:	7808      	ldrb	r0, [r1, #0]
 8014f68:	f7ff ff8c 	bl	8014e84 <__hexdig_fun>
 8014f6c:	1e43      	subs	r3, r0, #1
 8014f6e:	b2db      	uxtb	r3, r3
 8014f70:	2b18      	cmp	r3, #24
 8014f72:	d830      	bhi.n	8014fd6 <__gethex+0x126>
 8014f74:	f1a0 0210 	sub.w	r2, r0, #16
 8014f78:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014f7c:	f7ff ff82 	bl	8014e84 <__hexdig_fun>
 8014f80:	f100 3cff 	add.w	ip, r0, #4294967295
 8014f84:	fa5f fc8c 	uxtb.w	ip, ip
 8014f88:	f1bc 0f18 	cmp.w	ip, #24
 8014f8c:	f04f 030a 	mov.w	r3, #10
 8014f90:	d91e      	bls.n	8014fd0 <__gethex+0x120>
 8014f92:	b104      	cbz	r4, 8014f96 <__gethex+0xe6>
 8014f94:	4252      	negs	r2, r2
 8014f96:	4417      	add	r7, r2
 8014f98:	f8ca 1000 	str.w	r1, [sl]
 8014f9c:	b1ed      	cbz	r5, 8014fda <__gethex+0x12a>
 8014f9e:	f1bb 0f00 	cmp.w	fp, #0
 8014fa2:	bf0c      	ite	eq
 8014fa4:	2506      	moveq	r5, #6
 8014fa6:	2500      	movne	r5, #0
 8014fa8:	4628      	mov	r0, r5
 8014faa:	b005      	add	sp, #20
 8014fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fb0:	2500      	movs	r5, #0
 8014fb2:	462c      	mov	r4, r5
 8014fb4:	e7b0      	b.n	8014f18 <__gethex+0x68>
 8014fb6:	2c00      	cmp	r4, #0
 8014fb8:	d1c7      	bne.n	8014f4a <__gethex+0x9a>
 8014fba:	4627      	mov	r7, r4
 8014fbc:	e7c7      	b.n	8014f4e <__gethex+0x9e>
 8014fbe:	464e      	mov	r6, r9
 8014fc0:	462f      	mov	r7, r5
 8014fc2:	2501      	movs	r5, #1
 8014fc4:	e7c3      	b.n	8014f4e <__gethex+0x9e>
 8014fc6:	2400      	movs	r4, #0
 8014fc8:	1cb1      	adds	r1, r6, #2
 8014fca:	e7cc      	b.n	8014f66 <__gethex+0xb6>
 8014fcc:	2401      	movs	r4, #1
 8014fce:	e7fb      	b.n	8014fc8 <__gethex+0x118>
 8014fd0:	fb03 0002 	mla	r0, r3, r2, r0
 8014fd4:	e7ce      	b.n	8014f74 <__gethex+0xc4>
 8014fd6:	4631      	mov	r1, r6
 8014fd8:	e7de      	b.n	8014f98 <__gethex+0xe8>
 8014fda:	eba6 0309 	sub.w	r3, r6, r9
 8014fde:	3b01      	subs	r3, #1
 8014fe0:	4629      	mov	r1, r5
 8014fe2:	2b07      	cmp	r3, #7
 8014fe4:	dc0a      	bgt.n	8014ffc <__gethex+0x14c>
 8014fe6:	9801      	ldr	r0, [sp, #4]
 8014fe8:	f000 fafc 	bl	80155e4 <_Balloc>
 8014fec:	4604      	mov	r4, r0
 8014fee:	b940      	cbnz	r0, 8015002 <__gethex+0x152>
 8014ff0:	4b5c      	ldr	r3, [pc, #368]	@ (8015164 <__gethex+0x2b4>)
 8014ff2:	4602      	mov	r2, r0
 8014ff4:	21e4      	movs	r1, #228	@ 0xe4
 8014ff6:	485c      	ldr	r0, [pc, #368]	@ (8015168 <__gethex+0x2b8>)
 8014ff8:	f7ff f8a4 	bl	8014144 <__assert_func>
 8014ffc:	3101      	adds	r1, #1
 8014ffe:	105b      	asrs	r3, r3, #1
 8015000:	e7ef      	b.n	8014fe2 <__gethex+0x132>
 8015002:	f100 0a14 	add.w	sl, r0, #20
 8015006:	2300      	movs	r3, #0
 8015008:	4655      	mov	r5, sl
 801500a:	469b      	mov	fp, r3
 801500c:	45b1      	cmp	r9, r6
 801500e:	d337      	bcc.n	8015080 <__gethex+0x1d0>
 8015010:	f845 bb04 	str.w	fp, [r5], #4
 8015014:	eba5 050a 	sub.w	r5, r5, sl
 8015018:	10ad      	asrs	r5, r5, #2
 801501a:	6125      	str	r5, [r4, #16]
 801501c:	4658      	mov	r0, fp
 801501e:	f000 fbd3 	bl	80157c8 <__hi0bits>
 8015022:	016d      	lsls	r5, r5, #5
 8015024:	f8d8 6000 	ldr.w	r6, [r8]
 8015028:	1a2d      	subs	r5, r5, r0
 801502a:	42b5      	cmp	r5, r6
 801502c:	dd54      	ble.n	80150d8 <__gethex+0x228>
 801502e:	1bad      	subs	r5, r5, r6
 8015030:	4629      	mov	r1, r5
 8015032:	4620      	mov	r0, r4
 8015034:	f000 ff5c 	bl	8015ef0 <__any_on>
 8015038:	4681      	mov	r9, r0
 801503a:	b178      	cbz	r0, 801505c <__gethex+0x1ac>
 801503c:	1e6b      	subs	r3, r5, #1
 801503e:	1159      	asrs	r1, r3, #5
 8015040:	f003 021f 	and.w	r2, r3, #31
 8015044:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015048:	f04f 0901 	mov.w	r9, #1
 801504c:	fa09 f202 	lsl.w	r2, r9, r2
 8015050:	420a      	tst	r2, r1
 8015052:	d003      	beq.n	801505c <__gethex+0x1ac>
 8015054:	454b      	cmp	r3, r9
 8015056:	dc36      	bgt.n	80150c6 <__gethex+0x216>
 8015058:	f04f 0902 	mov.w	r9, #2
 801505c:	4629      	mov	r1, r5
 801505e:	4620      	mov	r0, r4
 8015060:	f7ff febe 	bl	8014de0 <rshift>
 8015064:	442f      	add	r7, r5
 8015066:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801506a:	42bb      	cmp	r3, r7
 801506c:	da42      	bge.n	80150f4 <__gethex+0x244>
 801506e:	9801      	ldr	r0, [sp, #4]
 8015070:	4621      	mov	r1, r4
 8015072:	f000 faf7 	bl	8015664 <_Bfree>
 8015076:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015078:	2300      	movs	r3, #0
 801507a:	6013      	str	r3, [r2, #0]
 801507c:	25a3      	movs	r5, #163	@ 0xa3
 801507e:	e793      	b.n	8014fa8 <__gethex+0xf8>
 8015080:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015084:	2a2e      	cmp	r2, #46	@ 0x2e
 8015086:	d012      	beq.n	80150ae <__gethex+0x1fe>
 8015088:	2b20      	cmp	r3, #32
 801508a:	d104      	bne.n	8015096 <__gethex+0x1e6>
 801508c:	f845 bb04 	str.w	fp, [r5], #4
 8015090:	f04f 0b00 	mov.w	fp, #0
 8015094:	465b      	mov	r3, fp
 8015096:	7830      	ldrb	r0, [r6, #0]
 8015098:	9303      	str	r3, [sp, #12]
 801509a:	f7ff fef3 	bl	8014e84 <__hexdig_fun>
 801509e:	9b03      	ldr	r3, [sp, #12]
 80150a0:	f000 000f 	and.w	r0, r0, #15
 80150a4:	4098      	lsls	r0, r3
 80150a6:	ea4b 0b00 	orr.w	fp, fp, r0
 80150aa:	3304      	adds	r3, #4
 80150ac:	e7ae      	b.n	801500c <__gethex+0x15c>
 80150ae:	45b1      	cmp	r9, r6
 80150b0:	d8ea      	bhi.n	8015088 <__gethex+0x1d8>
 80150b2:	492b      	ldr	r1, [pc, #172]	@ (8015160 <__gethex+0x2b0>)
 80150b4:	9303      	str	r3, [sp, #12]
 80150b6:	2201      	movs	r2, #1
 80150b8:	4630      	mov	r0, r6
 80150ba:	f7fe ff2c 	bl	8013f16 <strncmp>
 80150be:	9b03      	ldr	r3, [sp, #12]
 80150c0:	2800      	cmp	r0, #0
 80150c2:	d1e1      	bne.n	8015088 <__gethex+0x1d8>
 80150c4:	e7a2      	b.n	801500c <__gethex+0x15c>
 80150c6:	1ea9      	subs	r1, r5, #2
 80150c8:	4620      	mov	r0, r4
 80150ca:	f000 ff11 	bl	8015ef0 <__any_on>
 80150ce:	2800      	cmp	r0, #0
 80150d0:	d0c2      	beq.n	8015058 <__gethex+0x1a8>
 80150d2:	f04f 0903 	mov.w	r9, #3
 80150d6:	e7c1      	b.n	801505c <__gethex+0x1ac>
 80150d8:	da09      	bge.n	80150ee <__gethex+0x23e>
 80150da:	1b75      	subs	r5, r6, r5
 80150dc:	4621      	mov	r1, r4
 80150de:	9801      	ldr	r0, [sp, #4]
 80150e0:	462a      	mov	r2, r5
 80150e2:	f000 fccf 	bl	8015a84 <__lshift>
 80150e6:	1b7f      	subs	r7, r7, r5
 80150e8:	4604      	mov	r4, r0
 80150ea:	f100 0a14 	add.w	sl, r0, #20
 80150ee:	f04f 0900 	mov.w	r9, #0
 80150f2:	e7b8      	b.n	8015066 <__gethex+0x1b6>
 80150f4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80150f8:	42bd      	cmp	r5, r7
 80150fa:	dd6f      	ble.n	80151dc <__gethex+0x32c>
 80150fc:	1bed      	subs	r5, r5, r7
 80150fe:	42ae      	cmp	r6, r5
 8015100:	dc34      	bgt.n	801516c <__gethex+0x2bc>
 8015102:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015106:	2b02      	cmp	r3, #2
 8015108:	d022      	beq.n	8015150 <__gethex+0x2a0>
 801510a:	2b03      	cmp	r3, #3
 801510c:	d024      	beq.n	8015158 <__gethex+0x2a8>
 801510e:	2b01      	cmp	r3, #1
 8015110:	d115      	bne.n	801513e <__gethex+0x28e>
 8015112:	42ae      	cmp	r6, r5
 8015114:	d113      	bne.n	801513e <__gethex+0x28e>
 8015116:	2e01      	cmp	r6, #1
 8015118:	d10b      	bne.n	8015132 <__gethex+0x282>
 801511a:	9a02      	ldr	r2, [sp, #8]
 801511c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015120:	6013      	str	r3, [r2, #0]
 8015122:	2301      	movs	r3, #1
 8015124:	6123      	str	r3, [r4, #16]
 8015126:	f8ca 3000 	str.w	r3, [sl]
 801512a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801512c:	2562      	movs	r5, #98	@ 0x62
 801512e:	601c      	str	r4, [r3, #0]
 8015130:	e73a      	b.n	8014fa8 <__gethex+0xf8>
 8015132:	1e71      	subs	r1, r6, #1
 8015134:	4620      	mov	r0, r4
 8015136:	f000 fedb 	bl	8015ef0 <__any_on>
 801513a:	2800      	cmp	r0, #0
 801513c:	d1ed      	bne.n	801511a <__gethex+0x26a>
 801513e:	9801      	ldr	r0, [sp, #4]
 8015140:	4621      	mov	r1, r4
 8015142:	f000 fa8f 	bl	8015664 <_Bfree>
 8015146:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015148:	2300      	movs	r3, #0
 801514a:	6013      	str	r3, [r2, #0]
 801514c:	2550      	movs	r5, #80	@ 0x50
 801514e:	e72b      	b.n	8014fa8 <__gethex+0xf8>
 8015150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015152:	2b00      	cmp	r3, #0
 8015154:	d1f3      	bne.n	801513e <__gethex+0x28e>
 8015156:	e7e0      	b.n	801511a <__gethex+0x26a>
 8015158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801515a:	2b00      	cmp	r3, #0
 801515c:	d1dd      	bne.n	801511a <__gethex+0x26a>
 801515e:	e7ee      	b.n	801513e <__gethex+0x28e>
 8015160:	08019de0 	.word	0x08019de0
 8015164:	08019f33 	.word	0x08019f33
 8015168:	08019f44 	.word	0x08019f44
 801516c:	1e6f      	subs	r7, r5, #1
 801516e:	f1b9 0f00 	cmp.w	r9, #0
 8015172:	d130      	bne.n	80151d6 <__gethex+0x326>
 8015174:	b127      	cbz	r7, 8015180 <__gethex+0x2d0>
 8015176:	4639      	mov	r1, r7
 8015178:	4620      	mov	r0, r4
 801517a:	f000 feb9 	bl	8015ef0 <__any_on>
 801517e:	4681      	mov	r9, r0
 8015180:	117a      	asrs	r2, r7, #5
 8015182:	2301      	movs	r3, #1
 8015184:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015188:	f007 071f 	and.w	r7, r7, #31
 801518c:	40bb      	lsls	r3, r7
 801518e:	4213      	tst	r3, r2
 8015190:	4629      	mov	r1, r5
 8015192:	4620      	mov	r0, r4
 8015194:	bf18      	it	ne
 8015196:	f049 0902 	orrne.w	r9, r9, #2
 801519a:	f7ff fe21 	bl	8014de0 <rshift>
 801519e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80151a2:	1b76      	subs	r6, r6, r5
 80151a4:	2502      	movs	r5, #2
 80151a6:	f1b9 0f00 	cmp.w	r9, #0
 80151aa:	d047      	beq.n	801523c <__gethex+0x38c>
 80151ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80151b0:	2b02      	cmp	r3, #2
 80151b2:	d015      	beq.n	80151e0 <__gethex+0x330>
 80151b4:	2b03      	cmp	r3, #3
 80151b6:	d017      	beq.n	80151e8 <__gethex+0x338>
 80151b8:	2b01      	cmp	r3, #1
 80151ba:	d109      	bne.n	80151d0 <__gethex+0x320>
 80151bc:	f019 0f02 	tst.w	r9, #2
 80151c0:	d006      	beq.n	80151d0 <__gethex+0x320>
 80151c2:	f8da 3000 	ldr.w	r3, [sl]
 80151c6:	ea49 0903 	orr.w	r9, r9, r3
 80151ca:	f019 0f01 	tst.w	r9, #1
 80151ce:	d10e      	bne.n	80151ee <__gethex+0x33e>
 80151d0:	f045 0510 	orr.w	r5, r5, #16
 80151d4:	e032      	b.n	801523c <__gethex+0x38c>
 80151d6:	f04f 0901 	mov.w	r9, #1
 80151da:	e7d1      	b.n	8015180 <__gethex+0x2d0>
 80151dc:	2501      	movs	r5, #1
 80151de:	e7e2      	b.n	80151a6 <__gethex+0x2f6>
 80151e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151e2:	f1c3 0301 	rsb	r3, r3, #1
 80151e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80151e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d0f0      	beq.n	80151d0 <__gethex+0x320>
 80151ee:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80151f2:	f104 0314 	add.w	r3, r4, #20
 80151f6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80151fa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80151fe:	f04f 0c00 	mov.w	ip, #0
 8015202:	4618      	mov	r0, r3
 8015204:	f853 2b04 	ldr.w	r2, [r3], #4
 8015208:	f1b2 3fff 	cmp.w	r2, #4294967295
 801520c:	d01b      	beq.n	8015246 <__gethex+0x396>
 801520e:	3201      	adds	r2, #1
 8015210:	6002      	str	r2, [r0, #0]
 8015212:	2d02      	cmp	r5, #2
 8015214:	f104 0314 	add.w	r3, r4, #20
 8015218:	d13c      	bne.n	8015294 <__gethex+0x3e4>
 801521a:	f8d8 2000 	ldr.w	r2, [r8]
 801521e:	3a01      	subs	r2, #1
 8015220:	42b2      	cmp	r2, r6
 8015222:	d109      	bne.n	8015238 <__gethex+0x388>
 8015224:	1171      	asrs	r1, r6, #5
 8015226:	2201      	movs	r2, #1
 8015228:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801522c:	f006 061f 	and.w	r6, r6, #31
 8015230:	fa02 f606 	lsl.w	r6, r2, r6
 8015234:	421e      	tst	r6, r3
 8015236:	d13a      	bne.n	80152ae <__gethex+0x3fe>
 8015238:	f045 0520 	orr.w	r5, r5, #32
 801523c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801523e:	601c      	str	r4, [r3, #0]
 8015240:	9b02      	ldr	r3, [sp, #8]
 8015242:	601f      	str	r7, [r3, #0]
 8015244:	e6b0      	b.n	8014fa8 <__gethex+0xf8>
 8015246:	4299      	cmp	r1, r3
 8015248:	f843 cc04 	str.w	ip, [r3, #-4]
 801524c:	d8d9      	bhi.n	8015202 <__gethex+0x352>
 801524e:	68a3      	ldr	r3, [r4, #8]
 8015250:	459b      	cmp	fp, r3
 8015252:	db17      	blt.n	8015284 <__gethex+0x3d4>
 8015254:	6861      	ldr	r1, [r4, #4]
 8015256:	9801      	ldr	r0, [sp, #4]
 8015258:	3101      	adds	r1, #1
 801525a:	f000 f9c3 	bl	80155e4 <_Balloc>
 801525e:	4681      	mov	r9, r0
 8015260:	b918      	cbnz	r0, 801526a <__gethex+0x3ba>
 8015262:	4b1a      	ldr	r3, [pc, #104]	@ (80152cc <__gethex+0x41c>)
 8015264:	4602      	mov	r2, r0
 8015266:	2184      	movs	r1, #132	@ 0x84
 8015268:	e6c5      	b.n	8014ff6 <__gethex+0x146>
 801526a:	6922      	ldr	r2, [r4, #16]
 801526c:	3202      	adds	r2, #2
 801526e:	f104 010c 	add.w	r1, r4, #12
 8015272:	0092      	lsls	r2, r2, #2
 8015274:	300c      	adds	r0, #12
 8015276:	f7fe ff46 	bl	8014106 <memcpy>
 801527a:	4621      	mov	r1, r4
 801527c:	9801      	ldr	r0, [sp, #4]
 801527e:	f000 f9f1 	bl	8015664 <_Bfree>
 8015282:	464c      	mov	r4, r9
 8015284:	6923      	ldr	r3, [r4, #16]
 8015286:	1c5a      	adds	r2, r3, #1
 8015288:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801528c:	6122      	str	r2, [r4, #16]
 801528e:	2201      	movs	r2, #1
 8015290:	615a      	str	r2, [r3, #20]
 8015292:	e7be      	b.n	8015212 <__gethex+0x362>
 8015294:	6922      	ldr	r2, [r4, #16]
 8015296:	455a      	cmp	r2, fp
 8015298:	dd0b      	ble.n	80152b2 <__gethex+0x402>
 801529a:	2101      	movs	r1, #1
 801529c:	4620      	mov	r0, r4
 801529e:	f7ff fd9f 	bl	8014de0 <rshift>
 80152a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80152a6:	3701      	adds	r7, #1
 80152a8:	42bb      	cmp	r3, r7
 80152aa:	f6ff aee0 	blt.w	801506e <__gethex+0x1be>
 80152ae:	2501      	movs	r5, #1
 80152b0:	e7c2      	b.n	8015238 <__gethex+0x388>
 80152b2:	f016 061f 	ands.w	r6, r6, #31
 80152b6:	d0fa      	beq.n	80152ae <__gethex+0x3fe>
 80152b8:	4453      	add	r3, sl
 80152ba:	f1c6 0620 	rsb	r6, r6, #32
 80152be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80152c2:	f000 fa81 	bl	80157c8 <__hi0bits>
 80152c6:	42b0      	cmp	r0, r6
 80152c8:	dbe7      	blt.n	801529a <__gethex+0x3ea>
 80152ca:	e7f0      	b.n	80152ae <__gethex+0x3fe>
 80152cc:	08019f33 	.word	0x08019f33

080152d0 <L_shift>:
 80152d0:	f1c2 0208 	rsb	r2, r2, #8
 80152d4:	0092      	lsls	r2, r2, #2
 80152d6:	b570      	push	{r4, r5, r6, lr}
 80152d8:	f1c2 0620 	rsb	r6, r2, #32
 80152dc:	6843      	ldr	r3, [r0, #4]
 80152de:	6804      	ldr	r4, [r0, #0]
 80152e0:	fa03 f506 	lsl.w	r5, r3, r6
 80152e4:	432c      	orrs	r4, r5
 80152e6:	40d3      	lsrs	r3, r2
 80152e8:	6004      	str	r4, [r0, #0]
 80152ea:	f840 3f04 	str.w	r3, [r0, #4]!
 80152ee:	4288      	cmp	r0, r1
 80152f0:	d3f4      	bcc.n	80152dc <L_shift+0xc>
 80152f2:	bd70      	pop	{r4, r5, r6, pc}

080152f4 <__match>:
 80152f4:	b530      	push	{r4, r5, lr}
 80152f6:	6803      	ldr	r3, [r0, #0]
 80152f8:	3301      	adds	r3, #1
 80152fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80152fe:	b914      	cbnz	r4, 8015306 <__match+0x12>
 8015300:	6003      	str	r3, [r0, #0]
 8015302:	2001      	movs	r0, #1
 8015304:	bd30      	pop	{r4, r5, pc}
 8015306:	f813 2b01 	ldrb.w	r2, [r3], #1
 801530a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801530e:	2d19      	cmp	r5, #25
 8015310:	bf98      	it	ls
 8015312:	3220      	addls	r2, #32
 8015314:	42a2      	cmp	r2, r4
 8015316:	d0f0      	beq.n	80152fa <__match+0x6>
 8015318:	2000      	movs	r0, #0
 801531a:	e7f3      	b.n	8015304 <__match+0x10>

0801531c <__hexnan>:
 801531c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015320:	680b      	ldr	r3, [r1, #0]
 8015322:	6801      	ldr	r1, [r0, #0]
 8015324:	115e      	asrs	r6, r3, #5
 8015326:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801532a:	f013 031f 	ands.w	r3, r3, #31
 801532e:	b087      	sub	sp, #28
 8015330:	bf18      	it	ne
 8015332:	3604      	addne	r6, #4
 8015334:	2500      	movs	r5, #0
 8015336:	1f37      	subs	r7, r6, #4
 8015338:	4682      	mov	sl, r0
 801533a:	4690      	mov	r8, r2
 801533c:	9301      	str	r3, [sp, #4]
 801533e:	f846 5c04 	str.w	r5, [r6, #-4]
 8015342:	46b9      	mov	r9, r7
 8015344:	463c      	mov	r4, r7
 8015346:	9502      	str	r5, [sp, #8]
 8015348:	46ab      	mov	fp, r5
 801534a:	784a      	ldrb	r2, [r1, #1]
 801534c:	1c4b      	adds	r3, r1, #1
 801534e:	9303      	str	r3, [sp, #12]
 8015350:	b342      	cbz	r2, 80153a4 <__hexnan+0x88>
 8015352:	4610      	mov	r0, r2
 8015354:	9105      	str	r1, [sp, #20]
 8015356:	9204      	str	r2, [sp, #16]
 8015358:	f7ff fd94 	bl	8014e84 <__hexdig_fun>
 801535c:	2800      	cmp	r0, #0
 801535e:	d151      	bne.n	8015404 <__hexnan+0xe8>
 8015360:	9a04      	ldr	r2, [sp, #16]
 8015362:	9905      	ldr	r1, [sp, #20]
 8015364:	2a20      	cmp	r2, #32
 8015366:	d818      	bhi.n	801539a <__hexnan+0x7e>
 8015368:	9b02      	ldr	r3, [sp, #8]
 801536a:	459b      	cmp	fp, r3
 801536c:	dd13      	ble.n	8015396 <__hexnan+0x7a>
 801536e:	454c      	cmp	r4, r9
 8015370:	d206      	bcs.n	8015380 <__hexnan+0x64>
 8015372:	2d07      	cmp	r5, #7
 8015374:	dc04      	bgt.n	8015380 <__hexnan+0x64>
 8015376:	462a      	mov	r2, r5
 8015378:	4649      	mov	r1, r9
 801537a:	4620      	mov	r0, r4
 801537c:	f7ff ffa8 	bl	80152d0 <L_shift>
 8015380:	4544      	cmp	r4, r8
 8015382:	d952      	bls.n	801542a <__hexnan+0x10e>
 8015384:	2300      	movs	r3, #0
 8015386:	f1a4 0904 	sub.w	r9, r4, #4
 801538a:	f844 3c04 	str.w	r3, [r4, #-4]
 801538e:	f8cd b008 	str.w	fp, [sp, #8]
 8015392:	464c      	mov	r4, r9
 8015394:	461d      	mov	r5, r3
 8015396:	9903      	ldr	r1, [sp, #12]
 8015398:	e7d7      	b.n	801534a <__hexnan+0x2e>
 801539a:	2a29      	cmp	r2, #41	@ 0x29
 801539c:	d157      	bne.n	801544e <__hexnan+0x132>
 801539e:	3102      	adds	r1, #2
 80153a0:	f8ca 1000 	str.w	r1, [sl]
 80153a4:	f1bb 0f00 	cmp.w	fp, #0
 80153a8:	d051      	beq.n	801544e <__hexnan+0x132>
 80153aa:	454c      	cmp	r4, r9
 80153ac:	d206      	bcs.n	80153bc <__hexnan+0xa0>
 80153ae:	2d07      	cmp	r5, #7
 80153b0:	dc04      	bgt.n	80153bc <__hexnan+0xa0>
 80153b2:	462a      	mov	r2, r5
 80153b4:	4649      	mov	r1, r9
 80153b6:	4620      	mov	r0, r4
 80153b8:	f7ff ff8a 	bl	80152d0 <L_shift>
 80153bc:	4544      	cmp	r4, r8
 80153be:	d936      	bls.n	801542e <__hexnan+0x112>
 80153c0:	f1a8 0204 	sub.w	r2, r8, #4
 80153c4:	4623      	mov	r3, r4
 80153c6:	f853 1b04 	ldr.w	r1, [r3], #4
 80153ca:	f842 1f04 	str.w	r1, [r2, #4]!
 80153ce:	429f      	cmp	r7, r3
 80153d0:	d2f9      	bcs.n	80153c6 <__hexnan+0xaa>
 80153d2:	1b3b      	subs	r3, r7, r4
 80153d4:	f023 0303 	bic.w	r3, r3, #3
 80153d8:	3304      	adds	r3, #4
 80153da:	3401      	adds	r4, #1
 80153dc:	3e03      	subs	r6, #3
 80153de:	42b4      	cmp	r4, r6
 80153e0:	bf88      	it	hi
 80153e2:	2304      	movhi	r3, #4
 80153e4:	4443      	add	r3, r8
 80153e6:	2200      	movs	r2, #0
 80153e8:	f843 2b04 	str.w	r2, [r3], #4
 80153ec:	429f      	cmp	r7, r3
 80153ee:	d2fb      	bcs.n	80153e8 <__hexnan+0xcc>
 80153f0:	683b      	ldr	r3, [r7, #0]
 80153f2:	b91b      	cbnz	r3, 80153fc <__hexnan+0xe0>
 80153f4:	4547      	cmp	r7, r8
 80153f6:	d128      	bne.n	801544a <__hexnan+0x12e>
 80153f8:	2301      	movs	r3, #1
 80153fa:	603b      	str	r3, [r7, #0]
 80153fc:	2005      	movs	r0, #5
 80153fe:	b007      	add	sp, #28
 8015400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015404:	3501      	adds	r5, #1
 8015406:	2d08      	cmp	r5, #8
 8015408:	f10b 0b01 	add.w	fp, fp, #1
 801540c:	dd06      	ble.n	801541c <__hexnan+0x100>
 801540e:	4544      	cmp	r4, r8
 8015410:	d9c1      	bls.n	8015396 <__hexnan+0x7a>
 8015412:	2300      	movs	r3, #0
 8015414:	f844 3c04 	str.w	r3, [r4, #-4]
 8015418:	2501      	movs	r5, #1
 801541a:	3c04      	subs	r4, #4
 801541c:	6822      	ldr	r2, [r4, #0]
 801541e:	f000 000f 	and.w	r0, r0, #15
 8015422:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015426:	6020      	str	r0, [r4, #0]
 8015428:	e7b5      	b.n	8015396 <__hexnan+0x7a>
 801542a:	2508      	movs	r5, #8
 801542c:	e7b3      	b.n	8015396 <__hexnan+0x7a>
 801542e:	9b01      	ldr	r3, [sp, #4]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d0dd      	beq.n	80153f0 <__hexnan+0xd4>
 8015434:	f1c3 0320 	rsb	r3, r3, #32
 8015438:	f04f 32ff 	mov.w	r2, #4294967295
 801543c:	40da      	lsrs	r2, r3
 801543e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015442:	4013      	ands	r3, r2
 8015444:	f846 3c04 	str.w	r3, [r6, #-4]
 8015448:	e7d2      	b.n	80153f0 <__hexnan+0xd4>
 801544a:	3f04      	subs	r7, #4
 801544c:	e7d0      	b.n	80153f0 <__hexnan+0xd4>
 801544e:	2004      	movs	r0, #4
 8015450:	e7d5      	b.n	80153fe <__hexnan+0xe2>
	...

08015454 <malloc>:
 8015454:	4b02      	ldr	r3, [pc, #8]	@ (8015460 <malloc+0xc>)
 8015456:	4601      	mov	r1, r0
 8015458:	6818      	ldr	r0, [r3, #0]
 801545a:	f000 b825 	b.w	80154a8 <_malloc_r>
 801545e:	bf00      	nop
 8015460:	240001ec 	.word	0x240001ec

08015464 <sbrk_aligned>:
 8015464:	b570      	push	{r4, r5, r6, lr}
 8015466:	4e0f      	ldr	r6, [pc, #60]	@ (80154a4 <sbrk_aligned+0x40>)
 8015468:	460c      	mov	r4, r1
 801546a:	6831      	ldr	r1, [r6, #0]
 801546c:	4605      	mov	r5, r0
 801546e:	b911      	cbnz	r1, 8015476 <sbrk_aligned+0x12>
 8015470:	f001 fb2e 	bl	8016ad0 <_sbrk_r>
 8015474:	6030      	str	r0, [r6, #0]
 8015476:	4621      	mov	r1, r4
 8015478:	4628      	mov	r0, r5
 801547a:	f001 fb29 	bl	8016ad0 <_sbrk_r>
 801547e:	1c43      	adds	r3, r0, #1
 8015480:	d103      	bne.n	801548a <sbrk_aligned+0x26>
 8015482:	f04f 34ff 	mov.w	r4, #4294967295
 8015486:	4620      	mov	r0, r4
 8015488:	bd70      	pop	{r4, r5, r6, pc}
 801548a:	1cc4      	adds	r4, r0, #3
 801548c:	f024 0403 	bic.w	r4, r4, #3
 8015490:	42a0      	cmp	r0, r4
 8015492:	d0f8      	beq.n	8015486 <sbrk_aligned+0x22>
 8015494:	1a21      	subs	r1, r4, r0
 8015496:	4628      	mov	r0, r5
 8015498:	f001 fb1a 	bl	8016ad0 <_sbrk_r>
 801549c:	3001      	adds	r0, #1
 801549e:	d1f2      	bne.n	8015486 <sbrk_aligned+0x22>
 80154a0:	e7ef      	b.n	8015482 <sbrk_aligned+0x1e>
 80154a2:	bf00      	nop
 80154a4:	24001360 	.word	0x24001360

080154a8 <_malloc_r>:
 80154a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154ac:	1ccd      	adds	r5, r1, #3
 80154ae:	f025 0503 	bic.w	r5, r5, #3
 80154b2:	3508      	adds	r5, #8
 80154b4:	2d0c      	cmp	r5, #12
 80154b6:	bf38      	it	cc
 80154b8:	250c      	movcc	r5, #12
 80154ba:	2d00      	cmp	r5, #0
 80154bc:	4606      	mov	r6, r0
 80154be:	db01      	blt.n	80154c4 <_malloc_r+0x1c>
 80154c0:	42a9      	cmp	r1, r5
 80154c2:	d904      	bls.n	80154ce <_malloc_r+0x26>
 80154c4:	230c      	movs	r3, #12
 80154c6:	6033      	str	r3, [r6, #0]
 80154c8:	2000      	movs	r0, #0
 80154ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80155a4 <_malloc_r+0xfc>
 80154d2:	f000 f87b 	bl	80155cc <__malloc_lock>
 80154d6:	f8d8 3000 	ldr.w	r3, [r8]
 80154da:	461c      	mov	r4, r3
 80154dc:	bb44      	cbnz	r4, 8015530 <_malloc_r+0x88>
 80154de:	4629      	mov	r1, r5
 80154e0:	4630      	mov	r0, r6
 80154e2:	f7ff ffbf 	bl	8015464 <sbrk_aligned>
 80154e6:	1c43      	adds	r3, r0, #1
 80154e8:	4604      	mov	r4, r0
 80154ea:	d158      	bne.n	801559e <_malloc_r+0xf6>
 80154ec:	f8d8 4000 	ldr.w	r4, [r8]
 80154f0:	4627      	mov	r7, r4
 80154f2:	2f00      	cmp	r7, #0
 80154f4:	d143      	bne.n	801557e <_malloc_r+0xd6>
 80154f6:	2c00      	cmp	r4, #0
 80154f8:	d04b      	beq.n	8015592 <_malloc_r+0xea>
 80154fa:	6823      	ldr	r3, [r4, #0]
 80154fc:	4639      	mov	r1, r7
 80154fe:	4630      	mov	r0, r6
 8015500:	eb04 0903 	add.w	r9, r4, r3
 8015504:	f001 fae4 	bl	8016ad0 <_sbrk_r>
 8015508:	4581      	cmp	r9, r0
 801550a:	d142      	bne.n	8015592 <_malloc_r+0xea>
 801550c:	6821      	ldr	r1, [r4, #0]
 801550e:	1a6d      	subs	r5, r5, r1
 8015510:	4629      	mov	r1, r5
 8015512:	4630      	mov	r0, r6
 8015514:	f7ff ffa6 	bl	8015464 <sbrk_aligned>
 8015518:	3001      	adds	r0, #1
 801551a:	d03a      	beq.n	8015592 <_malloc_r+0xea>
 801551c:	6823      	ldr	r3, [r4, #0]
 801551e:	442b      	add	r3, r5
 8015520:	6023      	str	r3, [r4, #0]
 8015522:	f8d8 3000 	ldr.w	r3, [r8]
 8015526:	685a      	ldr	r2, [r3, #4]
 8015528:	bb62      	cbnz	r2, 8015584 <_malloc_r+0xdc>
 801552a:	f8c8 7000 	str.w	r7, [r8]
 801552e:	e00f      	b.n	8015550 <_malloc_r+0xa8>
 8015530:	6822      	ldr	r2, [r4, #0]
 8015532:	1b52      	subs	r2, r2, r5
 8015534:	d420      	bmi.n	8015578 <_malloc_r+0xd0>
 8015536:	2a0b      	cmp	r2, #11
 8015538:	d917      	bls.n	801556a <_malloc_r+0xc2>
 801553a:	1961      	adds	r1, r4, r5
 801553c:	42a3      	cmp	r3, r4
 801553e:	6025      	str	r5, [r4, #0]
 8015540:	bf18      	it	ne
 8015542:	6059      	strne	r1, [r3, #4]
 8015544:	6863      	ldr	r3, [r4, #4]
 8015546:	bf08      	it	eq
 8015548:	f8c8 1000 	streq.w	r1, [r8]
 801554c:	5162      	str	r2, [r4, r5]
 801554e:	604b      	str	r3, [r1, #4]
 8015550:	4630      	mov	r0, r6
 8015552:	f000 f841 	bl	80155d8 <__malloc_unlock>
 8015556:	f104 000b 	add.w	r0, r4, #11
 801555a:	1d23      	adds	r3, r4, #4
 801555c:	f020 0007 	bic.w	r0, r0, #7
 8015560:	1ac2      	subs	r2, r0, r3
 8015562:	bf1c      	itt	ne
 8015564:	1a1b      	subne	r3, r3, r0
 8015566:	50a3      	strne	r3, [r4, r2]
 8015568:	e7af      	b.n	80154ca <_malloc_r+0x22>
 801556a:	6862      	ldr	r2, [r4, #4]
 801556c:	42a3      	cmp	r3, r4
 801556e:	bf0c      	ite	eq
 8015570:	f8c8 2000 	streq.w	r2, [r8]
 8015574:	605a      	strne	r2, [r3, #4]
 8015576:	e7eb      	b.n	8015550 <_malloc_r+0xa8>
 8015578:	4623      	mov	r3, r4
 801557a:	6864      	ldr	r4, [r4, #4]
 801557c:	e7ae      	b.n	80154dc <_malloc_r+0x34>
 801557e:	463c      	mov	r4, r7
 8015580:	687f      	ldr	r7, [r7, #4]
 8015582:	e7b6      	b.n	80154f2 <_malloc_r+0x4a>
 8015584:	461a      	mov	r2, r3
 8015586:	685b      	ldr	r3, [r3, #4]
 8015588:	42a3      	cmp	r3, r4
 801558a:	d1fb      	bne.n	8015584 <_malloc_r+0xdc>
 801558c:	2300      	movs	r3, #0
 801558e:	6053      	str	r3, [r2, #4]
 8015590:	e7de      	b.n	8015550 <_malloc_r+0xa8>
 8015592:	230c      	movs	r3, #12
 8015594:	6033      	str	r3, [r6, #0]
 8015596:	4630      	mov	r0, r6
 8015598:	f000 f81e 	bl	80155d8 <__malloc_unlock>
 801559c:	e794      	b.n	80154c8 <_malloc_r+0x20>
 801559e:	6005      	str	r5, [r0, #0]
 80155a0:	e7d6      	b.n	8015550 <_malloc_r+0xa8>
 80155a2:	bf00      	nop
 80155a4:	24001364 	.word	0x24001364

080155a8 <__ascii_mbtowc>:
 80155a8:	b082      	sub	sp, #8
 80155aa:	b901      	cbnz	r1, 80155ae <__ascii_mbtowc+0x6>
 80155ac:	a901      	add	r1, sp, #4
 80155ae:	b142      	cbz	r2, 80155c2 <__ascii_mbtowc+0x1a>
 80155b0:	b14b      	cbz	r3, 80155c6 <__ascii_mbtowc+0x1e>
 80155b2:	7813      	ldrb	r3, [r2, #0]
 80155b4:	600b      	str	r3, [r1, #0]
 80155b6:	7812      	ldrb	r2, [r2, #0]
 80155b8:	1e10      	subs	r0, r2, #0
 80155ba:	bf18      	it	ne
 80155bc:	2001      	movne	r0, #1
 80155be:	b002      	add	sp, #8
 80155c0:	4770      	bx	lr
 80155c2:	4610      	mov	r0, r2
 80155c4:	e7fb      	b.n	80155be <__ascii_mbtowc+0x16>
 80155c6:	f06f 0001 	mvn.w	r0, #1
 80155ca:	e7f8      	b.n	80155be <__ascii_mbtowc+0x16>

080155cc <__malloc_lock>:
 80155cc:	4801      	ldr	r0, [pc, #4]	@ (80155d4 <__malloc_lock+0x8>)
 80155ce:	f7fe bd98 	b.w	8014102 <__retarget_lock_acquire_recursive>
 80155d2:	bf00      	nop
 80155d4:	2400135c 	.word	0x2400135c

080155d8 <__malloc_unlock>:
 80155d8:	4801      	ldr	r0, [pc, #4]	@ (80155e0 <__malloc_unlock+0x8>)
 80155da:	f7fe bd93 	b.w	8014104 <__retarget_lock_release_recursive>
 80155de:	bf00      	nop
 80155e0:	2400135c 	.word	0x2400135c

080155e4 <_Balloc>:
 80155e4:	b570      	push	{r4, r5, r6, lr}
 80155e6:	69c6      	ldr	r6, [r0, #28]
 80155e8:	4604      	mov	r4, r0
 80155ea:	460d      	mov	r5, r1
 80155ec:	b976      	cbnz	r6, 801560c <_Balloc+0x28>
 80155ee:	2010      	movs	r0, #16
 80155f0:	f7ff ff30 	bl	8015454 <malloc>
 80155f4:	4602      	mov	r2, r0
 80155f6:	61e0      	str	r0, [r4, #28]
 80155f8:	b920      	cbnz	r0, 8015604 <_Balloc+0x20>
 80155fa:	4b18      	ldr	r3, [pc, #96]	@ (801565c <_Balloc+0x78>)
 80155fc:	4818      	ldr	r0, [pc, #96]	@ (8015660 <_Balloc+0x7c>)
 80155fe:	216b      	movs	r1, #107	@ 0x6b
 8015600:	f7fe fda0 	bl	8014144 <__assert_func>
 8015604:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015608:	6006      	str	r6, [r0, #0]
 801560a:	60c6      	str	r6, [r0, #12]
 801560c:	69e6      	ldr	r6, [r4, #28]
 801560e:	68f3      	ldr	r3, [r6, #12]
 8015610:	b183      	cbz	r3, 8015634 <_Balloc+0x50>
 8015612:	69e3      	ldr	r3, [r4, #28]
 8015614:	68db      	ldr	r3, [r3, #12]
 8015616:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801561a:	b9b8      	cbnz	r0, 801564c <_Balloc+0x68>
 801561c:	2101      	movs	r1, #1
 801561e:	fa01 f605 	lsl.w	r6, r1, r5
 8015622:	1d72      	adds	r2, r6, #5
 8015624:	0092      	lsls	r2, r2, #2
 8015626:	4620      	mov	r0, r4
 8015628:	f001 fa69 	bl	8016afe <_calloc_r>
 801562c:	b160      	cbz	r0, 8015648 <_Balloc+0x64>
 801562e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015632:	e00e      	b.n	8015652 <_Balloc+0x6e>
 8015634:	2221      	movs	r2, #33	@ 0x21
 8015636:	2104      	movs	r1, #4
 8015638:	4620      	mov	r0, r4
 801563a:	f001 fa60 	bl	8016afe <_calloc_r>
 801563e:	69e3      	ldr	r3, [r4, #28]
 8015640:	60f0      	str	r0, [r6, #12]
 8015642:	68db      	ldr	r3, [r3, #12]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d1e4      	bne.n	8015612 <_Balloc+0x2e>
 8015648:	2000      	movs	r0, #0
 801564a:	bd70      	pop	{r4, r5, r6, pc}
 801564c:	6802      	ldr	r2, [r0, #0]
 801564e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015652:	2300      	movs	r3, #0
 8015654:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015658:	e7f7      	b.n	801564a <_Balloc+0x66>
 801565a:	bf00      	nop
 801565c:	08019e19 	.word	0x08019e19
 8015660:	08019fa4 	.word	0x08019fa4

08015664 <_Bfree>:
 8015664:	b570      	push	{r4, r5, r6, lr}
 8015666:	69c6      	ldr	r6, [r0, #28]
 8015668:	4605      	mov	r5, r0
 801566a:	460c      	mov	r4, r1
 801566c:	b976      	cbnz	r6, 801568c <_Bfree+0x28>
 801566e:	2010      	movs	r0, #16
 8015670:	f7ff fef0 	bl	8015454 <malloc>
 8015674:	4602      	mov	r2, r0
 8015676:	61e8      	str	r0, [r5, #28]
 8015678:	b920      	cbnz	r0, 8015684 <_Bfree+0x20>
 801567a:	4b09      	ldr	r3, [pc, #36]	@ (80156a0 <_Bfree+0x3c>)
 801567c:	4809      	ldr	r0, [pc, #36]	@ (80156a4 <_Bfree+0x40>)
 801567e:	218f      	movs	r1, #143	@ 0x8f
 8015680:	f7fe fd60 	bl	8014144 <__assert_func>
 8015684:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015688:	6006      	str	r6, [r0, #0]
 801568a:	60c6      	str	r6, [r0, #12]
 801568c:	b13c      	cbz	r4, 801569e <_Bfree+0x3a>
 801568e:	69eb      	ldr	r3, [r5, #28]
 8015690:	6862      	ldr	r2, [r4, #4]
 8015692:	68db      	ldr	r3, [r3, #12]
 8015694:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015698:	6021      	str	r1, [r4, #0]
 801569a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801569e:	bd70      	pop	{r4, r5, r6, pc}
 80156a0:	08019e19 	.word	0x08019e19
 80156a4:	08019fa4 	.word	0x08019fa4

080156a8 <__multadd>:
 80156a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156ac:	690d      	ldr	r5, [r1, #16]
 80156ae:	4607      	mov	r7, r0
 80156b0:	460c      	mov	r4, r1
 80156b2:	461e      	mov	r6, r3
 80156b4:	f101 0c14 	add.w	ip, r1, #20
 80156b8:	2000      	movs	r0, #0
 80156ba:	f8dc 3000 	ldr.w	r3, [ip]
 80156be:	b299      	uxth	r1, r3
 80156c0:	fb02 6101 	mla	r1, r2, r1, r6
 80156c4:	0c1e      	lsrs	r6, r3, #16
 80156c6:	0c0b      	lsrs	r3, r1, #16
 80156c8:	fb02 3306 	mla	r3, r2, r6, r3
 80156cc:	b289      	uxth	r1, r1
 80156ce:	3001      	adds	r0, #1
 80156d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80156d4:	4285      	cmp	r5, r0
 80156d6:	f84c 1b04 	str.w	r1, [ip], #4
 80156da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80156de:	dcec      	bgt.n	80156ba <__multadd+0x12>
 80156e0:	b30e      	cbz	r6, 8015726 <__multadd+0x7e>
 80156e2:	68a3      	ldr	r3, [r4, #8]
 80156e4:	42ab      	cmp	r3, r5
 80156e6:	dc19      	bgt.n	801571c <__multadd+0x74>
 80156e8:	6861      	ldr	r1, [r4, #4]
 80156ea:	4638      	mov	r0, r7
 80156ec:	3101      	adds	r1, #1
 80156ee:	f7ff ff79 	bl	80155e4 <_Balloc>
 80156f2:	4680      	mov	r8, r0
 80156f4:	b928      	cbnz	r0, 8015702 <__multadd+0x5a>
 80156f6:	4602      	mov	r2, r0
 80156f8:	4b0c      	ldr	r3, [pc, #48]	@ (801572c <__multadd+0x84>)
 80156fa:	480d      	ldr	r0, [pc, #52]	@ (8015730 <__multadd+0x88>)
 80156fc:	21ba      	movs	r1, #186	@ 0xba
 80156fe:	f7fe fd21 	bl	8014144 <__assert_func>
 8015702:	6922      	ldr	r2, [r4, #16]
 8015704:	3202      	adds	r2, #2
 8015706:	f104 010c 	add.w	r1, r4, #12
 801570a:	0092      	lsls	r2, r2, #2
 801570c:	300c      	adds	r0, #12
 801570e:	f7fe fcfa 	bl	8014106 <memcpy>
 8015712:	4621      	mov	r1, r4
 8015714:	4638      	mov	r0, r7
 8015716:	f7ff ffa5 	bl	8015664 <_Bfree>
 801571a:	4644      	mov	r4, r8
 801571c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015720:	3501      	adds	r5, #1
 8015722:	615e      	str	r6, [r3, #20]
 8015724:	6125      	str	r5, [r4, #16]
 8015726:	4620      	mov	r0, r4
 8015728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801572c:	08019f33 	.word	0x08019f33
 8015730:	08019fa4 	.word	0x08019fa4

08015734 <__s2b>:
 8015734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015738:	460c      	mov	r4, r1
 801573a:	4615      	mov	r5, r2
 801573c:	461f      	mov	r7, r3
 801573e:	2209      	movs	r2, #9
 8015740:	3308      	adds	r3, #8
 8015742:	4606      	mov	r6, r0
 8015744:	fb93 f3f2 	sdiv	r3, r3, r2
 8015748:	2100      	movs	r1, #0
 801574a:	2201      	movs	r2, #1
 801574c:	429a      	cmp	r2, r3
 801574e:	db09      	blt.n	8015764 <__s2b+0x30>
 8015750:	4630      	mov	r0, r6
 8015752:	f7ff ff47 	bl	80155e4 <_Balloc>
 8015756:	b940      	cbnz	r0, 801576a <__s2b+0x36>
 8015758:	4602      	mov	r2, r0
 801575a:	4b19      	ldr	r3, [pc, #100]	@ (80157c0 <__s2b+0x8c>)
 801575c:	4819      	ldr	r0, [pc, #100]	@ (80157c4 <__s2b+0x90>)
 801575e:	21d3      	movs	r1, #211	@ 0xd3
 8015760:	f7fe fcf0 	bl	8014144 <__assert_func>
 8015764:	0052      	lsls	r2, r2, #1
 8015766:	3101      	adds	r1, #1
 8015768:	e7f0      	b.n	801574c <__s2b+0x18>
 801576a:	9b08      	ldr	r3, [sp, #32]
 801576c:	6143      	str	r3, [r0, #20]
 801576e:	2d09      	cmp	r5, #9
 8015770:	f04f 0301 	mov.w	r3, #1
 8015774:	6103      	str	r3, [r0, #16]
 8015776:	dd16      	ble.n	80157a6 <__s2b+0x72>
 8015778:	f104 0909 	add.w	r9, r4, #9
 801577c:	46c8      	mov	r8, r9
 801577e:	442c      	add	r4, r5
 8015780:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015784:	4601      	mov	r1, r0
 8015786:	3b30      	subs	r3, #48	@ 0x30
 8015788:	220a      	movs	r2, #10
 801578a:	4630      	mov	r0, r6
 801578c:	f7ff ff8c 	bl	80156a8 <__multadd>
 8015790:	45a0      	cmp	r8, r4
 8015792:	d1f5      	bne.n	8015780 <__s2b+0x4c>
 8015794:	f1a5 0408 	sub.w	r4, r5, #8
 8015798:	444c      	add	r4, r9
 801579a:	1b2d      	subs	r5, r5, r4
 801579c:	1963      	adds	r3, r4, r5
 801579e:	42bb      	cmp	r3, r7
 80157a0:	db04      	blt.n	80157ac <__s2b+0x78>
 80157a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157a6:	340a      	adds	r4, #10
 80157a8:	2509      	movs	r5, #9
 80157aa:	e7f6      	b.n	801579a <__s2b+0x66>
 80157ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80157b0:	4601      	mov	r1, r0
 80157b2:	3b30      	subs	r3, #48	@ 0x30
 80157b4:	220a      	movs	r2, #10
 80157b6:	4630      	mov	r0, r6
 80157b8:	f7ff ff76 	bl	80156a8 <__multadd>
 80157bc:	e7ee      	b.n	801579c <__s2b+0x68>
 80157be:	bf00      	nop
 80157c0:	08019f33 	.word	0x08019f33
 80157c4:	08019fa4 	.word	0x08019fa4

080157c8 <__hi0bits>:
 80157c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80157cc:	4603      	mov	r3, r0
 80157ce:	bf36      	itet	cc
 80157d0:	0403      	lslcc	r3, r0, #16
 80157d2:	2000      	movcs	r0, #0
 80157d4:	2010      	movcc	r0, #16
 80157d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80157da:	bf3c      	itt	cc
 80157dc:	021b      	lslcc	r3, r3, #8
 80157de:	3008      	addcc	r0, #8
 80157e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80157e4:	bf3c      	itt	cc
 80157e6:	011b      	lslcc	r3, r3, #4
 80157e8:	3004      	addcc	r0, #4
 80157ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80157ee:	bf3c      	itt	cc
 80157f0:	009b      	lslcc	r3, r3, #2
 80157f2:	3002      	addcc	r0, #2
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	db05      	blt.n	8015804 <__hi0bits+0x3c>
 80157f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80157fc:	f100 0001 	add.w	r0, r0, #1
 8015800:	bf08      	it	eq
 8015802:	2020      	moveq	r0, #32
 8015804:	4770      	bx	lr

08015806 <__lo0bits>:
 8015806:	6803      	ldr	r3, [r0, #0]
 8015808:	4602      	mov	r2, r0
 801580a:	f013 0007 	ands.w	r0, r3, #7
 801580e:	d00b      	beq.n	8015828 <__lo0bits+0x22>
 8015810:	07d9      	lsls	r1, r3, #31
 8015812:	d421      	bmi.n	8015858 <__lo0bits+0x52>
 8015814:	0798      	lsls	r0, r3, #30
 8015816:	bf49      	itett	mi
 8015818:	085b      	lsrmi	r3, r3, #1
 801581a:	089b      	lsrpl	r3, r3, #2
 801581c:	2001      	movmi	r0, #1
 801581e:	6013      	strmi	r3, [r2, #0]
 8015820:	bf5c      	itt	pl
 8015822:	6013      	strpl	r3, [r2, #0]
 8015824:	2002      	movpl	r0, #2
 8015826:	4770      	bx	lr
 8015828:	b299      	uxth	r1, r3
 801582a:	b909      	cbnz	r1, 8015830 <__lo0bits+0x2a>
 801582c:	0c1b      	lsrs	r3, r3, #16
 801582e:	2010      	movs	r0, #16
 8015830:	b2d9      	uxtb	r1, r3
 8015832:	b909      	cbnz	r1, 8015838 <__lo0bits+0x32>
 8015834:	3008      	adds	r0, #8
 8015836:	0a1b      	lsrs	r3, r3, #8
 8015838:	0719      	lsls	r1, r3, #28
 801583a:	bf04      	itt	eq
 801583c:	091b      	lsreq	r3, r3, #4
 801583e:	3004      	addeq	r0, #4
 8015840:	0799      	lsls	r1, r3, #30
 8015842:	bf04      	itt	eq
 8015844:	089b      	lsreq	r3, r3, #2
 8015846:	3002      	addeq	r0, #2
 8015848:	07d9      	lsls	r1, r3, #31
 801584a:	d403      	bmi.n	8015854 <__lo0bits+0x4e>
 801584c:	085b      	lsrs	r3, r3, #1
 801584e:	f100 0001 	add.w	r0, r0, #1
 8015852:	d003      	beq.n	801585c <__lo0bits+0x56>
 8015854:	6013      	str	r3, [r2, #0]
 8015856:	4770      	bx	lr
 8015858:	2000      	movs	r0, #0
 801585a:	4770      	bx	lr
 801585c:	2020      	movs	r0, #32
 801585e:	4770      	bx	lr

08015860 <__i2b>:
 8015860:	b510      	push	{r4, lr}
 8015862:	460c      	mov	r4, r1
 8015864:	2101      	movs	r1, #1
 8015866:	f7ff febd 	bl	80155e4 <_Balloc>
 801586a:	4602      	mov	r2, r0
 801586c:	b928      	cbnz	r0, 801587a <__i2b+0x1a>
 801586e:	4b05      	ldr	r3, [pc, #20]	@ (8015884 <__i2b+0x24>)
 8015870:	4805      	ldr	r0, [pc, #20]	@ (8015888 <__i2b+0x28>)
 8015872:	f240 1145 	movw	r1, #325	@ 0x145
 8015876:	f7fe fc65 	bl	8014144 <__assert_func>
 801587a:	2301      	movs	r3, #1
 801587c:	6144      	str	r4, [r0, #20]
 801587e:	6103      	str	r3, [r0, #16]
 8015880:	bd10      	pop	{r4, pc}
 8015882:	bf00      	nop
 8015884:	08019f33 	.word	0x08019f33
 8015888:	08019fa4 	.word	0x08019fa4

0801588c <__multiply>:
 801588c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015890:	4617      	mov	r7, r2
 8015892:	690a      	ldr	r2, [r1, #16]
 8015894:	693b      	ldr	r3, [r7, #16]
 8015896:	429a      	cmp	r2, r3
 8015898:	bfa8      	it	ge
 801589a:	463b      	movge	r3, r7
 801589c:	4689      	mov	r9, r1
 801589e:	bfa4      	itt	ge
 80158a0:	460f      	movge	r7, r1
 80158a2:	4699      	movge	r9, r3
 80158a4:	693d      	ldr	r5, [r7, #16]
 80158a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80158aa:	68bb      	ldr	r3, [r7, #8]
 80158ac:	6879      	ldr	r1, [r7, #4]
 80158ae:	eb05 060a 	add.w	r6, r5, sl
 80158b2:	42b3      	cmp	r3, r6
 80158b4:	b085      	sub	sp, #20
 80158b6:	bfb8      	it	lt
 80158b8:	3101      	addlt	r1, #1
 80158ba:	f7ff fe93 	bl	80155e4 <_Balloc>
 80158be:	b930      	cbnz	r0, 80158ce <__multiply+0x42>
 80158c0:	4602      	mov	r2, r0
 80158c2:	4b41      	ldr	r3, [pc, #260]	@ (80159c8 <__multiply+0x13c>)
 80158c4:	4841      	ldr	r0, [pc, #260]	@ (80159cc <__multiply+0x140>)
 80158c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80158ca:	f7fe fc3b 	bl	8014144 <__assert_func>
 80158ce:	f100 0414 	add.w	r4, r0, #20
 80158d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80158d6:	4623      	mov	r3, r4
 80158d8:	2200      	movs	r2, #0
 80158da:	4573      	cmp	r3, lr
 80158dc:	d320      	bcc.n	8015920 <__multiply+0x94>
 80158de:	f107 0814 	add.w	r8, r7, #20
 80158e2:	f109 0114 	add.w	r1, r9, #20
 80158e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80158ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80158ee:	9302      	str	r3, [sp, #8]
 80158f0:	1beb      	subs	r3, r5, r7
 80158f2:	3b15      	subs	r3, #21
 80158f4:	f023 0303 	bic.w	r3, r3, #3
 80158f8:	3304      	adds	r3, #4
 80158fa:	3715      	adds	r7, #21
 80158fc:	42bd      	cmp	r5, r7
 80158fe:	bf38      	it	cc
 8015900:	2304      	movcc	r3, #4
 8015902:	9301      	str	r3, [sp, #4]
 8015904:	9b02      	ldr	r3, [sp, #8]
 8015906:	9103      	str	r1, [sp, #12]
 8015908:	428b      	cmp	r3, r1
 801590a:	d80c      	bhi.n	8015926 <__multiply+0x9a>
 801590c:	2e00      	cmp	r6, #0
 801590e:	dd03      	ble.n	8015918 <__multiply+0x8c>
 8015910:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015914:	2b00      	cmp	r3, #0
 8015916:	d055      	beq.n	80159c4 <__multiply+0x138>
 8015918:	6106      	str	r6, [r0, #16]
 801591a:	b005      	add	sp, #20
 801591c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015920:	f843 2b04 	str.w	r2, [r3], #4
 8015924:	e7d9      	b.n	80158da <__multiply+0x4e>
 8015926:	f8b1 a000 	ldrh.w	sl, [r1]
 801592a:	f1ba 0f00 	cmp.w	sl, #0
 801592e:	d01f      	beq.n	8015970 <__multiply+0xe4>
 8015930:	46c4      	mov	ip, r8
 8015932:	46a1      	mov	r9, r4
 8015934:	2700      	movs	r7, #0
 8015936:	f85c 2b04 	ldr.w	r2, [ip], #4
 801593a:	f8d9 3000 	ldr.w	r3, [r9]
 801593e:	fa1f fb82 	uxth.w	fp, r2
 8015942:	b29b      	uxth	r3, r3
 8015944:	fb0a 330b 	mla	r3, sl, fp, r3
 8015948:	443b      	add	r3, r7
 801594a:	f8d9 7000 	ldr.w	r7, [r9]
 801594e:	0c12      	lsrs	r2, r2, #16
 8015950:	0c3f      	lsrs	r7, r7, #16
 8015952:	fb0a 7202 	mla	r2, sl, r2, r7
 8015956:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801595a:	b29b      	uxth	r3, r3
 801595c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015960:	4565      	cmp	r5, ip
 8015962:	f849 3b04 	str.w	r3, [r9], #4
 8015966:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801596a:	d8e4      	bhi.n	8015936 <__multiply+0xaa>
 801596c:	9b01      	ldr	r3, [sp, #4]
 801596e:	50e7      	str	r7, [r4, r3]
 8015970:	9b03      	ldr	r3, [sp, #12]
 8015972:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015976:	3104      	adds	r1, #4
 8015978:	f1b9 0f00 	cmp.w	r9, #0
 801597c:	d020      	beq.n	80159c0 <__multiply+0x134>
 801597e:	6823      	ldr	r3, [r4, #0]
 8015980:	4647      	mov	r7, r8
 8015982:	46a4      	mov	ip, r4
 8015984:	f04f 0a00 	mov.w	sl, #0
 8015988:	f8b7 b000 	ldrh.w	fp, [r7]
 801598c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015990:	fb09 220b 	mla	r2, r9, fp, r2
 8015994:	4452      	add	r2, sl
 8015996:	b29b      	uxth	r3, r3
 8015998:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801599c:	f84c 3b04 	str.w	r3, [ip], #4
 80159a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80159a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80159a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80159ac:	fb09 330a 	mla	r3, r9, sl, r3
 80159b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80159b4:	42bd      	cmp	r5, r7
 80159b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80159ba:	d8e5      	bhi.n	8015988 <__multiply+0xfc>
 80159bc:	9a01      	ldr	r2, [sp, #4]
 80159be:	50a3      	str	r3, [r4, r2]
 80159c0:	3404      	adds	r4, #4
 80159c2:	e79f      	b.n	8015904 <__multiply+0x78>
 80159c4:	3e01      	subs	r6, #1
 80159c6:	e7a1      	b.n	801590c <__multiply+0x80>
 80159c8:	08019f33 	.word	0x08019f33
 80159cc:	08019fa4 	.word	0x08019fa4

080159d0 <__pow5mult>:
 80159d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159d4:	4615      	mov	r5, r2
 80159d6:	f012 0203 	ands.w	r2, r2, #3
 80159da:	4607      	mov	r7, r0
 80159dc:	460e      	mov	r6, r1
 80159de:	d007      	beq.n	80159f0 <__pow5mult+0x20>
 80159e0:	4c25      	ldr	r4, [pc, #148]	@ (8015a78 <__pow5mult+0xa8>)
 80159e2:	3a01      	subs	r2, #1
 80159e4:	2300      	movs	r3, #0
 80159e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80159ea:	f7ff fe5d 	bl	80156a8 <__multadd>
 80159ee:	4606      	mov	r6, r0
 80159f0:	10ad      	asrs	r5, r5, #2
 80159f2:	d03d      	beq.n	8015a70 <__pow5mult+0xa0>
 80159f4:	69fc      	ldr	r4, [r7, #28]
 80159f6:	b97c      	cbnz	r4, 8015a18 <__pow5mult+0x48>
 80159f8:	2010      	movs	r0, #16
 80159fa:	f7ff fd2b 	bl	8015454 <malloc>
 80159fe:	4602      	mov	r2, r0
 8015a00:	61f8      	str	r0, [r7, #28]
 8015a02:	b928      	cbnz	r0, 8015a10 <__pow5mult+0x40>
 8015a04:	4b1d      	ldr	r3, [pc, #116]	@ (8015a7c <__pow5mult+0xac>)
 8015a06:	481e      	ldr	r0, [pc, #120]	@ (8015a80 <__pow5mult+0xb0>)
 8015a08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015a0c:	f7fe fb9a 	bl	8014144 <__assert_func>
 8015a10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015a14:	6004      	str	r4, [r0, #0]
 8015a16:	60c4      	str	r4, [r0, #12]
 8015a18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015a1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015a20:	b94c      	cbnz	r4, 8015a36 <__pow5mult+0x66>
 8015a22:	f240 2171 	movw	r1, #625	@ 0x271
 8015a26:	4638      	mov	r0, r7
 8015a28:	f7ff ff1a 	bl	8015860 <__i2b>
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015a32:	4604      	mov	r4, r0
 8015a34:	6003      	str	r3, [r0, #0]
 8015a36:	f04f 0900 	mov.w	r9, #0
 8015a3a:	07eb      	lsls	r3, r5, #31
 8015a3c:	d50a      	bpl.n	8015a54 <__pow5mult+0x84>
 8015a3e:	4631      	mov	r1, r6
 8015a40:	4622      	mov	r2, r4
 8015a42:	4638      	mov	r0, r7
 8015a44:	f7ff ff22 	bl	801588c <__multiply>
 8015a48:	4631      	mov	r1, r6
 8015a4a:	4680      	mov	r8, r0
 8015a4c:	4638      	mov	r0, r7
 8015a4e:	f7ff fe09 	bl	8015664 <_Bfree>
 8015a52:	4646      	mov	r6, r8
 8015a54:	106d      	asrs	r5, r5, #1
 8015a56:	d00b      	beq.n	8015a70 <__pow5mult+0xa0>
 8015a58:	6820      	ldr	r0, [r4, #0]
 8015a5a:	b938      	cbnz	r0, 8015a6c <__pow5mult+0x9c>
 8015a5c:	4622      	mov	r2, r4
 8015a5e:	4621      	mov	r1, r4
 8015a60:	4638      	mov	r0, r7
 8015a62:	f7ff ff13 	bl	801588c <__multiply>
 8015a66:	6020      	str	r0, [r4, #0]
 8015a68:	f8c0 9000 	str.w	r9, [r0]
 8015a6c:	4604      	mov	r4, r0
 8015a6e:	e7e4      	b.n	8015a3a <__pow5mult+0x6a>
 8015a70:	4630      	mov	r0, r6
 8015a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a76:	bf00      	nop
 8015a78:	0801a184 	.word	0x0801a184
 8015a7c:	08019e19 	.word	0x08019e19
 8015a80:	08019fa4 	.word	0x08019fa4

08015a84 <__lshift>:
 8015a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a88:	460c      	mov	r4, r1
 8015a8a:	6849      	ldr	r1, [r1, #4]
 8015a8c:	6923      	ldr	r3, [r4, #16]
 8015a8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015a92:	68a3      	ldr	r3, [r4, #8]
 8015a94:	4607      	mov	r7, r0
 8015a96:	4691      	mov	r9, r2
 8015a98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015a9c:	f108 0601 	add.w	r6, r8, #1
 8015aa0:	42b3      	cmp	r3, r6
 8015aa2:	db0b      	blt.n	8015abc <__lshift+0x38>
 8015aa4:	4638      	mov	r0, r7
 8015aa6:	f7ff fd9d 	bl	80155e4 <_Balloc>
 8015aaa:	4605      	mov	r5, r0
 8015aac:	b948      	cbnz	r0, 8015ac2 <__lshift+0x3e>
 8015aae:	4602      	mov	r2, r0
 8015ab0:	4b28      	ldr	r3, [pc, #160]	@ (8015b54 <__lshift+0xd0>)
 8015ab2:	4829      	ldr	r0, [pc, #164]	@ (8015b58 <__lshift+0xd4>)
 8015ab4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015ab8:	f7fe fb44 	bl	8014144 <__assert_func>
 8015abc:	3101      	adds	r1, #1
 8015abe:	005b      	lsls	r3, r3, #1
 8015ac0:	e7ee      	b.n	8015aa0 <__lshift+0x1c>
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	f100 0114 	add.w	r1, r0, #20
 8015ac8:	f100 0210 	add.w	r2, r0, #16
 8015acc:	4618      	mov	r0, r3
 8015ace:	4553      	cmp	r3, sl
 8015ad0:	db33      	blt.n	8015b3a <__lshift+0xb6>
 8015ad2:	6920      	ldr	r0, [r4, #16]
 8015ad4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015ad8:	f104 0314 	add.w	r3, r4, #20
 8015adc:	f019 091f 	ands.w	r9, r9, #31
 8015ae0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015ae4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015ae8:	d02b      	beq.n	8015b42 <__lshift+0xbe>
 8015aea:	f1c9 0e20 	rsb	lr, r9, #32
 8015aee:	468a      	mov	sl, r1
 8015af0:	2200      	movs	r2, #0
 8015af2:	6818      	ldr	r0, [r3, #0]
 8015af4:	fa00 f009 	lsl.w	r0, r0, r9
 8015af8:	4310      	orrs	r0, r2
 8015afa:	f84a 0b04 	str.w	r0, [sl], #4
 8015afe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b02:	459c      	cmp	ip, r3
 8015b04:	fa22 f20e 	lsr.w	r2, r2, lr
 8015b08:	d8f3      	bhi.n	8015af2 <__lshift+0x6e>
 8015b0a:	ebac 0304 	sub.w	r3, ip, r4
 8015b0e:	3b15      	subs	r3, #21
 8015b10:	f023 0303 	bic.w	r3, r3, #3
 8015b14:	3304      	adds	r3, #4
 8015b16:	f104 0015 	add.w	r0, r4, #21
 8015b1a:	4560      	cmp	r0, ip
 8015b1c:	bf88      	it	hi
 8015b1e:	2304      	movhi	r3, #4
 8015b20:	50ca      	str	r2, [r1, r3]
 8015b22:	b10a      	cbz	r2, 8015b28 <__lshift+0xa4>
 8015b24:	f108 0602 	add.w	r6, r8, #2
 8015b28:	3e01      	subs	r6, #1
 8015b2a:	4638      	mov	r0, r7
 8015b2c:	612e      	str	r6, [r5, #16]
 8015b2e:	4621      	mov	r1, r4
 8015b30:	f7ff fd98 	bl	8015664 <_Bfree>
 8015b34:	4628      	mov	r0, r5
 8015b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8015b3e:	3301      	adds	r3, #1
 8015b40:	e7c5      	b.n	8015ace <__lshift+0x4a>
 8015b42:	3904      	subs	r1, #4
 8015b44:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b48:	f841 2f04 	str.w	r2, [r1, #4]!
 8015b4c:	459c      	cmp	ip, r3
 8015b4e:	d8f9      	bhi.n	8015b44 <__lshift+0xc0>
 8015b50:	e7ea      	b.n	8015b28 <__lshift+0xa4>
 8015b52:	bf00      	nop
 8015b54:	08019f33 	.word	0x08019f33
 8015b58:	08019fa4 	.word	0x08019fa4

08015b5c <__mcmp>:
 8015b5c:	690a      	ldr	r2, [r1, #16]
 8015b5e:	4603      	mov	r3, r0
 8015b60:	6900      	ldr	r0, [r0, #16]
 8015b62:	1a80      	subs	r0, r0, r2
 8015b64:	b530      	push	{r4, r5, lr}
 8015b66:	d10e      	bne.n	8015b86 <__mcmp+0x2a>
 8015b68:	3314      	adds	r3, #20
 8015b6a:	3114      	adds	r1, #20
 8015b6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015b70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015b74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015b78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015b7c:	4295      	cmp	r5, r2
 8015b7e:	d003      	beq.n	8015b88 <__mcmp+0x2c>
 8015b80:	d205      	bcs.n	8015b8e <__mcmp+0x32>
 8015b82:	f04f 30ff 	mov.w	r0, #4294967295
 8015b86:	bd30      	pop	{r4, r5, pc}
 8015b88:	42a3      	cmp	r3, r4
 8015b8a:	d3f3      	bcc.n	8015b74 <__mcmp+0x18>
 8015b8c:	e7fb      	b.n	8015b86 <__mcmp+0x2a>
 8015b8e:	2001      	movs	r0, #1
 8015b90:	e7f9      	b.n	8015b86 <__mcmp+0x2a>
	...

08015b94 <__mdiff>:
 8015b94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b98:	4689      	mov	r9, r1
 8015b9a:	4606      	mov	r6, r0
 8015b9c:	4611      	mov	r1, r2
 8015b9e:	4648      	mov	r0, r9
 8015ba0:	4614      	mov	r4, r2
 8015ba2:	f7ff ffdb 	bl	8015b5c <__mcmp>
 8015ba6:	1e05      	subs	r5, r0, #0
 8015ba8:	d112      	bne.n	8015bd0 <__mdiff+0x3c>
 8015baa:	4629      	mov	r1, r5
 8015bac:	4630      	mov	r0, r6
 8015bae:	f7ff fd19 	bl	80155e4 <_Balloc>
 8015bb2:	4602      	mov	r2, r0
 8015bb4:	b928      	cbnz	r0, 8015bc2 <__mdiff+0x2e>
 8015bb6:	4b3f      	ldr	r3, [pc, #252]	@ (8015cb4 <__mdiff+0x120>)
 8015bb8:	f240 2137 	movw	r1, #567	@ 0x237
 8015bbc:	483e      	ldr	r0, [pc, #248]	@ (8015cb8 <__mdiff+0x124>)
 8015bbe:	f7fe fac1 	bl	8014144 <__assert_func>
 8015bc2:	2301      	movs	r3, #1
 8015bc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015bc8:	4610      	mov	r0, r2
 8015bca:	b003      	add	sp, #12
 8015bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bd0:	bfbc      	itt	lt
 8015bd2:	464b      	movlt	r3, r9
 8015bd4:	46a1      	movlt	r9, r4
 8015bd6:	4630      	mov	r0, r6
 8015bd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015bdc:	bfba      	itte	lt
 8015bde:	461c      	movlt	r4, r3
 8015be0:	2501      	movlt	r5, #1
 8015be2:	2500      	movge	r5, #0
 8015be4:	f7ff fcfe 	bl	80155e4 <_Balloc>
 8015be8:	4602      	mov	r2, r0
 8015bea:	b918      	cbnz	r0, 8015bf4 <__mdiff+0x60>
 8015bec:	4b31      	ldr	r3, [pc, #196]	@ (8015cb4 <__mdiff+0x120>)
 8015bee:	f240 2145 	movw	r1, #581	@ 0x245
 8015bf2:	e7e3      	b.n	8015bbc <__mdiff+0x28>
 8015bf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015bf8:	6926      	ldr	r6, [r4, #16]
 8015bfa:	60c5      	str	r5, [r0, #12]
 8015bfc:	f109 0310 	add.w	r3, r9, #16
 8015c00:	f109 0514 	add.w	r5, r9, #20
 8015c04:	f104 0e14 	add.w	lr, r4, #20
 8015c08:	f100 0b14 	add.w	fp, r0, #20
 8015c0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015c10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015c14:	9301      	str	r3, [sp, #4]
 8015c16:	46d9      	mov	r9, fp
 8015c18:	f04f 0c00 	mov.w	ip, #0
 8015c1c:	9b01      	ldr	r3, [sp, #4]
 8015c1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015c22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015c26:	9301      	str	r3, [sp, #4]
 8015c28:	fa1f f38a 	uxth.w	r3, sl
 8015c2c:	4619      	mov	r1, r3
 8015c2e:	b283      	uxth	r3, r0
 8015c30:	1acb      	subs	r3, r1, r3
 8015c32:	0c00      	lsrs	r0, r0, #16
 8015c34:	4463      	add	r3, ip
 8015c36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015c3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015c3e:	b29b      	uxth	r3, r3
 8015c40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015c44:	4576      	cmp	r6, lr
 8015c46:	f849 3b04 	str.w	r3, [r9], #4
 8015c4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015c4e:	d8e5      	bhi.n	8015c1c <__mdiff+0x88>
 8015c50:	1b33      	subs	r3, r6, r4
 8015c52:	3b15      	subs	r3, #21
 8015c54:	f023 0303 	bic.w	r3, r3, #3
 8015c58:	3415      	adds	r4, #21
 8015c5a:	3304      	adds	r3, #4
 8015c5c:	42a6      	cmp	r6, r4
 8015c5e:	bf38      	it	cc
 8015c60:	2304      	movcc	r3, #4
 8015c62:	441d      	add	r5, r3
 8015c64:	445b      	add	r3, fp
 8015c66:	461e      	mov	r6, r3
 8015c68:	462c      	mov	r4, r5
 8015c6a:	4544      	cmp	r4, r8
 8015c6c:	d30e      	bcc.n	8015c8c <__mdiff+0xf8>
 8015c6e:	f108 0103 	add.w	r1, r8, #3
 8015c72:	1b49      	subs	r1, r1, r5
 8015c74:	f021 0103 	bic.w	r1, r1, #3
 8015c78:	3d03      	subs	r5, #3
 8015c7a:	45a8      	cmp	r8, r5
 8015c7c:	bf38      	it	cc
 8015c7e:	2100      	movcc	r1, #0
 8015c80:	440b      	add	r3, r1
 8015c82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015c86:	b191      	cbz	r1, 8015cae <__mdiff+0x11a>
 8015c88:	6117      	str	r7, [r2, #16]
 8015c8a:	e79d      	b.n	8015bc8 <__mdiff+0x34>
 8015c8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015c90:	46e6      	mov	lr, ip
 8015c92:	0c08      	lsrs	r0, r1, #16
 8015c94:	fa1c fc81 	uxtah	ip, ip, r1
 8015c98:	4471      	add	r1, lr
 8015c9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015c9e:	b289      	uxth	r1, r1
 8015ca0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015ca4:	f846 1b04 	str.w	r1, [r6], #4
 8015ca8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015cac:	e7dd      	b.n	8015c6a <__mdiff+0xd6>
 8015cae:	3f01      	subs	r7, #1
 8015cb0:	e7e7      	b.n	8015c82 <__mdiff+0xee>
 8015cb2:	bf00      	nop
 8015cb4:	08019f33 	.word	0x08019f33
 8015cb8:	08019fa4 	.word	0x08019fa4

08015cbc <__ulp>:
 8015cbc:	b082      	sub	sp, #8
 8015cbe:	ed8d 0b00 	vstr	d0, [sp]
 8015cc2:	9a01      	ldr	r2, [sp, #4]
 8015cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8015d04 <__ulp+0x48>)
 8015cc6:	4013      	ands	r3, r2
 8015cc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	dc08      	bgt.n	8015ce2 <__ulp+0x26>
 8015cd0:	425b      	negs	r3, r3
 8015cd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015cd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015cda:	da04      	bge.n	8015ce6 <__ulp+0x2a>
 8015cdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015ce0:	4113      	asrs	r3, r2
 8015ce2:	2200      	movs	r2, #0
 8015ce4:	e008      	b.n	8015cf8 <__ulp+0x3c>
 8015ce6:	f1a2 0314 	sub.w	r3, r2, #20
 8015cea:	2b1e      	cmp	r3, #30
 8015cec:	bfda      	itte	le
 8015cee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015cf2:	40da      	lsrle	r2, r3
 8015cf4:	2201      	movgt	r2, #1
 8015cf6:	2300      	movs	r3, #0
 8015cf8:	4619      	mov	r1, r3
 8015cfa:	4610      	mov	r0, r2
 8015cfc:	ec41 0b10 	vmov	d0, r0, r1
 8015d00:	b002      	add	sp, #8
 8015d02:	4770      	bx	lr
 8015d04:	7ff00000 	.word	0x7ff00000

08015d08 <__b2d>:
 8015d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d0c:	6906      	ldr	r6, [r0, #16]
 8015d0e:	f100 0814 	add.w	r8, r0, #20
 8015d12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015d16:	1f37      	subs	r7, r6, #4
 8015d18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015d1c:	4610      	mov	r0, r2
 8015d1e:	f7ff fd53 	bl	80157c8 <__hi0bits>
 8015d22:	f1c0 0320 	rsb	r3, r0, #32
 8015d26:	280a      	cmp	r0, #10
 8015d28:	600b      	str	r3, [r1, #0]
 8015d2a:	491b      	ldr	r1, [pc, #108]	@ (8015d98 <__b2d+0x90>)
 8015d2c:	dc15      	bgt.n	8015d5a <__b2d+0x52>
 8015d2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015d32:	fa22 f30c 	lsr.w	r3, r2, ip
 8015d36:	45b8      	cmp	r8, r7
 8015d38:	ea43 0501 	orr.w	r5, r3, r1
 8015d3c:	bf34      	ite	cc
 8015d3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015d42:	2300      	movcs	r3, #0
 8015d44:	3015      	adds	r0, #21
 8015d46:	fa02 f000 	lsl.w	r0, r2, r0
 8015d4a:	fa23 f30c 	lsr.w	r3, r3, ip
 8015d4e:	4303      	orrs	r3, r0
 8015d50:	461c      	mov	r4, r3
 8015d52:	ec45 4b10 	vmov	d0, r4, r5
 8015d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d5a:	45b8      	cmp	r8, r7
 8015d5c:	bf3a      	itte	cc
 8015d5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015d62:	f1a6 0708 	subcc.w	r7, r6, #8
 8015d66:	2300      	movcs	r3, #0
 8015d68:	380b      	subs	r0, #11
 8015d6a:	d012      	beq.n	8015d92 <__b2d+0x8a>
 8015d6c:	f1c0 0120 	rsb	r1, r0, #32
 8015d70:	fa23 f401 	lsr.w	r4, r3, r1
 8015d74:	4082      	lsls	r2, r0
 8015d76:	4322      	orrs	r2, r4
 8015d78:	4547      	cmp	r7, r8
 8015d7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8015d7e:	bf8c      	ite	hi
 8015d80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015d84:	2200      	movls	r2, #0
 8015d86:	4083      	lsls	r3, r0
 8015d88:	40ca      	lsrs	r2, r1
 8015d8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8015d8e:	4313      	orrs	r3, r2
 8015d90:	e7de      	b.n	8015d50 <__b2d+0x48>
 8015d92:	ea42 0501 	orr.w	r5, r2, r1
 8015d96:	e7db      	b.n	8015d50 <__b2d+0x48>
 8015d98:	3ff00000 	.word	0x3ff00000

08015d9c <__d2b>:
 8015d9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015da0:	460f      	mov	r7, r1
 8015da2:	2101      	movs	r1, #1
 8015da4:	ec59 8b10 	vmov	r8, r9, d0
 8015da8:	4616      	mov	r6, r2
 8015daa:	f7ff fc1b 	bl	80155e4 <_Balloc>
 8015dae:	4604      	mov	r4, r0
 8015db0:	b930      	cbnz	r0, 8015dc0 <__d2b+0x24>
 8015db2:	4602      	mov	r2, r0
 8015db4:	4b23      	ldr	r3, [pc, #140]	@ (8015e44 <__d2b+0xa8>)
 8015db6:	4824      	ldr	r0, [pc, #144]	@ (8015e48 <__d2b+0xac>)
 8015db8:	f240 310f 	movw	r1, #783	@ 0x30f
 8015dbc:	f7fe f9c2 	bl	8014144 <__assert_func>
 8015dc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015dc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015dc8:	b10d      	cbz	r5, 8015dce <__d2b+0x32>
 8015dca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015dce:	9301      	str	r3, [sp, #4]
 8015dd0:	f1b8 0300 	subs.w	r3, r8, #0
 8015dd4:	d023      	beq.n	8015e1e <__d2b+0x82>
 8015dd6:	4668      	mov	r0, sp
 8015dd8:	9300      	str	r3, [sp, #0]
 8015dda:	f7ff fd14 	bl	8015806 <__lo0bits>
 8015dde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015de2:	b1d0      	cbz	r0, 8015e1a <__d2b+0x7e>
 8015de4:	f1c0 0320 	rsb	r3, r0, #32
 8015de8:	fa02 f303 	lsl.w	r3, r2, r3
 8015dec:	430b      	orrs	r3, r1
 8015dee:	40c2      	lsrs	r2, r0
 8015df0:	6163      	str	r3, [r4, #20]
 8015df2:	9201      	str	r2, [sp, #4]
 8015df4:	9b01      	ldr	r3, [sp, #4]
 8015df6:	61a3      	str	r3, [r4, #24]
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	bf0c      	ite	eq
 8015dfc:	2201      	moveq	r2, #1
 8015dfe:	2202      	movne	r2, #2
 8015e00:	6122      	str	r2, [r4, #16]
 8015e02:	b1a5      	cbz	r5, 8015e2e <__d2b+0x92>
 8015e04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015e08:	4405      	add	r5, r0
 8015e0a:	603d      	str	r5, [r7, #0]
 8015e0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015e10:	6030      	str	r0, [r6, #0]
 8015e12:	4620      	mov	r0, r4
 8015e14:	b003      	add	sp, #12
 8015e16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e1a:	6161      	str	r1, [r4, #20]
 8015e1c:	e7ea      	b.n	8015df4 <__d2b+0x58>
 8015e1e:	a801      	add	r0, sp, #4
 8015e20:	f7ff fcf1 	bl	8015806 <__lo0bits>
 8015e24:	9b01      	ldr	r3, [sp, #4]
 8015e26:	6163      	str	r3, [r4, #20]
 8015e28:	3020      	adds	r0, #32
 8015e2a:	2201      	movs	r2, #1
 8015e2c:	e7e8      	b.n	8015e00 <__d2b+0x64>
 8015e2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015e32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015e36:	6038      	str	r0, [r7, #0]
 8015e38:	6918      	ldr	r0, [r3, #16]
 8015e3a:	f7ff fcc5 	bl	80157c8 <__hi0bits>
 8015e3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015e42:	e7e5      	b.n	8015e10 <__d2b+0x74>
 8015e44:	08019f33 	.word	0x08019f33
 8015e48:	08019fa4 	.word	0x08019fa4

08015e4c <__ratio>:
 8015e4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e50:	4688      	mov	r8, r1
 8015e52:	4669      	mov	r1, sp
 8015e54:	4681      	mov	r9, r0
 8015e56:	f7ff ff57 	bl	8015d08 <__b2d>
 8015e5a:	a901      	add	r1, sp, #4
 8015e5c:	4640      	mov	r0, r8
 8015e5e:	ec55 4b10 	vmov	r4, r5, d0
 8015e62:	f7ff ff51 	bl	8015d08 <__b2d>
 8015e66:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015e6a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8015e6e:	1ad2      	subs	r2, r2, r3
 8015e70:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015e74:	1a5b      	subs	r3, r3, r1
 8015e76:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8015e7a:	ec57 6b10 	vmov	r6, r7, d0
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	bfd6      	itet	le
 8015e82:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015e86:	462a      	movgt	r2, r5
 8015e88:	463a      	movle	r2, r7
 8015e8a:	46ab      	mov	fp, r5
 8015e8c:	46a2      	mov	sl, r4
 8015e8e:	bfce      	itee	gt
 8015e90:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8015e94:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8015e98:	ee00 3a90 	vmovle	s1, r3
 8015e9c:	ec4b ab17 	vmov	d7, sl, fp
 8015ea0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8015ea4:	b003      	add	sp, #12
 8015ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015eaa <__copybits>:
 8015eaa:	3901      	subs	r1, #1
 8015eac:	b570      	push	{r4, r5, r6, lr}
 8015eae:	1149      	asrs	r1, r1, #5
 8015eb0:	6914      	ldr	r4, [r2, #16]
 8015eb2:	3101      	adds	r1, #1
 8015eb4:	f102 0314 	add.w	r3, r2, #20
 8015eb8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015ebc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015ec0:	1f05      	subs	r5, r0, #4
 8015ec2:	42a3      	cmp	r3, r4
 8015ec4:	d30c      	bcc.n	8015ee0 <__copybits+0x36>
 8015ec6:	1aa3      	subs	r3, r4, r2
 8015ec8:	3b11      	subs	r3, #17
 8015eca:	f023 0303 	bic.w	r3, r3, #3
 8015ece:	3211      	adds	r2, #17
 8015ed0:	42a2      	cmp	r2, r4
 8015ed2:	bf88      	it	hi
 8015ed4:	2300      	movhi	r3, #0
 8015ed6:	4418      	add	r0, r3
 8015ed8:	2300      	movs	r3, #0
 8015eda:	4288      	cmp	r0, r1
 8015edc:	d305      	bcc.n	8015eea <__copybits+0x40>
 8015ede:	bd70      	pop	{r4, r5, r6, pc}
 8015ee0:	f853 6b04 	ldr.w	r6, [r3], #4
 8015ee4:	f845 6f04 	str.w	r6, [r5, #4]!
 8015ee8:	e7eb      	b.n	8015ec2 <__copybits+0x18>
 8015eea:	f840 3b04 	str.w	r3, [r0], #4
 8015eee:	e7f4      	b.n	8015eda <__copybits+0x30>

08015ef0 <__any_on>:
 8015ef0:	f100 0214 	add.w	r2, r0, #20
 8015ef4:	6900      	ldr	r0, [r0, #16]
 8015ef6:	114b      	asrs	r3, r1, #5
 8015ef8:	4298      	cmp	r0, r3
 8015efa:	b510      	push	{r4, lr}
 8015efc:	db11      	blt.n	8015f22 <__any_on+0x32>
 8015efe:	dd0a      	ble.n	8015f16 <__any_on+0x26>
 8015f00:	f011 011f 	ands.w	r1, r1, #31
 8015f04:	d007      	beq.n	8015f16 <__any_on+0x26>
 8015f06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015f0a:	fa24 f001 	lsr.w	r0, r4, r1
 8015f0e:	fa00 f101 	lsl.w	r1, r0, r1
 8015f12:	428c      	cmp	r4, r1
 8015f14:	d10b      	bne.n	8015f2e <__any_on+0x3e>
 8015f16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015f1a:	4293      	cmp	r3, r2
 8015f1c:	d803      	bhi.n	8015f26 <__any_on+0x36>
 8015f1e:	2000      	movs	r0, #0
 8015f20:	bd10      	pop	{r4, pc}
 8015f22:	4603      	mov	r3, r0
 8015f24:	e7f7      	b.n	8015f16 <__any_on+0x26>
 8015f26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015f2a:	2900      	cmp	r1, #0
 8015f2c:	d0f5      	beq.n	8015f1a <__any_on+0x2a>
 8015f2e:	2001      	movs	r0, #1
 8015f30:	e7f6      	b.n	8015f20 <__any_on+0x30>

08015f32 <__ascii_wctomb>:
 8015f32:	4603      	mov	r3, r0
 8015f34:	4608      	mov	r0, r1
 8015f36:	b141      	cbz	r1, 8015f4a <__ascii_wctomb+0x18>
 8015f38:	2aff      	cmp	r2, #255	@ 0xff
 8015f3a:	d904      	bls.n	8015f46 <__ascii_wctomb+0x14>
 8015f3c:	228a      	movs	r2, #138	@ 0x8a
 8015f3e:	601a      	str	r2, [r3, #0]
 8015f40:	f04f 30ff 	mov.w	r0, #4294967295
 8015f44:	4770      	bx	lr
 8015f46:	700a      	strb	r2, [r1, #0]
 8015f48:	2001      	movs	r0, #1
 8015f4a:	4770      	bx	lr

08015f4c <__ssputs_r>:
 8015f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f50:	688e      	ldr	r6, [r1, #8]
 8015f52:	461f      	mov	r7, r3
 8015f54:	42be      	cmp	r6, r7
 8015f56:	680b      	ldr	r3, [r1, #0]
 8015f58:	4682      	mov	sl, r0
 8015f5a:	460c      	mov	r4, r1
 8015f5c:	4690      	mov	r8, r2
 8015f5e:	d82d      	bhi.n	8015fbc <__ssputs_r+0x70>
 8015f60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015f64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015f68:	d026      	beq.n	8015fb8 <__ssputs_r+0x6c>
 8015f6a:	6965      	ldr	r5, [r4, #20]
 8015f6c:	6909      	ldr	r1, [r1, #16]
 8015f6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015f72:	eba3 0901 	sub.w	r9, r3, r1
 8015f76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015f7a:	1c7b      	adds	r3, r7, #1
 8015f7c:	444b      	add	r3, r9
 8015f7e:	106d      	asrs	r5, r5, #1
 8015f80:	429d      	cmp	r5, r3
 8015f82:	bf38      	it	cc
 8015f84:	461d      	movcc	r5, r3
 8015f86:	0553      	lsls	r3, r2, #21
 8015f88:	d527      	bpl.n	8015fda <__ssputs_r+0x8e>
 8015f8a:	4629      	mov	r1, r5
 8015f8c:	f7ff fa8c 	bl	80154a8 <_malloc_r>
 8015f90:	4606      	mov	r6, r0
 8015f92:	b360      	cbz	r0, 8015fee <__ssputs_r+0xa2>
 8015f94:	6921      	ldr	r1, [r4, #16]
 8015f96:	464a      	mov	r2, r9
 8015f98:	f7fe f8b5 	bl	8014106 <memcpy>
 8015f9c:	89a3      	ldrh	r3, [r4, #12]
 8015f9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015fa6:	81a3      	strh	r3, [r4, #12]
 8015fa8:	6126      	str	r6, [r4, #16]
 8015faa:	6165      	str	r5, [r4, #20]
 8015fac:	444e      	add	r6, r9
 8015fae:	eba5 0509 	sub.w	r5, r5, r9
 8015fb2:	6026      	str	r6, [r4, #0]
 8015fb4:	60a5      	str	r5, [r4, #8]
 8015fb6:	463e      	mov	r6, r7
 8015fb8:	42be      	cmp	r6, r7
 8015fba:	d900      	bls.n	8015fbe <__ssputs_r+0x72>
 8015fbc:	463e      	mov	r6, r7
 8015fbe:	6820      	ldr	r0, [r4, #0]
 8015fc0:	4632      	mov	r2, r6
 8015fc2:	4641      	mov	r1, r8
 8015fc4:	f000 fd69 	bl	8016a9a <memmove>
 8015fc8:	68a3      	ldr	r3, [r4, #8]
 8015fca:	1b9b      	subs	r3, r3, r6
 8015fcc:	60a3      	str	r3, [r4, #8]
 8015fce:	6823      	ldr	r3, [r4, #0]
 8015fd0:	4433      	add	r3, r6
 8015fd2:	6023      	str	r3, [r4, #0]
 8015fd4:	2000      	movs	r0, #0
 8015fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fda:	462a      	mov	r2, r5
 8015fdc:	f000 fda3 	bl	8016b26 <_realloc_r>
 8015fe0:	4606      	mov	r6, r0
 8015fe2:	2800      	cmp	r0, #0
 8015fe4:	d1e0      	bne.n	8015fa8 <__ssputs_r+0x5c>
 8015fe6:	6921      	ldr	r1, [r4, #16]
 8015fe8:	4650      	mov	r0, sl
 8015fea:	f7fe feaf 	bl	8014d4c <_free_r>
 8015fee:	230c      	movs	r3, #12
 8015ff0:	f8ca 3000 	str.w	r3, [sl]
 8015ff4:	89a3      	ldrh	r3, [r4, #12]
 8015ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ffa:	81a3      	strh	r3, [r4, #12]
 8015ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8016000:	e7e9      	b.n	8015fd6 <__ssputs_r+0x8a>
	...

08016004 <_svfiprintf_r>:
 8016004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016008:	4698      	mov	r8, r3
 801600a:	898b      	ldrh	r3, [r1, #12]
 801600c:	061b      	lsls	r3, r3, #24
 801600e:	b09d      	sub	sp, #116	@ 0x74
 8016010:	4607      	mov	r7, r0
 8016012:	460d      	mov	r5, r1
 8016014:	4614      	mov	r4, r2
 8016016:	d510      	bpl.n	801603a <_svfiprintf_r+0x36>
 8016018:	690b      	ldr	r3, [r1, #16]
 801601a:	b973      	cbnz	r3, 801603a <_svfiprintf_r+0x36>
 801601c:	2140      	movs	r1, #64	@ 0x40
 801601e:	f7ff fa43 	bl	80154a8 <_malloc_r>
 8016022:	6028      	str	r0, [r5, #0]
 8016024:	6128      	str	r0, [r5, #16]
 8016026:	b930      	cbnz	r0, 8016036 <_svfiprintf_r+0x32>
 8016028:	230c      	movs	r3, #12
 801602a:	603b      	str	r3, [r7, #0]
 801602c:	f04f 30ff 	mov.w	r0, #4294967295
 8016030:	b01d      	add	sp, #116	@ 0x74
 8016032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016036:	2340      	movs	r3, #64	@ 0x40
 8016038:	616b      	str	r3, [r5, #20]
 801603a:	2300      	movs	r3, #0
 801603c:	9309      	str	r3, [sp, #36]	@ 0x24
 801603e:	2320      	movs	r3, #32
 8016040:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016044:	f8cd 800c 	str.w	r8, [sp, #12]
 8016048:	2330      	movs	r3, #48	@ 0x30
 801604a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80161e8 <_svfiprintf_r+0x1e4>
 801604e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016052:	f04f 0901 	mov.w	r9, #1
 8016056:	4623      	mov	r3, r4
 8016058:	469a      	mov	sl, r3
 801605a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801605e:	b10a      	cbz	r2, 8016064 <_svfiprintf_r+0x60>
 8016060:	2a25      	cmp	r2, #37	@ 0x25
 8016062:	d1f9      	bne.n	8016058 <_svfiprintf_r+0x54>
 8016064:	ebba 0b04 	subs.w	fp, sl, r4
 8016068:	d00b      	beq.n	8016082 <_svfiprintf_r+0x7e>
 801606a:	465b      	mov	r3, fp
 801606c:	4622      	mov	r2, r4
 801606e:	4629      	mov	r1, r5
 8016070:	4638      	mov	r0, r7
 8016072:	f7ff ff6b 	bl	8015f4c <__ssputs_r>
 8016076:	3001      	adds	r0, #1
 8016078:	f000 80a7 	beq.w	80161ca <_svfiprintf_r+0x1c6>
 801607c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801607e:	445a      	add	r2, fp
 8016080:	9209      	str	r2, [sp, #36]	@ 0x24
 8016082:	f89a 3000 	ldrb.w	r3, [sl]
 8016086:	2b00      	cmp	r3, #0
 8016088:	f000 809f 	beq.w	80161ca <_svfiprintf_r+0x1c6>
 801608c:	2300      	movs	r3, #0
 801608e:	f04f 32ff 	mov.w	r2, #4294967295
 8016092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016096:	f10a 0a01 	add.w	sl, sl, #1
 801609a:	9304      	str	r3, [sp, #16]
 801609c:	9307      	str	r3, [sp, #28]
 801609e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80160a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80160a4:	4654      	mov	r4, sl
 80160a6:	2205      	movs	r2, #5
 80160a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160ac:	484e      	ldr	r0, [pc, #312]	@ (80161e8 <_svfiprintf_r+0x1e4>)
 80160ae:	f7ea f927 	bl	8000300 <memchr>
 80160b2:	9a04      	ldr	r2, [sp, #16]
 80160b4:	b9d8      	cbnz	r0, 80160ee <_svfiprintf_r+0xea>
 80160b6:	06d0      	lsls	r0, r2, #27
 80160b8:	bf44      	itt	mi
 80160ba:	2320      	movmi	r3, #32
 80160bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80160c0:	0711      	lsls	r1, r2, #28
 80160c2:	bf44      	itt	mi
 80160c4:	232b      	movmi	r3, #43	@ 0x2b
 80160c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80160ca:	f89a 3000 	ldrb.w	r3, [sl]
 80160ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80160d0:	d015      	beq.n	80160fe <_svfiprintf_r+0xfa>
 80160d2:	9a07      	ldr	r2, [sp, #28]
 80160d4:	4654      	mov	r4, sl
 80160d6:	2000      	movs	r0, #0
 80160d8:	f04f 0c0a 	mov.w	ip, #10
 80160dc:	4621      	mov	r1, r4
 80160de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80160e2:	3b30      	subs	r3, #48	@ 0x30
 80160e4:	2b09      	cmp	r3, #9
 80160e6:	d94b      	bls.n	8016180 <_svfiprintf_r+0x17c>
 80160e8:	b1b0      	cbz	r0, 8016118 <_svfiprintf_r+0x114>
 80160ea:	9207      	str	r2, [sp, #28]
 80160ec:	e014      	b.n	8016118 <_svfiprintf_r+0x114>
 80160ee:	eba0 0308 	sub.w	r3, r0, r8
 80160f2:	fa09 f303 	lsl.w	r3, r9, r3
 80160f6:	4313      	orrs	r3, r2
 80160f8:	9304      	str	r3, [sp, #16]
 80160fa:	46a2      	mov	sl, r4
 80160fc:	e7d2      	b.n	80160a4 <_svfiprintf_r+0xa0>
 80160fe:	9b03      	ldr	r3, [sp, #12]
 8016100:	1d19      	adds	r1, r3, #4
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	9103      	str	r1, [sp, #12]
 8016106:	2b00      	cmp	r3, #0
 8016108:	bfbb      	ittet	lt
 801610a:	425b      	neglt	r3, r3
 801610c:	f042 0202 	orrlt.w	r2, r2, #2
 8016110:	9307      	strge	r3, [sp, #28]
 8016112:	9307      	strlt	r3, [sp, #28]
 8016114:	bfb8      	it	lt
 8016116:	9204      	strlt	r2, [sp, #16]
 8016118:	7823      	ldrb	r3, [r4, #0]
 801611a:	2b2e      	cmp	r3, #46	@ 0x2e
 801611c:	d10a      	bne.n	8016134 <_svfiprintf_r+0x130>
 801611e:	7863      	ldrb	r3, [r4, #1]
 8016120:	2b2a      	cmp	r3, #42	@ 0x2a
 8016122:	d132      	bne.n	801618a <_svfiprintf_r+0x186>
 8016124:	9b03      	ldr	r3, [sp, #12]
 8016126:	1d1a      	adds	r2, r3, #4
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	9203      	str	r2, [sp, #12]
 801612c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016130:	3402      	adds	r4, #2
 8016132:	9305      	str	r3, [sp, #20]
 8016134:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80161f8 <_svfiprintf_r+0x1f4>
 8016138:	7821      	ldrb	r1, [r4, #0]
 801613a:	2203      	movs	r2, #3
 801613c:	4650      	mov	r0, sl
 801613e:	f7ea f8df 	bl	8000300 <memchr>
 8016142:	b138      	cbz	r0, 8016154 <_svfiprintf_r+0x150>
 8016144:	9b04      	ldr	r3, [sp, #16]
 8016146:	eba0 000a 	sub.w	r0, r0, sl
 801614a:	2240      	movs	r2, #64	@ 0x40
 801614c:	4082      	lsls	r2, r0
 801614e:	4313      	orrs	r3, r2
 8016150:	3401      	adds	r4, #1
 8016152:	9304      	str	r3, [sp, #16]
 8016154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016158:	4824      	ldr	r0, [pc, #144]	@ (80161ec <_svfiprintf_r+0x1e8>)
 801615a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801615e:	2206      	movs	r2, #6
 8016160:	f7ea f8ce 	bl	8000300 <memchr>
 8016164:	2800      	cmp	r0, #0
 8016166:	d036      	beq.n	80161d6 <_svfiprintf_r+0x1d2>
 8016168:	4b21      	ldr	r3, [pc, #132]	@ (80161f0 <_svfiprintf_r+0x1ec>)
 801616a:	bb1b      	cbnz	r3, 80161b4 <_svfiprintf_r+0x1b0>
 801616c:	9b03      	ldr	r3, [sp, #12]
 801616e:	3307      	adds	r3, #7
 8016170:	f023 0307 	bic.w	r3, r3, #7
 8016174:	3308      	adds	r3, #8
 8016176:	9303      	str	r3, [sp, #12]
 8016178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801617a:	4433      	add	r3, r6
 801617c:	9309      	str	r3, [sp, #36]	@ 0x24
 801617e:	e76a      	b.n	8016056 <_svfiprintf_r+0x52>
 8016180:	fb0c 3202 	mla	r2, ip, r2, r3
 8016184:	460c      	mov	r4, r1
 8016186:	2001      	movs	r0, #1
 8016188:	e7a8      	b.n	80160dc <_svfiprintf_r+0xd8>
 801618a:	2300      	movs	r3, #0
 801618c:	3401      	adds	r4, #1
 801618e:	9305      	str	r3, [sp, #20]
 8016190:	4619      	mov	r1, r3
 8016192:	f04f 0c0a 	mov.w	ip, #10
 8016196:	4620      	mov	r0, r4
 8016198:	f810 2b01 	ldrb.w	r2, [r0], #1
 801619c:	3a30      	subs	r2, #48	@ 0x30
 801619e:	2a09      	cmp	r2, #9
 80161a0:	d903      	bls.n	80161aa <_svfiprintf_r+0x1a6>
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d0c6      	beq.n	8016134 <_svfiprintf_r+0x130>
 80161a6:	9105      	str	r1, [sp, #20]
 80161a8:	e7c4      	b.n	8016134 <_svfiprintf_r+0x130>
 80161aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80161ae:	4604      	mov	r4, r0
 80161b0:	2301      	movs	r3, #1
 80161b2:	e7f0      	b.n	8016196 <_svfiprintf_r+0x192>
 80161b4:	ab03      	add	r3, sp, #12
 80161b6:	9300      	str	r3, [sp, #0]
 80161b8:	462a      	mov	r2, r5
 80161ba:	4b0e      	ldr	r3, [pc, #56]	@ (80161f4 <_svfiprintf_r+0x1f0>)
 80161bc:	a904      	add	r1, sp, #16
 80161be:	4638      	mov	r0, r7
 80161c0:	f7fc ff1a 	bl	8012ff8 <_printf_float>
 80161c4:	1c42      	adds	r2, r0, #1
 80161c6:	4606      	mov	r6, r0
 80161c8:	d1d6      	bne.n	8016178 <_svfiprintf_r+0x174>
 80161ca:	89ab      	ldrh	r3, [r5, #12]
 80161cc:	065b      	lsls	r3, r3, #25
 80161ce:	f53f af2d 	bmi.w	801602c <_svfiprintf_r+0x28>
 80161d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80161d4:	e72c      	b.n	8016030 <_svfiprintf_r+0x2c>
 80161d6:	ab03      	add	r3, sp, #12
 80161d8:	9300      	str	r3, [sp, #0]
 80161da:	462a      	mov	r2, r5
 80161dc:	4b05      	ldr	r3, [pc, #20]	@ (80161f4 <_svfiprintf_r+0x1f0>)
 80161de:	a904      	add	r1, sp, #16
 80161e0:	4638      	mov	r0, r7
 80161e2:	f7fd f991 	bl	8013508 <_printf_i>
 80161e6:	e7ed      	b.n	80161c4 <_svfiprintf_r+0x1c0>
 80161e8:	08019ffd 	.word	0x08019ffd
 80161ec:	0801a007 	.word	0x0801a007
 80161f0:	08012ff9 	.word	0x08012ff9
 80161f4:	08015f4d 	.word	0x08015f4d
 80161f8:	0801a003 	.word	0x0801a003

080161fc <_sungetc_r>:
 80161fc:	b538      	push	{r3, r4, r5, lr}
 80161fe:	1c4b      	adds	r3, r1, #1
 8016200:	4614      	mov	r4, r2
 8016202:	d103      	bne.n	801620c <_sungetc_r+0x10>
 8016204:	f04f 35ff 	mov.w	r5, #4294967295
 8016208:	4628      	mov	r0, r5
 801620a:	bd38      	pop	{r3, r4, r5, pc}
 801620c:	8993      	ldrh	r3, [r2, #12]
 801620e:	f023 0320 	bic.w	r3, r3, #32
 8016212:	8193      	strh	r3, [r2, #12]
 8016214:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016216:	6852      	ldr	r2, [r2, #4]
 8016218:	b2cd      	uxtb	r5, r1
 801621a:	b18b      	cbz	r3, 8016240 <_sungetc_r+0x44>
 801621c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801621e:	4293      	cmp	r3, r2
 8016220:	dd08      	ble.n	8016234 <_sungetc_r+0x38>
 8016222:	6823      	ldr	r3, [r4, #0]
 8016224:	1e5a      	subs	r2, r3, #1
 8016226:	6022      	str	r2, [r4, #0]
 8016228:	f803 5c01 	strb.w	r5, [r3, #-1]
 801622c:	6863      	ldr	r3, [r4, #4]
 801622e:	3301      	adds	r3, #1
 8016230:	6063      	str	r3, [r4, #4]
 8016232:	e7e9      	b.n	8016208 <_sungetc_r+0xc>
 8016234:	4621      	mov	r1, r4
 8016236:	f000 fbf6 	bl	8016a26 <__submore>
 801623a:	2800      	cmp	r0, #0
 801623c:	d0f1      	beq.n	8016222 <_sungetc_r+0x26>
 801623e:	e7e1      	b.n	8016204 <_sungetc_r+0x8>
 8016240:	6921      	ldr	r1, [r4, #16]
 8016242:	6823      	ldr	r3, [r4, #0]
 8016244:	b151      	cbz	r1, 801625c <_sungetc_r+0x60>
 8016246:	4299      	cmp	r1, r3
 8016248:	d208      	bcs.n	801625c <_sungetc_r+0x60>
 801624a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801624e:	42a9      	cmp	r1, r5
 8016250:	d104      	bne.n	801625c <_sungetc_r+0x60>
 8016252:	3b01      	subs	r3, #1
 8016254:	3201      	adds	r2, #1
 8016256:	6023      	str	r3, [r4, #0]
 8016258:	6062      	str	r2, [r4, #4]
 801625a:	e7d5      	b.n	8016208 <_sungetc_r+0xc>
 801625c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8016260:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016264:	6363      	str	r3, [r4, #52]	@ 0x34
 8016266:	2303      	movs	r3, #3
 8016268:	63a3      	str	r3, [r4, #56]	@ 0x38
 801626a:	4623      	mov	r3, r4
 801626c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016270:	6023      	str	r3, [r4, #0]
 8016272:	2301      	movs	r3, #1
 8016274:	e7dc      	b.n	8016230 <_sungetc_r+0x34>

08016276 <__ssrefill_r>:
 8016276:	b510      	push	{r4, lr}
 8016278:	460c      	mov	r4, r1
 801627a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801627c:	b169      	cbz	r1, 801629a <__ssrefill_r+0x24>
 801627e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016282:	4299      	cmp	r1, r3
 8016284:	d001      	beq.n	801628a <__ssrefill_r+0x14>
 8016286:	f7fe fd61 	bl	8014d4c <_free_r>
 801628a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801628c:	6063      	str	r3, [r4, #4]
 801628e:	2000      	movs	r0, #0
 8016290:	6360      	str	r0, [r4, #52]	@ 0x34
 8016292:	b113      	cbz	r3, 801629a <__ssrefill_r+0x24>
 8016294:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016296:	6023      	str	r3, [r4, #0]
 8016298:	bd10      	pop	{r4, pc}
 801629a:	6923      	ldr	r3, [r4, #16]
 801629c:	6023      	str	r3, [r4, #0]
 801629e:	2300      	movs	r3, #0
 80162a0:	6063      	str	r3, [r4, #4]
 80162a2:	89a3      	ldrh	r3, [r4, #12]
 80162a4:	f043 0320 	orr.w	r3, r3, #32
 80162a8:	81a3      	strh	r3, [r4, #12]
 80162aa:	f04f 30ff 	mov.w	r0, #4294967295
 80162ae:	e7f3      	b.n	8016298 <__ssrefill_r+0x22>

080162b0 <__ssvfiscanf_r>:
 80162b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162b4:	460c      	mov	r4, r1
 80162b6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80162ba:	2100      	movs	r1, #0
 80162bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80162c0:	49a6      	ldr	r1, [pc, #664]	@ (801655c <__ssvfiscanf_r+0x2ac>)
 80162c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80162c4:	f10d 0804 	add.w	r8, sp, #4
 80162c8:	49a5      	ldr	r1, [pc, #660]	@ (8016560 <__ssvfiscanf_r+0x2b0>)
 80162ca:	4fa6      	ldr	r7, [pc, #664]	@ (8016564 <__ssvfiscanf_r+0x2b4>)
 80162cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80162d0:	4606      	mov	r6, r0
 80162d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80162d4:	9300      	str	r3, [sp, #0]
 80162d6:	f892 9000 	ldrb.w	r9, [r2]
 80162da:	f1b9 0f00 	cmp.w	r9, #0
 80162de:	f000 8158 	beq.w	8016592 <__ssvfiscanf_r+0x2e2>
 80162e2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80162e6:	f013 0308 	ands.w	r3, r3, #8
 80162ea:	f102 0501 	add.w	r5, r2, #1
 80162ee:	d019      	beq.n	8016324 <__ssvfiscanf_r+0x74>
 80162f0:	6863      	ldr	r3, [r4, #4]
 80162f2:	2b00      	cmp	r3, #0
 80162f4:	dd0f      	ble.n	8016316 <__ssvfiscanf_r+0x66>
 80162f6:	6823      	ldr	r3, [r4, #0]
 80162f8:	781a      	ldrb	r2, [r3, #0]
 80162fa:	5cba      	ldrb	r2, [r7, r2]
 80162fc:	0712      	lsls	r2, r2, #28
 80162fe:	d401      	bmi.n	8016304 <__ssvfiscanf_r+0x54>
 8016300:	462a      	mov	r2, r5
 8016302:	e7e8      	b.n	80162d6 <__ssvfiscanf_r+0x26>
 8016304:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016306:	3201      	adds	r2, #1
 8016308:	9245      	str	r2, [sp, #276]	@ 0x114
 801630a:	6862      	ldr	r2, [r4, #4]
 801630c:	3301      	adds	r3, #1
 801630e:	3a01      	subs	r2, #1
 8016310:	6062      	str	r2, [r4, #4]
 8016312:	6023      	str	r3, [r4, #0]
 8016314:	e7ec      	b.n	80162f0 <__ssvfiscanf_r+0x40>
 8016316:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016318:	4621      	mov	r1, r4
 801631a:	4630      	mov	r0, r6
 801631c:	4798      	blx	r3
 801631e:	2800      	cmp	r0, #0
 8016320:	d0e9      	beq.n	80162f6 <__ssvfiscanf_r+0x46>
 8016322:	e7ed      	b.n	8016300 <__ssvfiscanf_r+0x50>
 8016324:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8016328:	f040 8085 	bne.w	8016436 <__ssvfiscanf_r+0x186>
 801632c:	9341      	str	r3, [sp, #260]	@ 0x104
 801632e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8016330:	7853      	ldrb	r3, [r2, #1]
 8016332:	2b2a      	cmp	r3, #42	@ 0x2a
 8016334:	bf02      	ittt	eq
 8016336:	2310      	moveq	r3, #16
 8016338:	1c95      	addeq	r5, r2, #2
 801633a:	9341      	streq	r3, [sp, #260]	@ 0x104
 801633c:	220a      	movs	r2, #10
 801633e:	46aa      	mov	sl, r5
 8016340:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8016344:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016348:	2b09      	cmp	r3, #9
 801634a:	d91e      	bls.n	801638a <__ssvfiscanf_r+0xda>
 801634c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8016568 <__ssvfiscanf_r+0x2b8>
 8016350:	2203      	movs	r2, #3
 8016352:	4658      	mov	r0, fp
 8016354:	f7e9 ffd4 	bl	8000300 <memchr>
 8016358:	b138      	cbz	r0, 801636a <__ssvfiscanf_r+0xba>
 801635a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801635c:	eba0 000b 	sub.w	r0, r0, fp
 8016360:	2301      	movs	r3, #1
 8016362:	4083      	lsls	r3, r0
 8016364:	4313      	orrs	r3, r2
 8016366:	9341      	str	r3, [sp, #260]	@ 0x104
 8016368:	4655      	mov	r5, sl
 801636a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801636e:	2b78      	cmp	r3, #120	@ 0x78
 8016370:	d806      	bhi.n	8016380 <__ssvfiscanf_r+0xd0>
 8016372:	2b57      	cmp	r3, #87	@ 0x57
 8016374:	d810      	bhi.n	8016398 <__ssvfiscanf_r+0xe8>
 8016376:	2b25      	cmp	r3, #37	@ 0x25
 8016378:	d05d      	beq.n	8016436 <__ssvfiscanf_r+0x186>
 801637a:	d857      	bhi.n	801642c <__ssvfiscanf_r+0x17c>
 801637c:	2b00      	cmp	r3, #0
 801637e:	d075      	beq.n	801646c <__ssvfiscanf_r+0x1bc>
 8016380:	2303      	movs	r3, #3
 8016382:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016384:	230a      	movs	r3, #10
 8016386:	9342      	str	r3, [sp, #264]	@ 0x108
 8016388:	e088      	b.n	801649c <__ssvfiscanf_r+0x1ec>
 801638a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801638c:	fb02 1103 	mla	r1, r2, r3, r1
 8016390:	3930      	subs	r1, #48	@ 0x30
 8016392:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016394:	4655      	mov	r5, sl
 8016396:	e7d2      	b.n	801633e <__ssvfiscanf_r+0x8e>
 8016398:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801639c:	2a20      	cmp	r2, #32
 801639e:	d8ef      	bhi.n	8016380 <__ssvfiscanf_r+0xd0>
 80163a0:	a101      	add	r1, pc, #4	@ (adr r1, 80163a8 <__ssvfiscanf_r+0xf8>)
 80163a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80163a6:	bf00      	nop
 80163a8:	0801647b 	.word	0x0801647b
 80163ac:	08016381 	.word	0x08016381
 80163b0:	08016381 	.word	0x08016381
 80163b4:	080164d5 	.word	0x080164d5
 80163b8:	08016381 	.word	0x08016381
 80163bc:	08016381 	.word	0x08016381
 80163c0:	08016381 	.word	0x08016381
 80163c4:	08016381 	.word	0x08016381
 80163c8:	08016381 	.word	0x08016381
 80163cc:	08016381 	.word	0x08016381
 80163d0:	08016381 	.word	0x08016381
 80163d4:	080164eb 	.word	0x080164eb
 80163d8:	080164d1 	.word	0x080164d1
 80163dc:	08016433 	.word	0x08016433
 80163e0:	08016433 	.word	0x08016433
 80163e4:	08016433 	.word	0x08016433
 80163e8:	08016381 	.word	0x08016381
 80163ec:	0801648d 	.word	0x0801648d
 80163f0:	08016381 	.word	0x08016381
 80163f4:	08016381 	.word	0x08016381
 80163f8:	08016381 	.word	0x08016381
 80163fc:	08016381 	.word	0x08016381
 8016400:	080164fb 	.word	0x080164fb
 8016404:	08016495 	.word	0x08016495
 8016408:	08016473 	.word	0x08016473
 801640c:	08016381 	.word	0x08016381
 8016410:	08016381 	.word	0x08016381
 8016414:	080164f7 	.word	0x080164f7
 8016418:	08016381 	.word	0x08016381
 801641c:	080164d1 	.word	0x080164d1
 8016420:	08016381 	.word	0x08016381
 8016424:	08016381 	.word	0x08016381
 8016428:	0801647b 	.word	0x0801647b
 801642c:	3b45      	subs	r3, #69	@ 0x45
 801642e:	2b02      	cmp	r3, #2
 8016430:	d8a6      	bhi.n	8016380 <__ssvfiscanf_r+0xd0>
 8016432:	2305      	movs	r3, #5
 8016434:	e031      	b.n	801649a <__ssvfiscanf_r+0x1ea>
 8016436:	6863      	ldr	r3, [r4, #4]
 8016438:	2b00      	cmp	r3, #0
 801643a:	dd0d      	ble.n	8016458 <__ssvfiscanf_r+0x1a8>
 801643c:	6823      	ldr	r3, [r4, #0]
 801643e:	781a      	ldrb	r2, [r3, #0]
 8016440:	454a      	cmp	r2, r9
 8016442:	f040 80a6 	bne.w	8016592 <__ssvfiscanf_r+0x2e2>
 8016446:	3301      	adds	r3, #1
 8016448:	6862      	ldr	r2, [r4, #4]
 801644a:	6023      	str	r3, [r4, #0]
 801644c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801644e:	3a01      	subs	r2, #1
 8016450:	3301      	adds	r3, #1
 8016452:	6062      	str	r2, [r4, #4]
 8016454:	9345      	str	r3, [sp, #276]	@ 0x114
 8016456:	e753      	b.n	8016300 <__ssvfiscanf_r+0x50>
 8016458:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801645a:	4621      	mov	r1, r4
 801645c:	4630      	mov	r0, r6
 801645e:	4798      	blx	r3
 8016460:	2800      	cmp	r0, #0
 8016462:	d0eb      	beq.n	801643c <__ssvfiscanf_r+0x18c>
 8016464:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016466:	2800      	cmp	r0, #0
 8016468:	f040 808b 	bne.w	8016582 <__ssvfiscanf_r+0x2d2>
 801646c:	f04f 30ff 	mov.w	r0, #4294967295
 8016470:	e08b      	b.n	801658a <__ssvfiscanf_r+0x2da>
 8016472:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016474:	f042 0220 	orr.w	r2, r2, #32
 8016478:	9241      	str	r2, [sp, #260]	@ 0x104
 801647a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801647c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016480:	9241      	str	r2, [sp, #260]	@ 0x104
 8016482:	2210      	movs	r2, #16
 8016484:	2b6e      	cmp	r3, #110	@ 0x6e
 8016486:	9242      	str	r2, [sp, #264]	@ 0x108
 8016488:	d902      	bls.n	8016490 <__ssvfiscanf_r+0x1e0>
 801648a:	e005      	b.n	8016498 <__ssvfiscanf_r+0x1e8>
 801648c:	2300      	movs	r3, #0
 801648e:	9342      	str	r3, [sp, #264]	@ 0x108
 8016490:	2303      	movs	r3, #3
 8016492:	e002      	b.n	801649a <__ssvfiscanf_r+0x1ea>
 8016494:	2308      	movs	r3, #8
 8016496:	9342      	str	r3, [sp, #264]	@ 0x108
 8016498:	2304      	movs	r3, #4
 801649a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801649c:	6863      	ldr	r3, [r4, #4]
 801649e:	2b00      	cmp	r3, #0
 80164a0:	dd39      	ble.n	8016516 <__ssvfiscanf_r+0x266>
 80164a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80164a4:	0659      	lsls	r1, r3, #25
 80164a6:	d404      	bmi.n	80164b2 <__ssvfiscanf_r+0x202>
 80164a8:	6823      	ldr	r3, [r4, #0]
 80164aa:	781a      	ldrb	r2, [r3, #0]
 80164ac:	5cba      	ldrb	r2, [r7, r2]
 80164ae:	0712      	lsls	r2, r2, #28
 80164b0:	d438      	bmi.n	8016524 <__ssvfiscanf_r+0x274>
 80164b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80164b4:	2b02      	cmp	r3, #2
 80164b6:	dc47      	bgt.n	8016548 <__ssvfiscanf_r+0x298>
 80164b8:	466b      	mov	r3, sp
 80164ba:	4622      	mov	r2, r4
 80164bc:	a941      	add	r1, sp, #260	@ 0x104
 80164be:	4630      	mov	r0, r6
 80164c0:	f000 f86c 	bl	801659c <_scanf_chars>
 80164c4:	2801      	cmp	r0, #1
 80164c6:	d064      	beq.n	8016592 <__ssvfiscanf_r+0x2e2>
 80164c8:	2802      	cmp	r0, #2
 80164ca:	f47f af19 	bne.w	8016300 <__ssvfiscanf_r+0x50>
 80164ce:	e7c9      	b.n	8016464 <__ssvfiscanf_r+0x1b4>
 80164d0:	220a      	movs	r2, #10
 80164d2:	e7d7      	b.n	8016484 <__ssvfiscanf_r+0x1d4>
 80164d4:	4629      	mov	r1, r5
 80164d6:	4640      	mov	r0, r8
 80164d8:	f000 fa6c 	bl	80169b4 <__sccl>
 80164dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80164de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80164e2:	9341      	str	r3, [sp, #260]	@ 0x104
 80164e4:	4605      	mov	r5, r0
 80164e6:	2301      	movs	r3, #1
 80164e8:	e7d7      	b.n	801649a <__ssvfiscanf_r+0x1ea>
 80164ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80164ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80164f0:	9341      	str	r3, [sp, #260]	@ 0x104
 80164f2:	2300      	movs	r3, #0
 80164f4:	e7d1      	b.n	801649a <__ssvfiscanf_r+0x1ea>
 80164f6:	2302      	movs	r3, #2
 80164f8:	e7cf      	b.n	801649a <__ssvfiscanf_r+0x1ea>
 80164fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80164fc:	06c3      	lsls	r3, r0, #27
 80164fe:	f53f aeff 	bmi.w	8016300 <__ssvfiscanf_r+0x50>
 8016502:	9b00      	ldr	r3, [sp, #0]
 8016504:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016506:	1d19      	adds	r1, r3, #4
 8016508:	9100      	str	r1, [sp, #0]
 801650a:	681b      	ldr	r3, [r3, #0]
 801650c:	07c0      	lsls	r0, r0, #31
 801650e:	bf4c      	ite	mi
 8016510:	801a      	strhmi	r2, [r3, #0]
 8016512:	601a      	strpl	r2, [r3, #0]
 8016514:	e6f4      	b.n	8016300 <__ssvfiscanf_r+0x50>
 8016516:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016518:	4621      	mov	r1, r4
 801651a:	4630      	mov	r0, r6
 801651c:	4798      	blx	r3
 801651e:	2800      	cmp	r0, #0
 8016520:	d0bf      	beq.n	80164a2 <__ssvfiscanf_r+0x1f2>
 8016522:	e79f      	b.n	8016464 <__ssvfiscanf_r+0x1b4>
 8016524:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016526:	3201      	adds	r2, #1
 8016528:	9245      	str	r2, [sp, #276]	@ 0x114
 801652a:	6862      	ldr	r2, [r4, #4]
 801652c:	3a01      	subs	r2, #1
 801652e:	2a00      	cmp	r2, #0
 8016530:	6062      	str	r2, [r4, #4]
 8016532:	dd02      	ble.n	801653a <__ssvfiscanf_r+0x28a>
 8016534:	3301      	adds	r3, #1
 8016536:	6023      	str	r3, [r4, #0]
 8016538:	e7b6      	b.n	80164a8 <__ssvfiscanf_r+0x1f8>
 801653a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801653c:	4621      	mov	r1, r4
 801653e:	4630      	mov	r0, r6
 8016540:	4798      	blx	r3
 8016542:	2800      	cmp	r0, #0
 8016544:	d0b0      	beq.n	80164a8 <__ssvfiscanf_r+0x1f8>
 8016546:	e78d      	b.n	8016464 <__ssvfiscanf_r+0x1b4>
 8016548:	2b04      	cmp	r3, #4
 801654a:	dc0f      	bgt.n	801656c <__ssvfiscanf_r+0x2bc>
 801654c:	466b      	mov	r3, sp
 801654e:	4622      	mov	r2, r4
 8016550:	a941      	add	r1, sp, #260	@ 0x104
 8016552:	4630      	mov	r0, r6
 8016554:	f000 f87c 	bl	8016650 <_scanf_i>
 8016558:	e7b4      	b.n	80164c4 <__ssvfiscanf_r+0x214>
 801655a:	bf00      	nop
 801655c:	080161fd 	.word	0x080161fd
 8016560:	08016277 	.word	0x08016277
 8016564:	0801a081 	.word	0x0801a081
 8016568:	0801a003 	.word	0x0801a003
 801656c:	4b0a      	ldr	r3, [pc, #40]	@ (8016598 <__ssvfiscanf_r+0x2e8>)
 801656e:	2b00      	cmp	r3, #0
 8016570:	f43f aec6 	beq.w	8016300 <__ssvfiscanf_r+0x50>
 8016574:	466b      	mov	r3, sp
 8016576:	4622      	mov	r2, r4
 8016578:	a941      	add	r1, sp, #260	@ 0x104
 801657a:	4630      	mov	r0, r6
 801657c:	f7fd f8e2 	bl	8013744 <_scanf_float>
 8016580:	e7a0      	b.n	80164c4 <__ssvfiscanf_r+0x214>
 8016582:	89a3      	ldrh	r3, [r4, #12]
 8016584:	065b      	lsls	r3, r3, #25
 8016586:	f53f af71 	bmi.w	801646c <__ssvfiscanf_r+0x1bc>
 801658a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801658e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016592:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016594:	e7f9      	b.n	801658a <__ssvfiscanf_r+0x2da>
 8016596:	bf00      	nop
 8016598:	08013745 	.word	0x08013745

0801659c <_scanf_chars>:
 801659c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165a0:	4615      	mov	r5, r2
 80165a2:	688a      	ldr	r2, [r1, #8]
 80165a4:	4680      	mov	r8, r0
 80165a6:	460c      	mov	r4, r1
 80165a8:	b932      	cbnz	r2, 80165b8 <_scanf_chars+0x1c>
 80165aa:	698a      	ldr	r2, [r1, #24]
 80165ac:	2a00      	cmp	r2, #0
 80165ae:	bf14      	ite	ne
 80165b0:	f04f 32ff 	movne.w	r2, #4294967295
 80165b4:	2201      	moveq	r2, #1
 80165b6:	608a      	str	r2, [r1, #8]
 80165b8:	6822      	ldr	r2, [r4, #0]
 80165ba:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801664c <_scanf_chars+0xb0>
 80165be:	06d1      	lsls	r1, r2, #27
 80165c0:	bf5f      	itttt	pl
 80165c2:	681a      	ldrpl	r2, [r3, #0]
 80165c4:	1d11      	addpl	r1, r2, #4
 80165c6:	6019      	strpl	r1, [r3, #0]
 80165c8:	6816      	ldrpl	r6, [r2, #0]
 80165ca:	2700      	movs	r7, #0
 80165cc:	69a0      	ldr	r0, [r4, #24]
 80165ce:	b188      	cbz	r0, 80165f4 <_scanf_chars+0x58>
 80165d0:	2801      	cmp	r0, #1
 80165d2:	d107      	bne.n	80165e4 <_scanf_chars+0x48>
 80165d4:	682b      	ldr	r3, [r5, #0]
 80165d6:	781a      	ldrb	r2, [r3, #0]
 80165d8:	6963      	ldr	r3, [r4, #20]
 80165da:	5c9b      	ldrb	r3, [r3, r2]
 80165dc:	b953      	cbnz	r3, 80165f4 <_scanf_chars+0x58>
 80165de:	2f00      	cmp	r7, #0
 80165e0:	d031      	beq.n	8016646 <_scanf_chars+0xaa>
 80165e2:	e022      	b.n	801662a <_scanf_chars+0x8e>
 80165e4:	2802      	cmp	r0, #2
 80165e6:	d120      	bne.n	801662a <_scanf_chars+0x8e>
 80165e8:	682b      	ldr	r3, [r5, #0]
 80165ea:	781b      	ldrb	r3, [r3, #0]
 80165ec:	f819 3003 	ldrb.w	r3, [r9, r3]
 80165f0:	071b      	lsls	r3, r3, #28
 80165f2:	d41a      	bmi.n	801662a <_scanf_chars+0x8e>
 80165f4:	6823      	ldr	r3, [r4, #0]
 80165f6:	06da      	lsls	r2, r3, #27
 80165f8:	bf5e      	ittt	pl
 80165fa:	682b      	ldrpl	r3, [r5, #0]
 80165fc:	781b      	ldrbpl	r3, [r3, #0]
 80165fe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8016602:	682a      	ldr	r2, [r5, #0]
 8016604:	686b      	ldr	r3, [r5, #4]
 8016606:	3201      	adds	r2, #1
 8016608:	602a      	str	r2, [r5, #0]
 801660a:	68a2      	ldr	r2, [r4, #8]
 801660c:	3b01      	subs	r3, #1
 801660e:	3a01      	subs	r2, #1
 8016610:	606b      	str	r3, [r5, #4]
 8016612:	3701      	adds	r7, #1
 8016614:	60a2      	str	r2, [r4, #8]
 8016616:	b142      	cbz	r2, 801662a <_scanf_chars+0x8e>
 8016618:	2b00      	cmp	r3, #0
 801661a:	dcd7      	bgt.n	80165cc <_scanf_chars+0x30>
 801661c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016620:	4629      	mov	r1, r5
 8016622:	4640      	mov	r0, r8
 8016624:	4798      	blx	r3
 8016626:	2800      	cmp	r0, #0
 8016628:	d0d0      	beq.n	80165cc <_scanf_chars+0x30>
 801662a:	6823      	ldr	r3, [r4, #0]
 801662c:	f013 0310 	ands.w	r3, r3, #16
 8016630:	d105      	bne.n	801663e <_scanf_chars+0xa2>
 8016632:	68e2      	ldr	r2, [r4, #12]
 8016634:	3201      	adds	r2, #1
 8016636:	60e2      	str	r2, [r4, #12]
 8016638:	69a2      	ldr	r2, [r4, #24]
 801663a:	b102      	cbz	r2, 801663e <_scanf_chars+0xa2>
 801663c:	7033      	strb	r3, [r6, #0]
 801663e:	6923      	ldr	r3, [r4, #16]
 8016640:	443b      	add	r3, r7
 8016642:	6123      	str	r3, [r4, #16]
 8016644:	2000      	movs	r0, #0
 8016646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801664a:	bf00      	nop
 801664c:	0801a081 	.word	0x0801a081

08016650 <_scanf_i>:
 8016650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016654:	4698      	mov	r8, r3
 8016656:	4b74      	ldr	r3, [pc, #464]	@ (8016828 <_scanf_i+0x1d8>)
 8016658:	460c      	mov	r4, r1
 801665a:	4682      	mov	sl, r0
 801665c:	4616      	mov	r6, r2
 801665e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016662:	b087      	sub	sp, #28
 8016664:	ab03      	add	r3, sp, #12
 8016666:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801666a:	4b70      	ldr	r3, [pc, #448]	@ (801682c <_scanf_i+0x1dc>)
 801666c:	69a1      	ldr	r1, [r4, #24]
 801666e:	4a70      	ldr	r2, [pc, #448]	@ (8016830 <_scanf_i+0x1e0>)
 8016670:	2903      	cmp	r1, #3
 8016672:	bf08      	it	eq
 8016674:	461a      	moveq	r2, r3
 8016676:	68a3      	ldr	r3, [r4, #8]
 8016678:	9201      	str	r2, [sp, #4]
 801667a:	1e5a      	subs	r2, r3, #1
 801667c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8016680:	bf88      	it	hi
 8016682:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8016686:	4627      	mov	r7, r4
 8016688:	bf82      	ittt	hi
 801668a:	eb03 0905 	addhi.w	r9, r3, r5
 801668e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8016692:	60a3      	strhi	r3, [r4, #8]
 8016694:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016698:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801669c:	bf98      	it	ls
 801669e:	f04f 0900 	movls.w	r9, #0
 80166a2:	6023      	str	r3, [r4, #0]
 80166a4:	463d      	mov	r5, r7
 80166a6:	f04f 0b00 	mov.w	fp, #0
 80166aa:	6831      	ldr	r1, [r6, #0]
 80166ac:	ab03      	add	r3, sp, #12
 80166ae:	7809      	ldrb	r1, [r1, #0]
 80166b0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80166b4:	2202      	movs	r2, #2
 80166b6:	f7e9 fe23 	bl	8000300 <memchr>
 80166ba:	b328      	cbz	r0, 8016708 <_scanf_i+0xb8>
 80166bc:	f1bb 0f01 	cmp.w	fp, #1
 80166c0:	d159      	bne.n	8016776 <_scanf_i+0x126>
 80166c2:	6862      	ldr	r2, [r4, #4]
 80166c4:	b92a      	cbnz	r2, 80166d2 <_scanf_i+0x82>
 80166c6:	6822      	ldr	r2, [r4, #0]
 80166c8:	2108      	movs	r1, #8
 80166ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80166ce:	6061      	str	r1, [r4, #4]
 80166d0:	6022      	str	r2, [r4, #0]
 80166d2:	6822      	ldr	r2, [r4, #0]
 80166d4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80166d8:	6022      	str	r2, [r4, #0]
 80166da:	68a2      	ldr	r2, [r4, #8]
 80166dc:	1e51      	subs	r1, r2, #1
 80166de:	60a1      	str	r1, [r4, #8]
 80166e0:	b192      	cbz	r2, 8016708 <_scanf_i+0xb8>
 80166e2:	6832      	ldr	r2, [r6, #0]
 80166e4:	1c51      	adds	r1, r2, #1
 80166e6:	6031      	str	r1, [r6, #0]
 80166e8:	7812      	ldrb	r2, [r2, #0]
 80166ea:	f805 2b01 	strb.w	r2, [r5], #1
 80166ee:	6872      	ldr	r2, [r6, #4]
 80166f0:	3a01      	subs	r2, #1
 80166f2:	2a00      	cmp	r2, #0
 80166f4:	6072      	str	r2, [r6, #4]
 80166f6:	dc07      	bgt.n	8016708 <_scanf_i+0xb8>
 80166f8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80166fc:	4631      	mov	r1, r6
 80166fe:	4650      	mov	r0, sl
 8016700:	4790      	blx	r2
 8016702:	2800      	cmp	r0, #0
 8016704:	f040 8085 	bne.w	8016812 <_scanf_i+0x1c2>
 8016708:	f10b 0b01 	add.w	fp, fp, #1
 801670c:	f1bb 0f03 	cmp.w	fp, #3
 8016710:	d1cb      	bne.n	80166aa <_scanf_i+0x5a>
 8016712:	6863      	ldr	r3, [r4, #4]
 8016714:	b90b      	cbnz	r3, 801671a <_scanf_i+0xca>
 8016716:	230a      	movs	r3, #10
 8016718:	6063      	str	r3, [r4, #4]
 801671a:	6863      	ldr	r3, [r4, #4]
 801671c:	4945      	ldr	r1, [pc, #276]	@ (8016834 <_scanf_i+0x1e4>)
 801671e:	6960      	ldr	r0, [r4, #20]
 8016720:	1ac9      	subs	r1, r1, r3
 8016722:	f000 f947 	bl	80169b4 <__sccl>
 8016726:	f04f 0b00 	mov.w	fp, #0
 801672a:	68a3      	ldr	r3, [r4, #8]
 801672c:	6822      	ldr	r2, [r4, #0]
 801672e:	2b00      	cmp	r3, #0
 8016730:	d03d      	beq.n	80167ae <_scanf_i+0x15e>
 8016732:	6831      	ldr	r1, [r6, #0]
 8016734:	6960      	ldr	r0, [r4, #20]
 8016736:	f891 c000 	ldrb.w	ip, [r1]
 801673a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801673e:	2800      	cmp	r0, #0
 8016740:	d035      	beq.n	80167ae <_scanf_i+0x15e>
 8016742:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8016746:	d124      	bne.n	8016792 <_scanf_i+0x142>
 8016748:	0510      	lsls	r0, r2, #20
 801674a:	d522      	bpl.n	8016792 <_scanf_i+0x142>
 801674c:	f10b 0b01 	add.w	fp, fp, #1
 8016750:	f1b9 0f00 	cmp.w	r9, #0
 8016754:	d003      	beq.n	801675e <_scanf_i+0x10e>
 8016756:	3301      	adds	r3, #1
 8016758:	f109 39ff 	add.w	r9, r9, #4294967295
 801675c:	60a3      	str	r3, [r4, #8]
 801675e:	6873      	ldr	r3, [r6, #4]
 8016760:	3b01      	subs	r3, #1
 8016762:	2b00      	cmp	r3, #0
 8016764:	6073      	str	r3, [r6, #4]
 8016766:	dd1b      	ble.n	80167a0 <_scanf_i+0x150>
 8016768:	6833      	ldr	r3, [r6, #0]
 801676a:	3301      	adds	r3, #1
 801676c:	6033      	str	r3, [r6, #0]
 801676e:	68a3      	ldr	r3, [r4, #8]
 8016770:	3b01      	subs	r3, #1
 8016772:	60a3      	str	r3, [r4, #8]
 8016774:	e7d9      	b.n	801672a <_scanf_i+0xda>
 8016776:	f1bb 0f02 	cmp.w	fp, #2
 801677a:	d1ae      	bne.n	80166da <_scanf_i+0x8a>
 801677c:	6822      	ldr	r2, [r4, #0]
 801677e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8016782:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8016786:	d1c4      	bne.n	8016712 <_scanf_i+0xc2>
 8016788:	2110      	movs	r1, #16
 801678a:	6061      	str	r1, [r4, #4]
 801678c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8016790:	e7a2      	b.n	80166d8 <_scanf_i+0x88>
 8016792:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8016796:	6022      	str	r2, [r4, #0]
 8016798:	780b      	ldrb	r3, [r1, #0]
 801679a:	f805 3b01 	strb.w	r3, [r5], #1
 801679e:	e7de      	b.n	801675e <_scanf_i+0x10e>
 80167a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80167a4:	4631      	mov	r1, r6
 80167a6:	4650      	mov	r0, sl
 80167a8:	4798      	blx	r3
 80167aa:	2800      	cmp	r0, #0
 80167ac:	d0df      	beq.n	801676e <_scanf_i+0x11e>
 80167ae:	6823      	ldr	r3, [r4, #0]
 80167b0:	05d9      	lsls	r1, r3, #23
 80167b2:	d50d      	bpl.n	80167d0 <_scanf_i+0x180>
 80167b4:	42bd      	cmp	r5, r7
 80167b6:	d909      	bls.n	80167cc <_scanf_i+0x17c>
 80167b8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80167bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80167c0:	4632      	mov	r2, r6
 80167c2:	4650      	mov	r0, sl
 80167c4:	4798      	blx	r3
 80167c6:	f105 39ff 	add.w	r9, r5, #4294967295
 80167ca:	464d      	mov	r5, r9
 80167cc:	42bd      	cmp	r5, r7
 80167ce:	d028      	beq.n	8016822 <_scanf_i+0x1d2>
 80167d0:	6822      	ldr	r2, [r4, #0]
 80167d2:	f012 0210 	ands.w	r2, r2, #16
 80167d6:	d113      	bne.n	8016800 <_scanf_i+0x1b0>
 80167d8:	702a      	strb	r2, [r5, #0]
 80167da:	6863      	ldr	r3, [r4, #4]
 80167dc:	9e01      	ldr	r6, [sp, #4]
 80167de:	4639      	mov	r1, r7
 80167e0:	4650      	mov	r0, sl
 80167e2:	47b0      	blx	r6
 80167e4:	f8d8 3000 	ldr.w	r3, [r8]
 80167e8:	6821      	ldr	r1, [r4, #0]
 80167ea:	1d1a      	adds	r2, r3, #4
 80167ec:	f8c8 2000 	str.w	r2, [r8]
 80167f0:	f011 0f20 	tst.w	r1, #32
 80167f4:	681b      	ldr	r3, [r3, #0]
 80167f6:	d00f      	beq.n	8016818 <_scanf_i+0x1c8>
 80167f8:	6018      	str	r0, [r3, #0]
 80167fa:	68e3      	ldr	r3, [r4, #12]
 80167fc:	3301      	adds	r3, #1
 80167fe:	60e3      	str	r3, [r4, #12]
 8016800:	6923      	ldr	r3, [r4, #16]
 8016802:	1bed      	subs	r5, r5, r7
 8016804:	445d      	add	r5, fp
 8016806:	442b      	add	r3, r5
 8016808:	6123      	str	r3, [r4, #16]
 801680a:	2000      	movs	r0, #0
 801680c:	b007      	add	sp, #28
 801680e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016812:	f04f 0b00 	mov.w	fp, #0
 8016816:	e7ca      	b.n	80167ae <_scanf_i+0x15e>
 8016818:	07ca      	lsls	r2, r1, #31
 801681a:	bf4c      	ite	mi
 801681c:	8018      	strhmi	r0, [r3, #0]
 801681e:	6018      	strpl	r0, [r3, #0]
 8016820:	e7eb      	b.n	80167fa <_scanf_i+0x1aa>
 8016822:	2001      	movs	r0, #1
 8016824:	e7f2      	b.n	801680c <_scanf_i+0x1bc>
 8016826:	bf00      	nop
 8016828:	08019d94 	.word	0x08019d94
 801682c:	08012ead 	.word	0x08012ead
 8016830:	08016c61 	.word	0x08016c61
 8016834:	0801a01e 	.word	0x0801a01e

08016838 <__sflush_r>:
 8016838:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801683c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016840:	0716      	lsls	r6, r2, #28
 8016842:	4605      	mov	r5, r0
 8016844:	460c      	mov	r4, r1
 8016846:	d454      	bmi.n	80168f2 <__sflush_r+0xba>
 8016848:	684b      	ldr	r3, [r1, #4]
 801684a:	2b00      	cmp	r3, #0
 801684c:	dc02      	bgt.n	8016854 <__sflush_r+0x1c>
 801684e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016850:	2b00      	cmp	r3, #0
 8016852:	dd48      	ble.n	80168e6 <__sflush_r+0xae>
 8016854:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016856:	2e00      	cmp	r6, #0
 8016858:	d045      	beq.n	80168e6 <__sflush_r+0xae>
 801685a:	2300      	movs	r3, #0
 801685c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016860:	682f      	ldr	r7, [r5, #0]
 8016862:	6a21      	ldr	r1, [r4, #32]
 8016864:	602b      	str	r3, [r5, #0]
 8016866:	d030      	beq.n	80168ca <__sflush_r+0x92>
 8016868:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801686a:	89a3      	ldrh	r3, [r4, #12]
 801686c:	0759      	lsls	r1, r3, #29
 801686e:	d505      	bpl.n	801687c <__sflush_r+0x44>
 8016870:	6863      	ldr	r3, [r4, #4]
 8016872:	1ad2      	subs	r2, r2, r3
 8016874:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016876:	b10b      	cbz	r3, 801687c <__sflush_r+0x44>
 8016878:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801687a:	1ad2      	subs	r2, r2, r3
 801687c:	2300      	movs	r3, #0
 801687e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016880:	6a21      	ldr	r1, [r4, #32]
 8016882:	4628      	mov	r0, r5
 8016884:	47b0      	blx	r6
 8016886:	1c43      	adds	r3, r0, #1
 8016888:	89a3      	ldrh	r3, [r4, #12]
 801688a:	d106      	bne.n	801689a <__sflush_r+0x62>
 801688c:	6829      	ldr	r1, [r5, #0]
 801688e:	291d      	cmp	r1, #29
 8016890:	d82b      	bhi.n	80168ea <__sflush_r+0xb2>
 8016892:	4a2a      	ldr	r2, [pc, #168]	@ (801693c <__sflush_r+0x104>)
 8016894:	40ca      	lsrs	r2, r1
 8016896:	07d6      	lsls	r6, r2, #31
 8016898:	d527      	bpl.n	80168ea <__sflush_r+0xb2>
 801689a:	2200      	movs	r2, #0
 801689c:	6062      	str	r2, [r4, #4]
 801689e:	04d9      	lsls	r1, r3, #19
 80168a0:	6922      	ldr	r2, [r4, #16]
 80168a2:	6022      	str	r2, [r4, #0]
 80168a4:	d504      	bpl.n	80168b0 <__sflush_r+0x78>
 80168a6:	1c42      	adds	r2, r0, #1
 80168a8:	d101      	bne.n	80168ae <__sflush_r+0x76>
 80168aa:	682b      	ldr	r3, [r5, #0]
 80168ac:	b903      	cbnz	r3, 80168b0 <__sflush_r+0x78>
 80168ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80168b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80168b2:	602f      	str	r7, [r5, #0]
 80168b4:	b1b9      	cbz	r1, 80168e6 <__sflush_r+0xae>
 80168b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80168ba:	4299      	cmp	r1, r3
 80168bc:	d002      	beq.n	80168c4 <__sflush_r+0x8c>
 80168be:	4628      	mov	r0, r5
 80168c0:	f7fe fa44 	bl	8014d4c <_free_r>
 80168c4:	2300      	movs	r3, #0
 80168c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80168c8:	e00d      	b.n	80168e6 <__sflush_r+0xae>
 80168ca:	2301      	movs	r3, #1
 80168cc:	4628      	mov	r0, r5
 80168ce:	47b0      	blx	r6
 80168d0:	4602      	mov	r2, r0
 80168d2:	1c50      	adds	r0, r2, #1
 80168d4:	d1c9      	bne.n	801686a <__sflush_r+0x32>
 80168d6:	682b      	ldr	r3, [r5, #0]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d0c6      	beq.n	801686a <__sflush_r+0x32>
 80168dc:	2b1d      	cmp	r3, #29
 80168de:	d001      	beq.n	80168e4 <__sflush_r+0xac>
 80168e0:	2b16      	cmp	r3, #22
 80168e2:	d11e      	bne.n	8016922 <__sflush_r+0xea>
 80168e4:	602f      	str	r7, [r5, #0]
 80168e6:	2000      	movs	r0, #0
 80168e8:	e022      	b.n	8016930 <__sflush_r+0xf8>
 80168ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80168ee:	b21b      	sxth	r3, r3
 80168f0:	e01b      	b.n	801692a <__sflush_r+0xf2>
 80168f2:	690f      	ldr	r7, [r1, #16]
 80168f4:	2f00      	cmp	r7, #0
 80168f6:	d0f6      	beq.n	80168e6 <__sflush_r+0xae>
 80168f8:	0793      	lsls	r3, r2, #30
 80168fa:	680e      	ldr	r6, [r1, #0]
 80168fc:	bf08      	it	eq
 80168fe:	694b      	ldreq	r3, [r1, #20]
 8016900:	600f      	str	r7, [r1, #0]
 8016902:	bf18      	it	ne
 8016904:	2300      	movne	r3, #0
 8016906:	eba6 0807 	sub.w	r8, r6, r7
 801690a:	608b      	str	r3, [r1, #8]
 801690c:	f1b8 0f00 	cmp.w	r8, #0
 8016910:	dde9      	ble.n	80168e6 <__sflush_r+0xae>
 8016912:	6a21      	ldr	r1, [r4, #32]
 8016914:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016916:	4643      	mov	r3, r8
 8016918:	463a      	mov	r2, r7
 801691a:	4628      	mov	r0, r5
 801691c:	47b0      	blx	r6
 801691e:	2800      	cmp	r0, #0
 8016920:	dc08      	bgt.n	8016934 <__sflush_r+0xfc>
 8016922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801692a:	81a3      	strh	r3, [r4, #12]
 801692c:	f04f 30ff 	mov.w	r0, #4294967295
 8016930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016934:	4407      	add	r7, r0
 8016936:	eba8 0800 	sub.w	r8, r8, r0
 801693a:	e7e7      	b.n	801690c <__sflush_r+0xd4>
 801693c:	20400001 	.word	0x20400001

08016940 <_fflush_r>:
 8016940:	b538      	push	{r3, r4, r5, lr}
 8016942:	690b      	ldr	r3, [r1, #16]
 8016944:	4605      	mov	r5, r0
 8016946:	460c      	mov	r4, r1
 8016948:	b913      	cbnz	r3, 8016950 <_fflush_r+0x10>
 801694a:	2500      	movs	r5, #0
 801694c:	4628      	mov	r0, r5
 801694e:	bd38      	pop	{r3, r4, r5, pc}
 8016950:	b118      	cbz	r0, 801695a <_fflush_r+0x1a>
 8016952:	6a03      	ldr	r3, [r0, #32]
 8016954:	b90b      	cbnz	r3, 801695a <_fflush_r+0x1a>
 8016956:	f7fd f987 	bl	8013c68 <__sinit>
 801695a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d0f3      	beq.n	801694a <_fflush_r+0xa>
 8016962:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016964:	07d0      	lsls	r0, r2, #31
 8016966:	d404      	bmi.n	8016972 <_fflush_r+0x32>
 8016968:	0599      	lsls	r1, r3, #22
 801696a:	d402      	bmi.n	8016972 <_fflush_r+0x32>
 801696c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801696e:	f7fd fbc8 	bl	8014102 <__retarget_lock_acquire_recursive>
 8016972:	4628      	mov	r0, r5
 8016974:	4621      	mov	r1, r4
 8016976:	f7ff ff5f 	bl	8016838 <__sflush_r>
 801697a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801697c:	07da      	lsls	r2, r3, #31
 801697e:	4605      	mov	r5, r0
 8016980:	d4e4      	bmi.n	801694c <_fflush_r+0xc>
 8016982:	89a3      	ldrh	r3, [r4, #12]
 8016984:	059b      	lsls	r3, r3, #22
 8016986:	d4e1      	bmi.n	801694c <_fflush_r+0xc>
 8016988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801698a:	f7fd fbbb 	bl	8014104 <__retarget_lock_release_recursive>
 801698e:	e7dd      	b.n	801694c <_fflush_r+0xc>

08016990 <fiprintf>:
 8016990:	b40e      	push	{r1, r2, r3}
 8016992:	b503      	push	{r0, r1, lr}
 8016994:	4601      	mov	r1, r0
 8016996:	ab03      	add	r3, sp, #12
 8016998:	4805      	ldr	r0, [pc, #20]	@ (80169b0 <fiprintf+0x20>)
 801699a:	f853 2b04 	ldr.w	r2, [r3], #4
 801699e:	6800      	ldr	r0, [r0, #0]
 80169a0:	9301      	str	r3, [sp, #4]
 80169a2:	f000 f989 	bl	8016cb8 <_vfiprintf_r>
 80169a6:	b002      	add	sp, #8
 80169a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80169ac:	b003      	add	sp, #12
 80169ae:	4770      	bx	lr
 80169b0:	240001ec 	.word	0x240001ec

080169b4 <__sccl>:
 80169b4:	b570      	push	{r4, r5, r6, lr}
 80169b6:	780b      	ldrb	r3, [r1, #0]
 80169b8:	4604      	mov	r4, r0
 80169ba:	2b5e      	cmp	r3, #94	@ 0x5e
 80169bc:	bf0b      	itete	eq
 80169be:	784b      	ldrbeq	r3, [r1, #1]
 80169c0:	1c4a      	addne	r2, r1, #1
 80169c2:	1c8a      	addeq	r2, r1, #2
 80169c4:	2100      	movne	r1, #0
 80169c6:	bf08      	it	eq
 80169c8:	2101      	moveq	r1, #1
 80169ca:	3801      	subs	r0, #1
 80169cc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80169d0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80169d4:	42a8      	cmp	r0, r5
 80169d6:	d1fb      	bne.n	80169d0 <__sccl+0x1c>
 80169d8:	b90b      	cbnz	r3, 80169de <__sccl+0x2a>
 80169da:	1e50      	subs	r0, r2, #1
 80169dc:	bd70      	pop	{r4, r5, r6, pc}
 80169de:	f081 0101 	eor.w	r1, r1, #1
 80169e2:	54e1      	strb	r1, [r4, r3]
 80169e4:	4610      	mov	r0, r2
 80169e6:	4602      	mov	r2, r0
 80169e8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80169ec:	2d2d      	cmp	r5, #45	@ 0x2d
 80169ee:	d005      	beq.n	80169fc <__sccl+0x48>
 80169f0:	2d5d      	cmp	r5, #93	@ 0x5d
 80169f2:	d016      	beq.n	8016a22 <__sccl+0x6e>
 80169f4:	2d00      	cmp	r5, #0
 80169f6:	d0f1      	beq.n	80169dc <__sccl+0x28>
 80169f8:	462b      	mov	r3, r5
 80169fa:	e7f2      	b.n	80169e2 <__sccl+0x2e>
 80169fc:	7846      	ldrb	r6, [r0, #1]
 80169fe:	2e5d      	cmp	r6, #93	@ 0x5d
 8016a00:	d0fa      	beq.n	80169f8 <__sccl+0x44>
 8016a02:	42b3      	cmp	r3, r6
 8016a04:	dcf8      	bgt.n	80169f8 <__sccl+0x44>
 8016a06:	3002      	adds	r0, #2
 8016a08:	461a      	mov	r2, r3
 8016a0a:	3201      	adds	r2, #1
 8016a0c:	4296      	cmp	r6, r2
 8016a0e:	54a1      	strb	r1, [r4, r2]
 8016a10:	dcfb      	bgt.n	8016a0a <__sccl+0x56>
 8016a12:	1af2      	subs	r2, r6, r3
 8016a14:	3a01      	subs	r2, #1
 8016a16:	1c5d      	adds	r5, r3, #1
 8016a18:	42b3      	cmp	r3, r6
 8016a1a:	bfa8      	it	ge
 8016a1c:	2200      	movge	r2, #0
 8016a1e:	18ab      	adds	r3, r5, r2
 8016a20:	e7e1      	b.n	80169e6 <__sccl+0x32>
 8016a22:	4610      	mov	r0, r2
 8016a24:	e7da      	b.n	80169dc <__sccl+0x28>

08016a26 <__submore>:
 8016a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a2a:	460c      	mov	r4, r1
 8016a2c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016a2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016a32:	4299      	cmp	r1, r3
 8016a34:	d11d      	bne.n	8016a72 <__submore+0x4c>
 8016a36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8016a3a:	f7fe fd35 	bl	80154a8 <_malloc_r>
 8016a3e:	b918      	cbnz	r0, 8016a48 <__submore+0x22>
 8016a40:	f04f 30ff 	mov.w	r0, #4294967295
 8016a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016a4c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016a4e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8016a52:	6360      	str	r0, [r4, #52]	@ 0x34
 8016a54:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016a58:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016a5c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016a60:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8016a64:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016a68:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016a6c:	6020      	str	r0, [r4, #0]
 8016a6e:	2000      	movs	r0, #0
 8016a70:	e7e8      	b.n	8016a44 <__submore+0x1e>
 8016a72:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8016a74:	0077      	lsls	r7, r6, #1
 8016a76:	463a      	mov	r2, r7
 8016a78:	f000 f855 	bl	8016b26 <_realloc_r>
 8016a7c:	4605      	mov	r5, r0
 8016a7e:	2800      	cmp	r0, #0
 8016a80:	d0de      	beq.n	8016a40 <__submore+0x1a>
 8016a82:	eb00 0806 	add.w	r8, r0, r6
 8016a86:	4601      	mov	r1, r0
 8016a88:	4632      	mov	r2, r6
 8016a8a:	4640      	mov	r0, r8
 8016a8c:	f7fd fb3b 	bl	8014106 <memcpy>
 8016a90:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8016a94:	f8c4 8000 	str.w	r8, [r4]
 8016a98:	e7e9      	b.n	8016a6e <__submore+0x48>

08016a9a <memmove>:
 8016a9a:	4288      	cmp	r0, r1
 8016a9c:	b510      	push	{r4, lr}
 8016a9e:	eb01 0402 	add.w	r4, r1, r2
 8016aa2:	d902      	bls.n	8016aaa <memmove+0x10>
 8016aa4:	4284      	cmp	r4, r0
 8016aa6:	4623      	mov	r3, r4
 8016aa8:	d807      	bhi.n	8016aba <memmove+0x20>
 8016aaa:	1e43      	subs	r3, r0, #1
 8016aac:	42a1      	cmp	r1, r4
 8016aae:	d008      	beq.n	8016ac2 <memmove+0x28>
 8016ab0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016ab4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016ab8:	e7f8      	b.n	8016aac <memmove+0x12>
 8016aba:	4402      	add	r2, r0
 8016abc:	4601      	mov	r1, r0
 8016abe:	428a      	cmp	r2, r1
 8016ac0:	d100      	bne.n	8016ac4 <memmove+0x2a>
 8016ac2:	bd10      	pop	{r4, pc}
 8016ac4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016ac8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016acc:	e7f7      	b.n	8016abe <memmove+0x24>
	...

08016ad0 <_sbrk_r>:
 8016ad0:	b538      	push	{r3, r4, r5, lr}
 8016ad2:	4d06      	ldr	r5, [pc, #24]	@ (8016aec <_sbrk_r+0x1c>)
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	4604      	mov	r4, r0
 8016ad8:	4608      	mov	r0, r1
 8016ada:	602b      	str	r3, [r5, #0]
 8016adc:	f7f0 feec 	bl	80078b8 <_sbrk>
 8016ae0:	1c43      	adds	r3, r0, #1
 8016ae2:	d102      	bne.n	8016aea <_sbrk_r+0x1a>
 8016ae4:	682b      	ldr	r3, [r5, #0]
 8016ae6:	b103      	cbz	r3, 8016aea <_sbrk_r+0x1a>
 8016ae8:	6023      	str	r3, [r4, #0]
 8016aea:	bd38      	pop	{r3, r4, r5, pc}
 8016aec:	24001358 	.word	0x24001358

08016af0 <abort>:
 8016af0:	b508      	push	{r3, lr}
 8016af2:	2006      	movs	r0, #6
 8016af4:	f000 fab4 	bl	8017060 <raise>
 8016af8:	2001      	movs	r0, #1
 8016afa:	f7f0 fe65 	bl	80077c8 <_exit>

08016afe <_calloc_r>:
 8016afe:	b570      	push	{r4, r5, r6, lr}
 8016b00:	fba1 5402 	umull	r5, r4, r1, r2
 8016b04:	b934      	cbnz	r4, 8016b14 <_calloc_r+0x16>
 8016b06:	4629      	mov	r1, r5
 8016b08:	f7fe fcce 	bl	80154a8 <_malloc_r>
 8016b0c:	4606      	mov	r6, r0
 8016b0e:	b928      	cbnz	r0, 8016b1c <_calloc_r+0x1e>
 8016b10:	4630      	mov	r0, r6
 8016b12:	bd70      	pop	{r4, r5, r6, pc}
 8016b14:	220c      	movs	r2, #12
 8016b16:	6002      	str	r2, [r0, #0]
 8016b18:	2600      	movs	r6, #0
 8016b1a:	e7f9      	b.n	8016b10 <_calloc_r+0x12>
 8016b1c:	462a      	mov	r2, r5
 8016b1e:	4621      	mov	r1, r4
 8016b20:	f7fd f9de 	bl	8013ee0 <memset>
 8016b24:	e7f4      	b.n	8016b10 <_calloc_r+0x12>

08016b26 <_realloc_r>:
 8016b26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b2a:	4607      	mov	r7, r0
 8016b2c:	4614      	mov	r4, r2
 8016b2e:	460d      	mov	r5, r1
 8016b30:	b921      	cbnz	r1, 8016b3c <_realloc_r+0x16>
 8016b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b36:	4611      	mov	r1, r2
 8016b38:	f7fe bcb6 	b.w	80154a8 <_malloc_r>
 8016b3c:	b92a      	cbnz	r2, 8016b4a <_realloc_r+0x24>
 8016b3e:	f7fe f905 	bl	8014d4c <_free_r>
 8016b42:	4625      	mov	r5, r4
 8016b44:	4628      	mov	r0, r5
 8016b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b4a:	f000 faa5 	bl	8017098 <_malloc_usable_size_r>
 8016b4e:	4284      	cmp	r4, r0
 8016b50:	4606      	mov	r6, r0
 8016b52:	d802      	bhi.n	8016b5a <_realloc_r+0x34>
 8016b54:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016b58:	d8f4      	bhi.n	8016b44 <_realloc_r+0x1e>
 8016b5a:	4621      	mov	r1, r4
 8016b5c:	4638      	mov	r0, r7
 8016b5e:	f7fe fca3 	bl	80154a8 <_malloc_r>
 8016b62:	4680      	mov	r8, r0
 8016b64:	b908      	cbnz	r0, 8016b6a <_realloc_r+0x44>
 8016b66:	4645      	mov	r5, r8
 8016b68:	e7ec      	b.n	8016b44 <_realloc_r+0x1e>
 8016b6a:	42b4      	cmp	r4, r6
 8016b6c:	4622      	mov	r2, r4
 8016b6e:	4629      	mov	r1, r5
 8016b70:	bf28      	it	cs
 8016b72:	4632      	movcs	r2, r6
 8016b74:	f7fd fac7 	bl	8014106 <memcpy>
 8016b78:	4629      	mov	r1, r5
 8016b7a:	4638      	mov	r0, r7
 8016b7c:	f7fe f8e6 	bl	8014d4c <_free_r>
 8016b80:	e7f1      	b.n	8016b66 <_realloc_r+0x40>
	...

08016b84 <_strtoul_l.isra.0>:
 8016b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016b88:	4e34      	ldr	r6, [pc, #208]	@ (8016c5c <_strtoul_l.isra.0+0xd8>)
 8016b8a:	4686      	mov	lr, r0
 8016b8c:	460d      	mov	r5, r1
 8016b8e:	4628      	mov	r0, r5
 8016b90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016b94:	5d37      	ldrb	r7, [r6, r4]
 8016b96:	f017 0708 	ands.w	r7, r7, #8
 8016b9a:	d1f8      	bne.n	8016b8e <_strtoul_l.isra.0+0xa>
 8016b9c:	2c2d      	cmp	r4, #45	@ 0x2d
 8016b9e:	d110      	bne.n	8016bc2 <_strtoul_l.isra.0+0x3e>
 8016ba0:	782c      	ldrb	r4, [r5, #0]
 8016ba2:	2701      	movs	r7, #1
 8016ba4:	1c85      	adds	r5, r0, #2
 8016ba6:	f033 0010 	bics.w	r0, r3, #16
 8016baa:	d115      	bne.n	8016bd8 <_strtoul_l.isra.0+0x54>
 8016bac:	2c30      	cmp	r4, #48	@ 0x30
 8016bae:	d10d      	bne.n	8016bcc <_strtoul_l.isra.0+0x48>
 8016bb0:	7828      	ldrb	r0, [r5, #0]
 8016bb2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8016bb6:	2858      	cmp	r0, #88	@ 0x58
 8016bb8:	d108      	bne.n	8016bcc <_strtoul_l.isra.0+0x48>
 8016bba:	786c      	ldrb	r4, [r5, #1]
 8016bbc:	3502      	adds	r5, #2
 8016bbe:	2310      	movs	r3, #16
 8016bc0:	e00a      	b.n	8016bd8 <_strtoul_l.isra.0+0x54>
 8016bc2:	2c2b      	cmp	r4, #43	@ 0x2b
 8016bc4:	bf04      	itt	eq
 8016bc6:	782c      	ldrbeq	r4, [r5, #0]
 8016bc8:	1c85      	addeq	r5, r0, #2
 8016bca:	e7ec      	b.n	8016ba6 <_strtoul_l.isra.0+0x22>
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d1f6      	bne.n	8016bbe <_strtoul_l.isra.0+0x3a>
 8016bd0:	2c30      	cmp	r4, #48	@ 0x30
 8016bd2:	bf14      	ite	ne
 8016bd4:	230a      	movne	r3, #10
 8016bd6:	2308      	moveq	r3, #8
 8016bd8:	f04f 38ff 	mov.w	r8, #4294967295
 8016bdc:	2600      	movs	r6, #0
 8016bde:	fbb8 f8f3 	udiv	r8, r8, r3
 8016be2:	fb03 f908 	mul.w	r9, r3, r8
 8016be6:	ea6f 0909 	mvn.w	r9, r9
 8016bea:	4630      	mov	r0, r6
 8016bec:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8016bf0:	f1bc 0f09 	cmp.w	ip, #9
 8016bf4:	d810      	bhi.n	8016c18 <_strtoul_l.isra.0+0x94>
 8016bf6:	4664      	mov	r4, ip
 8016bf8:	42a3      	cmp	r3, r4
 8016bfa:	dd1e      	ble.n	8016c3a <_strtoul_l.isra.0+0xb6>
 8016bfc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8016c00:	d007      	beq.n	8016c12 <_strtoul_l.isra.0+0x8e>
 8016c02:	4580      	cmp	r8, r0
 8016c04:	d316      	bcc.n	8016c34 <_strtoul_l.isra.0+0xb0>
 8016c06:	d101      	bne.n	8016c0c <_strtoul_l.isra.0+0x88>
 8016c08:	45a1      	cmp	r9, r4
 8016c0a:	db13      	blt.n	8016c34 <_strtoul_l.isra.0+0xb0>
 8016c0c:	fb00 4003 	mla	r0, r0, r3, r4
 8016c10:	2601      	movs	r6, #1
 8016c12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016c16:	e7e9      	b.n	8016bec <_strtoul_l.isra.0+0x68>
 8016c18:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8016c1c:	f1bc 0f19 	cmp.w	ip, #25
 8016c20:	d801      	bhi.n	8016c26 <_strtoul_l.isra.0+0xa2>
 8016c22:	3c37      	subs	r4, #55	@ 0x37
 8016c24:	e7e8      	b.n	8016bf8 <_strtoul_l.isra.0+0x74>
 8016c26:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8016c2a:	f1bc 0f19 	cmp.w	ip, #25
 8016c2e:	d804      	bhi.n	8016c3a <_strtoul_l.isra.0+0xb6>
 8016c30:	3c57      	subs	r4, #87	@ 0x57
 8016c32:	e7e1      	b.n	8016bf8 <_strtoul_l.isra.0+0x74>
 8016c34:	f04f 36ff 	mov.w	r6, #4294967295
 8016c38:	e7eb      	b.n	8016c12 <_strtoul_l.isra.0+0x8e>
 8016c3a:	1c73      	adds	r3, r6, #1
 8016c3c:	d106      	bne.n	8016c4c <_strtoul_l.isra.0+0xc8>
 8016c3e:	2322      	movs	r3, #34	@ 0x22
 8016c40:	f8ce 3000 	str.w	r3, [lr]
 8016c44:	4630      	mov	r0, r6
 8016c46:	b932      	cbnz	r2, 8016c56 <_strtoul_l.isra.0+0xd2>
 8016c48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016c4c:	b107      	cbz	r7, 8016c50 <_strtoul_l.isra.0+0xcc>
 8016c4e:	4240      	negs	r0, r0
 8016c50:	2a00      	cmp	r2, #0
 8016c52:	d0f9      	beq.n	8016c48 <_strtoul_l.isra.0+0xc4>
 8016c54:	b106      	cbz	r6, 8016c58 <_strtoul_l.isra.0+0xd4>
 8016c56:	1e69      	subs	r1, r5, #1
 8016c58:	6011      	str	r1, [r2, #0]
 8016c5a:	e7f5      	b.n	8016c48 <_strtoul_l.isra.0+0xc4>
 8016c5c:	0801a081 	.word	0x0801a081

08016c60 <_strtoul_r>:
 8016c60:	f7ff bf90 	b.w	8016b84 <_strtoul_l.isra.0>

08016c64 <__sfputc_r>:
 8016c64:	6893      	ldr	r3, [r2, #8]
 8016c66:	3b01      	subs	r3, #1
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	b410      	push	{r4}
 8016c6c:	6093      	str	r3, [r2, #8]
 8016c6e:	da08      	bge.n	8016c82 <__sfputc_r+0x1e>
 8016c70:	6994      	ldr	r4, [r2, #24]
 8016c72:	42a3      	cmp	r3, r4
 8016c74:	db01      	blt.n	8016c7a <__sfputc_r+0x16>
 8016c76:	290a      	cmp	r1, #10
 8016c78:	d103      	bne.n	8016c82 <__sfputc_r+0x1e>
 8016c7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c7e:	f000 b933 	b.w	8016ee8 <__swbuf_r>
 8016c82:	6813      	ldr	r3, [r2, #0]
 8016c84:	1c58      	adds	r0, r3, #1
 8016c86:	6010      	str	r0, [r2, #0]
 8016c88:	7019      	strb	r1, [r3, #0]
 8016c8a:	4608      	mov	r0, r1
 8016c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c90:	4770      	bx	lr

08016c92 <__sfputs_r>:
 8016c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c94:	4606      	mov	r6, r0
 8016c96:	460f      	mov	r7, r1
 8016c98:	4614      	mov	r4, r2
 8016c9a:	18d5      	adds	r5, r2, r3
 8016c9c:	42ac      	cmp	r4, r5
 8016c9e:	d101      	bne.n	8016ca4 <__sfputs_r+0x12>
 8016ca0:	2000      	movs	r0, #0
 8016ca2:	e007      	b.n	8016cb4 <__sfputs_r+0x22>
 8016ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ca8:	463a      	mov	r2, r7
 8016caa:	4630      	mov	r0, r6
 8016cac:	f7ff ffda 	bl	8016c64 <__sfputc_r>
 8016cb0:	1c43      	adds	r3, r0, #1
 8016cb2:	d1f3      	bne.n	8016c9c <__sfputs_r+0xa>
 8016cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016cb8 <_vfiprintf_r>:
 8016cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cbc:	460d      	mov	r5, r1
 8016cbe:	b09d      	sub	sp, #116	@ 0x74
 8016cc0:	4614      	mov	r4, r2
 8016cc2:	4698      	mov	r8, r3
 8016cc4:	4606      	mov	r6, r0
 8016cc6:	b118      	cbz	r0, 8016cd0 <_vfiprintf_r+0x18>
 8016cc8:	6a03      	ldr	r3, [r0, #32]
 8016cca:	b90b      	cbnz	r3, 8016cd0 <_vfiprintf_r+0x18>
 8016ccc:	f7fc ffcc 	bl	8013c68 <__sinit>
 8016cd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016cd2:	07d9      	lsls	r1, r3, #31
 8016cd4:	d405      	bmi.n	8016ce2 <_vfiprintf_r+0x2a>
 8016cd6:	89ab      	ldrh	r3, [r5, #12]
 8016cd8:	059a      	lsls	r2, r3, #22
 8016cda:	d402      	bmi.n	8016ce2 <_vfiprintf_r+0x2a>
 8016cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016cde:	f7fd fa10 	bl	8014102 <__retarget_lock_acquire_recursive>
 8016ce2:	89ab      	ldrh	r3, [r5, #12]
 8016ce4:	071b      	lsls	r3, r3, #28
 8016ce6:	d501      	bpl.n	8016cec <_vfiprintf_r+0x34>
 8016ce8:	692b      	ldr	r3, [r5, #16]
 8016cea:	b99b      	cbnz	r3, 8016d14 <_vfiprintf_r+0x5c>
 8016cec:	4629      	mov	r1, r5
 8016cee:	4630      	mov	r0, r6
 8016cf0:	f000 f938 	bl	8016f64 <__swsetup_r>
 8016cf4:	b170      	cbz	r0, 8016d14 <_vfiprintf_r+0x5c>
 8016cf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016cf8:	07dc      	lsls	r4, r3, #31
 8016cfa:	d504      	bpl.n	8016d06 <_vfiprintf_r+0x4e>
 8016cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8016d00:	b01d      	add	sp, #116	@ 0x74
 8016d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d06:	89ab      	ldrh	r3, [r5, #12]
 8016d08:	0598      	lsls	r0, r3, #22
 8016d0a:	d4f7      	bmi.n	8016cfc <_vfiprintf_r+0x44>
 8016d0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016d0e:	f7fd f9f9 	bl	8014104 <__retarget_lock_release_recursive>
 8016d12:	e7f3      	b.n	8016cfc <_vfiprintf_r+0x44>
 8016d14:	2300      	movs	r3, #0
 8016d16:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d18:	2320      	movs	r3, #32
 8016d1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016d1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016d22:	2330      	movs	r3, #48	@ 0x30
 8016d24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016ed4 <_vfiprintf_r+0x21c>
 8016d28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016d2c:	f04f 0901 	mov.w	r9, #1
 8016d30:	4623      	mov	r3, r4
 8016d32:	469a      	mov	sl, r3
 8016d34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016d38:	b10a      	cbz	r2, 8016d3e <_vfiprintf_r+0x86>
 8016d3a:	2a25      	cmp	r2, #37	@ 0x25
 8016d3c:	d1f9      	bne.n	8016d32 <_vfiprintf_r+0x7a>
 8016d3e:	ebba 0b04 	subs.w	fp, sl, r4
 8016d42:	d00b      	beq.n	8016d5c <_vfiprintf_r+0xa4>
 8016d44:	465b      	mov	r3, fp
 8016d46:	4622      	mov	r2, r4
 8016d48:	4629      	mov	r1, r5
 8016d4a:	4630      	mov	r0, r6
 8016d4c:	f7ff ffa1 	bl	8016c92 <__sfputs_r>
 8016d50:	3001      	adds	r0, #1
 8016d52:	f000 80a7 	beq.w	8016ea4 <_vfiprintf_r+0x1ec>
 8016d56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016d58:	445a      	add	r2, fp
 8016d5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8016d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	f000 809f 	beq.w	8016ea4 <_vfiprintf_r+0x1ec>
 8016d66:	2300      	movs	r3, #0
 8016d68:	f04f 32ff 	mov.w	r2, #4294967295
 8016d6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016d70:	f10a 0a01 	add.w	sl, sl, #1
 8016d74:	9304      	str	r3, [sp, #16]
 8016d76:	9307      	str	r3, [sp, #28]
 8016d78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016d7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8016d7e:	4654      	mov	r4, sl
 8016d80:	2205      	movs	r2, #5
 8016d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d86:	4853      	ldr	r0, [pc, #332]	@ (8016ed4 <_vfiprintf_r+0x21c>)
 8016d88:	f7e9 faba 	bl	8000300 <memchr>
 8016d8c:	9a04      	ldr	r2, [sp, #16]
 8016d8e:	b9d8      	cbnz	r0, 8016dc8 <_vfiprintf_r+0x110>
 8016d90:	06d1      	lsls	r1, r2, #27
 8016d92:	bf44      	itt	mi
 8016d94:	2320      	movmi	r3, #32
 8016d96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d9a:	0713      	lsls	r3, r2, #28
 8016d9c:	bf44      	itt	mi
 8016d9e:	232b      	movmi	r3, #43	@ 0x2b
 8016da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016da4:	f89a 3000 	ldrb.w	r3, [sl]
 8016da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8016daa:	d015      	beq.n	8016dd8 <_vfiprintf_r+0x120>
 8016dac:	9a07      	ldr	r2, [sp, #28]
 8016dae:	4654      	mov	r4, sl
 8016db0:	2000      	movs	r0, #0
 8016db2:	f04f 0c0a 	mov.w	ip, #10
 8016db6:	4621      	mov	r1, r4
 8016db8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016dbc:	3b30      	subs	r3, #48	@ 0x30
 8016dbe:	2b09      	cmp	r3, #9
 8016dc0:	d94b      	bls.n	8016e5a <_vfiprintf_r+0x1a2>
 8016dc2:	b1b0      	cbz	r0, 8016df2 <_vfiprintf_r+0x13a>
 8016dc4:	9207      	str	r2, [sp, #28]
 8016dc6:	e014      	b.n	8016df2 <_vfiprintf_r+0x13a>
 8016dc8:	eba0 0308 	sub.w	r3, r0, r8
 8016dcc:	fa09 f303 	lsl.w	r3, r9, r3
 8016dd0:	4313      	orrs	r3, r2
 8016dd2:	9304      	str	r3, [sp, #16]
 8016dd4:	46a2      	mov	sl, r4
 8016dd6:	e7d2      	b.n	8016d7e <_vfiprintf_r+0xc6>
 8016dd8:	9b03      	ldr	r3, [sp, #12]
 8016dda:	1d19      	adds	r1, r3, #4
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	9103      	str	r1, [sp, #12]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	bfbb      	ittet	lt
 8016de4:	425b      	neglt	r3, r3
 8016de6:	f042 0202 	orrlt.w	r2, r2, #2
 8016dea:	9307      	strge	r3, [sp, #28]
 8016dec:	9307      	strlt	r3, [sp, #28]
 8016dee:	bfb8      	it	lt
 8016df0:	9204      	strlt	r2, [sp, #16]
 8016df2:	7823      	ldrb	r3, [r4, #0]
 8016df4:	2b2e      	cmp	r3, #46	@ 0x2e
 8016df6:	d10a      	bne.n	8016e0e <_vfiprintf_r+0x156>
 8016df8:	7863      	ldrb	r3, [r4, #1]
 8016dfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8016dfc:	d132      	bne.n	8016e64 <_vfiprintf_r+0x1ac>
 8016dfe:	9b03      	ldr	r3, [sp, #12]
 8016e00:	1d1a      	adds	r2, r3, #4
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	9203      	str	r2, [sp, #12]
 8016e06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016e0a:	3402      	adds	r4, #2
 8016e0c:	9305      	str	r3, [sp, #20]
 8016e0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016ee4 <_vfiprintf_r+0x22c>
 8016e12:	7821      	ldrb	r1, [r4, #0]
 8016e14:	2203      	movs	r2, #3
 8016e16:	4650      	mov	r0, sl
 8016e18:	f7e9 fa72 	bl	8000300 <memchr>
 8016e1c:	b138      	cbz	r0, 8016e2e <_vfiprintf_r+0x176>
 8016e1e:	9b04      	ldr	r3, [sp, #16]
 8016e20:	eba0 000a 	sub.w	r0, r0, sl
 8016e24:	2240      	movs	r2, #64	@ 0x40
 8016e26:	4082      	lsls	r2, r0
 8016e28:	4313      	orrs	r3, r2
 8016e2a:	3401      	adds	r4, #1
 8016e2c:	9304      	str	r3, [sp, #16]
 8016e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e32:	4829      	ldr	r0, [pc, #164]	@ (8016ed8 <_vfiprintf_r+0x220>)
 8016e34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016e38:	2206      	movs	r2, #6
 8016e3a:	f7e9 fa61 	bl	8000300 <memchr>
 8016e3e:	2800      	cmp	r0, #0
 8016e40:	d03f      	beq.n	8016ec2 <_vfiprintf_r+0x20a>
 8016e42:	4b26      	ldr	r3, [pc, #152]	@ (8016edc <_vfiprintf_r+0x224>)
 8016e44:	bb1b      	cbnz	r3, 8016e8e <_vfiprintf_r+0x1d6>
 8016e46:	9b03      	ldr	r3, [sp, #12]
 8016e48:	3307      	adds	r3, #7
 8016e4a:	f023 0307 	bic.w	r3, r3, #7
 8016e4e:	3308      	adds	r3, #8
 8016e50:	9303      	str	r3, [sp, #12]
 8016e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e54:	443b      	add	r3, r7
 8016e56:	9309      	str	r3, [sp, #36]	@ 0x24
 8016e58:	e76a      	b.n	8016d30 <_vfiprintf_r+0x78>
 8016e5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8016e5e:	460c      	mov	r4, r1
 8016e60:	2001      	movs	r0, #1
 8016e62:	e7a8      	b.n	8016db6 <_vfiprintf_r+0xfe>
 8016e64:	2300      	movs	r3, #0
 8016e66:	3401      	adds	r4, #1
 8016e68:	9305      	str	r3, [sp, #20]
 8016e6a:	4619      	mov	r1, r3
 8016e6c:	f04f 0c0a 	mov.w	ip, #10
 8016e70:	4620      	mov	r0, r4
 8016e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016e76:	3a30      	subs	r2, #48	@ 0x30
 8016e78:	2a09      	cmp	r2, #9
 8016e7a:	d903      	bls.n	8016e84 <_vfiprintf_r+0x1cc>
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d0c6      	beq.n	8016e0e <_vfiprintf_r+0x156>
 8016e80:	9105      	str	r1, [sp, #20]
 8016e82:	e7c4      	b.n	8016e0e <_vfiprintf_r+0x156>
 8016e84:	fb0c 2101 	mla	r1, ip, r1, r2
 8016e88:	4604      	mov	r4, r0
 8016e8a:	2301      	movs	r3, #1
 8016e8c:	e7f0      	b.n	8016e70 <_vfiprintf_r+0x1b8>
 8016e8e:	ab03      	add	r3, sp, #12
 8016e90:	9300      	str	r3, [sp, #0]
 8016e92:	462a      	mov	r2, r5
 8016e94:	4b12      	ldr	r3, [pc, #72]	@ (8016ee0 <_vfiprintf_r+0x228>)
 8016e96:	a904      	add	r1, sp, #16
 8016e98:	4630      	mov	r0, r6
 8016e9a:	f7fc f8ad 	bl	8012ff8 <_printf_float>
 8016e9e:	4607      	mov	r7, r0
 8016ea0:	1c78      	adds	r0, r7, #1
 8016ea2:	d1d6      	bne.n	8016e52 <_vfiprintf_r+0x19a>
 8016ea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016ea6:	07d9      	lsls	r1, r3, #31
 8016ea8:	d405      	bmi.n	8016eb6 <_vfiprintf_r+0x1fe>
 8016eaa:	89ab      	ldrh	r3, [r5, #12]
 8016eac:	059a      	lsls	r2, r3, #22
 8016eae:	d402      	bmi.n	8016eb6 <_vfiprintf_r+0x1fe>
 8016eb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016eb2:	f7fd f927 	bl	8014104 <__retarget_lock_release_recursive>
 8016eb6:	89ab      	ldrh	r3, [r5, #12]
 8016eb8:	065b      	lsls	r3, r3, #25
 8016eba:	f53f af1f 	bmi.w	8016cfc <_vfiprintf_r+0x44>
 8016ebe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016ec0:	e71e      	b.n	8016d00 <_vfiprintf_r+0x48>
 8016ec2:	ab03      	add	r3, sp, #12
 8016ec4:	9300      	str	r3, [sp, #0]
 8016ec6:	462a      	mov	r2, r5
 8016ec8:	4b05      	ldr	r3, [pc, #20]	@ (8016ee0 <_vfiprintf_r+0x228>)
 8016eca:	a904      	add	r1, sp, #16
 8016ecc:	4630      	mov	r0, r6
 8016ece:	f7fc fb1b 	bl	8013508 <_printf_i>
 8016ed2:	e7e4      	b.n	8016e9e <_vfiprintf_r+0x1e6>
 8016ed4:	08019ffd 	.word	0x08019ffd
 8016ed8:	0801a007 	.word	0x0801a007
 8016edc:	08012ff9 	.word	0x08012ff9
 8016ee0:	08016c93 	.word	0x08016c93
 8016ee4:	0801a003 	.word	0x0801a003

08016ee8 <__swbuf_r>:
 8016ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016eea:	460e      	mov	r6, r1
 8016eec:	4614      	mov	r4, r2
 8016eee:	4605      	mov	r5, r0
 8016ef0:	b118      	cbz	r0, 8016efa <__swbuf_r+0x12>
 8016ef2:	6a03      	ldr	r3, [r0, #32]
 8016ef4:	b90b      	cbnz	r3, 8016efa <__swbuf_r+0x12>
 8016ef6:	f7fc feb7 	bl	8013c68 <__sinit>
 8016efa:	69a3      	ldr	r3, [r4, #24]
 8016efc:	60a3      	str	r3, [r4, #8]
 8016efe:	89a3      	ldrh	r3, [r4, #12]
 8016f00:	071a      	lsls	r2, r3, #28
 8016f02:	d501      	bpl.n	8016f08 <__swbuf_r+0x20>
 8016f04:	6923      	ldr	r3, [r4, #16]
 8016f06:	b943      	cbnz	r3, 8016f1a <__swbuf_r+0x32>
 8016f08:	4621      	mov	r1, r4
 8016f0a:	4628      	mov	r0, r5
 8016f0c:	f000 f82a 	bl	8016f64 <__swsetup_r>
 8016f10:	b118      	cbz	r0, 8016f1a <__swbuf_r+0x32>
 8016f12:	f04f 37ff 	mov.w	r7, #4294967295
 8016f16:	4638      	mov	r0, r7
 8016f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016f1a:	6823      	ldr	r3, [r4, #0]
 8016f1c:	6922      	ldr	r2, [r4, #16]
 8016f1e:	1a98      	subs	r0, r3, r2
 8016f20:	6963      	ldr	r3, [r4, #20]
 8016f22:	b2f6      	uxtb	r6, r6
 8016f24:	4283      	cmp	r3, r0
 8016f26:	4637      	mov	r7, r6
 8016f28:	dc05      	bgt.n	8016f36 <__swbuf_r+0x4e>
 8016f2a:	4621      	mov	r1, r4
 8016f2c:	4628      	mov	r0, r5
 8016f2e:	f7ff fd07 	bl	8016940 <_fflush_r>
 8016f32:	2800      	cmp	r0, #0
 8016f34:	d1ed      	bne.n	8016f12 <__swbuf_r+0x2a>
 8016f36:	68a3      	ldr	r3, [r4, #8]
 8016f38:	3b01      	subs	r3, #1
 8016f3a:	60a3      	str	r3, [r4, #8]
 8016f3c:	6823      	ldr	r3, [r4, #0]
 8016f3e:	1c5a      	adds	r2, r3, #1
 8016f40:	6022      	str	r2, [r4, #0]
 8016f42:	701e      	strb	r6, [r3, #0]
 8016f44:	6962      	ldr	r2, [r4, #20]
 8016f46:	1c43      	adds	r3, r0, #1
 8016f48:	429a      	cmp	r2, r3
 8016f4a:	d004      	beq.n	8016f56 <__swbuf_r+0x6e>
 8016f4c:	89a3      	ldrh	r3, [r4, #12]
 8016f4e:	07db      	lsls	r3, r3, #31
 8016f50:	d5e1      	bpl.n	8016f16 <__swbuf_r+0x2e>
 8016f52:	2e0a      	cmp	r6, #10
 8016f54:	d1df      	bne.n	8016f16 <__swbuf_r+0x2e>
 8016f56:	4621      	mov	r1, r4
 8016f58:	4628      	mov	r0, r5
 8016f5a:	f7ff fcf1 	bl	8016940 <_fflush_r>
 8016f5e:	2800      	cmp	r0, #0
 8016f60:	d0d9      	beq.n	8016f16 <__swbuf_r+0x2e>
 8016f62:	e7d6      	b.n	8016f12 <__swbuf_r+0x2a>

08016f64 <__swsetup_r>:
 8016f64:	b538      	push	{r3, r4, r5, lr}
 8016f66:	4b29      	ldr	r3, [pc, #164]	@ (801700c <__swsetup_r+0xa8>)
 8016f68:	4605      	mov	r5, r0
 8016f6a:	6818      	ldr	r0, [r3, #0]
 8016f6c:	460c      	mov	r4, r1
 8016f6e:	b118      	cbz	r0, 8016f78 <__swsetup_r+0x14>
 8016f70:	6a03      	ldr	r3, [r0, #32]
 8016f72:	b90b      	cbnz	r3, 8016f78 <__swsetup_r+0x14>
 8016f74:	f7fc fe78 	bl	8013c68 <__sinit>
 8016f78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f7c:	0719      	lsls	r1, r3, #28
 8016f7e:	d422      	bmi.n	8016fc6 <__swsetup_r+0x62>
 8016f80:	06da      	lsls	r2, r3, #27
 8016f82:	d407      	bmi.n	8016f94 <__swsetup_r+0x30>
 8016f84:	2209      	movs	r2, #9
 8016f86:	602a      	str	r2, [r5, #0]
 8016f88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f8c:	81a3      	strh	r3, [r4, #12]
 8016f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f92:	e033      	b.n	8016ffc <__swsetup_r+0x98>
 8016f94:	0758      	lsls	r0, r3, #29
 8016f96:	d512      	bpl.n	8016fbe <__swsetup_r+0x5a>
 8016f98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016f9a:	b141      	cbz	r1, 8016fae <__swsetup_r+0x4a>
 8016f9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016fa0:	4299      	cmp	r1, r3
 8016fa2:	d002      	beq.n	8016faa <__swsetup_r+0x46>
 8016fa4:	4628      	mov	r0, r5
 8016fa6:	f7fd fed1 	bl	8014d4c <_free_r>
 8016faa:	2300      	movs	r3, #0
 8016fac:	6363      	str	r3, [r4, #52]	@ 0x34
 8016fae:	89a3      	ldrh	r3, [r4, #12]
 8016fb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016fb4:	81a3      	strh	r3, [r4, #12]
 8016fb6:	2300      	movs	r3, #0
 8016fb8:	6063      	str	r3, [r4, #4]
 8016fba:	6923      	ldr	r3, [r4, #16]
 8016fbc:	6023      	str	r3, [r4, #0]
 8016fbe:	89a3      	ldrh	r3, [r4, #12]
 8016fc0:	f043 0308 	orr.w	r3, r3, #8
 8016fc4:	81a3      	strh	r3, [r4, #12]
 8016fc6:	6923      	ldr	r3, [r4, #16]
 8016fc8:	b94b      	cbnz	r3, 8016fde <__swsetup_r+0x7a>
 8016fca:	89a3      	ldrh	r3, [r4, #12]
 8016fcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016fd4:	d003      	beq.n	8016fde <__swsetup_r+0x7a>
 8016fd6:	4621      	mov	r1, r4
 8016fd8:	4628      	mov	r0, r5
 8016fda:	f000 f88b 	bl	80170f4 <__smakebuf_r>
 8016fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fe2:	f013 0201 	ands.w	r2, r3, #1
 8016fe6:	d00a      	beq.n	8016ffe <__swsetup_r+0x9a>
 8016fe8:	2200      	movs	r2, #0
 8016fea:	60a2      	str	r2, [r4, #8]
 8016fec:	6962      	ldr	r2, [r4, #20]
 8016fee:	4252      	negs	r2, r2
 8016ff0:	61a2      	str	r2, [r4, #24]
 8016ff2:	6922      	ldr	r2, [r4, #16]
 8016ff4:	b942      	cbnz	r2, 8017008 <__swsetup_r+0xa4>
 8016ff6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016ffa:	d1c5      	bne.n	8016f88 <__swsetup_r+0x24>
 8016ffc:	bd38      	pop	{r3, r4, r5, pc}
 8016ffe:	0799      	lsls	r1, r3, #30
 8017000:	bf58      	it	pl
 8017002:	6962      	ldrpl	r2, [r4, #20]
 8017004:	60a2      	str	r2, [r4, #8]
 8017006:	e7f4      	b.n	8016ff2 <__swsetup_r+0x8e>
 8017008:	2000      	movs	r0, #0
 801700a:	e7f7      	b.n	8016ffc <__swsetup_r+0x98>
 801700c:	240001ec 	.word	0x240001ec

08017010 <_raise_r>:
 8017010:	291f      	cmp	r1, #31
 8017012:	b538      	push	{r3, r4, r5, lr}
 8017014:	4605      	mov	r5, r0
 8017016:	460c      	mov	r4, r1
 8017018:	d904      	bls.n	8017024 <_raise_r+0x14>
 801701a:	2316      	movs	r3, #22
 801701c:	6003      	str	r3, [r0, #0]
 801701e:	f04f 30ff 	mov.w	r0, #4294967295
 8017022:	bd38      	pop	{r3, r4, r5, pc}
 8017024:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017026:	b112      	cbz	r2, 801702e <_raise_r+0x1e>
 8017028:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801702c:	b94b      	cbnz	r3, 8017042 <_raise_r+0x32>
 801702e:	4628      	mov	r0, r5
 8017030:	f000 f830 	bl	8017094 <_getpid_r>
 8017034:	4622      	mov	r2, r4
 8017036:	4601      	mov	r1, r0
 8017038:	4628      	mov	r0, r5
 801703a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801703e:	f000 b817 	b.w	8017070 <_kill_r>
 8017042:	2b01      	cmp	r3, #1
 8017044:	d00a      	beq.n	801705c <_raise_r+0x4c>
 8017046:	1c59      	adds	r1, r3, #1
 8017048:	d103      	bne.n	8017052 <_raise_r+0x42>
 801704a:	2316      	movs	r3, #22
 801704c:	6003      	str	r3, [r0, #0]
 801704e:	2001      	movs	r0, #1
 8017050:	e7e7      	b.n	8017022 <_raise_r+0x12>
 8017052:	2100      	movs	r1, #0
 8017054:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017058:	4620      	mov	r0, r4
 801705a:	4798      	blx	r3
 801705c:	2000      	movs	r0, #0
 801705e:	e7e0      	b.n	8017022 <_raise_r+0x12>

08017060 <raise>:
 8017060:	4b02      	ldr	r3, [pc, #8]	@ (801706c <raise+0xc>)
 8017062:	4601      	mov	r1, r0
 8017064:	6818      	ldr	r0, [r3, #0]
 8017066:	f7ff bfd3 	b.w	8017010 <_raise_r>
 801706a:	bf00      	nop
 801706c:	240001ec 	.word	0x240001ec

08017070 <_kill_r>:
 8017070:	b538      	push	{r3, r4, r5, lr}
 8017072:	4d07      	ldr	r5, [pc, #28]	@ (8017090 <_kill_r+0x20>)
 8017074:	2300      	movs	r3, #0
 8017076:	4604      	mov	r4, r0
 8017078:	4608      	mov	r0, r1
 801707a:	4611      	mov	r1, r2
 801707c:	602b      	str	r3, [r5, #0]
 801707e:	f7f0 fb93 	bl	80077a8 <_kill>
 8017082:	1c43      	adds	r3, r0, #1
 8017084:	d102      	bne.n	801708c <_kill_r+0x1c>
 8017086:	682b      	ldr	r3, [r5, #0]
 8017088:	b103      	cbz	r3, 801708c <_kill_r+0x1c>
 801708a:	6023      	str	r3, [r4, #0]
 801708c:	bd38      	pop	{r3, r4, r5, pc}
 801708e:	bf00      	nop
 8017090:	24001358 	.word	0x24001358

08017094 <_getpid_r>:
 8017094:	f7f0 bb80 	b.w	8007798 <_getpid>

08017098 <_malloc_usable_size_r>:
 8017098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801709c:	1f18      	subs	r0, r3, #4
 801709e:	2b00      	cmp	r3, #0
 80170a0:	bfbc      	itt	lt
 80170a2:	580b      	ldrlt	r3, [r1, r0]
 80170a4:	18c0      	addlt	r0, r0, r3
 80170a6:	4770      	bx	lr

080170a8 <__swhatbuf_r>:
 80170a8:	b570      	push	{r4, r5, r6, lr}
 80170aa:	460c      	mov	r4, r1
 80170ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170b0:	2900      	cmp	r1, #0
 80170b2:	b096      	sub	sp, #88	@ 0x58
 80170b4:	4615      	mov	r5, r2
 80170b6:	461e      	mov	r6, r3
 80170b8:	da0d      	bge.n	80170d6 <__swhatbuf_r+0x2e>
 80170ba:	89a3      	ldrh	r3, [r4, #12]
 80170bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80170c0:	f04f 0100 	mov.w	r1, #0
 80170c4:	bf14      	ite	ne
 80170c6:	2340      	movne	r3, #64	@ 0x40
 80170c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80170cc:	2000      	movs	r0, #0
 80170ce:	6031      	str	r1, [r6, #0]
 80170d0:	602b      	str	r3, [r5, #0]
 80170d2:	b016      	add	sp, #88	@ 0x58
 80170d4:	bd70      	pop	{r4, r5, r6, pc}
 80170d6:	466a      	mov	r2, sp
 80170d8:	f000 f848 	bl	801716c <_fstat_r>
 80170dc:	2800      	cmp	r0, #0
 80170de:	dbec      	blt.n	80170ba <__swhatbuf_r+0x12>
 80170e0:	9901      	ldr	r1, [sp, #4]
 80170e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80170e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80170ea:	4259      	negs	r1, r3
 80170ec:	4159      	adcs	r1, r3
 80170ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80170f2:	e7eb      	b.n	80170cc <__swhatbuf_r+0x24>

080170f4 <__smakebuf_r>:
 80170f4:	898b      	ldrh	r3, [r1, #12]
 80170f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80170f8:	079d      	lsls	r5, r3, #30
 80170fa:	4606      	mov	r6, r0
 80170fc:	460c      	mov	r4, r1
 80170fe:	d507      	bpl.n	8017110 <__smakebuf_r+0x1c>
 8017100:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017104:	6023      	str	r3, [r4, #0]
 8017106:	6123      	str	r3, [r4, #16]
 8017108:	2301      	movs	r3, #1
 801710a:	6163      	str	r3, [r4, #20]
 801710c:	b003      	add	sp, #12
 801710e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017110:	ab01      	add	r3, sp, #4
 8017112:	466a      	mov	r2, sp
 8017114:	f7ff ffc8 	bl	80170a8 <__swhatbuf_r>
 8017118:	9f00      	ldr	r7, [sp, #0]
 801711a:	4605      	mov	r5, r0
 801711c:	4639      	mov	r1, r7
 801711e:	4630      	mov	r0, r6
 8017120:	f7fe f9c2 	bl	80154a8 <_malloc_r>
 8017124:	b948      	cbnz	r0, 801713a <__smakebuf_r+0x46>
 8017126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801712a:	059a      	lsls	r2, r3, #22
 801712c:	d4ee      	bmi.n	801710c <__smakebuf_r+0x18>
 801712e:	f023 0303 	bic.w	r3, r3, #3
 8017132:	f043 0302 	orr.w	r3, r3, #2
 8017136:	81a3      	strh	r3, [r4, #12]
 8017138:	e7e2      	b.n	8017100 <__smakebuf_r+0xc>
 801713a:	89a3      	ldrh	r3, [r4, #12]
 801713c:	6020      	str	r0, [r4, #0]
 801713e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017142:	81a3      	strh	r3, [r4, #12]
 8017144:	9b01      	ldr	r3, [sp, #4]
 8017146:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801714a:	b15b      	cbz	r3, 8017164 <__smakebuf_r+0x70>
 801714c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017150:	4630      	mov	r0, r6
 8017152:	f000 f81d 	bl	8017190 <_isatty_r>
 8017156:	b128      	cbz	r0, 8017164 <__smakebuf_r+0x70>
 8017158:	89a3      	ldrh	r3, [r4, #12]
 801715a:	f023 0303 	bic.w	r3, r3, #3
 801715e:	f043 0301 	orr.w	r3, r3, #1
 8017162:	81a3      	strh	r3, [r4, #12]
 8017164:	89a3      	ldrh	r3, [r4, #12]
 8017166:	431d      	orrs	r5, r3
 8017168:	81a5      	strh	r5, [r4, #12]
 801716a:	e7cf      	b.n	801710c <__smakebuf_r+0x18>

0801716c <_fstat_r>:
 801716c:	b538      	push	{r3, r4, r5, lr}
 801716e:	4d07      	ldr	r5, [pc, #28]	@ (801718c <_fstat_r+0x20>)
 8017170:	2300      	movs	r3, #0
 8017172:	4604      	mov	r4, r0
 8017174:	4608      	mov	r0, r1
 8017176:	4611      	mov	r1, r2
 8017178:	602b      	str	r3, [r5, #0]
 801717a:	f7f0 fb75 	bl	8007868 <_fstat>
 801717e:	1c43      	adds	r3, r0, #1
 8017180:	d102      	bne.n	8017188 <_fstat_r+0x1c>
 8017182:	682b      	ldr	r3, [r5, #0]
 8017184:	b103      	cbz	r3, 8017188 <_fstat_r+0x1c>
 8017186:	6023      	str	r3, [r4, #0]
 8017188:	bd38      	pop	{r3, r4, r5, pc}
 801718a:	bf00      	nop
 801718c:	24001358 	.word	0x24001358

08017190 <_isatty_r>:
 8017190:	b538      	push	{r3, r4, r5, lr}
 8017192:	4d06      	ldr	r5, [pc, #24]	@ (80171ac <_isatty_r+0x1c>)
 8017194:	2300      	movs	r3, #0
 8017196:	4604      	mov	r4, r0
 8017198:	4608      	mov	r0, r1
 801719a:	602b      	str	r3, [r5, #0]
 801719c:	f7f0 fb74 	bl	8007888 <_isatty>
 80171a0:	1c43      	adds	r3, r0, #1
 80171a2:	d102      	bne.n	80171aa <_isatty_r+0x1a>
 80171a4:	682b      	ldr	r3, [r5, #0]
 80171a6:	b103      	cbz	r3, 80171aa <_isatty_r+0x1a>
 80171a8:	6023      	str	r3, [r4, #0]
 80171aa:	bd38      	pop	{r3, r4, r5, pc}
 80171ac:	24001358 	.word	0x24001358

080171b0 <sqrtf>:
 80171b0:	b508      	push	{r3, lr}
 80171b2:	ed2d 8b02 	vpush	{d8}
 80171b6:	eeb0 8a40 	vmov.f32	s16, s0
 80171ba:	f000 f9de 	bl	801757a <__ieee754_sqrtf>
 80171be:	eeb4 8a48 	vcmp.f32	s16, s16
 80171c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171c6:	d60c      	bvs.n	80171e2 <sqrtf+0x32>
 80171c8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80171e8 <sqrtf+0x38>
 80171cc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80171d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171d4:	d505      	bpl.n	80171e2 <sqrtf+0x32>
 80171d6:	f7fc ff69 	bl	80140ac <__errno>
 80171da:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80171de:	2321      	movs	r3, #33	@ 0x21
 80171e0:	6003      	str	r3, [r0, #0]
 80171e2:	ecbd 8b02 	vpop	{d8}
 80171e6:	bd08      	pop	{r3, pc}
 80171e8:	00000000 	.word	0x00000000

080171ec <checkint>:
 80171ec:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80171f0:	2b7e      	cmp	r3, #126	@ 0x7e
 80171f2:	d910      	bls.n	8017216 <checkint+0x2a>
 80171f4:	2b96      	cmp	r3, #150	@ 0x96
 80171f6:	d80c      	bhi.n	8017212 <checkint+0x26>
 80171f8:	2201      	movs	r2, #1
 80171fa:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80171fe:	fa02 f303 	lsl.w	r3, r2, r3
 8017202:	1e5a      	subs	r2, r3, #1
 8017204:	4202      	tst	r2, r0
 8017206:	d106      	bne.n	8017216 <checkint+0x2a>
 8017208:	4203      	tst	r3, r0
 801720a:	bf14      	ite	ne
 801720c:	2001      	movne	r0, #1
 801720e:	2002      	moveq	r0, #2
 8017210:	4770      	bx	lr
 8017212:	2002      	movs	r0, #2
 8017214:	4770      	bx	lr
 8017216:	2000      	movs	r0, #0
 8017218:	4770      	bx	lr
 801721a:	0000      	movs	r0, r0
 801721c:	0000      	movs	r0, r0
	...

08017220 <powf>:
 8017220:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017222:	ee10 1a10 	vmov	r1, s0
 8017226:	ee10 4a90 	vmov	r4, s1
 801722a:	f5a1 0200 	sub.w	r2, r1, #8388608	@ 0x800000
 801722e:	0063      	lsls	r3, r4, #1
 8017230:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8017234:	eef0 7a40 	vmov.f32	s15, s0
 8017238:	eeb0 7a60 	vmov.f32	s14, s1
 801723c:	f103 30ff 	add.w	r0, r3, #4294967295
 8017240:	f06f 7280 	mvn.w	r2, #16777216	@ 0x1000000
 8017244:	d252      	bcs.n	80172ec <powf+0xcc>
 8017246:	4290      	cmp	r0, r2
 8017248:	d258      	bcs.n	80172fc <powf+0xdc>
 801724a:	2000      	movs	r0, #0
 801724c:	f101 4340 	add.w	r3, r1, #3221225472	@ 0xc0000000
 8017250:	f503 034d 	add.w	r3, r3, #13434880	@ 0xcd0000
 8017254:	4a9e      	ldr	r2, [pc, #632]	@ (80174d0 <powf+0x2b0>)
 8017256:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 801725a:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 801725e:	f36f 0316 	bfc	r3, #0, #23
 8017262:	1ac9      	subs	r1, r1, r3
 8017264:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8017268:	ee07 1a90 	vmov	s15, r1
 801726c:	ed94 5b02 	vldr	d5, [r4, #8]
 8017270:	ed94 4b00 	vldr	d4, [r4]
 8017274:	15db      	asrs	r3, r3, #23
 8017276:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 801727a:	ee07 3a90 	vmov	s15, r3
 801727e:	eea4 2b06 	vfma.f64	d2, d4, d6
 8017282:	ed92 1b42 	vldr	d1, [r2, #264]	@ 0x108
 8017286:	ee22 4b02 	vmul.f64	d4, d2, d2
 801728a:	ee24 0b04 	vmul.f64	d0, d4, d4
 801728e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8017292:	ee36 6b05 	vadd.f64	d6, d6, d5
 8017296:	ed92 5b40 	vldr	d5, [r2, #256]	@ 0x100
 801729a:	ed92 3b44 	vldr	d3, [r2, #272]	@ 0x110
 801729e:	eea2 1b05 	vfma.f64	d1, d2, d5
 80172a2:	ed92 5b46 	vldr	d5, [r2, #280]	@ 0x118
 80172a6:	eea2 5b03 	vfma.f64	d5, d2, d3
 80172aa:	ed92 3b48 	vldr	d3, [r2, #288]	@ 0x120
 80172ae:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80172b2:	eea2 6b03 	vfma.f64	d6, d2, d3
 80172b6:	eea4 6b05 	vfma.f64	d6, d4, d5
 80172ba:	eea1 6b00 	vfma.f64	d6, d1, d0
 80172be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80172c2:	ee17 3a90 	vmov	r3, s15
 80172c6:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 80172ca:	f248 03bf 	movw	r3, #32959	@ 0x80bf
 80172ce:	429a      	cmp	r2, r3
 80172d0:	f0c0 8098 	bcc.w	8017404 <powf+0x1e4>
 80172d4:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 80174b0 <powf+0x290>
 80172d8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80172dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172e0:	dd79      	ble.n	80173d6 <powf+0x1b6>
 80172e2:	b003      	add	sp, #12
 80172e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80172e8:	f000 b920 	b.w	801752c <__math_oflowf>
 80172ec:	4290      	cmp	r0, r2
 80172ee:	d330      	bcc.n	8017352 <powf+0x132>
 80172f0:	b12b      	cbz	r3, 80172fe <powf+0xde>
 80172f2:	0049      	lsls	r1, r1, #1
 80172f4:	f1b1 4f7f 	cmp.w	r1, #4278190080	@ 0xff000000
 80172f8:	d808      	bhi.n	801730c <powf+0xec>
 80172fa:	e015      	b.n	8017328 <powf+0x108>
 80172fc:	b953      	cbnz	r3, 8017314 <powf+0xf4>
 80172fe:	f481 0180 	eor.w	r1, r1, #4194304	@ 0x400000
 8017302:	0049      	lsls	r1, r1, #1
 8017304:	f511 0f00 	cmn.w	r1, #8388608	@ 0x800000
 8017308:	f240 80ca 	bls.w	80174a0 <powf+0x280>
 801730c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8017310:	b003      	add	sp, #12
 8017312:	bd30      	pop	{r4, r5, pc}
 8017314:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8017318:	d105      	bne.n	8017326 <powf+0x106>
 801731a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 801731e:	0064      	lsls	r4, r4, #1
 8017320:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8017324:	e7f0      	b.n	8017308 <powf+0xe8>
 8017326:	0049      	lsls	r1, r1, #1
 8017328:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 801732c:	d1ee      	bne.n	801730c <powf+0xec>
 801732e:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 8017332:	f000 80b5 	beq.w	80174a0 <powf+0x280>
 8017336:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 801733a:	ea6f 0404 	mvn.w	r4, r4
 801733e:	bf34      	ite	cc
 8017340:	2100      	movcc	r1, #0
 8017342:	2101      	movcs	r1, #1
 8017344:	0fe4      	lsrs	r4, r4, #31
 8017346:	42a1      	cmp	r1, r4
 8017348:	f040 80ad 	bne.w	80174a6 <powf+0x286>
 801734c:	ee27 0a07 	vmul.f32	s0, s14, s14
 8017350:	e7de      	b.n	8017310 <powf+0xf0>
 8017352:	004d      	lsls	r5, r1, #1
 8017354:	1e6b      	subs	r3, r5, #1
 8017356:	4293      	cmp	r3, r2
 8017358:	d31b      	bcc.n	8017392 <powf+0x172>
 801735a:	2900      	cmp	r1, #0
 801735c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8017360:	da0e      	bge.n	8017380 <powf+0x160>
 8017362:	4620      	mov	r0, r4
 8017364:	f7ff ff42 	bl	80171ec <checkint>
 8017368:	2801      	cmp	r0, #1
 801736a:	d109      	bne.n	8017380 <powf+0x160>
 801736c:	eeb1 0a40 	vneg.f32	s0, s0
 8017370:	b945      	cbnz	r5, 8017384 <powf+0x164>
 8017372:	2c00      	cmp	r4, #0
 8017374:	dacc      	bge.n	8017310 <powf+0xf0>
 8017376:	b003      	add	sp, #12
 8017378:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801737c:	f000 b8dc 	b.w	8017538 <__math_divzerof>
 8017380:	2000      	movs	r0, #0
 8017382:	e7f5      	b.n	8017370 <powf+0x150>
 8017384:	2c00      	cmp	r4, #0
 8017386:	dac3      	bge.n	8017310 <powf+0xf0>
 8017388:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801738c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8017390:	e7be      	b.n	8017310 <powf+0xf0>
 8017392:	2900      	cmp	r1, #0
 8017394:	da1d      	bge.n	80173d2 <powf+0x1b2>
 8017396:	4620      	mov	r0, r4
 8017398:	f7ff ff28 	bl	80171ec <checkint>
 801739c:	b920      	cbnz	r0, 80173a8 <powf+0x188>
 801739e:	b003      	add	sp, #12
 80173a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80173a4:	f000 b8da 	b.w	801755c <__math_invalidf>
 80173a8:	1e43      	subs	r3, r0, #1
 80173aa:	4258      	negs	r0, r3
 80173ac:	4158      	adcs	r0, r3
 80173ae:	0400      	lsls	r0, r0, #16
 80173b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80173b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80173b8:	f4bf af48 	bcs.w	801724c <powf+0x2c>
 80173bc:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80174d4 <powf+0x2b4>
 80173c0:	ee27 0aa6 	vmul.f32	s0, s15, s13
 80173c4:	ee10 3a10 	vmov	r3, s0
 80173c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80173cc:	f1a3 6138 	sub.w	r1, r3, #192937984	@ 0xb800000
 80173d0:	e73c      	b.n	801724c <powf+0x2c>
 80173d2:	2000      	movs	r0, #0
 80173d4:	e7ee      	b.n	80173b4 <powf+0x194>
 80173d6:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 80174b8 <powf+0x298>
 80173da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80173de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80173e2:	dd45      	ble.n	8017470 <powf+0x250>
 80173e4:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 80173e8:	b3d0      	cbz	r0, 8017460 <powf+0x240>
 80173ea:	9301      	str	r3, [sp, #4]
 80173ec:	eddd 6a01 	vldr	s13, [sp, #4]
 80173f0:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 80173f4:	ee76 6a66 	vsub.f32	s13, s12, s13
 80173f8:	eef4 6a46 	vcmp.f32	s13, s12
 80173fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017400:	f47f af6f 	bne.w	80172e2 <powf+0xc2>
 8017404:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8017408:	4b33      	ldr	r3, [pc, #204]	@ (80174d8 <powf+0x2b8>)
 801740a:	ed93 5b40 	vldr	d5, [r3, #256]	@ 0x100
 801740e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8017412:	ee16 2a10 	vmov	r2, s12
 8017416:	ee36 6b45 	vsub.f64	d6, d6, d5
 801741a:	f002 011f 	and.w	r1, r2, #31
 801741e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8017422:	ed93 5b42 	vldr	d5, [r3, #264]	@ 0x108
 8017426:	ee27 4b07 	vmul.f64	d4, d7, d7
 801742a:	ed93 6b44 	vldr	d6, [r3, #272]	@ 0x110
 801742e:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 8017432:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 8017436:	eea7 6b05 	vfma.f64	d6, d7, d5
 801743a:	686d      	ldr	r5, [r5, #4]
 801743c:	ed93 5b46 	vldr	d5, [r3, #280]	@ 0x118
 8017440:	1880      	adds	r0, r0, r2
 8017442:	2100      	movs	r1, #0
 8017444:	190a      	adds	r2, r1, r4
 8017446:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 801744a:	eea7 0b05 	vfma.f64	d0, d7, d5
 801744e:	ec43 2b17 	vmov	d7, r2, r3
 8017452:	eea6 0b04 	vfma.f64	d0, d6, d4
 8017456:	ee20 0b07 	vmul.f64	d0, d0, d7
 801745a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801745e:	e757      	b.n	8017310 <powf+0xf0>
 8017460:	9300      	str	r3, [sp, #0]
 8017462:	eddd 6a00 	vldr	s13, [sp]
 8017466:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801746a:	ee76 6a86 	vadd.f32	s13, s13, s12
 801746e:	e7c3      	b.n	80173f8 <powf+0x1d8>
 8017470:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80174c0 <powf+0x2a0>
 8017474:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8017478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801747c:	d804      	bhi.n	8017488 <powf+0x268>
 801747e:	b003      	add	sp, #12
 8017480:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017484:	f000 b846 	b.w	8017514 <__math_uflowf>
 8017488:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 80174c8 <powf+0x2a8>
 801748c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8017490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017494:	d5b6      	bpl.n	8017404 <powf+0x1e4>
 8017496:	b003      	add	sp, #12
 8017498:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801749c:	f000 b840 	b.w	8017520 <__math_may_uflowf>
 80174a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80174a4:	e734      	b.n	8017310 <powf+0xf0>
 80174a6:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80174dc <powf+0x2bc>
 80174aa:	e731      	b.n	8017310 <powf+0xf0>
 80174ac:	f3af 8000 	nop.w
 80174b0:	ffd1d571 	.word	0xffd1d571
 80174b4:	405fffff 	.word	0x405fffff
 80174b8:	ffa3aae2 	.word	0xffa3aae2
 80174bc:	405fffff 	.word	0x405fffff
 80174c0:	00000000 	.word	0x00000000
 80174c4:	c062c000 	.word	0xc062c000
 80174c8:	00000000 	.word	0x00000000
 80174cc:	c062a000 	.word	0xc062a000
 80174d0:	0801a3c8 	.word	0x0801a3c8
 80174d4:	4b000000 	.word	0x4b000000
 80174d8:	0801a280 	.word	0x0801a280
 80174dc:	00000000 	.word	0x00000000

080174e0 <with_errnof>:
 80174e0:	b510      	push	{r4, lr}
 80174e2:	ed2d 8b02 	vpush	{d8}
 80174e6:	eeb0 8a40 	vmov.f32	s16, s0
 80174ea:	4604      	mov	r4, r0
 80174ec:	f7fc fdde 	bl	80140ac <__errno>
 80174f0:	eeb0 0a48 	vmov.f32	s0, s16
 80174f4:	ecbd 8b02 	vpop	{d8}
 80174f8:	6004      	str	r4, [r0, #0]
 80174fa:	bd10      	pop	{r4, pc}

080174fc <xflowf>:
 80174fc:	b130      	cbz	r0, 801750c <xflowf+0x10>
 80174fe:	eef1 7a40 	vneg.f32	s15, s0
 8017502:	ee27 0a80 	vmul.f32	s0, s15, s0
 8017506:	2022      	movs	r0, #34	@ 0x22
 8017508:	f7ff bfea 	b.w	80174e0 <with_errnof>
 801750c:	eef0 7a40 	vmov.f32	s15, s0
 8017510:	e7f7      	b.n	8017502 <xflowf+0x6>
	...

08017514 <__math_uflowf>:
 8017514:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801751c <__math_uflowf+0x8>
 8017518:	f7ff bff0 	b.w	80174fc <xflowf>
 801751c:	10000000 	.word	0x10000000

08017520 <__math_may_uflowf>:
 8017520:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017528 <__math_may_uflowf+0x8>
 8017524:	f7ff bfea 	b.w	80174fc <xflowf>
 8017528:	1a200000 	.word	0x1a200000

0801752c <__math_oflowf>:
 801752c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017534 <__math_oflowf+0x8>
 8017530:	f7ff bfe4 	b.w	80174fc <xflowf>
 8017534:	70000000 	.word	0x70000000

08017538 <__math_divzerof>:
 8017538:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8017558 <__math_divzerof+0x20>
 801753c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8017540:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8017544:	2800      	cmp	r0, #0
 8017546:	f04f 0022 	mov.w	r0, #34	@ 0x22
 801754a:	fe47 7a87 	vseleq.f32	s15, s15, s14
 801754e:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8017552:	f7ff bfc5 	b.w	80174e0 <with_errnof>
 8017556:	bf00      	nop
 8017558:	00000000 	.word	0x00000000

0801755c <__math_invalidf>:
 801755c:	eef0 7a40 	vmov.f32	s15, s0
 8017560:	ee30 7a40 	vsub.f32	s14, s0, s0
 8017564:	eef4 7a67 	vcmp.f32	s15, s15
 8017568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801756c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8017570:	d602      	bvs.n	8017578 <__math_invalidf+0x1c>
 8017572:	2021      	movs	r0, #33	@ 0x21
 8017574:	f7ff bfb4 	b.w	80174e0 <with_errnof>
 8017578:	4770      	bx	lr

0801757a <__ieee754_sqrtf>:
 801757a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801757e:	4770      	bx	lr

08017580 <_init>:
 8017580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017582:	bf00      	nop
 8017584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017586:	bc08      	pop	{r3}
 8017588:	469e      	mov	lr, r3
 801758a:	4770      	bx	lr

0801758c <_fini>:
 801758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801758e:	bf00      	nop
 8017590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017592:	bc08      	pop	{r3}
 8017594:	469e      	mov	lr, r3
 8017596:	4770      	bx	lr
