<html><head><style>
span.c1 {
  background-color: #FFFFFF;
  font-family: "Courier New";
}
span.c2 {
  background-color: #BFBFBF;
  font-family: "Courier New";
}
span.attn {
  background-color: #FF0000;
  font-family: "Courier New";
}
</style></head><body><h1>Assertion&nbsp;coverage&nbsp;for&nbsp;hdl_top.dut.sva</h1><h2>module&nbsp;alu_assertions</h2><table cellspacing="0" cellpadding="0"><tr><td>Name&nbsp;</td><td>Kind&nbsp;</td><td>Attempts&nbsp;</td><td>Passes&nbsp;</td><td>Fails&nbsp;</td><td>Vacuous&nbsp;passes&nbsp;</td><td>Disables&nbsp;</td></tr><tr><td><span class="c2">a_after_reset_r1_addr_check</span></td><td><span class="c2">assert</span></td><td><span class="c2">40017</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;1</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">40016</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td></tr><tr><td><span class="c1">a_after_reset_r2_addr_check</span></td><td><span class="c1">assert</span></td><td><span class="c1">40017</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">40017</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td></tr><tr><td><span class="c2">a_final_state_check</span></td><td><span class="c2">assert</span></td><td><span class="c2">40017</span></td><td><span class="c2">&nbsp;9999</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">30000</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c1">a_instr_addr_check</span></td><td><span class="c1">assert</span></td><td><span class="c1">40017</span></td><td><span class="c1">&nbsp;9842</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">30157</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c2">a_instr_addr_overflow_check</span></td><td><span class="c2">assert</span></td><td><span class="c2">40017</span></td><td><span class="c2">&nbsp;&nbsp;157</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">39842</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c1">a_o_Data_check_0</span></td><td><span class="c1">assert</span></td><td><span class="c1">40017</span></td><td><span class="c1">&nbsp;7250</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">32749</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c2">a_o_Data_check_1</span></td><td><span class="c2">assert</span></td><td><span class="c2">40017</span></td><td><span class="c2">&nbsp;7250</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">32749</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c1">a_o_memAddr_check</span></td><td><span class="c1">assert</span></td><td><span class="c1">40017</span></td><td><span class="c1">10000</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">29999</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c2">a_r1_addr_check</span></td><td><span class="c2">assert</span></td><td><span class="c2">40017</span></td><td><span class="c2">&nbsp;9999</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c2">30000</span></td><td><span class="c2">&nbsp;&nbsp;&nbsp;18</span></td></tr><tr><td><span class="c1">a_r2_addr_check</span></td><td><span class="c1">assert</span></td><td><span class="c1">40017</span></td><td><span class="c1">&nbsp;3819</span></td><td><span class="attn">&nbsp;&nbsp;&nbsp;&nbsp;0</span></td><td><span class="c1">36180</span></td><td><span class="c1">&nbsp;&nbsp;&nbsp;18</span></td></tr></table></body></html>