#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 20:55:16 2018
# Process ID: 6180
# Current directory: C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/vending_machine/vending_machine.runs/synth_1
# Command line: vivado.exe -log vending_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vending_machine.tcl
# Log file: C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/vending_machine/vending_machine.runs/synth_1/vending_machine.vds
# Journal file: C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/vending_machine/vending_machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vending_machine.tcl -notrace
Command: synth_design -top vending_machine -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 374.258 ; gain = 97.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vending_machine' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:3]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'num_to_7SD' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:98]
INFO: [Synth 8-6155] done synthesizing module 'num_to_7SD' (1#1) [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:3]
INFO: [Synth 8-6157] synthesizing module 'num_to_coins' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_coins.v:3]
INFO: [Synth 8-6155] done synthesizing module 'num_to_coins' (2#1) [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_coins.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vending_machine' (3#1) [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:3]
WARNING: [Synth 8-3917] design vending_machine has port rLEDA1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port gLEDA2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDA2 driven by constant 1
WARNING: [Synth 8-3917] design vending_machine has port rLEDA3 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB3 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC3 driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 430.660 ; gain = 154.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 430.660 ; gain = 154.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 430.660 ; gain = 154.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'coinsDisp_IBUF'. [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vending_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vending_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 770.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 770.438 ; gain = 494.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 770.438 ; gain = 494.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 770.438 ; gain = 494.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dLEDA1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "en_an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sseg_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/num_to_7SD.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'totalMoney_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'select_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'dispAN3_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:398]
WARNING: [Synth 8-327] inferring latch for variable 'dispAN2_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:397]
WARNING: [Synth 8-327] inferring latch for variable 'dispAN1_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:396]
WARNING: [Synth 8-327] inferring latch for variable 'dispAN0_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:395]
WARNING: [Synth 8-327] inferring latch for variable 'coinsDispTmpAN3_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:561]
WARNING: [Synth 8-327] inferring latch for variable 'coinsDispTmpAN2_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:560]
WARNING: [Synth 8-327] inferring latch for variable 'coinsDispTmpAN1_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:559]
WARNING: [Synth 8-327] inferring latch for variable 'coinsDispTmpAN0_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:558]
WARNING: [Synth 8-327] inferring latch for variable 'num_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'decimal_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'negative_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'change_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'coins_reg' [C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/src/hdl/vending_machine.v:411]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 770.438 ; gain = 494.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 14    
	   5 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 27    
	   2 Input      9 Bit        Muxes := 42    
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 69    
	  22 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vending_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 14    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 27    
	   2 Input      9 Bit        Muxes := 42    
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 64    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module num_to_7SD 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	  22 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dLEDA1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDA3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDB3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dLEDC3" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design vending_machine has port rLEDA1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port gLEDA2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDA2 driven by constant 1
WARNING: [Synth 8-3917] design vending_machine has port rLEDA3 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDB3 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC1 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC2 driven by constant 0
WARNING: [Synth 8-3917] design vending_machine has port rLEDC3 driven by constant 0
INFO: [Synth 8-3886] merging instance 'num_reg[12]' (LD) to 'num_reg[13]'
INFO: [Synth 8-3886] merging instance 'num_reg[13]' (LD) to 'num_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_reg[11]' (LD) to 'num_reg[10]'
INFO: [Synth 8-3886] merging instance 'num_reg[10]' (LD) to 'num_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_reg[2]' (LD) to 'select_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_reg[7] )
WARNING: [Synth 8-3332] Sequential element (select_reg[7]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (select_reg[3]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[7]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[6]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[5]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[4]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[3]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[2]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[1]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN3_reg[0]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[7]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[6]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[5]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[4]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[3]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[2]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[1]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN2_reg[0]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[7]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[6]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[5]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[4]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[3]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[2]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[1]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN1_reg[0]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[7]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[6]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[5]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[4]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[3]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[2]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[1]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (dispAN0_reg[0]) is unused and will be removed from module vending_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 770.438 ; gain = 494.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 771.188 ; gain = 494.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:11 . Memory (MB): peak = 881.289 ; gain = 604.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   499|
|3     |LUT1   |    57|
|4     |LUT2   |   592|
|5     |LUT3   |   840|
|6     |LUT4   |   637|
|7     |LUT5   |   419|
|8     |LUT6   |  1198|
|9     |MUXF7  |     1|
|10    |FDRE   |    19|
|11    |LD     |    55|
|12    |LDC    |    28|
|13    |LDCP   |     1|
|14    |IBUF   |    18|
|15    |OBUF   |    39|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |  4407|
|2     |  toCoins |num_to_coins |  2163|
|3     |  toDisp  |num_to_7SD   |  1434|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 904.273 ; gain = 627.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 904.273 ; gain = 288.168
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 904.273 ; gain = 627.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LD => LDCE: 55 instances
  LDC => LDCE: 27 instances
  LDC => LDCE (inverted pins: G): 1 instances
  LDCP => LDCP (inverted pins: G) (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 71 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 904.273 ; gain = 640.258
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Documents/GitHub/TheVendingMachine/Vivado/vending_machine/vending_machine.runs/synth_1/vending_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vending_machine_utilization_synth.rpt -pb vending_machine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 904.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 20:58:10 2018...
