(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-07-28T15:23:25Z")
 (DESIGN "stendo_MIS")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "stendo_MIS")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT BurstDetector_1.q BurstDetector_1.main_1 (3.789:3.789:3.789))
    (INTERCONNECT BurstDetector_1.q LED2\(0\).pin_input (8.202:8.202:8.202))
    (INTERCONNECT BurstDetector_1.q Pin_1\(0\).pin_input (10.533:10.533:10.533))
    (INTERCONNECT BurstDetector_1.q \\MIS_Stat\:sts\:sts_reg\\.status_0 (6.683:6.683:6.683))
    (INTERCONNECT BurstDetector_1.q isr_Capture_1.interrupt (10.012:10.012:10.012))
    (INTERCONNECT BurstDetector_2.q BurstDetector_2.main_1 (3.800:3.800:3.800))
    (INTERCONNECT BurstDetector_2.q Pin_3\(0\).pin_input (8.518:8.518:8.518))
    (INTERCONNECT BurstDetector_2.q \\MIS_Stat\:sts\:sts_reg\\.status_1 (12.027:12.027:12.027))
    (INTERCONNECT BurstDetector_2.q isr_Capture_2.interrupt (10.154:10.154:10.154))
    (INTERCONNECT BurstDetector_3.q BurstDetector_3.main_1 (4.299:4.299:4.299))
    (INTERCONNECT BurstDetector_3.q Pin_5\(0\).pin_input (9.253:9.253:9.253))
    (INTERCONNECT BurstDetector_3.q \\MIS_Stat\:sts\:sts_reg\\.status_2 (3.583:3.583:3.583))
    (INTERCONNECT BurstDetector_3.q isr_Capture_3.interrupt (7.476:7.476:7.476))
    (INTERCONNECT BurstDetector_4.q BurstDetector_4.main_1 (3.996:3.996:3.996))
    (INTERCONNECT BurstDetector_4.q Pin_7\(0\).pin_input (7.545:7.545:7.545))
    (INTERCONNECT BurstDetector_4.q \\MIS_Stat\:sts\:sts_reg\\.status_3 (5.607:5.607:5.607))
    (INTERCONNECT BurstDetector_4.q isr_Capture_4.interrupt (9.635:9.635:9.635))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO3\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO3\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO4\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO4\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SIG1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SIG1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SW1_LED2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb T2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb T2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in3\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in4\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in5\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb mst_miso\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb mst_miso\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slc_cs\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slc_cs\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_clk\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_clk\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_mosi\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_mosi\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIS_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_CS_Rise.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_QuadDec_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Timestamp.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_START.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_STOP.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_QuadDec_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_TURN_CONT_MODE.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_TURN_OFF_CONT_MODE.clock (0.000:0.000:0.000))
    (INTERCONNECT LED1\(0\).pad_out LED1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\).pad_out LED2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO1\(0\).fb DIO1\(0\)_SYNC.in (16.079:16.079:16.079))
    (INTERCONNECT DIO1\(0\).fb LED1\(0\).pin_input (7.963:7.963:7.963))
    (INTERCONNECT DIO1\(0\).fb ctl6\(0\).pin_input (3.844:3.844:3.844))
    (INTERCONNECT DIO1\(0\).fb ctrl_out0\(0\).pin_input (11.310:11.310:11.310))
    (INTERCONNECT DIO1\(0\)_SYNC.out Net_3138.main_6 (3.301:3.301:3.301))
    (INTERCONNECT DIO1\(0\)_SYNC.out \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT DIO2\(0\).fb DIO2\(0\)_SYNC.in (8.142:8.142:8.142))
    (INTERCONNECT DIO2\(0\).fb ctl9\(0\).pin_input (7.690:7.690:7.690))
    (INTERCONNECT DIO2\(0\).fb ctrl_out1\(0\).pin_input (8.758:8.758:8.758))
    (INTERCONNECT DIO2\(0\)_SYNC.out Net_3131.main_6 (5.252:5.252:5.252))
    (INTERCONNECT DIO2\(0\)_SYNC.out \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.265:5.265:5.265))
    (INTERCONNECT DIO3\(0\).fb DIO3\(0\)_SYNC.in (4.582:4.582:4.582))
    (INTERCONNECT DIO3\(0\)_SYNC.out Net_3134.main_6 (3.731:3.731:3.731))
    (INTERCONNECT DIO3\(0\)_SYNC.out \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (2.823:2.823:2.823))
    (INTERCONNECT DIO4\(0\).fb DIO4\(0\)_SYNC.in (4.576:4.576:4.576))
    (INTERCONNECT DIO4\(0\)_SYNC.out Net_3137.main_6 (2.241:2.241:2.241))
    (INTERCONNECT DIO4\(0\)_SYNC.out \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT Net_1414.q Net_2619.main_2 (2.287:2.287:2.287))
    (INTERCONNECT Net_20.q Tx_1\(0\).pin_input (7.094:7.094:7.094))
    (INTERCONNECT slc_cs\(0\).fb slc_cs\(0\)_SYNC.in (5.363:5.363:5.363))
    (INTERCONNECT slc_cs\(0\)_SYNC.out Net_3047.main_1 (3.212:3.212:3.212))
    (INTERCONNECT slc_cs\(0\)_SYNC.out Net_3120.main_1 (5.489:5.489:5.489))
    (INTERCONNECT slc_cs\(0\)_SYNC.out \\EdgeDetect_5\:last\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT slc_cs\(0\)_SYNC.out \\SPIS\:BSPIS\:BitCounter\\.reset (4.576:4.576:4.576))
    (INTERCONNECT slc_cs\(0\)_SYNC.out \\SPIS\:BSPIS\:inv_ss\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_5 ctrl_out5\(0\).pin_input (6.620:6.620:6.620))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_4 ctrl_out4\(0\).pin_input (6.514:6.514:6.514))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_3 ctrl_out3\(0\).pin_input (7.014:7.014:7.014))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (8.079:8.079:8.079))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:pollcount_0\\.main_3 (4.700:4.700:4.700))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:pollcount_1\\.main_4 (4.700:4.700:4.700))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_last\\.main_0 (6.129:6.129:6.129))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_postpoll\\.main_2 (4.700:4.700:4.700))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_0\\.main_10 (6.021:6.021:6.021))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_2\\.main_9 (6.021:6.021:6.021))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_status_3\\.main_7 (5.341:5.341:5.341))
    (INTERCONNECT Net_2616.q \\BurstTimeout_1\:TimerUDB\:rstSts\:stsreg\\.reset (3.150:3.150:3.150))
    (INTERCONNECT Net_2616.q \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (3.133:3.133:3.133))
    (INTERCONNECT Net_2616.q \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (2.992:2.992:2.992))
    (INTERCONNECT Net_2619.q BurstDetector_1.main_2 (2.798:2.798:2.798))
    (INTERCONNECT Net_2619.q Net_2616.main_1 (2.798:2.798:2.798))
    (INTERCONNECT Net_2619.q Net_2619.main_1 (2.798:2.798:2.798))
    (INTERCONNECT Net_2619.q PulseCounterEN_1.main_3 (2.809:2.809:2.809))
    (INTERCONNECT Net_2692.q isr_Timestamp.interrupt (7.321:7.321:7.321))
    (INTERCONNECT Net_2714.q \\BurstTimeout_2\:TimerHW\\.timer_reset (8.003:8.003:8.003))
    (INTERCONNECT \\BurstTimeout_2\:TimerHW\\.tc Net_2721.main_2 (6.626:6.626:6.626))
    (INTERCONNECT Net_2721.q BurstDetector_2.main_2 (4.841:4.841:4.841))
    (INTERCONNECT Net_2721.q Net_2714.main_1 (6.608:6.608:6.608))
    (INTERCONNECT Net_2721.q Net_2721.main_1 (3.710:3.710:3.710))
    (INTERCONNECT Net_2721.q PulseCounterEN_2.main_3 (3.923:3.923:3.923))
    (INTERCONNECT Net_2859.q \\BurstTimeout_3\:TimerHW\\.timer_reset (6.540:6.540:6.540))
    (INTERCONNECT \\BurstTimeout_3\:TimerHW\\.tc cy_srff_7.main_1 (6.038:6.038:6.038))
    (INTERCONNECT Net_2883.q \\BurstTimeout_4\:TimerHW\\.timer_reset (6.468:6.468:6.468))
    (INTERCONNECT \\BurstTimeout_4\:TimerHW\\.tc cy_srff_10.main_1 (7.309:7.309:7.309))
    (INTERCONNECT \\SPIS\:BSPIS\:TxStsReg\\.interrupt \\SPIS\:TxInternalInterrupt\\.interrupt (5.199:5.199:5.199))
    (INTERCONNECT \\SPIS\:BSPIS\:RxStsReg\\.interrupt \\SPIS\:RxInternalInterrupt\\.interrupt (8.591:8.591:8.591))
    (INTERCONNECT Net_2902.q Net_2902.main_0 (3.774:3.774:3.774))
    (INTERCONNECT Net_2902.q mst_cs\(0\).pin_input (6.581:6.581:6.581))
    (INTERCONNECT \\SPIM\:BSPIM\:RxStsReg\\.interrupt \\SPIM\:RxInternalInterrupt\\.interrupt (7.783:7.783:7.783))
    (INTERCONNECT \\SPIM\:BSPIM\:TxStsReg\\.interrupt \\SPIM\:TxInternalInterrupt\\.interrupt (7.099:7.099:7.099))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:Stsreg\\.interrupt isr_QuadDec_1.interrupt (7.157:7.157:7.157))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:Stsreg\\.interrupt isr_QuadDec_2.interrupt (7.145:7.145:7.145))
    (INTERCONNECT Net_3025.q isr_START.interrupt (6.204:6.204:6.204))
    (INTERCONNECT Net_3026.q isr_STOP.interrupt (7.008:7.008:7.008))
    (INTERCONNECT Net_3047.q slv_miso\(0\).pin_input (6.698:6.698:6.698))
    (INTERCONNECT slv_mosi\(0\).fb slv_mosi\(0\)_SYNC.in (5.955:5.955:5.955))
    (INTERCONNECT slv_mosi\(0\)_SYNC.out \\SPIS\:BSPIS\:mosi_tmp\\.main_0 (3.677:3.677:3.677))
    (INTERCONNECT slv_mosi\(0\)_SYNC.out \\SPIS\:BSPIS\:mosi_to_dp\\.main_5 (3.677:3.677:3.677))
    (INTERCONNECT slv_clk\(0\).fb slv_clk\(0\)_SYNC.in (5.967:5.967:5.967))
    (INTERCONNECT slv_clk\(0\)_SYNC.out \\SPIS\:BSPIS\:BitCounter\\.clock_n (3.508:3.508:3.508))
    (INTERCONNECT slv_clk\(0\)_SYNC.out \\SPIS\:BSPIS\:mosi_tmp\\.clock_0 (4.831:4.831:4.831))
    (INTERCONNECT slv_clk\(0\)_SYNC.out \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.clock (4.831:4.831:4.831))
    (INTERCONNECT mst_miso\(0\).fb mst_miso\(0\)_SYNC.in (7.486:7.486:7.486))
    (INTERCONNECT mst_miso\(0\)_SYNC.out \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (2.933:2.933:2.933))
    (INTERCONNECT Net_3056.q Net_3056.main_0 (3.785:3.785:3.785))
    (INTERCONNECT Net_3056.q mst_mosi\(0\).pin_input (6.912:6.912:6.912))
    (INTERCONNECT Net_3057.q Net_3057.main_0 (3.177:3.177:3.177))
    (INTERCONNECT Net_3057.q mst_clk\(0\).pin_input (5.923:5.923:5.923))
    (INTERCONNECT T2\(0\).fb T2\(0\)_SYNC.in (5.708:5.708:5.708))
    (INTERCONNECT T2\(0\)_SYNC.out Net_3086.main_1 (4.147:4.147:4.147))
    (INTERCONNECT T2\(0\)_SYNC.out Net_3087.main_1 (2.637:2.637:2.637))
    (INTERCONNECT T2\(0\)_SYNC.out \\EdgeDetect_8\:last\\.main_0 (4.147:4.147:4.147))
    (INTERCONNECT Net_3086.q isr_TURN_CONT_MODE.interrupt (5.086:5.086:5.086))
    (INTERCONNECT Net_3087.q isr_TURN_OFF_CONT_MODE.interrupt (5.672:5.672:5.672))
    (INTERCONNECT Net_3120.q isr_CS_Rise.interrupt (5.897:5.897:5.897))
    (INTERCONNECT Net_3131.q BurstDetector_2.main_4 (6.765:6.765:6.765))
    (INTERCONNECT Net_3131.q Net_2714.main_3 (6.151:6.151:6.151))
    (INTERCONNECT Net_3131.q Net_3131.main_3 (3.805:3.805:3.805))
    (INTERCONNECT Net_3131.q \\EdgeDetect_2\:last\\.main_0 (5.632:5.632:5.632))
    (INTERCONNECT Net_3131.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_4 (6.765:6.765:6.765))
    (INTERCONNECT Net_3131.q \\PulseCounter_2\:CounterUDB\:count_stored_i\\.main_1 (6.765:6.765:6.765))
    (INTERCONNECT Net_3134.q BurstDetector_3.main_4 (7.319:7.319:7.319))
    (INTERCONNECT Net_3134.q Net_2859.main_3 (7.319:7.319:7.319))
    (INTERCONNECT Net_3134.q Net_3134.main_0 (2.593:2.593:2.593))
    (INTERCONNECT Net_3134.q \\EdgeDetect_6\:last\\.main_0 (7.310:7.310:7.310))
    (INTERCONNECT Net_3134.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_4 (4.307:4.307:4.307))
    (INTERCONNECT Net_3134.q \\PulseCounter_3\:CounterUDB\:count_stored_i\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT Net_3137.q BurstDetector_4.main_4 (6.461:6.461:6.461))
    (INTERCONNECT Net_3137.q Net_2883.main_3 (6.461:6.461:6.461))
    (INTERCONNECT Net_3137.q Net_3137.main_0 (3.174:3.174:3.174))
    (INTERCONNECT Net_3137.q \\EdgeDetect_7\:last\\.main_0 (4.541:4.541:4.541))
    (INTERCONNECT Net_3137.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_4 (4.541:4.541:4.541))
    (INTERCONNECT Net_3137.q \\PulseCounter_4\:CounterUDB\:count_stored_i\\.main_1 (4.541:4.541:4.541))
    (INTERCONNECT Net_3138.q BurstDetector_1.main_4 (7.024:7.024:7.024))
    (INTERCONNECT Net_3138.q Net_2616.main_3 (7.024:7.024:7.024))
    (INTERCONNECT Net_3138.q Net_3138.main_3 (3.411:3.411:3.411))
    (INTERCONNECT Net_3138.q \\EdgeDetect_1\:last\\.main_0 (7.041:7.041:7.041))
    (INTERCONNECT Net_3138.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_4 (7.024:7.024:7.024))
    (INTERCONNECT Net_3138.q \\PulseCounter_1\:CounterUDB\:count_stored_i\\.main_1 (7.041:7.041:7.041))
    (INTERCONNECT SIG1\(0\).fb SIG1\(0\)_SYNC.in (5.645:5.645:5.645))
    (INTERCONNECT SIG1\(0\)_SYNC.out Net_3025.main_1 (2.317:2.317:2.317))
    (INTERCONNECT SIG1\(0\)_SYNC.out Net_3026.main_1 (2.317:2.317:2.317))
    (INTERCONNECT SIG1\(0\)_SYNC.out \\EdgeDetect_4\:last\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\).pad_out Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\).pad_out Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\).pad_out Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\).pad_out Pin_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\).pad_out Pin_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\).pad_out Pin_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\).pad_out Pin_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PulseCounterEN_1.q Pin_2\(0\).pin_input (11.159:11.159:11.159))
    (INTERCONNECT PulseCounterEN_1.q PulseCounterEN_1.main_2 (4.189:4.189:4.189))
    (INTERCONNECT PulseCounterEN_1.q \\MIS_Stat\:sts\:sts_reg\\.status_4 (7.708:7.708:7.708))
    (INTERCONNECT PulseCounterEN_1.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_0 (3.632:3.632:3.632))
    (INTERCONNECT PulseCounterEN_2.q Pin_4\(0\).pin_input (6.811:6.811:6.811))
    (INTERCONNECT PulseCounterEN_2.q PulseCounterEN_2.main_2 (3.802:3.802:3.802))
    (INTERCONNECT PulseCounterEN_2.q \\MIS_Stat\:sts\:sts_reg\\.status_5 (5.647:5.647:5.647))
    (INTERCONNECT PulseCounterEN_2.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_0 (4.717:4.717:4.717))
    (INTERCONNECT PulseCounterEN_3.q Pin_6\(0\).pin_input (9.670:9.670:9.670))
    (INTERCONNECT PulseCounterEN_3.q PulseCounterEN_3.main_2 (2.966:2.966:2.966))
    (INTERCONNECT PulseCounterEN_3.q \\MIS_Stat\:sts\:sts_reg\\.status_6 (4.506:4.506:4.506))
    (INTERCONNECT PulseCounterEN_3.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_0 (7.747:7.747:7.747))
    (INTERCONNECT PulseCounterEN_4.q Pin_8\(0\).pin_input (8.695:8.695:8.695))
    (INTERCONNECT PulseCounterEN_4.q PulseCounterEN_4.main_2 (4.604:4.604:4.604))
    (INTERCONNECT PulseCounterEN_4.q \\MIS_Stat\:sts\:sts_reg\\.status_7 (6.537:6.537:6.537))
    (INTERCONNECT PulseCounterEN_4.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_0 (7.369:7.369:7.369))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_1414.main_0 (7.793:7.793:7.793))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (8.493:8.493:8.493))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (9.039:9.039:9.039))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\BurstTimeout_1\:TimerUDB\:status_tc\\.main_0 (9.791:9.791:9.791))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb Net_1414.main_1 (3.110:3.110:3.110))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.949:2.949:2.949))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.104:3.104:3.104))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\BurstTimeout_1\:TimerUDB\:status_tc\\.main_1 (3.993:3.993:3.993))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\BurstTimeout_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\BurstTimeout_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:status_tc\\.q \\BurstTimeout_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.873:2.873:2.873))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q BurstDetector_1.main_3 (2.584:2.584:2.584))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q Net_2616.main_2 (2.584:2.584:2.584))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_3 (2.584:2.584:2.584))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseCounter_1\:CounterUDB\:count_stored_i\\.main_0 (2.584:2.584:2.584))
    (INTERCONNECT \\EdgeDetect_2\:last\\.q BurstDetector_2.main_3 (7.296:7.296:7.296))
    (INTERCONNECT \\EdgeDetect_2\:last\\.q Net_2714.main_2 (2.512:2.512:2.512))
    (INTERCONNECT \\EdgeDetect_2\:last\\.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_3 (7.296:7.296:7.296))
    (INTERCONNECT \\EdgeDetect_2\:last\\.q \\PulseCounter_2\:CounterUDB\:count_stored_i\\.main_0 (7.296:7.296:7.296))
    (INTERCONNECT \\EdgeDetect_4\:last\\.q Net_3025.main_0 (2.282:2.282:2.282))
    (INTERCONNECT \\EdgeDetect_4\:last\\.q Net_3026.main_0 (2.282:2.282:2.282))
    (INTERCONNECT \\EdgeDetect_5\:last\\.q Net_3120.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\EdgeDetect_6\:last\\.q BurstDetector_3.main_3 (6.115:6.115:6.115))
    (INTERCONNECT \\EdgeDetect_6\:last\\.q Net_2859.main_2 (6.115:6.115:6.115))
    (INTERCONNECT \\EdgeDetect_6\:last\\.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_3 (7.724:7.724:7.724))
    (INTERCONNECT \\EdgeDetect_6\:last\\.q \\PulseCounter_3\:CounterUDB\:count_stored_i\\.main_0 (8.642:8.642:8.642))
    (INTERCONNECT \\EdgeDetect_7\:last\\.q BurstDetector_4.main_3 (7.169:7.169:7.169))
    (INTERCONNECT \\EdgeDetect_7\:last\\.q Net_2883.main_2 (7.169:7.169:7.169))
    (INTERCONNECT \\EdgeDetect_7\:last\\.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_3 (3.779:3.779:3.779))
    (INTERCONNECT \\EdgeDetect_7\:last\\.q \\PulseCounter_4\:CounterUDB\:count_stored_i\\.main_0 (3.779:3.779:3.779))
    (INTERCONNECT \\EdgeDetect_8\:last\\.q Net_3086.main_0 (3.196:3.196:3.196))
    (INTERCONNECT \\EdgeDetect_8\:last\\.q Net_3087.main_0 (5.587:5.587:5.587))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.q Net_3138.main_5 (2.299:2.299:2.299))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.q \\GlitchFilter_1\:genblk1\[0\]\:samples_4\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_4\\.q Net_3138.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\GlitchFilter_2\:genblk1\[0\]\:samples_3\\.q Net_3131.main_5 (2.294:2.294:2.294))
    (INTERCONNECT \\GlitchFilter_2\:genblk1\[0\]\:samples_3\\.q \\GlitchFilter_2\:genblk1\[0\]\:samples_4\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\GlitchFilter_2\:genblk1\[0\]\:samples_4\\.q Net_3131.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[0\]\:samples_3\\.q Net_3134.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[0\]\:samples_3\\.q \\GlitchFilter_3\:genblk1\[0\]\:samples_4\\.main_0 (2.816:2.816:2.816))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[0\]\:samples_4\\.q Net_3134.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\GlitchFilter_4\:genblk1\[0\]\:samples_3\\.q Net_3137.main_5 (2.699:2.699:2.699))
    (INTERCONNECT \\GlitchFilter_4\:genblk1\[0\]\:samples_3\\.q \\GlitchFilter_4\:genblk1\[0\]\:samples_4\\.main_0 (2.677:2.677:2.677))
    (INTERCONNECT \\GlitchFilter_4\:genblk1\[0\]\:samples_4\\.q Net_3137.main_4 (2.242:2.242:2.242))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_1\:CounterUDB\:prevCompare\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_1\:CounterUDB\:status_0\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_1\:CounterUDB\:prevCompare\\.main_0 (2.334:2.334:2.334))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_1\:CounterUDB\:status_0\\.main_0 (2.334:2.334:2.334))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_1\:CounterUDB\:count_enable\\.main_1 (2.326:2.326:2.326))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:count_enable\\.q \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.937:2.937:2.937))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:count_stored_i\\.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_1\:CounterUDB\:status_2\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_1.interrupt (8.878:8.878:8.878))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:prevCompare\\.q \\PulseCounter_1\:CounterUDB\:status_0\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.main_0 (6.584:6.584:6.584))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:status_2\\.main_0 (6.584:6.584:6.584))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:status_0\\.q \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.985:5.985:5.985))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:status_2\\.q \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.269:6.269:6.269))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.298:2.298:2.298))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_2\:CounterUDB\:prevCompare\\.main_1 (3.690:3.690:3.690))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_2\:CounterUDB\:status_0\\.main_1 (3.690:3.690:3.690))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_2\:CounterUDB\:prevCompare\\.main_0 (3.674:3.674:3.674))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_2\:CounterUDB\:status_0\\.main_0 (3.674:3.674:3.674))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_2\:CounterUDB\:count_enable\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:count_enable\\.q \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (3.683:3.683:3.683))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:count_stored_i\\.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_2\:CounterUDB\:status_2\\.main_1 (2.633:2.633:2.633))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_2.interrupt (6.228:6.228:6.228))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:prevCompare\\.q \\PulseCounter_2\:CounterUDB\:status_0\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.main_0 (3.183:3.183:3.183))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:status_2\\.main_0 (3.183:3.183:3.183))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:status_0\\.q \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.432:4.432:4.432))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.507:4.507:4.507))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:status_2\\.q \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.316:2.316:2.316))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_3\:CounterUDB\:prevCompare\\.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_3\:CounterUDB\:status_0\\.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_3\:CounterUDB\:prevCompare\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_3\:CounterUDB\:status_0\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_3\:CounterUDB\:count_enable\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:count_enable\\.q \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.908:2.908:2.908))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:count_stored_i\\.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_2 (2.914:2.914:2.914))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_3\:CounterUDB\:status_2\\.main_1 (4.447:4.447:4.447))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_3.interrupt (5.873:5.873:5.873))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:prevCompare\\.q \\PulseCounter_3\:CounterUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.main_0 (6.605:6.605:6.605))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (3.284:3.284:3.284))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:status_2\\.main_0 (8.198:8.198:8.198))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:status_0\\.q \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.526:5.526:5.526))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:status_2\\.q \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (8.761:8.761:8.761))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_4\:CounterUDB\:prevCompare\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\PulseCounter_4\:CounterUDB\:status_0\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_4\:CounterUDB\:prevCompare\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_4\:CounterUDB\:status_0\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_4\:CounterUDB\:count_enable\\.main_1 (2.937:2.937:2.937))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:count_enable\\.q \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (3.676:3.676:3.676))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:count_stored_i\\.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_2 (2.293:2.293:2.293))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_4\:CounterUDB\:status_2\\.main_1 (3.240:3.240:3.240))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_4.interrupt (5.972:5.972:5.972))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:prevCompare\\.q \\PulseCounter_4\:CounterUDB\:status_0\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.main_0 (8.634:8.634:8.634))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (3.271:3.271:3.271))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:status_2\\.main_0 (8.077:8.077:8.077))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:status_0\\.q \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.499:5.499:5.499))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.219:4.219:4.219))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:status_2\\.q \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.435:6.435:6.435))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.773:2.773:2.773))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.794:2.794:2.794))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.615:2.615:2.615))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (2.613:2.613:2.613))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (2.613:2.613:2.613))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.621:2.621:2.621))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (6.778:6.778:6.778))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (9.598:9.598:9.598))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.195:4.195:4.195))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.195:4.195:4.195))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (6.778:6.778:6.778))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.972:4.972:4.972))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.936:5.936:5.936))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (2.614:2.614:2.614))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (5.372:5.372:5.372))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (5.372:5.372:5.372))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (4.024:4.024:4.024))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.039:5.039:5.039))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (4.474:4.474:4.474))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (3.698:3.698:3.698))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (3.711:3.711:3.711))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (2.612:2.612:2.612))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (7.604:7.604:7.604))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (3.698:3.698:3.698))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (4.474:4.474:4.474))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (7.588:7.588:7.588))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (7.347:7.347:7.347))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (4.389:4.389:4.389))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (8.111:8.111:8.111))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (6.286:6.286:6.286))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (4.722:4.722:4.722))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (7.189:7.189:7.189))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (5.656:5.656:5.656))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (6.286:6.286:6.286))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (8.111:8.111:8.111))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (7.177:7.177:7.177))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q Net_3138.main_0 (2.866:2.866:2.866))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (14.432:14.432:14.432))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (10.574:10.574:10.574))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q Net_3138.main_1 (9.383:9.383:9.383))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (9.383:9.383:9.383))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (6.255:6.255:6.255))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q Net_3138.main_2 (4.106:4.106:4.106))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.main_0 (4.106:4.106:4.106))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (8.413:8.413:8.413))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (4.143:4.143:4.143))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (4.152:4.152:4.152))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (4.143:4.143:4.143))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (6.525:6.525:6.525))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q Net_3131.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.604:2.604:2.604))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q Net_3131.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q Net_3131.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\GlitchFilter_2\:genblk1\[0\]\:samples_3\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (6.797:6.797:6.797))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (3.885:3.885:3.885))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (3.866:3.866:3.866))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (3.885:3.885:3.885))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (6.797:6.797:6.797))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (2.810:2.810:2.810))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (2.628:2.628:2.628))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (5.866:5.866:5.866))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (5.284:5.284:5.284))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (3.400:3.400:3.400))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (5.866:5.866:5.866))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (2.628:2.628:2.628))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (6.756:6.756:6.756))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (6.505:6.505:6.505))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (4.683:4.683:4.683))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (4.126:4.126:4.126))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (5.583:5.583:5.583))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (4.683:4.683:4.683))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (6.505:6.505:6.505))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.680:3.680:3.680))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (4.600:4.600:4.600))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.811:2.811:2.811))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.796:2.796:2.796))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_2 (2.796:2.796:2.796))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Net_1275\\.main_1 (2.798:2.798:2.798))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (4.540:4.540:4.540))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (4.591:4.591:4.591))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (4.591:4.591:4.591))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.692:3.692:3.692))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.240:4.240:4.240))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.615:5.615:5.615))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_1 (4.078:4.078:4.078))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.590:6.590:6.590))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.154:5.154:5.154))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.154:5.154:5.154))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Net_1275\\.main_0 (5.169:5.169:5.169))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.324:2.324:2.324))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.600:2.600:2.600))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.600:2.600:2.600))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (2.606:2.606:2.606))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (7.681:7.681:7.681))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.531:7.531:7.531))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (3.741:3.741:3.741))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (7.678:7.678:7.678))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (7.678:7.678:7.678))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_0 (8.275:8.275:8.275))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.890:7.890:7.890))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (8.275:8.275:8.275))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (4.877:4.877:4.877))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (4.894:4.894:4.894))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (3.844:3.844:3.844))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (8.859:8.859:8.859))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (3.844:3.844:3.844))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (4.877:4.877:4.877))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (8.275:8.275:8.275))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_530\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_611\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (6.062:6.062:6.062))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (8.469:8.469:8.469))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (6.427:6.427:6.427))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (5.875:5.875:5.875))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (4.209:4.209:4.209))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (8.482:8.482:8.482))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (4.209:4.209:4.209))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (6.427:6.427:6.427))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (8.469:8.469:8.469))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q Net_3134.main_1 (3.066:3.066:3.066))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.082:3.082:3.082))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (3.066:3.066:3.066))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q Net_3134.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q Net_3134.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\GlitchFilter_3\:genblk1\[0\]\:samples_3\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (6.719:6.719:6.719))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (8.981:8.981:8.981))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (8.969:8.969:8.969))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (9.906:9.906:9.906))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (2.642:2.642:2.642))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (8.981:8.981:8.981))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (6.719:6.719:6.719))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q Net_3137.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q Net_3137.main_2 (2.690:2.690:2.690))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.689:2.689:2.689))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.690:2.690:2.690))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q Net_3137.main_3 (2.702:2.702:2.702))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\GlitchFilter_4\:genblk1\[0\]\:samples_3\\.main_0 (2.688:2.688:2.688))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.702:2.702:2.702))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (7.408:7.408:7.408))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (9.550:9.550:9.550))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (9.570:9.570:9.570))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (8.483:8.483:8.483))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (2.239:2.239:2.239))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (9.550:9.550:9.550))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (7.408:7.408:7.408))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (7.030:7.030:7.030))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (4.279:4.279:4.279))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (3.562:3.562:3.562))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (5.215:5.215:5.215))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (5.215:5.215:5.215))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (4.279:4.279:4.279))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (7.030:7.030:7.030))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (6.058:6.058:6.058))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (8.185:8.185:8.185))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (8.146:8.146:8.146))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (9.111:9.111:9.111))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (9.111:9.111:9.111))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (8.185:8.185:8.185))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (6.058:6.058:6.058))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:BitCounter\\.enable (5.480:5.480:5.480))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_3 (3.185:3.185:3.185))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 Net_3056.main_9 (3.567:3.567:3.567))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:ld_ident\\.main_7 (2.695:2.695:2.695))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_cond\\.main_7 (2.695:2.695:2.695))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_rx_data\\.main_4 (3.567:3.567:3.567))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:rx_status_6\\.main_4 (2.695:2.695:2.695))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_1\\.main_7 (2.700:2.700:2.700))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_2\\.main_7 (2.700:2.700:2.700))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 Net_3056.main_8 (3.414:3.414:3.414))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:ld_ident\\.main_6 (2.551:2.551:2.551))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_cond\\.main_6 (2.551:2.551:2.551))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_rx_data\\.main_3 (3.414:3.414:3.414))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:rx_status_6\\.main_3 (2.551:2.551:2.551))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_1\\.main_6 (2.560:2.560:2.560))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_2\\.main_6 (2.560:2.560:2.560))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 Net_3056.main_7 (5.051:5.051:5.051))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:ld_ident\\.main_5 (3.138:3.138:3.138))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_cond\\.main_5 (3.138:3.138:3.138))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_rx_data\\.main_2 (5.051:5.051:5.051))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:rx_status_6\\.main_2 (3.138:3.138:3.138))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_1\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_2\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 Net_3056.main_6 (3.547:3.547:3.547))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:ld_ident\\.main_4 (2.680:2.680:2.680))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_cond\\.main_4 (2.680:2.680:2.680))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_rx_data\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:rx_status_6\\.main_1 (2.680:2.680:2.680))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_1\\.main_4 (2.692:2.692:2.692))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_2\\.main_4 (2.692:2.692:2.692))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 Net_3056.main_5 (5.773:5.773:5.773))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:ld_ident\\.main_3 (2.846:2.846:2.846))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_cond\\.main_3 (2.846:2.846:2.846))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_rx_data\\.main_0 (5.773:5.773:5.773))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:rx_status_6\\.main_0 (2.846:2.846:2.846))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_1\\.main_3 (2.857:2.857:2.857))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_2\\.main_3 (2.857:2.857:2.857))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q Net_3056.main_10 (3.589:3.589:3.589))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:ld_ident\\.main_8 (2.689:2.689:2.689))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_1\\.main_9 (2.705:2.705:2.705))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_2\\.main_9 (2.705:2.705:2.705))
    (INTERCONNECT \\SPIM\:BSPIM\:load_cond\\.q \\SPIM\:BSPIM\:load_cond\\.main_8 (2.230:2.230:2.230))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_3 (6.403:6.403:6.403))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (6.396:6.396:6.396))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_3056.main_4 (2.933:2.933:2.933))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_4 (8.577:8.577:8.577))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:rx_status_6\\.main_5 (5.356:5.356:5.356))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_5 (2.903:2.903:2.903))
    (INTERCONNECT \\SPIM\:BSPIM\:rx_status_6\\.q \\SPIM\:BSPIM\:RxStsReg\\.status_6 (4.346:4.346:4.346))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_2902.main_3 (5.415:5.415:5.415))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_3056.main_3 (3.727:3.727:3.727))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_3057.main_3 (5.432:5.432:5.432))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:ld_ident\\.main_2 (6.322:6.322:6.322))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:load_cond\\.main_2 (6.322:6.322:6.322))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (2.811:2.811:2.811))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_0\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_1\\.main_2 (5.432:5.432:5.432))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_2\\.main_2 (5.432:5.432:5.432))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_2 (3.727:3.727:3.727))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_2 (3.727:3.727:3.727))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_2902.main_2 (3.685:3.685:3.685))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_3056.main_2 (5.810:5.810:5.810))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_3057.main_2 (4.945:4.945:4.945))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_1 (6.906:6.906:6.906))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:ld_ident\\.main_1 (4.935:4.935:4.935))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:load_cond\\.main_1 (4.935:4.935:4.935))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (6.910:6.910:6.910))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_0\\.main_1 (6.906:6.906:6.906))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_1\\.main_1 (4.945:4.945:4.945))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_2\\.main_1 (4.945:4.945:4.945))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_1 (5.810:5.810:5.810))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_1 (5.810:5.810:5.810))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_2902.main_1 (5.676:5.676:5.676))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_3056.main_1 (4.069:4.069:4.069))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_3057.main_1 (2.679:2.679:2.679))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_0 (5.879:5.879:5.879))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:ld_ident\\.main_0 (2.705:2.705:2.705))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:load_cond\\.main_0 (2.705:2.705:2.705))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (5.887:5.887:5.887))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_0\\.main_0 (5.879:5.879:5.879))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_1\\.main_0 (2.679:2.679:2.679))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_2\\.main_0 (2.679:2.679:2.679))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_0 (4.069:4.069:4.069))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_0 (4.069:4.069:4.069))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_0\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_0 (5.572:5.572:5.572))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_1 (6.324:6.324:6.324))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_0\\.main_3 (4.717:4.717:4.717))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_1\\.main_8 (6.354:6.354:6.354))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_2\\.main_8 (6.354:6.354:6.354))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_4\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_4 (2.927:2.927:2.927))
    (INTERCONNECT \\SPIS\:BSPIS\:byte_complete\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_6 (2.305:2.305:2.305))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_4 (2.926:2.926:2.926))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_to_dp\\.main_3 (2.926:2.926:2.926))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:tx_load\\.main_3 (2.926:2.926:2.926))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_3 (2.924:2.924:2.924))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_to_dp\\.main_2 (2.924:2.924:2.924))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:tx_load\\.main_2 (2.924:2.924:2.924))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_2 (2.922:2.922:2.922))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_to_dp\\.main_1 (2.922:2.922:2.922))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:tx_load\\.main_1 (2.922:2.922:2.922))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_1 (2.944:2.944:2.944))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_to_dp\\.main_0 (2.944:2.944:2.944))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:tx_load\\.main_0 (2.944:2.944:2.944))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIS\:BSPIS\:sync_2\\.in (7.618:7.618:7.618))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_0 (3.177:3.177:3.177))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS\:BSPIS\:sync_4\\.in (8.574:8.574:8.574))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_4\\.out \\SPIS\:BSPIS\:RxStsReg\\.status_6 (6.114:6.114:6.114))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS\:BSPIS\:RxStsReg\\.status_3 (5.948:5.948:5.948))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS\:BSPIS\:rx_status_4\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:byte_complete\\.main_0 (7.528:7.528:7.528))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:dpcounter_one_reg\\.main_0 (7.528:7.528:7.528))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_0 (7.528:7.528:7.528))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:byte_complete\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:tx_status_0\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:BitCounter\\.enable (3.241:3.241:3.241))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_2 (2.315:2.315:2.315))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.so_comb Net_3047.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:TxStsReg\\.status_2 (7.917:7.917:7.917))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_2 (7.883:7.883:7.883))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun\\.q \\SPIS\:BSPIS\:sync_3\\.in (7.727:7.727:7.727))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.q \\SPIS\:BSPIS\:rx_buf_overrun\\.main_1 (2.242:2.242:2.242))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.main_0 (6.797:6.797:6.797))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:rx_buf_overrun\\.main_0 (6.797:6.797:6.797))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_tmp\\.q \\SPIS\:BSPIS\:mosi_to_dp\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_to_dp\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.route_si (2.296:2.296:2.296))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_buf_overrun\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_5 (2.264:2.264:2.264))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_status_4\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_4 (4.777:4.777:4.777))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_0 (3.512:3.512:3.512))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_load (3.512:3.512:3.512))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sync_1\\.in (7.737:7.737:7.737))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_status_0\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_0 (4.208:4.208:4.208))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIS\:BSPIS\:TxStsReg\\.status_1 (2.926:2.926:2.926))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_2692.main_0 (2.615:2.615:2.615))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (2.599:2.599:2.599))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timestamp\:TimerUDB\:status_tc\\.main_0 (2.615:2.615:2.615))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb Net_2692.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (2.581:2.581:2.581))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Timestamp\:TimerUDB\:status_tc\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timestamp\:TimerUDB\:status_tc\\.q \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.850:2.850:2.850))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_2 (2.631:2.631:2.631))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (2.631:2.631:2.631))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (2.631:2.631:2.631))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (3.535:3.535:3.535))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (3.555:3.555:3.555))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (4.913:4.913:4.913))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.329:4.329:4.329))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (5.299:5.299:5.299))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (5.860:5.860:5.860))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (5.860:5.860:5.860))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (5.860:5.860:5.860))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (5.299:5.299:5.299))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.899:5.899:5.899))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (6.915:6.915:6.915))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (6.855:6.855:6.855))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (6.855:6.855:6.855))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (6.855:6.855:6.855))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (6.658:6.658:6.658))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (6.658:6.658:6.658))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (6.658:6.658:6.658))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (8.212:8.212:8.212))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (7.656:7.656:7.656))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (7.656:7.656:7.656))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (7.656:7.656:7.656))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (6.650:6.650:6.650))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (6.697:6.697:6.697))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (6.697:6.697:6.697))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (6.697:6.697:6.697))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (6.497:6.497:6.497))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (6.477:6.477:6.477))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (6.477:6.477:6.477))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (6.477:6.477:6.477))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (6.283:6.283:6.283))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (6.110:6.110:6.110))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_8 (7.582:7.582:7.582))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (7.641:7.641:7.641))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.934:5.934:5.934))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.028:6.028:6.028))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (4.197:4.197:4.197))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (4.197:4.197:4.197))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (4.197:4.197:4.197))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (3.673:3.673:3.673))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (7.179:7.179:7.179))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (6.140:6.140:6.140))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.840:4.840:4.840))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.357:4.357:4.357))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.880:4.880:4.880))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (2.615:2.615:2.615))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (4.260:4.260:4.260))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (3.380:3.380:3.380))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (3.365:3.365:3.365))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.365:3.365:3.365))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (3.365:3.365:3.365))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.825:5.825:5.825))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (5.253:5.253:5.253))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (5.253:5.253:5.253))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (2.544:2.544:2.544))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.549:2.549:2.549))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.357:4.357:4.357))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.009:5.009:5.009))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (5.017:5.017:5.017))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (5.106:5.106:5.106))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.644:5.644:5.644))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (5.593:5.593:5.593))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (5.593:5.593:5.593))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (4.735:4.735:4.735))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (5.705:5.705:5.705))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.961:3.961:3.961))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.961:3.961:3.961))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.961:3.961:3.961))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (6.242:6.242:6.242))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.862:2.862:2.862))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_20.main_0 (8.628:8.628:8.628))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (4.746:4.746:4.746))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_2\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_3\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_4\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_2902.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3056.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3057.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:dpcounter_one_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1414.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2619.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2692.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2721.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3131.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3134.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3137.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3138.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\BurstTimeout_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\BurstTimeout_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_1\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_2\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_4\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_5\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_6\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_7\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_8\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_1\:genblk1\[0\]\:samples_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_2\:genblk1\[0\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_2\:genblk1\[0\]\:samples_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_3\:genblk1\[0\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_3\:genblk1\[0\]\:samples_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_4\:genblk1\[0\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\GlitchFilter_4\:genblk1\[0\]\:samples_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_srff_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_srff_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ctl6\(0\).pad_out ctl6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctl9\(0\).pad_out ctl9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_1.main_1 (2.324:2.324:2.324))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_2.main_1 (2.324:2.324:2.324))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_3.main_1 (2.324:2.324:2.324))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_4.main_1 (2.324:2.324:2.324))
    (INTERCONNECT ctrl_out0\(0\).pad_out ctrl_out0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\).pad_out ctrl_out1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\).pad_out ctrl_out3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\).pad_out ctrl_out4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\).pad_out ctrl_out5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT cy_srff_10.q BurstDetector_4.main_2 (2.232:2.232:2.232))
    (INTERCONNECT cy_srff_10.q Net_2883.main_1 (2.232:2.232:2.232))
    (INTERCONNECT cy_srff_10.q PulseCounterEN_4.main_3 (3.146:3.146:3.146))
    (INTERCONNECT cy_srff_10.q cy_srff_10.main_2 (2.232:2.232:2.232))
    (INTERCONNECT cy_srff_7.q BurstDetector_3.main_2 (3.424:3.424:3.424))
    (INTERCONNECT cy_srff_7.q Net_2859.main_1 (3.424:3.424:3.424))
    (INTERCONNECT cy_srff_7.q PulseCounterEN_3.main_3 (3.556:3.556:3.556))
    (INTERCONNECT cy_srff_7.q cy_srff_7.main_2 (2.651:2.651:2.651))
    (INTERCONNECT mst_clk\(0\).pad_out mst_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\).pad_out mst_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\).pad_out mst_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_1.main_0 (3.248:3.248:3.248))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_2.main_0 (4.576:4.576:4.576))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_3.main_0 (4.570:4.570:4.570))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_4.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2616.main_0 (3.248:3.248:3.248))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2619.main_0 (3.248:3.248:3.248))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2714.main_0 (7.276:7.276:7.276))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2721.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2859.main_0 (4.570:4.570:4.570))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2883.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 cy_srff_10.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 cy_srff_7.main_0 (4.576:4.576:4.576))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_1.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_2.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_3.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_4.main_0 (2.316:2.316:2.316))
    (INTERCONNECT slv_miso\(0\).pad_out slv_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_2\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_3\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_4\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\BurstTimeout_1\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SW1_LED2\(0\)_PAD SW1_LED2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in5\(0\)_PAD ctrl_in5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in4\(0\)_PAD ctrl_in4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in3\(0\)_PAD ctrl_in3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in2\(0\)_PAD ctrl_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO4\(0\)_PAD DIO4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO3\(0\)_PAD DIO3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR0\(0\)_PAD ADR0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR1\(0\)_PAD ADR1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_clk\(0\).pad_out mst_clk\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_clk\(0\)_PAD mst_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\).pad_out mst_cs\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\)_PAD mst_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\).pad_out mst_mosi\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\)_PAD mst_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_miso\(0\)_PAD mst_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\).pad_out ctrl_out4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\)_PAD ctrl_out4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out0\(0\).pad_out ctrl_out0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out0\(0\)_PAD ctrl_out0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\).pad_out ctrl_out5\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\)_PAD ctrl_out5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\).pad_out ctrl_out3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\)_PAD ctrl_out3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out2\(0\)_PAD ctrl_out2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\).pad_out ctrl_out1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\)_PAD ctrl_out1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR2\(0\)_PAD ADR2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\).pad_out Pin_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\)_PAD Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO1\(0\)_PAD DIO1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO2\(0\)_PAD DIO2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\)_PAD Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\).pad_out Pin_4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\)_PAD Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\).pad_out Pin_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\)_PAD Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slc_cs\(0\)_PAD slc_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SIG1\(0\)_PAD SIG1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_mosi\(0\)_PAD slv_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_miso\(0\).pad_out slv_miso\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT slv_miso\(0\)_PAD slv_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_clk\(0\)_PAD slv_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\).pad_out Pin_5\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\)_PAD Pin_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\).pad_out Pin_6\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\)_PAD Pin_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\).pad_out Pin_7\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\)_PAD Pin_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\).pad_out Pin_8\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\)_PAD Pin_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctl6\(0\).pad_out ctl6\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctl6\(0\)_PAD ctl6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctl9\(0\).pad_out ctl9\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctl9\(0\)_PAD ctl9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED1\(0\).pad_out LED1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED1\(0\)_PAD LED1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT T2\(0\)_PAD T2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\).pad_out LED2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\)_PAD LED2\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
