// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="my_filter_buffer,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.717000,HLS_SYN_LAT=44,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=18,HLS_SYN_FF=2217,HLS_SYN_LUT=3212}" *)

module my_filter_buffer (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt,
        s_axi_KERNEL_BUS_AWVALID,
        s_axi_KERNEL_BUS_AWREADY,
        s_axi_KERNEL_BUS_AWADDR,
        s_axi_KERNEL_BUS_WVALID,
        s_axi_KERNEL_BUS_WREADY,
        s_axi_KERNEL_BUS_WDATA,
        s_axi_KERNEL_BUS_WSTRB,
        s_axi_KERNEL_BUS_ARVALID,
        s_axi_KERNEL_BUS_ARREADY,
        s_axi_KERNEL_BUS_ARADDR,
        s_axi_KERNEL_BUS_RVALID,
        s_axi_KERNEL_BUS_RREADY,
        s_axi_KERNEL_BUS_RDATA,
        s_axi_KERNEL_BUS_RRESP,
        s_axi_KERNEL_BUS_BVALID,
        s_axi_KERNEL_BUS_BREADY,
        s_axi_KERNEL_BUS_BRESP
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_state4 = 9'b100;
parameter    ap_ST_fsm_pp1_stage0 = 9'b1000;
parameter    ap_ST_fsm_state7 = 9'b10000;
parameter    ap_ST_fsm_state8 = 9'b100000;
parameter    ap_ST_fsm_state9 = 9'b1000000;
parameter    ap_ST_fsm_pp3_stage0 = 9'b10000000;
parameter    ap_ST_fsm_state22 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_KERNEL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_KERNEL_BUS_ADDR_WIDTH = 8;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv28_1 = 28'b1;
parameter    ap_const_lv32_8 = 32'b1000;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (C_S_AXI_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_KERNEL_BUS_WSTRB_WIDTH = (C_S_AXI_KERNEL_BUS_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [1:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [5:0] in_stream_TDEST;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [1:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [5:0] out_stream_TDEST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;
input   s_axi_KERNEL_BUS_AWVALID;
output   s_axi_KERNEL_BUS_AWREADY;
input  [C_S_AXI_KERNEL_BUS_ADDR_WIDTH - 1 : 0] s_axi_KERNEL_BUS_AWADDR;
input   s_axi_KERNEL_BUS_WVALID;
output   s_axi_KERNEL_BUS_WREADY;
input  [C_S_AXI_KERNEL_BUS_DATA_WIDTH - 1 : 0] s_axi_KERNEL_BUS_WDATA;
input  [C_S_AXI_KERNEL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_KERNEL_BUS_WSTRB;
input   s_axi_KERNEL_BUS_ARVALID;
output   s_axi_KERNEL_BUS_ARREADY;
input  [C_S_AXI_KERNEL_BUS_ADDR_WIDTH - 1 : 0] s_axi_KERNEL_BUS_ARADDR;
output   s_axi_KERNEL_BUS_RVALID;
input   s_axi_KERNEL_BUS_RREADY;
output  [C_S_AXI_KERNEL_BUS_DATA_WIDTH - 1 : 0] s_axi_KERNEL_BUS_RDATA;
output  [1:0] s_axi_KERNEL_BUS_RRESP;
output   s_axi_KERNEL_BUS_BVALID;
input   s_axi_KERNEL_BUS_BREADY;
output  [1:0] s_axi_KERNEL_BUS_BRESP;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] in_stream_V_data_V_0_data_out;
wire    in_stream_V_data_V_0_vld_in;
wire    in_stream_V_data_V_0_vld_out;
wire    in_stream_V_data_V_0_ack_in;
reg    in_stream_V_data_V_0_ack_out;
reg   [31:0] in_stream_V_data_V_0_payload_A;
reg   [31:0] in_stream_V_data_V_0_payload_B;
reg    in_stream_V_data_V_0_sel_rd;
reg    in_stream_V_data_V_0_sel_wr;
wire    in_stream_V_data_V_0_sel;
wire    in_stream_V_data_V_0_load_A;
wire    in_stream_V_data_V_0_load_B;
reg   [1:0] in_stream_V_data_V_0_state;
wire    in_stream_V_data_V_0_state_cmp_full;
wire    in_stream_V_dest_V_0_vld_in;
reg    in_stream_V_dest_V_0_ack_out;
reg   [1:0] in_stream_V_dest_V_0_state;
reg   [31:0] out_stream_V_data_V_1_data_out;
reg    out_stream_V_data_V_1_vld_in;
wire    out_stream_V_data_V_1_vld_out;
wire    out_stream_V_data_V_1_ack_in;
wire    out_stream_V_data_V_1_ack_out;
reg   [31:0] out_stream_V_data_V_1_payload_A;
reg   [31:0] out_stream_V_data_V_1_payload_B;
reg    out_stream_V_data_V_1_sel_rd;
reg    out_stream_V_data_V_1_sel_wr;
wire    out_stream_V_data_V_1_sel;
wire    out_stream_V_data_V_1_load_A;
wire    out_stream_V_data_V_1_load_B;
reg   [1:0] out_stream_V_data_V_1_state;
wire    out_stream_V_data_V_1_state_cmp_full;
wire   [3:0] out_stream_V_keep_V_1_data_out;
reg    out_stream_V_keep_V_1_vld_in;
wire    out_stream_V_keep_V_1_vld_out;
wire    out_stream_V_keep_V_1_ack_in;
wire    out_stream_V_keep_V_1_ack_out;
reg    out_stream_V_keep_V_1_sel_rd;
wire    out_stream_V_keep_V_1_sel;
reg   [1:0] out_stream_V_keep_V_1_state;
wire   [3:0] out_stream_V_strb_V_1_data_out;
reg    out_stream_V_strb_V_1_vld_in;
wire    out_stream_V_strb_V_1_vld_out;
wire    out_stream_V_strb_V_1_ack_in;
wire    out_stream_V_strb_V_1_ack_out;
reg    out_stream_V_strb_V_1_sel_rd;
wire    out_stream_V_strb_V_1_sel;
reg   [1:0] out_stream_V_strb_V_1_state;
wire   [1:0] out_stream_V_user_V_1_data_out;
reg    out_stream_V_user_V_1_vld_in;
wire    out_stream_V_user_V_1_vld_out;
wire    out_stream_V_user_V_1_ack_in;
wire    out_stream_V_user_V_1_ack_out;
reg    out_stream_V_user_V_1_sel_rd;
wire    out_stream_V_user_V_1_sel;
reg   [1:0] out_stream_V_user_V_1_state;
wire   [0:0] out_stream_V_last_V_1_data_out;
reg    out_stream_V_last_V_1_vld_in;
wire    out_stream_V_last_V_1_vld_out;
wire    out_stream_V_last_V_1_ack_in;
wire    out_stream_V_last_V_1_ack_out;
reg    out_stream_V_last_V_1_sel_rd;
wire    out_stream_V_last_V_1_sel;
reg   [1:0] out_stream_V_last_V_1_state;
wire   [4:0] out_stream_V_id_V_1_data_out;
reg    out_stream_V_id_V_1_vld_in;
wire    out_stream_V_id_V_1_vld_out;
wire    out_stream_V_id_V_1_ack_in;
wire    out_stream_V_id_V_1_ack_out;
reg    out_stream_V_id_V_1_sel_rd;
wire    out_stream_V_id_V_1_sel;
reg   [1:0] out_stream_V_id_V_1_state;
wire   [5:0] out_stream_V_dest_V_1_data_out;
reg    out_stream_V_dest_V_1_vld_in;
wire    out_stream_V_dest_V_1_vld_out;
wire    out_stream_V_dest_V_1_ack_in;
wire    out_stream_V_dest_V_1_ack_out;
reg    out_stream_V_dest_V_1_sel_rd;
wire    out_stream_V_dest_V_1_sel;
reg   [1:0] out_stream_V_dest_V_1_state;
wire   [7:0] kernel_0;
wire   [7:0] kernel_1;
wire   [7:0] kernel_2;
wire   [7:0] kernel_3;
wire   [7:0] kernel_4;
wire   [7:0] kernel_5;
wire   [7:0] kernel_6;
wire   [7:0] kernel_7;
wire   [7:0] kernel_8;
wire   [7:0] bias_0;
wire   [7:0] bias_1;
wire   [7:0] bias_2;
wire   [7:0] bias_3;
wire   [7:0] bias_4;
wire   [7:0] bias_5;
wire   [7:0] bias_6;
wire   [7:0] bias_7;
wire   [7:0] bias_8;
wire   [7:0] ctrl;
reg    in_stream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond1_reg_1769;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond4_reg_1794;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond_flatten8_reg_1922;
reg   [0:0] icmp_reg_1972;
reg    out_stream_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter10;
reg   [0:0] tmp_6_reg_1918;
reg   [0:0] p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter9_p_i_reg_1961;
reg    ap_enable_reg_pp3_iter11;
reg   [0:0] ap_pipeline_reg_pp3_iter10_p_i_reg_1961;
reg   [31:0] line_buf_0_3_reg_367;
reg   [31:0] line_buf_0_2_reg_379;
reg   [2:0] x_reg_391;
reg   [31:0] line_buf_1_3_reg_402;
reg   [31:0] line_buf_1_2_reg_414;
reg   [31:0] line_buf_1_3_5_reg_426;
reg   [31:0] line_buf_1_3_8_reg_438;
reg   [2:0] x1_reg_450;
reg   [4:0] indvar_flatten6_reg_542;
reg   [2:0] y_assign_reg_553;
reg   [2:0] x_assign_reg_564;
reg   [31:0] line_buf_1_3_3_reg_575;
reg   [31:0] line_buf_1_2_3_reg_585;
reg   [31:0] line_buf_1_3_13_reg_595;
reg   [31:0] line_buf_1_3_1_reg_605;
reg   [31:0] line_buf_0_3_3_reg_615;
reg   [31:0] line_buf_0_2_3_reg_625;
reg  signed [31:0] window_2_1_reg_635;
reg    ap_condition_1021;
reg  signed [31:0] window_2_0_reg_646;
reg  signed [31:0] window_1_1_reg_658;
reg  signed [31:0] window_1_0_reg_669;
reg   [31:0] line_buf_1_3_17_reg_681;
reg   [7:0] ctrl_read_reg_1764;
wire   [0:0] exitcond1_fu_699_p2;
wire   [0:0] cond_fu_709_p2;
reg   [0:0] cond_reg_1773;
wire   [2:0] x_1_fu_715_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] line_buf_0_3_1_fu_721_p3;
wire   [31:0] line_buf_0_3_4_fu_728_p3;
wire   [0:0] exitcond4_fu_735_p2;
wire   [2:0] x_2_fu_741_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] tmp_5_fu_747_p1;
reg   [1:0] tmp_5_reg_1803;
wire   [31:0] line_buf_1_3_2_fu_780_p3;
wire   [31:0] line_buf_1_3_4_fu_796_p3;
wire   [31:0] line_buf_1_3_7_fu_812_p3;
wire   [31:0] line_buf_1_3_9_fu_820_p3;
wire   [2:0] indvar_flatten_next_fu_834_p2;
wire   [0:0] ap_CS_fsm_state8;
wire   [1:0] tmp_2_mid2_v_fu_860_p3;
wire   [0:0] exitcond_flatten_fu_828_p2;
wire   [1:0] x_3_fu_892_p2;
wire   [31:0] window_2_2_5_fu_960_p3;
wire   [31:0] window_2_2_6_fu_968_p3;
wire   [31:0] window_2_2_7_fu_976_p3;
wire   [31:0] window_2_2_8_fu_984_p3;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] exitcond_flatten8_fu_1036_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922;
wire   [4:0] indvar_flatten_next7_fu_1042_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [2:0] x_assign_mid2_fu_1054_p3;
reg   [2:0] x_assign_mid2_reg_1931;
reg   [2:0] ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931;
reg   [2:0] ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931;
reg   [2:0] ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931;
reg   [2:0] ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931;
wire   [0:0] tmp_i_i_mid2_fu_1096_p3;
reg   [0:0] tmp_i_i_mid2_reg_1937;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937;
reg   [0:0] ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937;
wire   [2:0] y_assign_1_mid2_fu_1110_p3;
reg   [2:0] y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944;
reg   [2:0] ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944;
wire   [0:0] tmp_i2_i_mid2_v_fu_1126_p3;
reg   [0:0] tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949;
reg   [0:0] ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949;
wire   [2:0] y_assign_mid2_fu_1134_p3;
reg   [2:0] y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955;
reg   [2:0] ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955;
wire   [0:0] p_i_fu_1166_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter2_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter3_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter4_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter5_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter6_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter7_p_i_reg_1961;
reg   [0:0] ap_pipeline_reg_pp3_iter8_p_i_reg_1961;
wire   [0:0] tmp_9_i_i_fu_1172_p2;
reg   [0:0] tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965;
reg   [0:0] ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965;
wire   [0:0] icmp_fu_1191_p2;
wire   [2:0] x_4_fu_1208_p2;
reg   [7:0] bias_0_read_reg_2006;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006;
reg   [7:0] bias_1_read_reg_2011;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011;
reg   [7:0] bias_2_read_reg_2016;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016;
reg   [7:0] bias_3_read_reg_2021;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021;
reg   [7:0] bias_4_read_reg_2026;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026;
reg   [7:0] ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026;
reg   [7:0] bias_5_read_reg_2031;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031;
reg   [7:0] ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031;
reg   [7:0] bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036;
reg   [7:0] ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036;
reg   [7:0] bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041;
reg   [7:0] ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041;
reg   [7:0] bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046;
reg   [7:0] ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046;
wire   [31:0] line_buf_0_3_15_fu_1365_p6;
reg   [31:0] line_buf_0_3_15_reg_2096;
wire   [31:0] line_buf_0_3_6_fu_1411_p3;
wire   [31:0] line_buf_0_3_7_fu_1427_p3;
wire   [31:0] line_buf_1_3_11_fu_1482_p3;
wire   [31:0] line_buf_1_3_12_fu_1498_p3;
wire   [31:0] line_buf_1_3_15_fu_1514_p3;
wire   [31:0] line_buf_1_3_16_fu_1522_p3;
wire   [31:0] result_3_i_fu_1533_p2;
reg   [31:0] result_3_i_reg_2131;
wire   [31:0] grp_fu_1266_p2;
reg   [31:0] tmp_9_0_1_i_reg_2136;
wire   [31:0] grp_fu_1276_p2;
reg   [31:0] tmp_9_0_2_i_reg_2141;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141;
wire   [31:0] grp_fu_1286_p2;
reg   [31:0] tmp_9_1_i_reg_2146;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146;
wire   [31:0] grp_fu_1296_p2;
reg   [31:0] tmp_9_1_1_i_reg_2151;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151;
reg   [31:0] ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151;
wire   [31:0] grp_fu_1306_p2;
reg   [31:0] tmp_9_1_2_i_reg_2156;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156;
reg   [31:0] ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156;
wire   [31:0] grp_fu_1316_p2;
reg   [31:0] tmp_9_2_i_reg_2161;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161;
reg   [31:0] ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161;
reg   [31:0] ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161;
wire   [31:0] grp_fu_1326_p2;
reg   [31:0] tmp_9_2_1_i_reg_2166;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166;
reg   [31:0] ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166;
reg   [31:0] ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166;
reg   [31:0] ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166;
wire   [31:0] grp_fu_1336_p2;
reg   [31:0] tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171;
reg   [31:0] ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171;
wire   [31:0] result_3_0_1_i_fu_1559_p2;
reg   [31:0] result_3_0_1_i_reg_2176;
wire   [2:0] x_assign_1_fu_1570_p2;
reg   [2:0] x_assign_1_reg_2181;
reg   [2:0] ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181;
reg   [2:0] ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181;
reg   [2:0] ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181;
reg   [2:0] ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181;
wire   [31:0] result_2_0_2_i_fu_1608_p3;
reg   [31:0] result_2_0_2_i_reg_2187;
wire   [31:0] result_2_1_i_fu_1629_p3;
reg   [31:0] result_2_1_i_reg_2193;
wire   [31:0] result_3_1_1_i_fu_1643_p2;
reg   [31:0] result_3_1_1_i_reg_2198;
wire   [31:0] result_3_1_2_i_fu_1657_p2;
reg   [31:0] result_3_1_2_i_reg_2203;
wire   [31:0] result_2_1_2_i_fu_1679_p3;
reg   [31:0] result_2_1_2_i_reg_2208;
wire   [31:0] result_2_2_i_fu_1704_p3;
reg   [31:0] result_2_2_i_reg_2213;
wire   [31:0] result_2_2_1_i_fu_1725_p3;
reg   [31:0] result_2_2_1_i_reg_2218;
wire   [31:0] tmp_data_V_fu_1756_p3;
wire   [0:0] ap_CS_fsm_state4;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg   [2:0] indvar_flatten_reg_461;
wire   [0:0] ap_CS_fsm_state7;
reg   [1:0] y2_reg_472;
reg   [31:0] window_2_2_1_reg_483;
reg   [31:0] window_2_1_1_reg_495;
reg   [31:0] window_1_2_1_reg_507;
reg   [31:0] window_1_1_1_reg_519;
reg   [1:0] x3_reg_531;
reg   [2:0] y_assign_phi_fu_557_p4;
reg  signed [31:0] window_2_1_phi_fu_638_p4;
reg  signed [31:0] window_2_0_phi_fu_649_p4;
reg  signed [31:0] window_1_1_phi_fu_661_p4;
reg  signed [31:0] window_1_0_phi_fu_672_p4;
reg   [31:0] ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681;
reg   [31:0] line_buf_1_3_17_phi_fu_686_p4;
wire   [31:0] ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681;
reg  signed [31:0] window_0_0_read_as_fu_172;
reg  signed [31:0] window_0_0_fu_176;
reg  signed [31:0] window_0_1_fu_180;
wire   [31:0] right_0_fu_1351_p6;
reg  signed [31:0] window_1_0_read_as_fu_184;
reg  signed [31:0] window_2_0_read_as_fu_188;
reg   [31:0] line_buf_0_3_5_fu_192;
wire   [31:0] line_buf_0_3_14_fu_1451_p3;
reg   [31:0] line_buf_0_3_8_fu_196;
wire   [31:0] line_buf_0_3_13_fu_1443_p3;
reg   [31:0] read_count_1_fu_200;
wire   [31:0] read_count_fu_1197_p2;
wire   [1:0] tmp_2_fu_705_p1;
wire   [0:0] sel_tmp8_fu_761_p2;
wire   [0:0] sel_tmp6_fu_756_p2;
wire   [0:0] sel_tmp_fu_751_p2;
wire   [0:0] or_cond_fu_766_p2;
wire   [31:0] newSel_fu_772_p3;
wire   [31:0] newSel2_fu_788_p3;
wire   [31:0] line_buf_1_3_6_fu_804_p3;
wire   [0:0] exitcond_fu_840_p2;
wire   [1:0] y9_fu_854_p2;
wire   [0:0] cond3_mid1_fu_872_p2;
wire   [0:0] cond2_fu_878_p2;
wire   [1:0] x3_mid2_fu_846_p3;
wire   [0:0] cond1_fu_898_p2;
wire   [0:0] tmp_7_fu_868_p1;
wire   [31:0] line_buf_load13_phi_fu_904_p3;
wire   [31:0] line_buf_load14_phi_fu_912_p3;
wire   [31:0] window_1_1_2_fu_920_p3;
wire   [0:0] cond3_mid2_fu_884_p3;
wire   [31:0] window_2_2_3_fu_944_p3;
wire   [31:0] window_2_2_4_fu_952_p3;
wire   [31:0] window_2_2_fu_928_p3;
wire   [31:0] window_2_2_1_11_fu_936_p3;
wire   [2:0] y_fu_1022_p2;
wire   [0:0] exitcond2_fu_1048_p2;
wire   [0:0] tmp_3_i_mid1_fu_1062_p2;
wire   [0:0] tmp_3_i_fu_1004_p2;
wire   [0:0] tmp_5_i_mid1_fu_1076_p2;
wire   [0:0] tmp_5_i_fu_1010_p2;
wire   [0:0] tmp_i_i_mid1_fu_1090_p2;
wire   [0:0] tmp_i_i_fu_1016_p2;
wire   [2:0] y_assign_1_mid1_fu_1104_p2;
wire   [0:0] tmp_10_fu_1118_p3;
wire   [0:0] tmp_9_fu_1028_p3;
wire   [0:0] tmp_2_i_fu_1142_p2;
wire   [0:0] tmp_3_i_mid2_fu_1068_p3;
wire   [0:0] tmp_4_i_fu_1148_p2;
wire   [0:0] tmp_5_i_mid2_fu_1082_p3;
wire   [0:0] tmp2_fu_1160_p2;
wire   [0:0] tmp1_fu_1154_p2;
wire   [27:0] tmp_15_fu_1181_p4;
wire   [7:0] grp_fu_1256_p1;
wire   [7:0] grp_fu_1266_p1;
wire   [7:0] grp_fu_1276_p1;
wire   [7:0] grp_fu_1286_p1;
wire   [7:0] grp_fu_1296_p1;
wire   [7:0] grp_fu_1306_p1;
wire   [7:0] grp_fu_1316_p1;
wire   [7:0] grp_fu_1326_p1;
wire   [7:0] grp_fu_1336_p1;
wire   [1:0] tmp_14_fu_1348_p1;
wire   [0:0] sel_tmp4_fu_1391_p2;
wire   [0:0] sel_tmp3_fu_1385_p2;
wire   [0:0] sel_tmp2_fu_1379_p2;
wire   [0:0] or_cond2_fu_1397_p2;
wire   [31:0] newSel4_fu_1403_p3;
wire   [31:0] newSel6_fu_1419_p3;
wire   [31:0] line_buf_0_3_9_fu_1435_p3;
wire   [31:0] newSel8_fu_1474_p3;
wire   [31:0] newSel1_fu_1490_p3;
wire   [31:0] line_buf_1_3_14_fu_1506_p3;
wire   [31:0] grp_fu_1256_p2;
wire   [31:0] tmp_1_i_fu_1530_p1;
wire   [0:0] or_cond1_i_i_fu_1539_p2;
wire   [31:0] result_2_i_fu_1543_p3;
wire   [31:0] tmp_0_1_i_fu_1550_p1;
wire   [31:0] tmp3_fu_1553_p2;
wire   [0:0] tmp_11_fu_1575_p3;
wire   [0:0] rev_fu_1583_p2;
wire   [31:0] result_2_0_1_i_fu_1564_p3;
wire   [31:0] tmp_0_2_i_fu_1594_p1;
wire   [31:0] tmp4_fu_1597_p2;
wire   [0:0] p_i2_i_fu_1589_p2;
wire   [31:0] result_3_0_2_i_fu_1603_p2;
wire   [31:0] tmp_1_i_13_fu_1616_p1;
wire   [31:0] tmp5_fu_1619_p2;
wire   [31:0] result_3_1_i_fu_1624_p2;
wire   [31:0] tmp_1_1_i_fu_1635_p1;
wire   [31:0] tmp6_fu_1638_p2;
wire   [31:0] tmp_1_2_i_fu_1648_p1;
wire   [31:0] tmp7_fu_1651_p2;
wire   [2:0] tmp_8_fu_1667_p2;
wire   [0:0] tmp_12_fu_1671_p3;
wire   [0:0] tmp_i2_i_mid2_fu_1662_p2;
wire   [31:0] tmp_2_i_14_fu_1690_p1;
wire   [31:0] tmp8_fu_1693_p2;
wire   [0:0] or_cond1_i6_i_fu_1685_p2;
wire   [31:0] result_3_2_i_fu_1699_p2;
wire   [31:0] tmp_2_1_i_fu_1712_p1;
wire   [31:0] tmp9_fu_1715_p2;
wire   [31:0] result_3_2_1_i_fu_1720_p2;
wire   [2:0] tmp_s_fu_1731_p2;
wire   [31:0] tmp_2_2_i_fu_1743_p1;
wire   [31:0] tmp10_fu_1746_p2;
wire   [0:0] tmp_13_fu_1735_p3;
wire   [31:0] result_3_2_2_i_fu_1751_p2;
reg    grp_fu_1256_ce;
reg    grp_fu_1266_ce;
reg    grp_fu_1276_ce;
reg    grp_fu_1286_ce;
reg    grp_fu_1296_ce;
reg    grp_fu_1306_ce;
reg    grp_fu_1316_ce;
reg    grp_fu_1326_ce;
reg    grp_fu_1336_ce;
wire   [0:0] ap_CS_fsm_state22;
reg    ap_condition_2370;
reg   [8:0] ap_NS_fsm;
wire   [31:0] grp_fu_1256_p10;
wire   [31:0] grp_fu_1266_p10;
wire   [31:0] grp_fu_1276_p10;
wire   [31:0] grp_fu_1286_p10;
wire   [31:0] grp_fu_1296_p10;
wire   [31:0] grp_fu_1306_p10;
wire   [31:0] grp_fu_1316_p10;
wire   [31:0] grp_fu_1326_p10;
wire   [31:0] grp_fu_1336_p10;
reg    ap_condition_1032;
reg    ap_condition_1148;
reg    ap_condition_1391;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 in_stream_V_data_V_0_sel_rd = 1'b0;
#0 in_stream_V_data_V_0_sel_wr = 1'b0;
#0 in_stream_V_data_V_0_state = 2'b00;
#0 in_stream_V_dest_V_0_state = 2'b00;
#0 out_stream_V_data_V_1_sel_rd = 1'b0;
#0 out_stream_V_data_V_1_sel_wr = 1'b0;
#0 out_stream_V_data_V_1_state = 2'b00;
#0 out_stream_V_keep_V_1_sel_rd = 1'b0;
#0 out_stream_V_keep_V_1_state = 2'b00;
#0 out_stream_V_strb_V_1_sel_rd = 1'b0;
#0 out_stream_V_strb_V_1_state = 2'b00;
#0 out_stream_V_user_V_1_sel_rd = 1'b0;
#0 out_stream_V_user_V_1_state = 2'b00;
#0 out_stream_V_last_V_1_sel_rd = 1'b0;
#0 out_stream_V_last_V_1_state = 2'b00;
#0 out_stream_V_id_V_1_sel_rd = 1'b0;
#0 out_stream_V_id_V_1_state = 2'b00;
#0 out_stream_V_dest_V_1_sel_rd = 1'b0;
#0 out_stream_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
end

my_filter_buffer_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
my_filter_buffer_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ctrl(ctrl)
);

my_filter_buffer_KERNEL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_KERNEL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_KERNEL_BUS_DATA_WIDTH ))
my_filter_buffer_KERNEL_BUS_s_axi_U(
    .AWVALID(s_axi_KERNEL_BUS_AWVALID),
    .AWREADY(s_axi_KERNEL_BUS_AWREADY),
    .AWADDR(s_axi_KERNEL_BUS_AWADDR),
    .WVALID(s_axi_KERNEL_BUS_WVALID),
    .WREADY(s_axi_KERNEL_BUS_WREADY),
    .WDATA(s_axi_KERNEL_BUS_WDATA),
    .WSTRB(s_axi_KERNEL_BUS_WSTRB),
    .ARVALID(s_axi_KERNEL_BUS_ARVALID),
    .ARREADY(s_axi_KERNEL_BUS_ARREADY),
    .ARADDR(s_axi_KERNEL_BUS_ARADDR),
    .RVALID(s_axi_KERNEL_BUS_RVALID),
    .RREADY(s_axi_KERNEL_BUS_RREADY),
    .RDATA(s_axi_KERNEL_BUS_RDATA),
    .RRESP(s_axi_KERNEL_BUS_RRESP),
    .BVALID(s_axi_KERNEL_BUS_BVALID),
    .BREADY(s_axi_KERNEL_BUS_BREADY),
    .BRESP(s_axi_KERNEL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_0(kernel_0),
    .kernel_1(kernel_1),
    .kernel_2(kernel_2),
    .kernel_3(kernel_3),
    .kernel_4(kernel_4),
    .kernel_5(kernel_5),
    .kernel_6(kernel_6),
    .kernel_7(kernel_7),
    .kernel_8(kernel_8),
    .bias_0(bias_0),
    .bias_1(bias_1),
    .bias_2(bias_2),
    .bias_3(bias_3),
    .bias_4(bias_4),
    .bias_5(bias_5),
    .bias_6(bias_6),
    .bias_7(bias_7),
    .bias_8(bias_8)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_0_read_as_fu_172),
    .din1(grp_fu_1256_p1),
    .ce(grp_fu_1256_ce),
    .dout(grp_fu_1256_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_0_fu_176),
    .din1(grp_fu_1266_p1),
    .ce(grp_fu_1266_ce),
    .dout(grp_fu_1266_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_0_1_fu_180),
    .din1(grp_fu_1276_p1),
    .ce(grp_fu_1276_ce),
    .dout(grp_fu_1276_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_0_read_as_fu_184),
    .din1(grp_fu_1286_p1),
    .ce(grp_fu_1286_ce),
    .dout(grp_fu_1286_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_0_phi_fu_672_p4),
    .din1(grp_fu_1296_p1),
    .ce(grp_fu_1296_ce),
    .dout(grp_fu_1296_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_1_1_phi_fu_661_p4),
    .din1(grp_fu_1306_p1),
    .ce(grp_fu_1306_ce),
    .dout(grp_fu_1306_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_0_read_as_fu_188),
    .din1(grp_fu_1316_p1),
    .ce(grp_fu_1316_ce),
    .dout(grp_fu_1316_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_0_phi_fu_649_p4),
    .din1(grp_fu_1326_p1),
    .ce(grp_fu_1326_ce),
    .dout(grp_fu_1326_p2)
);

my_filter_buffer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_bkb_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(window_2_1_phi_fu_638_p4),
    .din1(grp_fu_1336_p1),
    .ce(grp_fu_1336_ce),
    .dout(grp_fu_1336_p2)
);

my_filter_buffer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_cud_U9(
    .din1(line_buf_0_3_5_fu_192),
    .din2(line_buf_0_3_8_fu_196),
    .din3(line_buf_0_2_3_reg_625),
    .din4(line_buf_0_3_3_reg_615),
    .din5(tmp_14_fu_1348_p1),
    .dout(right_0_fu_1351_p6)
);

my_filter_buffer_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
my_filter_buffer_cud_U10(
    .din1(line_buf_1_3_1_reg_605),
    .din2(line_buf_1_3_13_reg_595),
    .din3(line_buf_1_2_3_reg_585),
    .din4(line_buf_1_3_3_reg_575),
    .din5(tmp_14_fu_1348_p1),
    .dout(line_buf_0_3_15_fu_1365_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_699_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_699_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_699_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_735_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_735_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_735_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b0 == exitcond_flatten8_fu_1036_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((ap_condition_1032 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp3_iter0)) begin
                ap_enable_reg_pp3_iter2 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp3_iter0)) begin
                ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == in_stream_V_data_V_0_ack_out) & (1'b1 == in_stream_V_data_V_0_vld_out))) begin
            in_stream_V_data_V_0_sel_rd <= ~in_stream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_in))) begin
            in_stream_V_data_V_0_sel_wr <= ~in_stream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == in_stream_V_data_V_0_vld_in) & (in_stream_V_data_V_0_state == ap_const_lv2_2)))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b0 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_1)))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == in_stream_V_data_V_0_vld_in) & (in_stream_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == in_stream_V_data_V_0_ack_out) & (in_stream_V_data_V_0_state == ap_const_lv2_1)) | ((in_stream_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == in_stream_V_data_V_0_vld_in) & (1'b0 == in_stream_V_data_V_0_ack_out)) & ~((1'b0 == in_stream_V_data_V_0_vld_in) & (1'b1 == in_stream_V_data_V_0_ack_out))))) begin
            in_stream_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            in_stream_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        in_stream_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == in_stream_V_dest_V_0_vld_in) & (1'b1 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == in_stream_V_dest_V_0_state)) | ((1'b0 == in_stream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == in_stream_V_dest_V_0_state)))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == in_stream_V_dest_V_0_vld_in) & (1'b0 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == in_stream_V_dest_V_0_state)) | ((1'b0 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == in_stream_V_dest_V_0_state)))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == in_stream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == in_stream_V_dest_V_0_state)) | ((1'b1 == in_stream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == in_stream_V_dest_V_0_state)) | ((ap_const_lv2_3 == in_stream_V_dest_V_0_state) & ~((1'b1 == in_stream_V_dest_V_0_vld_in) & (1'b0 == in_stream_V_dest_V_0_ack_out)) & ~((1'b0 == in_stream_V_dest_V_0_vld_in) & (1'b1 == in_stream_V_dest_V_0_ack_out))))) begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            in_stream_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_data_V_1_ack_out) & (1'b1 == out_stream_V_data_V_1_vld_out))) begin
            out_stream_V_data_V_1_sel_rd <= ~out_stream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_in))) begin
            out_stream_V_data_V_1_sel_wr <= ~out_stream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_data_V_1_state)) | ((1'b0 == out_stream_V_data_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_data_V_1_state)))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b0 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_data_V_1_state)) | ((1'b0 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_data_V_1_state)))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_data_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_data_V_1_state)) | ((1'b1 == out_stream_V_data_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_data_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_data_V_1_state) & ~((1'b1 == out_stream_V_data_V_1_vld_in) & (1'b0 == out_stream_V_data_V_1_ack_out)) & ~((1'b0 == out_stream_V_data_V_1_vld_in) & (1'b1 == out_stream_V_data_V_1_ack_out))))) begin
            out_stream_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_dest_V_1_ack_out) & (1'b1 == out_stream_V_dest_V_1_vld_out))) begin
            out_stream_V_dest_V_1_sel_rd <= ~out_stream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_dest_V_1_vld_in) & (1'b1 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_dest_V_1_state)) | ((1'b0 == out_stream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_dest_V_1_state)))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_dest_V_1_vld_in) & (1'b0 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_dest_V_1_state)) | ((1'b0 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_dest_V_1_state)))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_dest_V_1_state)) | ((1'b1 == out_stream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_dest_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_dest_V_1_state) & ~((1'b1 == out_stream_V_dest_V_1_vld_in) & (1'b0 == out_stream_V_dest_V_1_ack_out)) & ~((1'b0 == out_stream_V_dest_V_1_vld_in) & (1'b1 == out_stream_V_dest_V_1_ack_out))))) begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_id_V_1_ack_out) & (1'b1 == out_stream_V_id_V_1_vld_out))) begin
            out_stream_V_id_V_1_sel_rd <= ~out_stream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_id_V_1_vld_in) & (1'b1 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_id_V_1_state)) | ((1'b0 == out_stream_V_id_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_id_V_1_state)))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_id_V_1_vld_in) & (1'b0 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_id_V_1_state)) | ((1'b0 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_id_V_1_state)))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_id_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_id_V_1_state)) | ((1'b1 == out_stream_V_id_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_id_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_id_V_1_state) & ~((1'b1 == out_stream_V_id_V_1_vld_in) & (1'b0 == out_stream_V_id_V_1_ack_out)) & ~((1'b0 == out_stream_V_id_V_1_vld_in) & (1'b1 == out_stream_V_id_V_1_ack_out))))) begin
            out_stream_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_keep_V_1_ack_out) & (1'b1 == out_stream_V_keep_V_1_vld_out))) begin
            out_stream_V_keep_V_1_sel_rd <= ~out_stream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_keep_V_1_vld_in) & (1'b1 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_keep_V_1_state)) | ((1'b0 == out_stream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_keep_V_1_state)))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_keep_V_1_vld_in) & (1'b0 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_keep_V_1_state)) | ((1'b0 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_keep_V_1_state)))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_keep_V_1_state)) | ((1'b1 == out_stream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_keep_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_keep_V_1_state) & ~((1'b1 == out_stream_V_keep_V_1_vld_in) & (1'b0 == out_stream_V_keep_V_1_ack_out)) & ~((1'b0 == out_stream_V_keep_V_1_vld_in) & (1'b1 == out_stream_V_keep_V_1_ack_out))))) begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_last_V_1_ack_out) & (1'b1 == out_stream_V_last_V_1_vld_out))) begin
            out_stream_V_last_V_1_sel_rd <= ~out_stream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_last_V_1_vld_in) & (1'b1 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_last_V_1_state)) | ((1'b0 == out_stream_V_last_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_last_V_1_state)))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_last_V_1_vld_in) & (1'b0 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_last_V_1_state)) | ((1'b0 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_last_V_1_state)))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_last_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_last_V_1_state)) | ((1'b1 == out_stream_V_last_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_last_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_last_V_1_state) & ~((1'b1 == out_stream_V_last_V_1_vld_in) & (1'b0 == out_stream_V_last_V_1_ack_out)) & ~((1'b0 == out_stream_V_last_V_1_vld_in) & (1'b1 == out_stream_V_last_V_1_ack_out))))) begin
            out_stream_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_strb_V_1_ack_out) & (1'b1 == out_stream_V_strb_V_1_vld_out))) begin
            out_stream_V_strb_V_1_sel_rd <= ~out_stream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_strb_V_1_vld_in) & (1'b1 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_strb_V_1_state)) | ((1'b0 == out_stream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_strb_V_1_state)))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_strb_V_1_vld_in) & (1'b0 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_strb_V_1_state)) | ((1'b0 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_strb_V_1_state)))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_strb_V_1_state)) | ((1'b1 == out_stream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_strb_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_strb_V_1_state) & ~((1'b1 == out_stream_V_strb_V_1_vld_in) & (1'b0 == out_stream_V_strb_V_1_ack_out)) & ~((1'b0 == out_stream_V_strb_V_1_vld_in) & (1'b1 == out_stream_V_strb_V_1_ack_out))))) begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == out_stream_V_user_V_1_ack_out) & (1'b1 == out_stream_V_user_V_1_vld_out))) begin
            out_stream_V_user_V_1_sel_rd <= ~out_stream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == out_stream_V_user_V_1_vld_in) & (1'b1 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_user_V_1_state)) | ((1'b0 == out_stream_V_user_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_user_V_1_state)))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == out_stream_V_user_V_1_vld_in) & (1'b0 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_3 == out_stream_V_user_V_1_state)) | ((1'b0 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_user_V_1_state)))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == out_stream_V_user_V_1_vld_in) & (ap_const_lv2_2 == out_stream_V_user_V_1_state)) | ((1'b1 == out_stream_V_user_V_1_ack_out) & (ap_const_lv2_1 == out_stream_V_user_V_1_state)) | ((ap_const_lv2_3 == out_stream_V_user_V_1_state) & ~((1'b1 == out_stream_V_user_V_1_vld_in) & (1'b0 == out_stream_V_user_V_1_ack_out)) & ~((1'b0 == out_stream_V_user_V_1_vld_in) & (1'b1 == out_stream_V_user_V_1_ack_out))))) begin
            out_stream_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            out_stream_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1148 == 1'b1)) begin
        if (((1'b0 == exitcond_flatten8_fu_1036_p2) & (1'b0 == icmp_fu_1191_p2))) begin
            ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681 <= ap_const_lv32_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681 <= ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_1036_p2))) begin
        indvar_flatten6_reg_542 <= indvar_flatten_next7_fu_1042_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten6_reg_542 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_461 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_828_p2))) begin
        indvar_flatten_reg_461 <= indvar_flatten_next_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_0_2_3_reg_625 <= line_buf_0_3_7_fu_1427_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_0_2_3_reg_625 <= line_buf_0_2_reg_379;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_0_3_3_reg_615 <= line_buf_0_3_6_fu_1411_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_0_3_3_reg_615 <= line_buf_0_3_reg_367;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_1_2_3_reg_585 <= line_buf_1_3_12_fu_1498_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_1_2_3_reg_585 <= line_buf_1_2_reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_1_3_13_reg_595 <= line_buf_1_3_15_fu_1514_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_1_3_13_reg_595 <= line_buf_1_3_5_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1391 == 1'b1)) begin
        if (((1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972))) begin
            line_buf_1_3_17_reg_681 <= in_stream_V_data_V_0_data_out;
        end else if ((1'b1 == 1'b1)) begin
            line_buf_1_3_17_reg_681 <= ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_1_3_1_reg_605 <= line_buf_1_3_16_fu_1522_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_1_3_1_reg_605 <= line_buf_1_3_8_reg_438;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_1_3_3_reg_575 <= line_buf_1_3_11_fu_1482_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        line_buf_1_3_3_reg_575 <= line_buf_1_3_reg_402;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_1036_p2) & ~(1'b0 == icmp_fu_1191_p2))) begin
        read_count_1_fu_200 <= read_count_fu_1197_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        read_count_1_fu_200 <= ap_const_lv32_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_1_0_reg_669 <= window_1_1_reg_658;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_0_reg_669 <= window_1_1_1_reg_519;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_1_1_reg_658 <= line_buf_0_3_15_reg_2096;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_1_reg_658 <= window_1_2_1_reg_507;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_2_0_reg_646 <= window_2_1_reg_635;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_0_reg_646 <= window_2_1_1_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_2_1_reg_635 <= line_buf_1_3_17_reg_681;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_1_reg_635 <= window_2_2_1_reg_483;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x1_reg_450 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond4_fu_735_p2))) begin
        x1_reg_450 <= x_2_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x3_reg_531 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_828_p2))) begin
        x3_reg_531 <= x_3_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_1036_p2))) begin
        x_assign_reg_564 <= x_4_fu_1208_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_assign_reg_564 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_699_p2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        x_reg_391 <= x_1_fu_715_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        x_reg_391 <= ap_const_lv3_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y2_reg_472 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_828_p2))) begin
        y2_reg_472 <= tmp_2_mid2_v_fu_860_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        y_assign_reg_553 <= y_assign_mid2_reg_1955;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_assign_reg_553 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))) begin
        ap_pipeline_reg_pp3_iter10_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter9_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006 <= bias_0_read_reg_2006;
        ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011 <= bias_1_read_reg_2011;
        ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016 <= bias_2_read_reg_2016;
        ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021 <= bias_3_read_reg_2021;
        ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026 <= bias_4_read_reg_2026;
        ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031 <= bias_5_read_reg_2031;
        ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036 <= bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041 <= bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046 <= bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter2_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter1_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937;
        ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931;
        ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011 <= ap_pipeline_reg_pp3_iter2_bias_1_read_reg_2011;
        ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016 <= ap_pipeline_reg_pp3_iter2_bias_2_read_reg_2016;
        ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter2_bias_3_read_reg_2021;
        ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter2_bias_4_read_reg_2026;
        ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter2_bias_5_read_reg_2031;
        ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter2_bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter2_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter2_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter3_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937;
        ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter2_x_assign_mid2_reg_1931;
        ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter2_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016 <= ap_pipeline_reg_pp3_iter3_bias_2_read_reg_2016;
        ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter3_bias_3_read_reg_2021;
        ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter3_bias_4_read_reg_2026;
        ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter3_bias_5_read_reg_2031;
        ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter3_bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter3_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter3_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter4_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141 <= tmp_9_0_2_i_reg_2141;
        ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151 <= tmp_9_1_1_i_reg_2151;
        ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156 <= tmp_9_1_2_i_reg_2156;
        ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146 <= tmp_9_1_i_reg_2146;
        ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166 <= tmp_9_2_1_i_reg_2166;
        ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171 <= tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161 <= tmp_9_2_i_reg_2161;
        ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937 <= ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937;
        ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931 <= ap_pipeline_reg_pp3_iter3_x_assign_mid2_reg_1931;
        ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter3_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021 <= ap_pipeline_reg_pp3_iter4_bias_3_read_reg_2021;
        ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter4_bias_4_read_reg_2026;
        ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter4_bias_5_read_reg_2031;
        ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter4_bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter4_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter4_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter5_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_2151;
        ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_2156;
        ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146 <= ap_pipeline_reg_pp3_iter4_tmp_9_1_i_reg_2146;
        ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_1_i_reg_2166;
        ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter4_tmp_9_2_i_reg_2161;
        ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter4_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter4_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026 <= ap_pipeline_reg_pp3_iter5_bias_4_read_reg_2026;
        ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031 <= ap_pipeline_reg_pp3_iter5_bias_5_read_reg_2031;
        ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter5_bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter5_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter5_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter6_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151 <= ap_pipeline_reg_pp3_iter5_tmp_9_1_1_i_reg_2151;
        ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156 <= ap_pipeline_reg_pp3_iter5_tmp_9_1_2_i_reg_2156;
        ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_2166;
        ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter5_tmp_9_2_i_reg_2161;
        ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181 <= x_assign_1_reg_2181;
        ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter5_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter5_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036 <= ap_pipeline_reg_pp3_iter6_bias_6_read_reg_2036;
        ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter6_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter6_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter7_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_1_i_reg_2166;
        ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161 <= ap_pipeline_reg_pp3_iter6_tmp_9_2_i_reg_2161;
        ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965 <= ap_pipeline_reg_pp3_iter6_tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter6_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter6_x_assign_1_reg_2181;
        ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter6_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955 <= ap_pipeline_reg_pp3_iter6_y_assign_mid2_reg_1955;
        ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041 <= ap_pipeline_reg_pp3_iter7_bias_7_read_reg_2041;
        ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter7_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter8_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166 <= ap_pipeline_reg_pp3_iter7_tmp_9_2_1_i_reg_2166;
        ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter7_tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949 <= ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181;
        ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter7_y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046 <= ap_pipeline_reg_pp3_iter8_bias_8_read_reg_2046;
        ap_pipeline_reg_pp3_iter9_p_i_reg_1961 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1961;
        ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171 <= ap_pipeline_reg_pp3_iter8_tmp_9_2_2_i_reg_2171;
        ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181 <= ap_pipeline_reg_pp3_iter8_x_assign_1_reg_2181;
        ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944 <= ap_pipeline_reg_pp3_iter8_y_assign_1_mid2_reg_1944;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922 <= exitcond_flatten8_reg_1922;
        ap_pipeline_reg_pp3_iter1_p_i_reg_1961 <= p_i_reg_1961;
        ap_pipeline_reg_pp3_iter1_tmp_9_i_i_reg_1965 <= tmp_9_i_i_reg_1965;
        ap_pipeline_reg_pp3_iter1_tmp_i2_i_mid2_v_reg_1949 <= tmp_i2_i_mid2_v_reg_1949;
        ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1937 <= tmp_i_i_mid2_reg_1937;
        ap_pipeline_reg_pp3_iter1_x_assign_mid2_reg_1931 <= x_assign_mid2_reg_1931;
        ap_pipeline_reg_pp3_iter1_y_assign_1_mid2_reg_1944 <= y_assign_1_mid2_reg_1944;
        ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1955 <= y_assign_mid2_reg_1955;
        exitcond_flatten8_reg_1922 <= exitcond_flatten8_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (((1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == tmp_6_reg_1918)) | ((1'b0 == exitcond_flatten8_reg_1922) & (1'b0 == p_i_reg_1961))))) begin
        bias_0_read_reg_2006 <= bias_0;
        bias_1_read_reg_2011 <= bias_1;
        bias_2_read_reg_2016 <= bias_2;
        bias_3_read_reg_2021 <= bias_3;
        bias_4_read_reg_2026 <= bias_4;
        bias_5_read_reg_2031 <= bias_5;
        bias_6_read_reg_2036 <= bias_6;
        bias_7_read_reg_2041 <= bias_7;
        bias_8_read_reg_2046 <= bias_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_699_p2))) begin
        cond_reg_1773 <= cond_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        ctrl_read_reg_1764 <= ctrl;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond1_reg_1769 <= exitcond1_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond4_reg_1794 <= exitcond4_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten8_fu_1036_p2))) begin
        icmp_reg_1972 <= icmp_fu_1191_p2;
        tmp_i2_i_mid2_v_reg_1949 <= tmp_i2_i_mid2_v_fu_1126_p3;
        tmp_i_i_mid2_reg_1937 <= tmp_i_i_mid2_fu_1096_p3;
        x_assign_mid2_reg_1931 <= x_assign_mid2_fu_1054_p3;
        y_assign_1_mid2_reg_1944 <= y_assign_1_mid2_fu_1110_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == in_stream_V_data_V_0_load_A)) begin
        in_stream_V_data_V_0_payload_A <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == in_stream_V_data_V_0_load_B)) begin
        in_stream_V_data_V_0_payload_B <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        line_buf_0_2_reg_379 <= line_buf_0_3_4_fu_728_p3;
        line_buf_0_3_reg_367 <= line_buf_0_3_1_fu_721_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        line_buf_0_3_15_reg_2096 <= line_buf_0_3_15_fu_1365_p6;
        line_buf_0_3_5_fu_192 <= line_buf_0_3_14_fu_1451_p3;
        line_buf_0_3_8_fu_196 <= line_buf_0_3_13_fu_1443_p3;
        window_0_1_fu_180 <= right_0_fu_1351_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)))) begin
        line_buf_1_2_reg_414 <= line_buf_1_3_4_fu_796_p3;
        line_buf_1_3_5_reg_426 <= line_buf_1_3_7_fu_812_p3;
        line_buf_1_3_8_reg_438 <= line_buf_1_3_9_fu_820_p3;
        line_buf_1_3_reg_402 <= line_buf_1_3_2_fu_780_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == out_stream_V_data_V_1_load_A)) begin
        out_stream_V_data_V_1_payload_A <= tmp_data_V_fu_1756_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == out_stream_V_data_V_1_load_B)) begin
        out_stream_V_data_V_1_payload_B <= tmp_data_V_fu_1756_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == tmp_6_reg_1918) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten8_fu_1036_p2))) begin
        p_i_reg_1961 <= p_i_fu_1166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter4_p_i_reg_1961)))) begin
        result_2_0_2_i_reg_2187 <= result_2_0_2_i_fu_1608_p3;
        x_assign_1_reg_2181 <= x_assign_1_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1961)))) begin
        result_2_1_2_i_reg_2208 <= result_2_1_2_i_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter5_p_i_reg_1961)))) begin
        result_2_1_i_reg_2193 <= result_2_1_i_fu_1629_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1961)))) begin
        result_2_2_1_i_reg_2218 <= result_2_2_1_i_fu_1725_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & (1'b0 == ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949)) | ((1'b0 == ap_pipeline_reg_pp3_iter7_p_i_reg_1961) & (1'b0 == ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949))))) begin
        result_2_2_i_reg_2213 <= result_2_2_i_fu_1704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & ~(1'b0 == ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937)) | (~(1'b0 == ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937) & (1'b0 == ap_pipeline_reg_pp3_iter3_p_i_reg_1961))))) begin
        result_3_0_1_i_reg_2176 <= result_3_0_1_i_fu_1559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter6_p_i_reg_1961)))) begin
        result_3_1_1_i_reg_2198 <= result_3_1_1_i_fu_1643_p2;
        result_3_1_2_i_reg_2203 <= result_3_1_2_i_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & ~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937)) | (~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1937) & (1'b0 == ap_pipeline_reg_pp3_iter2_p_i_reg_1961))))) begin
        result_3_i_reg_2131 <= result_3_i_fu_1533_p2;
        tmp_9_0_1_i_reg_2136 <= grp_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_735_p2))) begin
        tmp_5_reg_1803 <= tmp_5_fu_747_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_6_reg_1918 <= ctrl_read_reg_1764[ap_const_lv32_2];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter2_p_i_reg_1961)))) begin
        tmp_9_0_2_i_reg_2141 <= grp_fu_1276_p2;
        tmp_9_1_1_i_reg_2151 <= grp_fu_1296_p2;
        tmp_9_1_2_i_reg_2156 <= grp_fu_1306_p2;
        tmp_9_2_2_i_reg_2171 <= grp_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & ~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965)) | ((1'b0 == ap_pipeline_reg_pp3_iter2_p_i_reg_1961) & ~(1'b0 == ap_pipeline_reg_pp3_iter2_tmp_9_i_i_reg_1965))))) begin
        tmp_9_1_i_reg_2146 <= grp_fu_1286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & (1'b0 == ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949)) | ((1'b0 == ap_pipeline_reg_pp3_iter2_p_i_reg_1961) & (1'b0 == ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1949))))) begin
        tmp_9_2_1_i_reg_2166 <= grp_fu_1326_p2;
        tmp_9_2_i_reg_2161 <= grp_fu_1316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ((~(1'b0 == tmp_6_reg_1918) & (1'b0 == exitcond_flatten8_fu_1036_p2)) | ((1'b0 == exitcond_flatten8_fu_1036_p2) & (1'b0 == p_i_fu_1166_p2))))) begin
        tmp_9_i_i_reg_1965 <= tmp_9_i_i_fu_1172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        window_0_0_fu_176 <= window_0_1_fu_180;
        window_0_0_read_as_fu_172 <= window_0_0_fu_176;
        window_1_0_read_as_fu_184 <= window_1_0_phi_fu_672_p4;
        window_2_0_read_as_fu_188 <= window_2_0_phi_fu_649_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_828_p2))) begin
        window_1_1_1_reg_519 <= window_2_2_8_fu_984_p3;
        window_1_2_1_reg_507 <= window_2_2_7_fu_976_p3;
        window_2_1_1_reg_495 <= window_2_2_6_fu_968_p3;
        window_2_2_1_reg_483 <= window_2_2_5_fu_960_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_1036_p2))) begin
        y_assign_mid2_reg_1955 <= y_assign_mid2_fu_1134_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_2370 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_2370 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1256_ce = 1'b1;
    end else begin
        grp_fu_1256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1266_ce = 1'b1;
    end else begin
        grp_fu_1266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1276_ce = 1'b1;
    end else begin
        grp_fu_1276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1286_ce = 1'b1;
    end else begin
        grp_fu_1286_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1296_ce = 1'b1;
    end else begin
        grp_fu_1296_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1306_ce = 1'b1;
    end else begin
        grp_fu_1306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1316_ce = 1'b1;
    end else begin
        grp_fu_1316_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1326_ce = 1'b1;
    end else begin
        grp_fu_1326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        grp_fu_1336_ce = 1'b1;
    end else begin
        grp_fu_1336_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972)))) begin
        in_stream_TDATA_blk_n = in_stream_V_data_V_0_state[1'b0];
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))))) begin
        in_stream_V_data_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == in_stream_V_data_V_0_sel)) begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_B;
    end else begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)))))) begin
        in_stream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972))) begin
        line_buf_1_3_17_phi_fu_686_p4 = in_stream_V_data_V_0_data_out;
    end else begin
        line_buf_1_3_17_phi_fu_686_p4 = ap_phi_precharge_reg_pp3_iter1_line_buf_1_3_17_reg_681;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961))) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961))))) begin
        out_stream_TDATA_blk_n = out_stream_V_data_V_1_state[1'b1];
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == out_stream_V_data_V_1_sel)) begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_B;
    end else begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_data_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_id_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_last_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))))) begin
        out_stream_V_user_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_1_0_phi_fu_672_p4 = window_1_1_reg_658;
    end else begin
        window_1_0_phi_fu_672_p4 = window_1_0_reg_669;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_1_1_phi_fu_661_p4 = line_buf_0_3_15_reg_2096;
    end else begin
        window_1_1_phi_fu_661_p4 = window_1_1_reg_658;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_2_0_phi_fu_649_p4 = window_2_1_reg_635;
    end else begin
        window_2_0_phi_fu_649_p4 = window_2_0_reg_646;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1922))) begin
        window_2_1_phi_fu_638_p4 = line_buf_1_3_17_reg_681;
    end else begin
        window_2_1_phi_fu_638_p4 = window_2_1_reg_635;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1922))) begin
        y_assign_phi_fu_557_p4 = y_assign_mid2_reg_1955;
    end else begin
        y_assign_phi_fu_557_p4 = y_assign_reg_553;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_699_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1769) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_699_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_735_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1794) & (in_stream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_735_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((1'b0 == exitcond_flatten_fu_828_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter11) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter10)) & ~((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b1 == ap_enable_reg_pp3_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter11) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter10)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b1 == ap_enable_reg_pp3_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (~(ap_condition_2370 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_6];

always @ (*) begin
    ap_condition_1021 = ((1'b0 == exitcond_flatten8_reg_1922) & ~(1'b0 == icmp_reg_1972) & (in_stream_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_condition_1032 = ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)));
end

always @ (*) begin
    ap_condition_1148 = ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0));
end

always @ (*) begin
    ap_condition_1391 = ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_1021 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (~(1'b0 == tmp_6_reg_1918) | (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1961)) & (1'b0 == out_stream_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2370 = ((out_stream_V_data_V_1_ack_in == 1'b0) | (out_stream_V_keep_V_1_ack_in == 1'b0) | (out_stream_V_strb_V_1_ack_in == 1'b0) | (out_stream_V_user_V_1_ack_in == 1'b0) | (out_stream_V_last_V_1_ack_in == 1'b0) | (out_stream_V_id_V_1_ack_in == 1'b0) | (out_stream_V_dest_V_1_ack_in == 1'b0));
end

assign ap_phi_precharge_reg_pp3_iter0_line_buf_1_3_17_reg_681 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond1_fu_898_p2 = ((x3_mid2_fu_846_p3 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond2_fu_878_p2 = ((y2_reg_472 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond3_mid1_fu_872_p2 = ((y2_reg_472 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign cond3_mid2_fu_884_p3 = ((exitcond_fu_840_p2[0:0] === 1'b1) ? cond3_mid1_fu_872_p2 : cond2_fu_878_p2);

assign cond_fu_709_p2 = ((tmp_2_fu_705_p1 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign exitcond1_fu_699_p2 = ((x_reg_391 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond2_fu_1048_p2 = ((x_assign_reg_564 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond4_fu_735_p2 = ((x1_reg_450 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1036_p2 = ((indvar_flatten6_reg_542 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_828_p2 = ((indvar_flatten_reg_461 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_fu_840_p2 = ((x3_reg_531 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign grp_fu_1256_p1 = grp_fu_1256_p10;

assign grp_fu_1256_p10 = kernel_0;

assign grp_fu_1266_p1 = grp_fu_1266_p10;

assign grp_fu_1266_p10 = kernel_1;

assign grp_fu_1276_p1 = grp_fu_1276_p10;

assign grp_fu_1276_p10 = kernel_2;

assign grp_fu_1286_p1 = grp_fu_1286_p10;

assign grp_fu_1286_p10 = kernel_3;

assign grp_fu_1296_p1 = grp_fu_1296_p10;

assign grp_fu_1296_p10 = kernel_4;

assign grp_fu_1306_p1 = grp_fu_1306_p10;

assign grp_fu_1306_p10 = kernel_5;

assign grp_fu_1316_p1 = grp_fu_1316_p10;

assign grp_fu_1316_p10 = kernel_6;

assign grp_fu_1326_p1 = grp_fu_1326_p10;

assign grp_fu_1326_p10 = kernel_7;

assign grp_fu_1336_p1 = grp_fu_1336_p10;

assign grp_fu_1336_p10 = kernel_8;

assign icmp_fu_1191_p2 = (($signed(tmp_15_fu_1181_p4) < $signed(28'b1)) ? 1'b1 : 1'b0);

assign in_stream_TREADY = in_stream_V_dest_V_0_state[1'b1];

assign in_stream_V_data_V_0_ack_in = in_stream_V_data_V_0_state[1'b1];

assign in_stream_V_data_V_0_load_A = (in_stream_V_data_V_0_state_cmp_full & ~in_stream_V_data_V_0_sel_wr);

assign in_stream_V_data_V_0_load_B = (in_stream_V_data_V_0_sel_wr & in_stream_V_data_V_0_state_cmp_full);

assign in_stream_V_data_V_0_sel = in_stream_V_data_V_0_sel_rd;

assign in_stream_V_data_V_0_state_cmp_full = ((in_stream_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign in_stream_V_data_V_0_vld_in = in_stream_TVALID;

assign in_stream_V_data_V_0_vld_out = in_stream_V_data_V_0_state[1'b0];

assign in_stream_V_dest_V_0_vld_in = in_stream_TVALID;

assign indvar_flatten_next7_fu_1042_p2 = (indvar_flatten6_reg_542 + ap_const_lv5_1);

assign indvar_flatten_next_fu_834_p2 = (indvar_flatten_reg_461 + ap_const_lv3_1);

assign line_buf_0_3_13_fu_1443_p3 = ((sel_tmp4_fu_1391_p2[0:0] === 1'b1) ? line_buf_0_3_8_fu_196 : line_buf_0_3_9_fu_1435_p3);

assign line_buf_0_3_14_fu_1451_p3 = ((sel_tmp4_fu_1391_p2[0:0] === 1'b1) ? line_buf_0_3_15_fu_1365_p6 : line_buf_0_3_5_fu_192);

assign line_buf_0_3_1_fu_721_p3 = ((cond_reg_1773[0:0] === 1'b1) ? line_buf_0_3_reg_367 : in_stream_V_data_V_0_data_out);

assign line_buf_0_3_4_fu_728_p3 = ((cond_reg_1773[0:0] === 1'b1) ? in_stream_V_data_V_0_data_out : line_buf_0_2_reg_379);

assign line_buf_0_3_6_fu_1411_p3 = ((or_cond2_fu_1397_p2[0:0] === 1'b1) ? line_buf_0_3_3_reg_615 : newSel4_fu_1403_p3);

assign line_buf_0_3_7_fu_1427_p3 = ((or_cond2_fu_1397_p2[0:0] === 1'b1) ? line_buf_0_2_3_reg_625 : newSel6_fu_1419_p3);

assign line_buf_0_3_9_fu_1435_p3 = ((sel_tmp3_fu_1385_p2[0:0] === 1'b1) ? line_buf_0_3_15_fu_1365_p6 : line_buf_0_3_8_fu_196);

assign line_buf_1_3_11_fu_1482_p3 = ((or_cond2_fu_1397_p2[0:0] === 1'b1) ? line_buf_1_3_3_reg_575 : newSel8_fu_1474_p3);

assign line_buf_1_3_12_fu_1498_p3 = ((or_cond2_fu_1397_p2[0:0] === 1'b1) ? line_buf_1_2_3_reg_585 : newSel1_fu_1490_p3);

assign line_buf_1_3_14_fu_1506_p3 = ((sel_tmp3_fu_1385_p2[0:0] === 1'b1) ? line_buf_1_3_17_phi_fu_686_p4 : line_buf_1_3_13_reg_595);

assign line_buf_1_3_15_fu_1514_p3 = ((sel_tmp4_fu_1391_p2[0:0] === 1'b1) ? line_buf_1_3_13_reg_595 : line_buf_1_3_14_fu_1506_p3);

assign line_buf_1_3_16_fu_1522_p3 = ((sel_tmp4_fu_1391_p2[0:0] === 1'b1) ? line_buf_1_3_17_phi_fu_686_p4 : line_buf_1_3_1_reg_605);

assign line_buf_1_3_2_fu_780_p3 = ((or_cond_fu_766_p2[0:0] === 1'b1) ? line_buf_1_3_reg_402 : newSel_fu_772_p3);

assign line_buf_1_3_4_fu_796_p3 = ((or_cond_fu_766_p2[0:0] === 1'b1) ? line_buf_1_2_reg_414 : newSel2_fu_788_p3);

assign line_buf_1_3_6_fu_804_p3 = ((sel_tmp6_fu_756_p2[0:0] === 1'b1) ? in_stream_V_data_V_0_data_out : line_buf_1_3_5_reg_426);

assign line_buf_1_3_7_fu_812_p3 = ((sel_tmp8_fu_761_p2[0:0] === 1'b1) ? line_buf_1_3_5_reg_426 : line_buf_1_3_6_fu_804_p3);

assign line_buf_1_3_9_fu_820_p3 = ((sel_tmp8_fu_761_p2[0:0] === 1'b1) ? in_stream_V_data_V_0_data_out : line_buf_1_3_8_reg_438);

assign line_buf_load13_phi_fu_904_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? line_buf_0_2_reg_379 : line_buf_0_3_reg_367);

assign line_buf_load14_phi_fu_912_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? line_buf_1_2_reg_414 : line_buf_1_3_reg_402);

assign newSel1_fu_1490_p3 = ((sel_tmp2_fu_1379_p2[0:0] === 1'b1) ? line_buf_1_3_17_phi_fu_686_p4 : line_buf_1_2_3_reg_585);

assign newSel2_fu_788_p3 = ((sel_tmp_fu_751_p2[0:0] === 1'b1) ? in_stream_V_data_V_0_data_out : line_buf_1_2_reg_414);

assign newSel4_fu_1403_p3 = ((sel_tmp2_fu_1379_p2[0:0] === 1'b1) ? line_buf_0_3_3_reg_615 : line_buf_0_3_15_fu_1365_p6);

assign newSel6_fu_1419_p3 = ((sel_tmp2_fu_1379_p2[0:0] === 1'b1) ? line_buf_0_3_15_fu_1365_p6 : line_buf_0_2_3_reg_625);

assign newSel8_fu_1474_p3 = ((sel_tmp2_fu_1379_p2[0:0] === 1'b1) ? line_buf_1_3_3_reg_575 : line_buf_1_3_17_phi_fu_686_p4);

assign newSel_fu_772_p3 = ((sel_tmp_fu_751_p2[0:0] === 1'b1) ? line_buf_1_3_reg_402 : in_stream_V_data_V_0_data_out);

assign or_cond1_i6_i_fu_1685_p2 = (ap_pipeline_reg_pp3_iter7_tmp_9_i_i_reg_1965 & tmp_i2_i_mid2_fu_1662_p2);

assign or_cond1_i_i_fu_1539_p2 = (ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1937 & ap_pipeline_reg_pp3_iter3_tmp_9_i_i_reg_1965);

assign or_cond2_fu_1397_p2 = (sel_tmp4_fu_1391_p2 | sel_tmp3_fu_1385_p2);

assign or_cond_fu_766_p2 = (sel_tmp8_fu_761_p2 | sel_tmp6_fu_756_p2);

assign out_stream_TDATA = out_stream_V_data_V_1_data_out;

assign out_stream_TDEST = out_stream_V_dest_V_1_data_out;

assign out_stream_TID = out_stream_V_id_V_1_data_out;

assign out_stream_TKEEP = out_stream_V_keep_V_1_data_out;

assign out_stream_TLAST = out_stream_V_last_V_1_data_out;

assign out_stream_TSTRB = out_stream_V_strb_V_1_data_out;

assign out_stream_TUSER = out_stream_V_user_V_1_data_out;

assign out_stream_TVALID = out_stream_V_dest_V_1_state[1'b0];

assign out_stream_V_data_V_1_ack_in = out_stream_V_data_V_1_state[1'b1];

assign out_stream_V_data_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_data_V_1_load_A = (out_stream_V_data_V_1_state_cmp_full & ~out_stream_V_data_V_1_sel_wr);

assign out_stream_V_data_V_1_load_B = (out_stream_V_data_V_1_sel_wr & out_stream_V_data_V_1_state_cmp_full);

assign out_stream_V_data_V_1_sel = out_stream_V_data_V_1_sel_rd;

assign out_stream_V_data_V_1_state_cmp_full = ((out_stream_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign out_stream_V_data_V_1_vld_out = out_stream_V_data_V_1_state[1'b0];

assign out_stream_V_dest_V_1_ack_in = out_stream_V_dest_V_1_state[1'b1];

assign out_stream_V_dest_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_dest_V_1_data_out = ap_const_lv6_0;

assign out_stream_V_dest_V_1_sel = out_stream_V_dest_V_1_sel_rd;

assign out_stream_V_dest_V_1_vld_out = out_stream_V_dest_V_1_state[1'b0];

assign out_stream_V_id_V_1_ack_in = out_stream_V_id_V_1_state[1'b1];

assign out_stream_V_id_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_id_V_1_data_out = ap_const_lv5_0;

assign out_stream_V_id_V_1_sel = out_stream_V_id_V_1_sel_rd;

assign out_stream_V_id_V_1_vld_out = out_stream_V_id_V_1_state[1'b0];

assign out_stream_V_keep_V_1_ack_in = out_stream_V_keep_V_1_state[1'b1];

assign out_stream_V_keep_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_keep_V_1_data_out = ap_const_lv4_1;

assign out_stream_V_keep_V_1_sel = out_stream_V_keep_V_1_sel_rd;

assign out_stream_V_keep_V_1_vld_out = out_stream_V_keep_V_1_state[1'b0];

assign out_stream_V_last_V_1_ack_in = out_stream_V_last_V_1_state[1'b1];

assign out_stream_V_last_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_last_V_1_data_out = 1'b0;

assign out_stream_V_last_V_1_sel = out_stream_V_last_V_1_sel_rd;

assign out_stream_V_last_V_1_vld_out = out_stream_V_last_V_1_state[1'b0];

assign out_stream_V_strb_V_1_ack_in = out_stream_V_strb_V_1_state[1'b1];

assign out_stream_V_strb_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_strb_V_1_data_out = ap_const_lv4_1;

assign out_stream_V_strb_V_1_sel = out_stream_V_strb_V_1_sel_rd;

assign out_stream_V_strb_V_1_vld_out = out_stream_V_strb_V_1_state[1'b0];

assign out_stream_V_user_V_1_ack_in = out_stream_V_user_V_1_state[1'b1];

assign out_stream_V_user_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_user_V_1_data_out = ap_const_lv2_1;

assign out_stream_V_user_V_1_sel = out_stream_V_user_V_1_sel_rd;

assign out_stream_V_user_V_1_vld_out = out_stream_V_user_V_1_state[1'b0];

assign p_i2_i_fu_1589_p2 = (ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937 & rev_fu_1583_p2);

assign p_i_fu_1166_p2 = (tmp2_fu_1160_p2 | tmp1_fu_1154_p2);

assign read_count_fu_1197_p2 = (read_count_1_fu_200 + ap_const_lv32_1);

assign result_2_0_1_i_fu_1564_p3 = ((ap_pipeline_reg_pp3_iter4_tmp_i_i_mid2_reg_1937[0:0] === 1'b1) ? result_3_0_1_i_reg_2176 : ap_const_lv32_0);

assign result_2_0_2_i_fu_1608_p3 = ((p_i2_i_fu_1589_p2[0:0] === 1'b1) ? result_3_0_2_i_fu_1603_p2 : result_2_0_1_i_fu_1564_p3);

assign result_2_1_2_i_fu_1679_p3 = ((tmp_12_fu_1671_p3[0:0] === 1'b1) ? result_3_1_1_i_reg_2198 : result_3_1_2_i_reg_2203);

assign result_2_1_i_fu_1629_p3 = ((ap_pipeline_reg_pp3_iter5_tmp_9_i_i_reg_1965[0:0] === 1'b1) ? result_3_1_i_fu_1624_p2 : result_2_0_2_i_reg_2187);

assign result_2_2_1_i_fu_1725_p3 = ((ap_pipeline_reg_pp3_iter8_tmp_i2_i_mid2_v_reg_1949[0:0] === 1'b1) ? result_2_1_2_i_reg_2208 : result_3_2_1_i_fu_1720_p2);

assign result_2_2_i_fu_1704_p3 = ((or_cond1_i6_i_fu_1685_p2[0:0] === 1'b1) ? result_3_2_i_fu_1699_p2 : result_2_1_2_i_fu_1679_p3);

assign result_2_i_fu_1543_p3 = ((or_cond1_i_i_fu_1539_p2[0:0] === 1'b1) ? result_3_i_reg_2131 : ap_const_lv32_0);

assign result_3_0_1_i_fu_1559_p2 = (tmp3_fu_1553_p2 + tmp_9_0_1_i_reg_2136);

assign result_3_0_2_i_fu_1603_p2 = (tmp4_fu_1597_p2 + ap_pipeline_reg_pp3_iter4_tmp_9_0_2_i_reg_2141);

assign result_3_1_1_i_fu_1643_p2 = (tmp6_fu_1638_p2 + ap_pipeline_reg_pp3_iter6_tmp_9_1_1_i_reg_2151);

assign result_3_1_2_i_fu_1657_p2 = (tmp7_fu_1651_p2 + ap_pipeline_reg_pp3_iter6_tmp_9_1_2_i_reg_2156);

assign result_3_1_i_fu_1624_p2 = (tmp5_fu_1619_p2 + ap_pipeline_reg_pp3_iter5_tmp_9_1_i_reg_2146);

assign result_3_2_1_i_fu_1720_p2 = (tmp9_fu_1715_p2 + ap_pipeline_reg_pp3_iter8_tmp_9_2_1_i_reg_2166);

assign result_3_2_2_i_fu_1751_p2 = (tmp10_fu_1746_p2 + ap_pipeline_reg_pp3_iter9_tmp_9_2_2_i_reg_2171);

assign result_3_2_i_fu_1699_p2 = (tmp8_fu_1693_p2 + ap_pipeline_reg_pp3_iter7_tmp_9_2_i_reg_2161);

assign result_3_i_fu_1533_p2 = (grp_fu_1256_p2 + tmp_1_i_fu_1530_p1);

assign rev_fu_1583_p2 = (tmp_11_fu_1575_p3 ^ 1'b1);

assign sel_tmp2_fu_1379_p2 = ((tmp_14_fu_1348_p1 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_1385_p2 = ((tmp_14_fu_1348_p1 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1391_p2 = ((tmp_14_fu_1348_p1 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_756_p2 = ((tmp_5_reg_1803 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_761_p2 = ((tmp_5_reg_1803 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_751_p2 = ((tmp_5_reg_1803 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp10_fu_1746_p2 = (result_2_2_1_i_reg_2218 + tmp_2_2_i_fu_1743_p1);

assign tmp1_fu_1154_p2 = (tmp_2_i_fu_1142_p2 | tmp_3_i_mid2_fu_1068_p3);

assign tmp2_fu_1160_p2 = (tmp_4_i_fu_1148_p2 | tmp_5_i_mid2_fu_1082_p3);

assign tmp3_fu_1553_p2 = (result_2_i_fu_1543_p3 + tmp_0_1_i_fu_1550_p1);

assign tmp4_fu_1597_p2 = (result_2_0_1_i_fu_1564_p3 + tmp_0_2_i_fu_1594_p1);

assign tmp5_fu_1619_p2 = (result_2_0_2_i_reg_2187 + tmp_1_i_13_fu_1616_p1);

assign tmp6_fu_1638_p2 = (result_2_1_i_reg_2193 + tmp_1_1_i_fu_1635_p1);

assign tmp7_fu_1651_p2 = (result_3_1_1_i_fu_1643_p2 + tmp_1_2_i_fu_1648_p1);

assign tmp8_fu_1693_p2 = (result_2_1_2_i_fu_1679_p3 + tmp_2_i_14_fu_1690_p1);

assign tmp9_fu_1715_p2 = (result_2_2_i_reg_2213 + tmp_2_1_i_fu_1712_p1);

assign tmp_0_1_i_fu_1550_p1 = ap_pipeline_reg_pp3_iter3_bias_1_read_reg_2011;

assign tmp_0_2_i_fu_1594_p1 = ap_pipeline_reg_pp3_iter4_bias_2_read_reg_2016;

assign tmp_10_fu_1118_p3 = y_assign_1_mid1_fu_1104_p2[ap_const_lv32_2];

assign tmp_11_fu_1575_p3 = x_assign_1_fu_1570_p2[ap_const_lv32_2];

assign tmp_12_fu_1671_p3 = tmp_8_fu_1667_p2[ap_const_lv32_2];

assign tmp_13_fu_1735_p3 = tmp_s_fu_1731_p2[ap_const_lv32_2];

assign tmp_14_fu_1348_p1 = x_assign_mid2_reg_1931[1:0];

assign tmp_15_fu_1181_p4 = {{read_count_1_fu_200[ap_const_lv32_1F : ap_const_lv32_4]}};

assign tmp_1_1_i_fu_1635_p1 = ap_pipeline_reg_pp3_iter6_bias_4_read_reg_2026;

assign tmp_1_2_i_fu_1648_p1 = ap_pipeline_reg_pp3_iter6_bias_5_read_reg_2031;

assign tmp_1_i_13_fu_1616_p1 = ap_pipeline_reg_pp3_iter5_bias_3_read_reg_2021;

assign tmp_1_i_fu_1530_p1 = ap_pipeline_reg_pp3_iter2_bias_0_read_reg_2006;

assign tmp_2_1_i_fu_1712_p1 = ap_pipeline_reg_pp3_iter8_bias_7_read_reg_2041;

assign tmp_2_2_i_fu_1743_p1 = ap_pipeline_reg_pp3_iter9_bias_8_read_reg_2046;

assign tmp_2_fu_705_p1 = x_reg_391[1:0];

assign tmp_2_i_14_fu_1690_p1 = ap_pipeline_reg_pp3_iter7_bias_6_read_reg_2036;

assign tmp_2_i_fu_1142_p2 = ((x_assign_mid2_fu_1054_p3 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_2_mid2_v_fu_860_p3 = ((exitcond_fu_840_p2[0:0] === 1'b1) ? y9_fu_854_p2 : y2_reg_472);

assign tmp_3_i_fu_1004_p2 = ((y_assign_phi_fu_557_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_3_i_mid1_fu_1062_p2 = ((y_fu_1022_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_3_i_mid2_fu_1068_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? tmp_3_i_mid1_fu_1062_p2 : tmp_3_i_fu_1004_p2);

assign tmp_4_i_fu_1148_p2 = ((x_assign_mid2_fu_1054_p3 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_5_fu_747_p1 = x1_reg_450[1:0];

assign tmp_5_i_fu_1010_p2 = ((y_assign_phi_fu_557_p4 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_5_i_mid1_fu_1076_p2 = ((y_fu_1022_p2 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_5_i_mid2_fu_1082_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? tmp_5_i_mid1_fu_1076_p2 : tmp_5_i_fu_1010_p2);

assign tmp_7_fu_868_p1 = tmp_2_mid2_v_fu_860_p3[0:0];

assign tmp_8_fu_1667_p2 = (ap_pipeline_reg_pp3_iter7_y_assign_mid2_reg_1955 | ap_pipeline_reg_pp3_iter7_x_assign_1_reg_2181);

assign tmp_9_fu_1028_p3 = y_fu_1022_p2[ap_const_lv32_2];

assign tmp_9_i_i_fu_1172_p2 = ((x_assign_mid2_fu_1054_p3 != ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_data_V_fu_1756_p3 = ((tmp_13_fu_1735_p3[0:0] === 1'b1) ? result_2_2_1_i_reg_2218 : result_3_2_2_i_fu_1751_p2);

assign tmp_i2_i_mid2_fu_1662_p2 = (ap_pipeline_reg_pp3_iter7_tmp_i2_i_mid2_v_reg_1949 ^ 1'b1);

assign tmp_i2_i_mid2_v_fu_1126_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? tmp_10_fu_1118_p3 : tmp_9_fu_1028_p3);

assign tmp_i_i_fu_1016_p2 = ((y_assign_phi_fu_557_p4 != ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_i_mid1_fu_1090_p2 = ((y_fu_1022_p2 != ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_i_mid2_fu_1096_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? tmp_i_i_mid1_fu_1090_p2 : tmp_i_i_fu_1016_p2);

assign tmp_s_fu_1731_p2 = (ap_pipeline_reg_pp3_iter9_y_assign_1_mid2_reg_1944 | ap_pipeline_reg_pp3_iter9_x_assign_1_reg_2181);

assign window_1_1_2_fu_920_p3 = ((tmp_7_fu_868_p1[0:0] === 1'b1) ? line_buf_load13_phi_fu_904_p3 : line_buf_load14_phi_fu_912_p3);

assign window_2_2_1_11_fu_936_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? window_1_1_2_fu_920_p3 : window_1_1_1_reg_519);

assign window_2_2_3_fu_944_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? window_2_2_1_reg_483 : window_1_1_2_fu_920_p3);

assign window_2_2_4_fu_952_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? window_1_1_2_fu_920_p3 : window_2_1_1_reg_495);

assign window_2_2_5_fu_960_p3 = ((cond3_mid2_fu_884_p3[0:0] === 1'b1) ? window_2_2_1_reg_483 : window_2_2_3_fu_944_p3);

assign window_2_2_6_fu_968_p3 = ((cond3_mid2_fu_884_p3[0:0] === 1'b1) ? window_2_1_1_reg_495 : window_2_2_4_fu_952_p3);

assign window_2_2_7_fu_976_p3 = ((cond3_mid2_fu_884_p3[0:0] === 1'b1) ? window_2_2_fu_928_p3 : window_1_2_1_reg_507);

assign window_2_2_8_fu_984_p3 = ((cond3_mid2_fu_884_p3[0:0] === 1'b1) ? window_2_2_1_11_fu_936_p3 : window_1_1_1_reg_519);

assign window_2_2_fu_928_p3 = ((cond1_fu_898_p2[0:0] === 1'b1) ? window_1_2_1_reg_507 : window_1_1_2_fu_920_p3);

assign x3_mid2_fu_846_p3 = ((exitcond_fu_840_p2[0:0] === 1'b1) ? ap_const_lv2_1 : x3_reg_531);

assign x_1_fu_715_p2 = (ap_const_lv3_1 + x_reg_391);

assign x_2_fu_741_p2 = (x1_reg_450 + ap_const_lv3_1);

assign x_3_fu_892_p2 = (ap_const_lv2_1 + x3_mid2_fu_846_p3);

assign x_4_fu_1208_p2 = (x_assign_mid2_fu_1054_p3 + ap_const_lv3_1);

assign x_assign_1_fu_1570_p2 = (ap_pipeline_reg_pp3_iter4_x_assign_mid2_reg_1931 + ap_const_lv3_1);

assign x_assign_mid2_fu_1054_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? ap_const_lv3_0 : x_assign_reg_564);

assign y9_fu_854_p2 = (ap_const_lv2_1 + y2_reg_472);

assign y_assign_1_mid1_fu_1104_p2 = (y_assign_phi_fu_557_p4 + ap_const_lv3_2);

assign y_assign_1_mid2_fu_1110_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? y_assign_1_mid1_fu_1104_p2 : y_fu_1022_p2);

assign y_assign_mid2_fu_1134_p3 = ((exitcond2_fu_1048_p2[0:0] === 1'b1) ? y_fu_1022_p2 : y_assign_phi_fu_557_p4);

assign y_fu_1022_p2 = (y_assign_phi_fu_557_p4 + ap_const_lv3_1);

endmodule //my_filter_buffer
