Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Mar 20 22:50:15 2019
| Host             : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command          : report_power -file Voice_Scope_TOP_power_routed.rpt -pb Voice_Scope_TOP_power_summary_routed.pb -rpx Voice_Scope_TOP_power_routed.rpx
| Design           : Voice_Scope_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.204        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |      672 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      191 |     20800 |            0.92 |
|   LUT as Distributed RAM |    <0.001 |      280 |      9600 |            2.92 |
|   CARRY4                 |    <0.001 |       22 |      8150 |            0.27 |
|   Register               |    <0.001 |      117 |     41600 |            0.28 |
|   F7/F8 Muxes            |    <0.001 |       20 |     32600 |            0.06 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       14 |       --- |             --- |
| Signals                  |     0.004 |      473 |       --- |             --- |
| MMCM                     |     0.123 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       31 |       106 |           29.25 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.204 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.008 |      0.010 |
| Vccaux    |       1.800 |     0.081 |       0.068 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------+-----------------+
| Clock              | Domain                             | Constraint (ns) |
+--------------------+------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | d3/VGA_CLK_108M/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0 | d3/VGA_CLK_108M/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK                                |            10.0 |
+--------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| Voice_Scope_TOP                     |     0.132 |
|   c0                                |    <0.001 |
|   d1                                |     0.003 |
|     Sample_Memory_reg_0_63_0_2      |    <0.001 |
|     Sample_Memory_reg_0_63_3_5      |    <0.001 |
|     Sample_Memory_reg_0_63_6_8      |    <0.001 |
|     Sample_Memory_reg_0_63_9_9      |    <0.001 |
|     Sample_Memory_reg_1024_1087_0_2 |    <0.001 |
|     Sample_Memory_reg_1024_1087_3_5 |    <0.001 |
|     Sample_Memory_reg_1024_1087_6_8 |    <0.001 |
|     Sample_Memory_reg_1024_1087_9_9 |    <0.001 |
|     Sample_Memory_reg_1088_1151_0_2 |    <0.001 |
|     Sample_Memory_reg_1088_1151_3_5 |    <0.001 |
|     Sample_Memory_reg_1088_1151_6_8 |    <0.001 |
|     Sample_Memory_reg_1088_1151_9_9 |    <0.001 |
|     Sample_Memory_reg_1152_1215_0_2 |    <0.001 |
|     Sample_Memory_reg_1152_1215_3_5 |    <0.001 |
|     Sample_Memory_reg_1152_1215_6_8 |    <0.001 |
|     Sample_Memory_reg_1152_1215_9_9 |    <0.001 |
|     Sample_Memory_reg_1216_1279_0_2 |    <0.001 |
|     Sample_Memory_reg_1216_1279_3_5 |    <0.001 |
|     Sample_Memory_reg_1216_1279_6_8 |    <0.001 |
|     Sample_Memory_reg_1216_1279_9_9 |    <0.001 |
|     Sample_Memory_reg_128_191_0_2   |    <0.001 |
|     Sample_Memory_reg_128_191_3_5   |    <0.001 |
|     Sample_Memory_reg_128_191_6_8   |    <0.001 |
|     Sample_Memory_reg_128_191_9_9   |    <0.001 |
|     Sample_Memory_reg_192_255_0_2   |    <0.001 |
|     Sample_Memory_reg_192_255_3_5   |    <0.001 |
|     Sample_Memory_reg_192_255_6_8   |    <0.001 |
|     Sample_Memory_reg_192_255_9_9   |    <0.001 |
|     Sample_Memory_reg_256_319_0_2   |    <0.001 |
|     Sample_Memory_reg_256_319_3_5   |    <0.001 |
|     Sample_Memory_reg_256_319_6_8   |    <0.001 |
|     Sample_Memory_reg_256_319_9_9   |    <0.001 |
|     Sample_Memory_reg_320_383_0_2   |    <0.001 |
|     Sample_Memory_reg_320_383_3_5   |    <0.001 |
|     Sample_Memory_reg_320_383_6_8   |    <0.001 |
|     Sample_Memory_reg_320_383_9_9   |    <0.001 |
|     Sample_Memory_reg_384_447_0_2   |    <0.001 |
|     Sample_Memory_reg_384_447_3_5   |    <0.001 |
|     Sample_Memory_reg_384_447_6_8   |    <0.001 |
|     Sample_Memory_reg_384_447_9_9   |    <0.001 |
|     Sample_Memory_reg_448_511_0_2   |    <0.001 |
|     Sample_Memory_reg_448_511_3_5   |    <0.001 |
|     Sample_Memory_reg_448_511_6_8   |    <0.001 |
|     Sample_Memory_reg_448_511_9_9   |    <0.001 |
|     Sample_Memory_reg_512_575_0_2   |    <0.001 |
|     Sample_Memory_reg_512_575_3_5   |    <0.001 |
|     Sample_Memory_reg_512_575_6_8   |    <0.001 |
|     Sample_Memory_reg_512_575_9_9   |    <0.001 |
|     Sample_Memory_reg_576_639_0_2   |    <0.001 |
|     Sample_Memory_reg_576_639_3_5   |    <0.001 |
|     Sample_Memory_reg_576_639_6_8   |    <0.001 |
|     Sample_Memory_reg_576_639_9_9   |    <0.001 |
|     Sample_Memory_reg_640_703_0_2   |    <0.001 |
|     Sample_Memory_reg_640_703_3_5   |    <0.001 |
|     Sample_Memory_reg_640_703_6_8   |    <0.001 |
|     Sample_Memory_reg_640_703_9_9   |    <0.001 |
|     Sample_Memory_reg_64_127_0_2    |    <0.001 |
|     Sample_Memory_reg_64_127_3_5    |    <0.001 |
|     Sample_Memory_reg_64_127_6_8    |    <0.001 |
|     Sample_Memory_reg_64_127_9_9    |    <0.001 |
|     Sample_Memory_reg_704_767_0_2   |    <0.001 |
|     Sample_Memory_reg_704_767_3_5   |    <0.001 |
|     Sample_Memory_reg_704_767_6_8   |    <0.001 |
|     Sample_Memory_reg_704_767_9_9   |    <0.001 |
|     Sample_Memory_reg_768_831_0_2   |    <0.001 |
|     Sample_Memory_reg_768_831_3_5   |    <0.001 |
|     Sample_Memory_reg_768_831_6_8   |    <0.001 |
|     Sample_Memory_reg_768_831_9_9   |    <0.001 |
|     Sample_Memory_reg_832_895_0_2   |    <0.001 |
|     Sample_Memory_reg_832_895_3_5   |    <0.001 |
|     Sample_Memory_reg_832_895_6_8   |    <0.001 |
|     Sample_Memory_reg_832_895_9_9   |    <0.001 |
|     Sample_Memory_reg_896_959_0_2   |    <0.001 |
|     Sample_Memory_reg_896_959_3_5   |    <0.001 |
|     Sample_Memory_reg_896_959_6_8   |    <0.001 |
|     Sample_Memory_reg_896_959_9_9   |    <0.001 |
|     Sample_Memory_reg_960_1023_0_2  |    <0.001 |
|     Sample_Memory_reg_960_1023_3_5  |    <0.001 |
|     Sample_Memory_reg_960_1023_6_8  |    <0.001 |
|     Sample_Memory_reg_960_1023_9_9  |    <0.001 |
|   d3                                |     0.127 |
|     VGA_CLK_108M                    |     0.124 |
|     VGA_CONTROL                     |     0.003 |
|   u1                                |    <0.001 |
|   vc1                               |    <0.001 |
+-------------------------------------+-----------+


