// Seed: 1116661538
module module_0 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2
    , id_13,
    input logic id_3,
    output supply0 id_4,
    output wire id_5,
    output tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri id_9,
    input wor id_10
    , id_14,
    input tri1 id_11
);
  assign id_8 = id_11;
  module_0(
      id_8, id_10, id_0, id_9
  );
  initial begin
    id_13 <= id_3;
  end
endmodule
