\doxysection{QUADSPI\+\_\+\+Type\+Def Struct Reference}
\label{struct_q_u_a_d_s_p_i___type_def}\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}


QUAD Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DLR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ABR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PSMKR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PSMAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PIR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ LPTR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
QUAD Serial Peripheral Interface. 

Definition at line \textbf{ 643} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!ABR@{ABR}}
\index{ABR@{ABR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{ABR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ABR}

QUADSPI Alternate Bytes register, Address offset\+: 0x1C 

Definition at line \textbf{ 652} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!AR@{AR}}
\index{AR@{AR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AR}

QUADSPI Address register, Address offset\+: 0x18 

Definition at line \textbf{ 651} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

QUADSPI Communication Configuration register, Address offset\+: 0x14 

Definition at line \textbf{ 650} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

QUADSPI Control register, Address offset\+: 0x00 

Definition at line \textbf{ 645} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_af6225cb8f4938f98204d11afaffd41c9}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{DCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DCR}

QUADSPI Device Configuration register, Address offset\+: 0x04 

Definition at line \textbf{ 646} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DLR@{DLR}}
\index{DLR@{DLR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{DLR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DLR}

QUADSPI Data Length register, Address offset\+: 0x10 

Definition at line \textbf{ 649} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

QUADSPI Data register, Address offset\+: 0x20 

Definition at line \textbf{ 653} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{FCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FCR}

QUADSPI Flag Clear register, Address offset\+: 0x0C 

Definition at line \textbf{ 648} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!LPTR@{LPTR}}
\index{LPTR@{LPTR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{LPTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t LPTR}

QUADSPI Low Power Timeout register, Address offset\+: 0x30 

Definition at line \textbf{ 657} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PIR@{PIR}}
\index{PIR@{PIR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{PIR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PIR}

QUADSPI Polling Interval register, Address offset\+: 0x2C 

Definition at line \textbf{ 656} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PSMAR@{PSMAR}}
\index{PSMAR@{PSMAR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{PSMAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PSMAR}

QUADSPI Polling Status Match register, Address offset\+: 0x28 

Definition at line \textbf{ 655} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!PSMKR@{PSMKR}}
\index{PSMKR@{PSMKR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{PSMKR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PSMKR}

QUADSPI Polling Status Mask register, Address offset\+: 0x24 

Definition at line \textbf{ 654} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_q_u_a_d_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{QUADSPI\_TypeDef@{QUADSPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!QUADSPI\_TypeDef@{QUADSPI\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

QUADSPI Status register, Address offset\+: 0x08 

Definition at line \textbf{ 647} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
