static void F_1 ( T_1 V_1 )\r\n{\r\nF_2 ( V_2 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic void F_4 ( T_1 V_1 )\r\n{\r\nF_2 ( V_3 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic void F_5 ( T_1 V_1 )\r\n{\r\nF_2 ( V_4 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic inline void F_6 ( int line , int V_1 )\r\n{\r\nif ( V_1 )\r\nV_5 |= ( 1 << line ) ;\r\nelse\r\nV_5 &= ~ ( 1 << line ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nint V_6 ;\r\nF_8 ( V_2 , V_7 ) ;\r\nF_8 ( V_3 , V_7 ) ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ ) {\r\nF_1 ( 0 ) ;\r\nF_4 ( V_5 & ( 0x80 >> V_6 ) ) ;\r\nF_1 ( 1 ) ;\r\n}\r\nF_5 ( 1 ) ;\r\nF_5 ( 0 ) ;\r\nF_1 ( 0 ) ;\r\nF_4 ( 1 ) ;\r\nF_1 ( 1 ) ;\r\n}\r\nstatic int F_9 ( int V_8 , unsigned int V_9 )\r\n{\r\nint V_10 = V_8 ? V_11 : V_12 ;\r\nswitch ( V_9 ) {\r\ncase V_13 :\r\ncase V_14 :\r\nF_6 ( V_10 , 0 ) ;\r\nF_7 () ;\r\nreturn V_14 ;\r\ncase V_15 :\r\nF_6 ( V_10 , 1 ) ;\r\nF_7 () ;\r\nreturn V_15 ;\r\ndefault:\r\nreturn - V_16 ;\r\n}\r\n}\r\nstatic T_2 F_10 ( int V_17 , void * V_18 )\r\n{\r\nint V_6 , V_8 = ( V_17 == F_11 ( V_19 ) ) ;\r\nF_12 ( V_8 ? V_19 : V_20 , & V_6 ) ;\r\nV_21 [ V_8 ] ( V_18 , ! V_6 ) ;\r\nreturn V_22 ;\r\n}\r\nstatic int F_13 ( int V_8 , void * V_18 ,\r\nvoid (* F_14)( void * V_18 , int V_23 ) )\r\n{\r\nint V_6 , V_17 ;\r\nif ( ! V_8 )\r\nV_17 = F_11 ( V_20 ) ;\r\nelse\r\nV_17 = F_11 ( V_19 ) ;\r\nF_12 ( V_8 ? V_19 : V_20 , & V_6 ) ;\r\nF_14 ( V_18 , ! V_6 ) ;\r\nV_21 [ ! ! V_8 ] = F_14 ;\r\nif ( ( V_6 = F_15 ( V_17 , F_10 , 0 , L_1 , V_18 ) ) != 0 ) {\r\nF_16 ( V_24 L_2 ,\r\nV_17 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nF_6 ( V_8 ? V_25 : V_26 , 0 ) ;\r\nF_7 () ;\r\nF_2 ( V_8 ? V_27 : V_28 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_17 ( int V_8 , void * V_18 )\r\n{\r\nF_18 ( V_8 ? F_11 ( V_19 ) :\r\nF_11 ( V_20 ) , V_18 ) ;\r\nV_21 [ ! ! V_8 ] = NULL ;\r\nF_6 ( V_8 ? V_25 : V_26 , 1 ) ;\r\nF_7 () ;\r\nF_2 ( V_8 ? V_27 : V_28 , 1 ) ;\r\n}\r\nstatic inline T_1 T_3 F_19 ( T_1 T_4 * V_29 , T_5 V_30 )\r\n{\r\n#ifdef F_20\r\nreturn F_21 ( V_29 + V_30 ) ;\r\n#else\r\nreturn F_21 ( V_29 + ( V_30 ^ 3 ) ) ;\r\n#endif\r\n}\r\nstatic inline T_6 T_3 F_22 ( T_1 T_4 * V_29 , T_5 V_30 )\r\n{\r\n#ifdef F_20\r\nreturn F_23 ( V_29 + V_30 ) ;\r\n#else\r\nreturn F_23 ( V_29 + ( V_30 ^ 2 ) ) ;\r\n#endif\r\n}\r\nstatic void T_3 F_24 ( void )\r\n{\r\nT_1 T_4 * V_29 ;\r\nint V_6 , V_31 = 1 ;\r\nF_25 () ;\r\nif ( ( V_29 = F_26 ( V_32 , 0x80 ) ) == NULL )\r\nF_16 ( V_24 L_3\r\nL_4 ) ;\r\nelse {\r\nV_33 = F_27 ( V_29 + V_34 ) ;\r\nV_35 = F_27 ( V_29 + V_36 ) ;\r\nfor ( V_6 = 0 ; V_6 < V_37 ; V_6 ++ ) {\r\nV_38 [ 0 ] . V_39 [ V_6 ] =\r\nF_19 ( V_29 , V_40 + V_6 ) ;\r\nV_38 [ 1 ] . V_39 [ V_6 ] =\r\nF_19 ( V_29 , V_41 + V_6 ) ;\r\n}\r\nF_28 ( V_42 , V_29 ) ;\r\nV_43 = F_22 ( V_29 , V_44 ) ;\r\nV_43 <<= 16 ;\r\nV_43 |= F_22 ( V_29 , V_44 + 2 ) ;\r\nV_45 = F_22 ( V_29 , V_44 + 4 ) ;\r\nV_45 <<= 16 ;\r\nV_45 |= F_22 ( V_29 , V_44 + 6 ) ;\r\nF_28 ( V_46 , V_29 ) ;\r\nF_29 ( V_29 ) ;\r\n}\r\nswitch ( V_35 & ( V_47 | V_48 ) ) {\r\ncase V_47 :\r\nmemset ( & V_49 [ 1 ] , 0 , sizeof( V_49 [ 1 ] ) ) ;\r\nV_50 . V_51 = 1 ;\r\nbreak;\r\ncase V_48 :\r\nV_50 . V_52 . V_53 = & V_49 [ 1 ] ;\r\nV_50 . V_54 = & V_55 [ 1 ] ;\r\nV_50 . V_51 = 1 ;\r\nbreak;\r\n}\r\nif ( V_35 & ( V_47 | V_48 ) )\r\nV_56 [ V_31 ++ ] = & V_50 ;\r\nif ( V_35 & V_57 )\r\nV_56 [ V_31 ++ ] = & V_58 [ 0 ] ;\r\nif ( V_35 & V_59 )\r\nV_56 [ V_31 ++ ] = & V_58 [ 1 ] ;\r\nif ( V_35 & V_60 )\r\nV_56 [ V_31 ++ ] = & V_61 [ 0 ] ;\r\nif ( V_35 & V_62 )\r\nV_56 [ V_31 ++ ] = & V_61 [ 1 ] ;\r\nif ( V_35 & V_63 )\r\nV_56 [ V_31 ++ ] = & V_64 ;\r\nF_8 ( V_2 , V_7 ) ;\r\nF_8 ( V_3 , V_7 ) ;\r\nF_8 ( V_4 , V_7 ) ;\r\nF_8 ( V_28 , V_7 ) ;\r\nF_8 ( V_27 , V_7 ) ;\r\nF_8 ( V_20 , V_65 ) ;\r\nF_8 ( V_19 , V_65 ) ;\r\nF_30 ( F_11 ( V_20 ) , V_66 ) ;\r\nF_30 ( F_11 ( V_19 ) , V_66 ) ;\r\nF_6 ( V_26 , 1 ) ;\r\nF_6 ( V_25 , 1 ) ;\r\nF_6 ( V_67 , 1 ) ;\r\nF_6 ( V_68 , 1 ) ;\r\nF_7 () ;\r\nF_31 ( 1 ) ;\r\nV_69 . V_70 = F_32 ( 0 ) ;\r\nV_69 . V_71 = F_32 ( 0 ) + V_72 - 1 ;\r\nF_33 ( V_56 , V_31 ) ;\r\n}\r\nstatic void T_3 F_34 ( void )\r\n{\r\nF_30 ( F_11 ( V_73 ) , V_74 ) ;\r\nF_30 ( F_11 ( V_75 ) , V_74 ) ;\r\nF_30 ( F_11 ( V_76 ) , V_74 ) ;\r\nF_30 ( F_11 ( V_77 ) , V_74 ) ;\r\nF_35 () ;\r\n}\r\nstatic void T_3 F_36 ( void )\r\n{\r\nif ( ( V_35 & V_78 ) >= 2 &&\r\n( V_35 & V_78 ) < 5 ) {\r\nT_5 V_1 , V_30 = F_37 ( 32 - V_79 ) | 0xE0 ;\r\nif ( ! F_38 ( V_30 , V_80 , & V_1 ) ) {\r\nV_1 &= ~ 7 ;\r\nV_1 |= ( V_35 & V_78 ) ;\r\nF_39 ( V_30 , V_81 , V_1 ) ;\r\n}\r\n}\r\n}\r\nstatic int T_3 F_40 ( const struct V_82 * V_52 , T_1 V_83 , T_1 V_84 )\r\n{\r\nswitch( V_83 ) {\r\ncase V_85 : return F_11 ( V_73 ) ;\r\ncase V_86 : return F_11 ( V_75 ) ;\r\ncase V_79 : return F_11 ( V_76 ) ;\r\ndefault: return F_11 ( V_77 ) ;\r\n}\r\n}\r\nstatic int T_3 F_41 ( void )\r\n{\r\nif ( F_42 () &&\r\n( V_35 & ( V_78 | V_87 ) ) )\r\nF_43 ( & V_88 ) ;\r\nreturn 0 ;\r\n}
