INFO: [VRFC 10-163] Analyzing VHDL file "D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'padded_image_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'padded_image'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_convolve.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_convolve'
