// Seed: 354475612
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd44
) (
    _id_1
);
  input wire _id_1;
  logic [7:0][1 'd0] id_2;
  always #1 begin : LABEL_0
    $unsigned(38);
    ;
    id_2 <= id_2;
  end
  always id_2 <= id_1;
  wire [1 : id_1] id_3, id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd76
) (
    input  uwire _id_0,
    output wand  id_1
);
  bit [id_0 : 1 'b0] id_3;
  module_0 modCall_1 ();
  always id_3 = 1;
  wire id_4;
  ;
endmodule
