
STM32F407G-DISC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087d0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008958  08008958  00018958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008974  08008974  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008974  08008974  00018974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800897c  0800897c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800897c  0800897c  0001897c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008980  08008980  00018980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000810  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008a0  200008a0  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a6fd  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ba5  00000000  00000000  0003a7bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001128  00000000  00000000  0003e368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fb8  00000000  00000000  0003f490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c63  00000000  00000000  00040448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001775d  00000000  00000000  000640ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb69e  00000000  00000000  0007b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00146ea6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048b0  00000000  00000000  00146efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008940 	.word	0x08008940

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08008940 	.word	0x08008940

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <getAutomaticSelfCalibrationEnable>:
 *      Author: hunte
 */

#include "SCD41.h"

HAL_StatusTypeDef getAutomaticSelfCalibrationEnable(I2C_HandleTypeDef *hi2cX, uint8_t* enabled) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af02      	add	r7, sp, #8
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;

	// Place getAutomaticSelfCalibrationEnable command in buffer
	uint8_t buffer[3];
	buffer[2] = 0x00;
 80004ca:	2300      	movs	r3, #0
 80004cc:	73bb      	strb	r3, [r7, #14]
	buffer[1] = 0x23;
 80004ce:	2323      	movs	r3, #35	; 0x23
 80004d0:	737b      	strb	r3, [r7, #13]
	buffer[0] = 0x13;
 80004d2:	2313      	movs	r3, #19
 80004d4:	733b      	strb	r3, [r7, #12]

	ret = HAL_I2C_Master_Transmit(hi2cX, (SCD4X_I2C_ADDRESS<<1), buffer, sizeof(buffer), 1);
 80004d6:	f107 020c 	add.w	r2, r7, #12
 80004da:	2301      	movs	r3, #1
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	2303      	movs	r3, #3
 80004e0:	21c4      	movs	r1, #196	; 0xc4
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f002 fe54 	bl	8003190 <HAL_I2C_Master_Transmit>
 80004e8:	4603      	mov	r3, r0
 80004ea:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 80004ec:	7bfb      	ldrb	r3, [r7, #15]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <getAutomaticSelfCalibrationEnable+0x36>
		return ret;
 80004f2:	7bfb      	ldrb	r3, [r7, #15]
 80004f4:	e013      	b.n	800051e <getAutomaticSelfCalibrationEnable+0x5e>
	}
	ret = HAL_I2C_Master_Receive(hi2cX, (SCD4X_I2C_ADDRESS<<1) | (0x01), buffer, sizeof(buffer), 1);
 80004f6:	f107 020c 	add.w	r2, r7, #12
 80004fa:	2301      	movs	r3, #1
 80004fc:	9300      	str	r3, [sp, #0]
 80004fe:	2303      	movs	r3, #3
 8000500:	21c5      	movs	r1, #197	; 0xc5
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f002 ff42 	bl	800338c <HAL_I2C_Master_Receive>
 8000508:	4603      	mov	r3, r0
 800050a:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 800050c:	7bfb      	ldrb	r3, [r7, #15]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <getAutomaticSelfCalibrationEnable+0x56>
		return ret;
 8000512:	7bfb      	ldrb	r3, [r7, #15]
 8000514:	e003      	b.n	800051e <getAutomaticSelfCalibrationEnable+0x5e>
	}

	enabled = &buffer[0];
 8000516:	f107 030c 	add.w	r3, r7, #12
 800051a:	603b      	str	r3, [r7, #0]
	return HAL_OK;
 800051c:	2300      	movs	r3, #0
}
 800051e:	4618      	mov	r0, r3
 8000520:	3710      	adds	r7, #16
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f000 fc03 	bl	8000d38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f821 	bl	8000578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 f91d 	bl	8000774 <MX_GPIO_Init>
  MX_I2C1_Init();
 800053a:	f000 f887 	bl	800064c <MX_I2C1_Init>
  MX_I2S3_Init();
 800053e:	f000 f8b3 	bl	80006a8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000542:	f000 f8e1 	bl	8000708 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000546:	f007 fde9 	bl	800811c <MX_USB_HOST_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800054a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800054e:	4808      	ldr	r0, [pc, #32]	; (8000570 <main+0x48>)
 8000550:	f000 ff4f 	bl	80013f2 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8000554:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000558:	f000 fc60 	bl	8000e1c <HAL_Delay>

	HAL_StatusTypeDef ret;
	uint8_t* enabled;
	ret = getAutomaticSelfCalibrationEnable(&hi2c1, enabled);
 800055c:	6879      	ldr	r1, [r7, #4]
 800055e:	4805      	ldr	r0, [pc, #20]	; (8000574 <main+0x4c>)
 8000560:	f7ff ffae 	bl	80004c0 <getAutomaticSelfCalibrationEnable>
 8000564:	4603      	mov	r3, r0
 8000566:	70fb      	strb	r3, [r7, #3]

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000568:	f007 fdfe 	bl	8008168 <MX_USB_HOST_Process>
  {
 800056c:	e7ed      	b.n	800054a <main+0x22>
 800056e:	bf00      	nop
 8000570:	40020c00 	.word	0x40020c00
 8000574:	200000bc 	.word	0x200000bc

08000578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b094      	sub	sp, #80	; 0x50
 800057c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057e:	f107 0320 	add.w	r3, r7, #32
 8000582:	2230      	movs	r2, #48	; 0x30
 8000584:	2100      	movs	r1, #0
 8000586:	4618      	mov	r0, r3
 8000588:	f008 f90a 	bl	80087a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800058c:	f107 030c 	add.w	r3, r7, #12
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800059c:	2300      	movs	r3, #0
 800059e:	60bb      	str	r3, [r7, #8]
 80005a0:	4b28      	ldr	r3, [pc, #160]	; (8000644 <SystemClock_Config+0xcc>)
 80005a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a4:	4a27      	ldr	r2, [pc, #156]	; (8000644 <SystemClock_Config+0xcc>)
 80005a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005aa:	6413      	str	r3, [r2, #64]	; 0x40
 80005ac:	4b25      	ldr	r3, [pc, #148]	; (8000644 <SystemClock_Config+0xcc>)
 80005ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b8:	2300      	movs	r3, #0
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	4b22      	ldr	r3, [pc, #136]	; (8000648 <SystemClock_Config+0xd0>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a21      	ldr	r2, [pc, #132]	; (8000648 <SystemClock_Config+0xd0>)
 80005c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005c6:	6013      	str	r3, [r2, #0]
 80005c8:	4b1f      	ldr	r3, [pc, #124]	; (8000648 <SystemClock_Config+0xd0>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d4:	2301      	movs	r3, #1
 80005d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005de:	2302      	movs	r3, #2
 80005e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005e8:	2308      	movs	r3, #8
 80005ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005f6:	2307      	movs	r3, #7
 80005f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fa:	f107 0320 	add.w	r3, r7, #32
 80005fe:	4618      	mov	r0, r3
 8000600:	f004 f8b8 	bl	8004774 <HAL_RCC_OscConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800060a:	f000 f9b1 	bl	8000970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060e:	230f      	movs	r3, #15
 8000610:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000612:	2302      	movs	r3, #2
 8000614:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800061a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800061e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000624:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	2105      	movs	r1, #5
 800062c:	4618      	mov	r0, r3
 800062e:	f004 fb19 	bl	8004c64 <HAL_RCC_ClockConfig>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000638:	f000 f99a 	bl	8000970 <Error_Handler>
  }
}
 800063c:	bf00      	nop
 800063e:	3750      	adds	r7, #80	; 0x50
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40023800 	.word	0x40023800
 8000648:	40007000 	.word	0x40007000

0800064c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000650:	4b12      	ldr	r3, [pc, #72]	; (800069c <MX_I2C1_Init+0x50>)
 8000652:	4a13      	ldr	r2, [pc, #76]	; (80006a0 <MX_I2C1_Init+0x54>)
 8000654:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000656:	4b11      	ldr	r3, [pc, #68]	; (800069c <MX_I2C1_Init+0x50>)
 8000658:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <MX_I2C1_Init+0x58>)
 800065a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800065c:	4b0f      	ldr	r3, [pc, #60]	; (800069c <MX_I2C1_Init+0x50>)
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <MX_I2C1_Init+0x50>)
 8000664:	2200      	movs	r2, #0
 8000666:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000668:	4b0c      	ldr	r3, [pc, #48]	; (800069c <MX_I2C1_Init+0x50>)
 800066a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800066e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000670:	4b0a      	ldr	r3, [pc, #40]	; (800069c <MX_I2C1_Init+0x50>)
 8000672:	2200      	movs	r2, #0
 8000674:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <MX_I2C1_Init+0x50>)
 8000678:	2200      	movs	r2, #0
 800067a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800067c:	4b07      	ldr	r3, [pc, #28]	; (800069c <MX_I2C1_Init+0x50>)
 800067e:	2200      	movs	r2, #0
 8000680:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <MX_I2C1_Init+0x50>)
 8000684:	2200      	movs	r2, #0
 8000686:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000688:	4804      	ldr	r0, [pc, #16]	; (800069c <MX_I2C1_Init+0x50>)
 800068a:	f002 fc3d 	bl	8002f08 <HAL_I2C_Init>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000694:	f000 f96c 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200000bc 	.word	0x200000bc
 80006a0:	40005400 	.word	0x40005400
 80006a4:	000186a0 	.word	0x000186a0

080006a8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006ac:	4b13      	ldr	r3, [pc, #76]	; (80006fc <MX_I2S3_Init+0x54>)
 80006ae:	4a14      	ldr	r2, [pc, #80]	; (8000700 <MX_I2S3_Init+0x58>)
 80006b0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006b2:	4b12      	ldr	r3, [pc, #72]	; (80006fc <MX_I2S3_Init+0x54>)
 80006b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006b8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <MX_I2S3_Init+0x54>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006c0:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <MX_I2S3_Init+0x54>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006c6:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <MX_I2S3_Init+0x54>)
 80006c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006cc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <MX_I2S3_Init+0x54>)
 80006d0:	4a0c      	ldr	r2, [pc, #48]	; (8000704 <MX_I2S3_Init+0x5c>)
 80006d2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <MX_I2S3_Init+0x54>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006da:	4b08      	ldr	r3, [pc, #32]	; (80006fc <MX_I2S3_Init+0x54>)
 80006dc:	2200      	movs	r2, #0
 80006de:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <MX_I2S3_Init+0x54>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006e6:	4805      	ldr	r0, [pc, #20]	; (80006fc <MX_I2S3_Init+0x54>)
 80006e8:	f003 fba4 	bl	8003e34 <HAL_I2S_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006f2:	f000 f93d 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000168 	.word	0x20000168
 8000700:	40003c00 	.word	0x40003c00
 8000704:	00017700 	.word	0x00017700

08000708 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800070c:	4b17      	ldr	r3, [pc, #92]	; (800076c <MX_SPI1_Init+0x64>)
 800070e:	4a18      	ldr	r2, [pc, #96]	; (8000770 <MX_SPI1_Init+0x68>)
 8000710:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000712:	4b16      	ldr	r3, [pc, #88]	; (800076c <MX_SPI1_Init+0x64>)
 8000714:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000718:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <MX_SPI1_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <MX_SPI1_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_SPI1_Init+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800072c:	4b0f      	ldr	r3, [pc, #60]	; (800076c <MX_SPI1_Init+0x64>)
 800072e:	2200      	movs	r2, #0
 8000730:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_SPI1_Init+0x64>)
 8000734:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000738:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <MX_SPI1_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000740:	4b0a      	ldr	r3, [pc, #40]	; (800076c <MX_SPI1_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_SPI1_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800074c:	4b07      	ldr	r3, [pc, #28]	; (800076c <MX_SPI1_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_SPI1_Init+0x64>)
 8000754:	220a      	movs	r2, #10
 8000756:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000758:	4804      	ldr	r0, [pc, #16]	; (800076c <MX_SPI1_Init+0x64>)
 800075a:	f004 fdab 	bl	80052b4 <HAL_SPI_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000764:	f000 f904 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000110 	.word	0x20000110
 8000770:	40013000 	.word	0x40013000

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08c      	sub	sp, #48	; 0x30
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	61bb      	str	r3, [r7, #24]
 800078e:	4b72      	ldr	r3, [pc, #456]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a71      	ldr	r2, [pc, #452]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000794:	f043 0310 	orr.w	r3, r3, #16
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b6f      	ldr	r3, [pc, #444]	; (8000958 <MX_GPIO_Init+0x1e4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0310 	and.w	r3, r3, #16
 80007a2:	61bb      	str	r3, [r7, #24]
 80007a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	617b      	str	r3, [r7, #20]
 80007aa:	4b6b      	ldr	r3, [pc, #428]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a6a      	ldr	r2, [pc, #424]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007b0:	f043 0304 	orr.w	r3, r3, #4
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b68      	ldr	r3, [pc, #416]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	617b      	str	r3, [r7, #20]
 80007c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	613b      	str	r3, [r7, #16]
 80007c6:	4b64      	ldr	r3, [pc, #400]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a63      	ldr	r2, [pc, #396]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b61      	ldr	r3, [pc, #388]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	4b5d      	ldr	r3, [pc, #372]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a5c      	ldr	r2, [pc, #368]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b5a      	ldr	r3, [pc, #360]	; (8000958 <MX_GPIO_Init+0x1e4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	4b56      	ldr	r3, [pc, #344]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a55      	ldr	r2, [pc, #340]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000804:	f043 0302 	orr.w	r3, r3, #2
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b53      	ldr	r3, [pc, #332]	; (8000958 <MX_GPIO_Init+0x1e4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	4b4f      	ldr	r3, [pc, #316]	; (8000958 <MX_GPIO_Init+0x1e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a4e      	ldr	r2, [pc, #312]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000820:	f043 0308 	orr.w	r3, r3, #8
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b4c      	ldr	r3, [pc, #304]	; (8000958 <MX_GPIO_Init+0x1e4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0308 	and.w	r3, r3, #8
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2108      	movs	r1, #8
 8000836:	4849      	ldr	r0, [pc, #292]	; (800095c <MX_GPIO_Init+0x1e8>)
 8000838:	f000 fdc2 	bl	80013c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2101      	movs	r1, #1
 8000840:	4847      	ldr	r0, [pc, #284]	; (8000960 <MX_GPIO_Init+0x1ec>)
 8000842:	f000 fdbd 	bl	80013c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000846:	2200      	movs	r2, #0
 8000848:	f24f 0110 	movw	r1, #61456	; 0xf010
 800084c:	4845      	ldr	r0, [pc, #276]	; (8000964 <MX_GPIO_Init+0x1f0>)
 800084e:	f000 fdb7 	bl	80013c0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000852:	2308      	movs	r3, #8
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	483c      	ldr	r0, [pc, #240]	; (800095c <MX_GPIO_Init+0x1e8>)
 800086a:	f000 fc0d 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800086e:	2301      	movs	r3, #1
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	4836      	ldr	r0, [pc, #216]	; (8000960 <MX_GPIO_Init+0x1ec>)
 8000886:	f000 fbff 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800088a:	2308      	movs	r3, #8
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088e:	2302      	movs	r3, #2
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	2300      	movs	r3, #0
 8000898:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800089a:	2305      	movs	r3, #5
 800089c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	482e      	ldr	r0, [pc, #184]	; (8000960 <MX_GPIO_Init+0x1ec>)
 80008a6:	f000 fbef 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008aa:	2301      	movs	r3, #1
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008ae:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	482a      	ldr	r0, [pc, #168]	; (8000968 <MX_GPIO_Init+0x1f4>)
 80008c0:	f000 fbe2 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008c4:	2304      	movs	r3, #4
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	4619      	mov	r1, r3
 80008d6:	4825      	ldr	r0, [pc, #148]	; (800096c <MX_GPIO_Init+0x1f8>)
 80008d8:	f000 fbd6 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ee:	2305      	movs	r3, #5
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	481c      	ldr	r0, [pc, #112]	; (800096c <MX_GPIO_Init+0x1f8>)
 80008fa:	f000 fbc5 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008fe:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000902:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	4813      	ldr	r0, [pc, #76]	; (8000964 <MX_GPIO_Init+0x1f0>)
 8000918:	f000 fbb6 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800091c:	2320      	movs	r3, #32
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000920:	2300      	movs	r3, #0
 8000922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4619      	mov	r1, r3
 800092e:	480d      	ldr	r0, [pc, #52]	; (8000964 <MX_GPIO_Init+0x1f0>)
 8000930:	f000 fbaa 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000934:	2302      	movs	r3, #2
 8000936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000938:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800093c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4804      	ldr	r0, [pc, #16]	; (800095c <MX_GPIO_Init+0x1e8>)
 800094a:	f000 fb9d 	bl	8001088 <HAL_GPIO_Init>

}
 800094e:	bf00      	nop
 8000950:	3730      	adds	r7, #48	; 0x30
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800
 800095c:	40021000 	.word	0x40021000
 8000960:	40020800 	.word	0x40020800
 8000964:	40020c00 	.word	0x40020c00
 8000968:	40020000 	.word	0x40020000
 800096c:	40020400 	.word	0x40020400

08000970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000978:	e7fe      	b.n	8000978 <Error_Handler+0x8>
	...

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b10      	ldr	r3, [pc, #64]	; (80009c8 <HAL_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	4a0f      	ldr	r2, [pc, #60]	; (80009c8 <HAL_MspInit+0x4c>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	4a08      	ldr	r2, [pc, #32]	; (80009c8 <HAL_MspInit+0x4c>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009ba:	2007      	movs	r0, #7
 80009bc:	f000 fb22 	bl	8001004 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c0:	bf00      	nop
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40023800 	.word	0x40023800

080009cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a19      	ldr	r2, [pc, #100]	; (8000a50 <HAL_I2C_MspInit+0x84>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d12b      	bne.n	8000a46 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a17      	ldr	r2, [pc, #92]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a0a:	23c0      	movs	r3, #192	; 0xc0
 8000a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a0e:	2312      	movs	r3, #18
 8000a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a16:	2303      	movs	r3, #3
 8000a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	4619      	mov	r1, r3
 8000a24:	480c      	ldr	r0, [pc, #48]	; (8000a58 <HAL_I2C_MspInit+0x8c>)
 8000a26:	f000 fb2f 	bl	8001088 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a32:	4a08      	ldr	r2, [pc, #32]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 8000a34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a38:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3a:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <HAL_I2C_MspInit+0x88>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a46:	bf00      	nop
 8000a48:	3728      	adds	r7, #40	; 0x28
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40005400 	.word	0x40005400
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40020400 	.word	0x40020400

08000a5c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08e      	sub	sp, #56	; 0x38
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a31      	ldr	r2, [pc, #196]	; (8000b4c <HAL_I2S_MspInit+0xf0>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d15a      	bne.n	8000b42 <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a90:	23c0      	movs	r3, #192	; 0xc0
 8000a92:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a94:	2302      	movs	r3, #2
 8000a96:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f004 fac9 	bl	8005034 <HAL_RCCEx_PeriphCLKConfig>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000aa8:	f7ff ff62 	bl	8000970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000aac:	2300      	movs	r3, #0
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	4b27      	ldr	r3, [pc, #156]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	4a26      	ldr	r2, [pc, #152]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000ab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aba:	6413      	str	r3, [r2, #64]	; 0x40
 8000abc:	4b24      	ldr	r3, [pc, #144]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	4b20      	ldr	r3, [pc, #128]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad0:	4a1f      	ldr	r2, [pc, #124]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aec:	4a18      	ldr	r2, [pc, #96]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000aee:	f043 0304 	orr.w	r3, r3, #4
 8000af2:	6313      	str	r3, [r2, #48]	; 0x30
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_I2S_MspInit+0xf4>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b00:	2310      	movs	r3, #16
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b10:	2306      	movs	r3, #6
 8000b12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480e      	ldr	r0, [pc, #56]	; (8000b54 <HAL_I2S_MspInit+0xf8>)
 8000b1c:	f000 fab4 	bl	8001088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b20:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b26:	2302      	movs	r3, #2
 8000b28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b32:	2306      	movs	r3, #6
 8000b34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4806      	ldr	r0, [pc, #24]	; (8000b58 <HAL_I2S_MspInit+0xfc>)
 8000b3e:	f000 faa3 	bl	8001088 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b42:	bf00      	nop
 8000b44:	3738      	adds	r7, #56	; 0x38
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40003c00 	.word	0x40003c00
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40020800 	.word	0x40020800

08000b5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <HAL_SPI_MspInit+0x84>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d12b      	bne.n	8000bd6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b7e:	2300      	movs	r3, #0
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b86:	4a17      	ldr	r2, [pc, #92]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a10      	ldr	r2, [pc, #64]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_SPI_MspInit+0x88>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bb6:	23e0      	movs	r3, #224	; 0xe0
 8000bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bc6:	2305      	movs	r3, #5
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	; (8000be8 <HAL_SPI_MspInit+0x8c>)
 8000bd2:	f000 fa59 	bl	8001088 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000bd6:	bf00      	nop
 8000bd8:	3728      	adds	r7, #40	; 0x28
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40013000 	.word	0x40013000
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020000 	.word	0x40020000

08000bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <MemManage_Handler+0x4>

08000bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <BusFault_Handler+0x4>

08000c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <UsageFault_Handler+0x4>

08000c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c38:	f000 f8d0 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c44:	4802      	ldr	r0, [pc, #8]	; (8000c50 <OTG_FS_IRQHandler+0x10>)
 8000c46:	f000 fe59 	bl	80018fc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	2000058c 	.word	0x2000058c

08000c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c5c:	4a14      	ldr	r2, [pc, #80]	; (8000cb0 <_sbrk+0x5c>)
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <_sbrk+0x60>)
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c68:	4b13      	ldr	r3, [pc, #76]	; (8000cb8 <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d102      	bne.n	8000c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c70:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <_sbrk+0x64>)
 8000c72:	4a12      	ldr	r2, [pc, #72]	; (8000cbc <_sbrk+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d207      	bcs.n	8000c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c84:	f007 fd52 	bl	800872c <__errno>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c92:	e009      	b.n	8000ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9a:	4b07      	ldr	r3, [pc, #28]	; (8000cb8 <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4a05      	ldr	r2, [pc, #20]	; (8000cb8 <_sbrk+0x64>)
 8000ca4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3718      	adds	r7, #24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20020000 	.word	0x20020000
 8000cb4:	00000400 	.word	0x00000400
 8000cb8:	200000ac 	.word	0x200000ac
 8000cbc:	200008a0 	.word	0x200008a0

08000cc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <SystemInit+0x20>)
 8000cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cca:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <SystemInit+0x20>)
 8000ccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ce8:	480d      	ldr	r0, [pc, #52]	; (8000d20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cea:	490e      	ldr	r1, [pc, #56]	; (8000d24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cec:	4a0e      	ldr	r2, [pc, #56]	; (8000d28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf0:	e002      	b.n	8000cf8 <LoopCopyDataInit>

08000cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cf6:	3304      	adds	r3, #4

08000cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cfc:	d3f9      	bcc.n	8000cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cfe:	4a0b      	ldr	r2, [pc, #44]	; (8000d2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d00:	4c0b      	ldr	r4, [pc, #44]	; (8000d30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d04:	e001      	b.n	8000d0a <LoopFillZerobss>

08000d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d08:	3204      	adds	r2, #4

08000d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d0c:	d3fb      	bcc.n	8000d06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d0e:	f7ff ffd7 	bl	8000cc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d12:	f007 fd11 	bl	8008738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d16:	f7ff fc07 	bl	8000528 <main>
  bx  lr    
 8000d1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d24:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000d28:	08008984 	.word	0x08008984
  ldr r2, =_sbss
 8000d2c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000d30:	200008a0 	.word	0x200008a0

08000d34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d34:	e7fe      	b.n	8000d34 <ADC_IRQHandler>
	...

08000d38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <HAL_Init+0x40>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a0d      	ldr	r2, [pc, #52]	; (8000d78 <HAL_Init+0x40>)
 8000d42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d48:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <HAL_Init+0x40>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <HAL_Init+0x40>)
 8000d4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_Init+0x40>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a07      	ldr	r2, [pc, #28]	; (8000d78 <HAL_Init+0x40>)
 8000d5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d60:	2003      	movs	r0, #3
 8000d62:	f000 f94f 	bl	8001004 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d66:	2000      	movs	r0, #0
 8000d68:	f000 f808 	bl	8000d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6c:	f7ff fe06 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40023c00 	.word	0x40023c00

08000d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_InitTick+0x54>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_InitTick+0x58>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 f967 	bl	800106e <HAL_SYSTICK_Config>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e00e      	b.n	8000dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d80a      	bhi.n	8000dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 f92f 	bl	800101a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4a06      	ldr	r2, [pc, #24]	; (8000dd8 <HAL_InitTick+0x5c>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e000      	b.n	8000dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000004 	.word	0x20000004

08000ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <HAL_IncTick+0x20>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <HAL_IncTick+0x24>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <HAL_IncTick+0x24>)
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000008 	.word	0x20000008
 8000e00:	200001b0 	.word	0x200001b0

08000e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return uwTick;
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <HAL_GetTick+0x14>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	200001b0 	.word	0x200001b0

08000e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e24:	f7ff ffee 	bl	8000e04 <HAL_GetTick>
 8000e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e34:	d005      	beq.n	8000e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HAL_Delay+0x44>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4413      	add	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e42:	bf00      	nop
 8000e44:	f7ff ffde 	bl	8000e04 <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d8f7      	bhi.n	8000e44 <HAL_Delay+0x28>
  {
  }
}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000008 	.word	0x20000008

08000e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e80:	4013      	ands	r3, r2
 8000e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	db0b      	blt.n	8000ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	f003 021f 	and.w	r2, r3, #31
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <__NVIC_EnableIRQ+0x38>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	2001      	movs	r0, #1
 8000eea:	fa00 f202 	lsl.w	r2, r0, r2
 8000eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e100 	.word	0xe000e100

08000f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db0a      	blt.n	8000f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	490c      	ldr	r1, [pc, #48]	; (8000f50 <__NVIC_SetPriority+0x4c>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f2c:	e00a      	b.n	8000f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <__NVIC_SetPriority+0x50>)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	3b04      	subs	r3, #4
 8000f3c:	0112      	lsls	r2, r2, #4
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	440b      	add	r3, r1
 8000f42:	761a      	strb	r2, [r3, #24]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f1c3 0307 	rsb	r3, r3, #7
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	bf28      	it	cs
 8000f76:	2304      	movcs	r3, #4
 8000f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2b06      	cmp	r3, #6
 8000f80:	d902      	bls.n	8000f88 <NVIC_EncodePriority+0x30>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3b03      	subs	r3, #3
 8000f86:	e000      	b.n	8000f8a <NVIC_EncodePriority+0x32>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	43d9      	mvns	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd0:	d301      	bcc.n	8000fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00f      	b.n	8000ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <SysTick_Config+0x40>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fde:	210f      	movs	r1, #15
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f7ff ff8e 	bl	8000f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <SysTick_Config+0x40>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <SysTick_Config+0x40>)
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	e000e010 	.word	0xe000e010

08001004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff29 	bl	8000e64 <__NVIC_SetPriorityGrouping>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800101a:	b580      	push	{r7, lr}
 800101c:	b086      	sub	sp, #24
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
 8001026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800102c:	f7ff ff3e 	bl	8000eac <__NVIC_GetPriorityGrouping>
 8001030:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6978      	ldr	r0, [r7, #20]
 8001038:	f7ff ff8e 	bl	8000f58 <NVIC_EncodePriority>
 800103c:	4602      	mov	r2, r0
 800103e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff5d 	bl	8000f04 <__NVIC_SetPriority>
}
 800104a:	bf00      	nop
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800105c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff31 	bl	8000ec8 <__NVIC_EnableIRQ>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffa2 	bl	8000fc0 <SysTick_Config>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	; 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	e16b      	b.n	800137c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	429a      	cmp	r2, r3
 80010be:	f040 815a 	bne.w	8001376 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 0303 	and.w	r3, r3, #3
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d005      	beq.n	80010da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d130      	bne.n	800113c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	68da      	ldr	r2, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001110:	2201      	movs	r2, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	f003 0201 	and.w	r2, r3, #1
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	2b03      	cmp	r3, #3
 8001146:	d017      	beq.n	8001178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d123      	bne.n	80011cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	08da      	lsrs	r2, r3, #3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3208      	adds	r2, #8
 800118c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	220f      	movs	r2, #15
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	08da      	lsrs	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	69b9      	ldr	r1, [r7, #24]
 80011c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	2203      	movs	r2, #3
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 0203 	and.w	r2, r3, #3
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80b4 	beq.w	8001376 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b60      	ldr	r3, [pc, #384]	; (8001394 <HAL_GPIO_Init+0x30c>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	4a5f      	ldr	r2, [pc, #380]	; (8001394 <HAL_GPIO_Init+0x30c>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121c:	6453      	str	r3, [r2, #68]	; 0x44
 800121e:	4b5d      	ldr	r3, [pc, #372]	; (8001394 <HAL_GPIO_Init+0x30c>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800122a:	4a5b      	ldr	r2, [pc, #364]	; (8001398 <HAL_GPIO_Init+0x310>)
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	220f      	movs	r2, #15
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a52      	ldr	r2, [pc, #328]	; (800139c <HAL_GPIO_Init+0x314>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d02b      	beq.n	80012ae <HAL_GPIO_Init+0x226>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a51      	ldr	r2, [pc, #324]	; (80013a0 <HAL_GPIO_Init+0x318>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d025      	beq.n	80012aa <HAL_GPIO_Init+0x222>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a50      	ldr	r2, [pc, #320]	; (80013a4 <HAL_GPIO_Init+0x31c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d01f      	beq.n	80012a6 <HAL_GPIO_Init+0x21e>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a4f      	ldr	r2, [pc, #316]	; (80013a8 <HAL_GPIO_Init+0x320>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d019      	beq.n	80012a2 <HAL_GPIO_Init+0x21a>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a4e      	ldr	r2, [pc, #312]	; (80013ac <HAL_GPIO_Init+0x324>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d013      	beq.n	800129e <HAL_GPIO_Init+0x216>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a4d      	ldr	r2, [pc, #308]	; (80013b0 <HAL_GPIO_Init+0x328>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d00d      	beq.n	800129a <HAL_GPIO_Init+0x212>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a4c      	ldr	r2, [pc, #304]	; (80013b4 <HAL_GPIO_Init+0x32c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d007      	beq.n	8001296 <HAL_GPIO_Init+0x20e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a4b      	ldr	r2, [pc, #300]	; (80013b8 <HAL_GPIO_Init+0x330>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d101      	bne.n	8001292 <HAL_GPIO_Init+0x20a>
 800128e:	2307      	movs	r3, #7
 8001290:	e00e      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 8001292:	2308      	movs	r3, #8
 8001294:	e00c      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 8001296:	2306      	movs	r3, #6
 8001298:	e00a      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 800129a:	2305      	movs	r3, #5
 800129c:	e008      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 800129e:	2304      	movs	r3, #4
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 80012a2:	2303      	movs	r3, #3
 80012a4:	e004      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 80012a6:	2302      	movs	r3, #2
 80012a8:	e002      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <HAL_GPIO_Init+0x228>
 80012ae:	2300      	movs	r3, #0
 80012b0:	69fa      	ldr	r2, [r7, #28]
 80012b2:	f002 0203 	and.w	r2, r2, #3
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	4093      	lsls	r3, r2
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4313      	orrs	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012c0:	4935      	ldr	r1, [pc, #212]	; (8001398 <HAL_GPIO_Init+0x310>)
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	3302      	adds	r3, #2
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012ce:	4b3b      	ldr	r3, [pc, #236]	; (80013bc <HAL_GPIO_Init+0x334>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012f2:	4a32      	ldr	r2, [pc, #200]	; (80013bc <HAL_GPIO_Init+0x334>)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012f8:	4b30      	ldr	r3, [pc, #192]	; (80013bc <HAL_GPIO_Init+0x334>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800131c:	4a27      	ldr	r2, [pc, #156]	; (80013bc <HAL_GPIO_Init+0x334>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001322:	4b26      	ldr	r3, [pc, #152]	; (80013bc <HAL_GPIO_Init+0x334>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	43db      	mvns	r3, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4013      	ands	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001346:	4a1d      	ldr	r2, [pc, #116]	; (80013bc <HAL_GPIO_Init+0x334>)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800134c:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <HAL_GPIO_Init+0x334>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001370:	4a12      	ldr	r2, [pc, #72]	; (80013bc <HAL_GPIO_Init+0x334>)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3301      	adds	r3, #1
 800137a:	61fb      	str	r3, [r7, #28]
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	2b0f      	cmp	r3, #15
 8001380:	f67f ae90 	bls.w	80010a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3724      	adds	r7, #36	; 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40023800 	.word	0x40023800
 8001398:	40013800 	.word	0x40013800
 800139c:	40020000 	.word	0x40020000
 80013a0:	40020400 	.word	0x40020400
 80013a4:	40020800 	.word	0x40020800
 80013a8:	40020c00 	.word	0x40020c00
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40021400 	.word	0x40021400
 80013b4:	40021800 	.word	0x40021800
 80013b8:	40021c00 	.word	0x40021c00
 80013bc:	40013c00 	.word	0x40013c00

080013c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
 80013cc:	4613      	mov	r3, r2
 80013ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013d0:	787b      	ldrb	r3, [r7, #1]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013d6:	887a      	ldrh	r2, [r7, #2]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013dc:	e003      	b.n	80013e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	041a      	lsls	r2, r3, #16
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	619a      	str	r2, [r3, #24]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b085      	sub	sp, #20
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	460b      	mov	r3, r1
 80013fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001404:	887a      	ldrh	r2, [r7, #2]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	4013      	ands	r3, r2
 800140a:	041a      	lsls	r2, r3, #16
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	43d9      	mvns	r1, r3
 8001410:	887b      	ldrh	r3, [r7, #2]
 8001412:	400b      	ands	r3, r1
 8001414:	431a      	orrs	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	619a      	str	r2, [r3, #24]
}
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001426:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001428:	b08f      	sub	sp, #60	; 0x3c
 800142a:	af0a      	add	r7, sp, #40	; 0x28
 800142c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e054      	b.n	80014e2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f006 fec0 	bl	80081d8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2203      	movs	r2, #3
 800145c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001468:	2b00      	cmp	r3, #0
 800146a:	d102      	bne.n	8001472 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f004 f817 	bl	80054aa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	687e      	ldr	r6, [r7, #4]
 8001484:	466d      	mov	r5, sp
 8001486:	f106 0410 	add.w	r4, r6, #16
 800148a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001490:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001492:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001496:	e885 0003 	stmia.w	r5, {r0, r1}
 800149a:	1d33      	adds	r3, r6, #4
 800149c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800149e:	6838      	ldr	r0, [r7, #0]
 80014a0:	f003 ff91 	bl	80053c6 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2101      	movs	r1, #1
 80014aa:	4618      	mov	r0, r3
 80014ac:	f004 f80e 	bl	80054cc <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	603b      	str	r3, [r7, #0]
 80014b6:	687e      	ldr	r6, [r7, #4]
 80014b8:	466d      	mov	r5, sp
 80014ba:	f106 0410 	add.w	r4, r6, #16
 80014be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80014ce:	1d33      	adds	r3, r6, #4
 80014d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d2:	6838      	ldr	r0, [r7, #0]
 80014d4:	f004 f974 	bl	80057c0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014ea <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80014ea:	b590      	push	{r4, r7, lr}
 80014ec:	b089      	sub	sp, #36	; 0x24
 80014ee:	af04      	add	r7, sp, #16
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	4608      	mov	r0, r1
 80014f4:	4611      	mov	r1, r2
 80014f6:	461a      	mov	r2, r3
 80014f8:	4603      	mov	r3, r0
 80014fa:	70fb      	strb	r3, [r7, #3]
 80014fc:	460b      	mov	r3, r1
 80014fe:	70bb      	strb	r3, [r7, #2]
 8001500:	4613      	mov	r3, r2
 8001502:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800150a:	2b01      	cmp	r3, #1
 800150c:	d101      	bne.n	8001512 <HAL_HCD_HC_Init+0x28>
 800150e:	2302      	movs	r3, #2
 8001510:	e076      	b.n	8001600 <HAL_HCD_HC_Init+0x116>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800151a:	78fb      	ldrb	r3, [r7, #3]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	212c      	movs	r1, #44	; 0x2c
 8001520:	fb01 f303 	mul.w	r3, r1, r3
 8001524:	4413      	add	r3, r2
 8001526:	333d      	adds	r3, #61	; 0x3d
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800152c:	78fb      	ldrb	r3, [r7, #3]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	212c      	movs	r1, #44	; 0x2c
 8001532:	fb01 f303 	mul.w	r3, r1, r3
 8001536:	4413      	add	r3, r2
 8001538:	3338      	adds	r3, #56	; 0x38
 800153a:	787a      	ldrb	r2, [r7, #1]
 800153c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800153e:	78fb      	ldrb	r3, [r7, #3]
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	212c      	movs	r1, #44	; 0x2c
 8001544:	fb01 f303 	mul.w	r3, r1, r3
 8001548:	4413      	add	r3, r2
 800154a:	3340      	adds	r3, #64	; 0x40
 800154c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800154e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001550:	78fb      	ldrb	r3, [r7, #3]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	212c      	movs	r1, #44	; 0x2c
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	4413      	add	r3, r2
 800155c:	3339      	adds	r3, #57	; 0x39
 800155e:	78fa      	ldrb	r2, [r7, #3]
 8001560:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	212c      	movs	r1, #44	; 0x2c
 8001568:	fb01 f303 	mul.w	r3, r1, r3
 800156c:	4413      	add	r3, r2
 800156e:	333f      	adds	r3, #63	; 0x3f
 8001570:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001574:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001576:	78fb      	ldrb	r3, [r7, #3]
 8001578:	78ba      	ldrb	r2, [r7, #2]
 800157a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800157e:	b2d0      	uxtb	r0, r2
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	212c      	movs	r1, #44	; 0x2c
 8001584:	fb01 f303 	mul.w	r3, r1, r3
 8001588:	4413      	add	r3, r2
 800158a:	333a      	adds	r3, #58	; 0x3a
 800158c:	4602      	mov	r2, r0
 800158e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001590:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001594:	2b00      	cmp	r3, #0
 8001596:	da09      	bge.n	80015ac <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	212c      	movs	r1, #44	; 0x2c
 800159e:	fb01 f303 	mul.w	r3, r1, r3
 80015a2:	4413      	add	r3, r2
 80015a4:	333b      	adds	r3, #59	; 0x3b
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]
 80015aa:	e008      	b.n	80015be <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80015ac:	78fb      	ldrb	r3, [r7, #3]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	212c      	movs	r1, #44	; 0x2c
 80015b2:	fb01 f303 	mul.w	r3, r1, r3
 80015b6:	4413      	add	r3, r2
 80015b8:	333b      	adds	r3, #59	; 0x3b
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80015be:	78fb      	ldrb	r3, [r7, #3]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	212c      	movs	r1, #44	; 0x2c
 80015c4:	fb01 f303 	mul.w	r3, r1, r3
 80015c8:	4413      	add	r3, r2
 80015ca:	333c      	adds	r3, #60	; 0x3c
 80015cc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015d0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	787c      	ldrb	r4, [r7, #1]
 80015d8:	78ba      	ldrb	r2, [r7, #2]
 80015da:	78f9      	ldrb	r1, [r7, #3]
 80015dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015e4:	9301      	str	r3, [sp, #4]
 80015e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	4623      	mov	r3, r4
 80015ee:	f004 fa61 	bl	8005ab4 <USB_HC_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	bd90      	pop	{r4, r7, pc}

08001608 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001614:	2300      	movs	r3, #0
 8001616:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800161e:	2b01      	cmp	r3, #1
 8001620:	d101      	bne.n	8001626 <HAL_HCD_HC_Halt+0x1e>
 8001622:	2302      	movs	r3, #2
 8001624:	e00f      	b.n	8001646 <HAL_HCD_HC_Halt+0x3e>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f004 fc9d 	bl	8005f76 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	4608      	mov	r0, r1
 800165a:	4611      	mov	r1, r2
 800165c:	461a      	mov	r2, r3
 800165e:	4603      	mov	r3, r0
 8001660:	70fb      	strb	r3, [r7, #3]
 8001662:	460b      	mov	r3, r1
 8001664:	70bb      	strb	r3, [r7, #2]
 8001666:	4613      	mov	r3, r2
 8001668:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800166a:	78fb      	ldrb	r3, [r7, #3]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	212c      	movs	r1, #44	; 0x2c
 8001670:	fb01 f303 	mul.w	r3, r1, r3
 8001674:	4413      	add	r3, r2
 8001676:	333b      	adds	r3, #59	; 0x3b
 8001678:	78ba      	ldrb	r2, [r7, #2]
 800167a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	212c      	movs	r1, #44	; 0x2c
 8001682:	fb01 f303 	mul.w	r3, r1, r3
 8001686:	4413      	add	r3, r2
 8001688:	333f      	adds	r3, #63	; 0x3f
 800168a:	787a      	ldrb	r2, [r7, #1]
 800168c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800168e:	7c3b      	ldrb	r3, [r7, #16]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d112      	bne.n	80016ba <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	212c      	movs	r1, #44	; 0x2c
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	4413      	add	r3, r2
 80016a0:	3342      	adds	r3, #66	; 0x42
 80016a2:	2203      	movs	r2, #3
 80016a4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80016a6:	78fb      	ldrb	r3, [r7, #3]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	212c      	movs	r1, #44	; 0x2c
 80016ac:	fb01 f303 	mul.w	r3, r1, r3
 80016b0:	4413      	add	r3, r2
 80016b2:	333d      	adds	r3, #61	; 0x3d
 80016b4:	7f3a      	ldrb	r2, [r7, #28]
 80016b6:	701a      	strb	r2, [r3, #0]
 80016b8:	e008      	b.n	80016cc <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016ba:	78fb      	ldrb	r3, [r7, #3]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	212c      	movs	r1, #44	; 0x2c
 80016c0:	fb01 f303 	mul.w	r3, r1, r3
 80016c4:	4413      	add	r3, r2
 80016c6:	3342      	adds	r3, #66	; 0x42
 80016c8:	2202      	movs	r2, #2
 80016ca:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80016cc:	787b      	ldrb	r3, [r7, #1]
 80016ce:	2b03      	cmp	r3, #3
 80016d0:	f200 80c6 	bhi.w	8001860 <HAL_HCD_HC_SubmitRequest+0x210>
 80016d4:	a201      	add	r2, pc, #4	; (adr r2, 80016dc <HAL_HCD_HC_SubmitRequest+0x8c>)
 80016d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016da:	bf00      	nop
 80016dc:	080016ed 	.word	0x080016ed
 80016e0:	0800184d 	.word	0x0800184d
 80016e4:	08001751 	.word	0x08001751
 80016e8:	080017cf 	.word	0x080017cf
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80016ec:	7c3b      	ldrb	r3, [r7, #16]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	f040 80b8 	bne.w	8001864 <HAL_HCD_HC_SubmitRequest+0x214>
 80016f4:	78bb      	ldrb	r3, [r7, #2]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f040 80b4 	bne.w	8001864 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80016fc:	8b3b      	ldrh	r3, [r7, #24]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d108      	bne.n	8001714 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	212c      	movs	r1, #44	; 0x2c
 8001708:	fb01 f303 	mul.w	r3, r1, r3
 800170c:	4413      	add	r3, r2
 800170e:	3355      	adds	r3, #85	; 0x55
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	212c      	movs	r1, #44	; 0x2c
 800171a:	fb01 f303 	mul.w	r3, r1, r3
 800171e:	4413      	add	r3, r2
 8001720:	3355      	adds	r3, #85	; 0x55
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d109      	bne.n	800173c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001728:	78fb      	ldrb	r3, [r7, #3]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	212c      	movs	r1, #44	; 0x2c
 800172e:	fb01 f303 	mul.w	r3, r1, r3
 8001732:	4413      	add	r3, r2
 8001734:	3342      	adds	r3, #66	; 0x42
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800173a:	e093      	b.n	8001864 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	212c      	movs	r1, #44	; 0x2c
 8001742:	fb01 f303 	mul.w	r3, r1, r3
 8001746:	4413      	add	r3, r2
 8001748:	3342      	adds	r3, #66	; 0x42
 800174a:	2202      	movs	r2, #2
 800174c:	701a      	strb	r2, [r3, #0]
      break;
 800174e:	e089      	b.n	8001864 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001750:	78bb      	ldrb	r3, [r7, #2]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d11d      	bne.n	8001792 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001756:	78fb      	ldrb	r3, [r7, #3]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	212c      	movs	r1, #44	; 0x2c
 800175c:	fb01 f303 	mul.w	r3, r1, r3
 8001760:	4413      	add	r3, r2
 8001762:	3355      	adds	r3, #85	; 0x55
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d109      	bne.n	800177e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	212c      	movs	r1, #44	; 0x2c
 8001770:	fb01 f303 	mul.w	r3, r1, r3
 8001774:	4413      	add	r3, r2
 8001776:	3342      	adds	r3, #66	; 0x42
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800177c:	e073      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	212c      	movs	r1, #44	; 0x2c
 8001784:	fb01 f303 	mul.w	r3, r1, r3
 8001788:	4413      	add	r3, r2
 800178a:	3342      	adds	r3, #66	; 0x42
 800178c:	2202      	movs	r2, #2
 800178e:	701a      	strb	r2, [r3, #0]
      break;
 8001790:	e069      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001792:	78fb      	ldrb	r3, [r7, #3]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	212c      	movs	r1, #44	; 0x2c
 8001798:	fb01 f303 	mul.w	r3, r1, r3
 800179c:	4413      	add	r3, r2
 800179e:	3354      	adds	r3, #84	; 0x54
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d109      	bne.n	80017ba <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017a6:	78fb      	ldrb	r3, [r7, #3]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	212c      	movs	r1, #44	; 0x2c
 80017ac:	fb01 f303 	mul.w	r3, r1, r3
 80017b0:	4413      	add	r3, r2
 80017b2:	3342      	adds	r3, #66	; 0x42
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
      break;
 80017b8:	e055      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	212c      	movs	r1, #44	; 0x2c
 80017c0:	fb01 f303 	mul.w	r3, r1, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	3342      	adds	r3, #66	; 0x42
 80017c8:	2202      	movs	r2, #2
 80017ca:	701a      	strb	r2, [r3, #0]
      break;
 80017cc:	e04b      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80017ce:	78bb      	ldrb	r3, [r7, #2]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d11d      	bne.n	8001810 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	212c      	movs	r1, #44	; 0x2c
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	4413      	add	r3, r2
 80017e0:	3355      	adds	r3, #85	; 0x55
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d109      	bne.n	80017fc <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	212c      	movs	r1, #44	; 0x2c
 80017ee:	fb01 f303 	mul.w	r3, r1, r3
 80017f2:	4413      	add	r3, r2
 80017f4:	3342      	adds	r3, #66	; 0x42
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017fa:	e034      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	212c      	movs	r1, #44	; 0x2c
 8001802:	fb01 f303 	mul.w	r3, r1, r3
 8001806:	4413      	add	r3, r2
 8001808:	3342      	adds	r3, #66	; 0x42
 800180a:	2202      	movs	r2, #2
 800180c:	701a      	strb	r2, [r3, #0]
      break;
 800180e:	e02a      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001810:	78fb      	ldrb	r3, [r7, #3]
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	212c      	movs	r1, #44	; 0x2c
 8001816:	fb01 f303 	mul.w	r3, r1, r3
 800181a:	4413      	add	r3, r2
 800181c:	3354      	adds	r3, #84	; 0x54
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d109      	bne.n	8001838 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	212c      	movs	r1, #44	; 0x2c
 800182a:	fb01 f303 	mul.w	r3, r1, r3
 800182e:	4413      	add	r3, r2
 8001830:	3342      	adds	r3, #66	; 0x42
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
      break;
 8001836:	e016      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	212c      	movs	r1, #44	; 0x2c
 800183e:	fb01 f303 	mul.w	r3, r1, r3
 8001842:	4413      	add	r3, r2
 8001844:	3342      	adds	r3, #66	; 0x42
 8001846:	2202      	movs	r2, #2
 8001848:	701a      	strb	r2, [r3, #0]
      break;
 800184a:	e00c      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	212c      	movs	r1, #44	; 0x2c
 8001852:	fb01 f303 	mul.w	r3, r1, r3
 8001856:	4413      	add	r3, r2
 8001858:	3342      	adds	r3, #66	; 0x42
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
      break;
 800185e:	e002      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001860:	bf00      	nop
 8001862:	e000      	b.n	8001866 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001864:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001866:	78fb      	ldrb	r3, [r7, #3]
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	212c      	movs	r1, #44	; 0x2c
 800186c:	fb01 f303 	mul.w	r3, r1, r3
 8001870:	4413      	add	r3, r2
 8001872:	3344      	adds	r3, #68	; 0x44
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	8b3a      	ldrh	r2, [r7, #24]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	202c      	movs	r0, #44	; 0x2c
 8001880:	fb00 f303 	mul.w	r3, r0, r3
 8001884:	440b      	add	r3, r1
 8001886:	334c      	adds	r3, #76	; 0x4c
 8001888:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800188a:	78fb      	ldrb	r3, [r7, #3]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	212c      	movs	r1, #44	; 0x2c
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	4413      	add	r3, r2
 8001896:	3360      	adds	r3, #96	; 0x60
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800189c:	78fb      	ldrb	r3, [r7, #3]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	212c      	movs	r1, #44	; 0x2c
 80018a2:	fb01 f303 	mul.w	r3, r1, r3
 80018a6:	4413      	add	r3, r2
 80018a8:	3350      	adds	r3, #80	; 0x50
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80018ae:	78fb      	ldrb	r3, [r7, #3]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	212c      	movs	r1, #44	; 0x2c
 80018b4:	fb01 f303 	mul.w	r3, r1, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	3339      	adds	r3, #57	; 0x39
 80018bc:	78fa      	ldrb	r2, [r7, #3]
 80018be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80018c0:	78fb      	ldrb	r3, [r7, #3]
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	212c      	movs	r1, #44	; 0x2c
 80018c6:	fb01 f303 	mul.w	r3, r1, r3
 80018ca:	4413      	add	r3, r2
 80018cc:	3361      	adds	r3, #97	; 0x61
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6818      	ldr	r0, [r3, #0]
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	222c      	movs	r2, #44	; 0x2c
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	3338      	adds	r3, #56	; 0x38
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	18d1      	adds	r1, r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	691b      	ldr	r3, [r3, #16]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	461a      	mov	r2, r3
 80018ec:	f004 f9f0 	bl	8005cd0 <USB_HC_StartXfer>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop

080018fc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f003 ff13 	bl	800573e <USB_GetMode>
 8001918:	4603      	mov	r3, r0
 800191a:	2b01      	cmp	r3, #1
 800191c:	f040 80f6 	bne.w	8001b0c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f003 fef7 	bl	8005718 <USB_ReadInterrupts>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 80ec 	beq.w	8001b0a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f003 feee 	bl	8005718 <USB_ReadInterrupts>
 800193c:	4603      	mov	r3, r0
 800193e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001942:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001946:	d104      	bne.n	8001952 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001950:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f003 fede 	bl	8005718 <USB_ReadInterrupts>
 800195c:	4603      	mov	r3, r0
 800195e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001962:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001966:	d104      	bne.n	8001972 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001970:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f003 fece 	bl	8005718 <USB_ReadInterrupts>
 800197c:	4603      	mov	r3, r0
 800197e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001982:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001986:	d104      	bne.n	8001992 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001990:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f003 febe 	bl	8005718 <USB_ReadInterrupts>
 800199c:	4603      	mov	r3, r0
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d103      	bne.n	80019ae <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2202      	movs	r2, #2
 80019ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f003 feb0 	bl	8005718 <USB_ReadInterrupts>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019c2:	d11c      	bne.n	80019fe <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80019cc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10f      	bne.n	80019fe <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80019de:	2110      	movs	r1, #16
 80019e0:	6938      	ldr	r0, [r7, #16]
 80019e2:	f003 fdbf 	bl	8005564 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80019e6:	6938      	ldr	r0, [r7, #16]
 80019e8:	f003 fde0 	bl	80055ac <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2101      	movs	r1, #1
 80019f2:	4618      	mov	r0, r3
 80019f4:	f003 ff98 	bl	8005928 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f006 fc6b 	bl	80082d4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f003 fe88 	bl	8005718 <USB_ReadInterrupts>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a12:	d102      	bne.n	8001a1a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f001 fa03 	bl	8002e20 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f003 fe7a 	bl	8005718 <USB_ReadInterrupts>
 8001a24:	4603      	mov	r3, r0
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d106      	bne.n	8001a3c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f006 fc34 	bl	800829c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2208      	movs	r2, #8
 8001a3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f003 fe69 	bl	8005718 <USB_ReadInterrupts>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f003 0310 	and.w	r3, r3, #16
 8001a4c:	2b10      	cmp	r3, #16
 8001a4e:	d101      	bne.n	8001a54 <HAL_HCD_IRQHandler+0x158>
 8001a50:	2301      	movs	r3, #1
 8001a52:	e000      	b.n	8001a56 <HAL_HCD_IRQHandler+0x15a>
 8001a54:	2300      	movs	r3, #0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d012      	beq.n	8001a80 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	699a      	ldr	r2, [r3, #24]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 0210 	bic.w	r2, r2, #16
 8001a68:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f001 f906 	bl	8002c7c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	699a      	ldr	r2, [r3, #24]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0210 	orr.w	r2, r2, #16
 8001a7e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f003 fe47 	bl	8005718 <USB_ReadInterrupts>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a94:	d13a      	bne.n	8001b0c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f004 fa5a 	bl	8005f54 <USB_HC_ReadInterrupt>
 8001aa0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e025      	b.n	8001af4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f003 030f 	and.w	r3, r3, #15
 8001aae:	68ba      	ldr	r2, [r7, #8]
 8001ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d018      	beq.n	8001aee <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	015a      	lsls	r2, r3, #5
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ad2:	d106      	bne.n	8001ae2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	4619      	mov	r1, r3
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f8ab 	bl	8001c36 <HCD_HC_IN_IRQHandler>
 8001ae0:	e005      	b.n	8001aee <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 fcc6 	bl	800247a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d3d4      	bcc.n	8001aa8 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b06:	615a      	str	r2, [r3, #20]
 8001b08:	e000      	b.n	8001b0c <HAL_HCD_IRQHandler+0x210>
      return;
 8001b0a:	bf00      	nop
    }
  }
}
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <HAL_HCD_Start+0x16>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e013      	b.n	8001b50 <HAL_HCD_Start+0x3e>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	4618      	mov	r0, r3
 8001b38:	f003 ff5a 	bl	80059f0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f003 fca1 	bl	8005488 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d101      	bne.n	8001b6e <HAL_HCD_Stop+0x16>
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	e00d      	b.n	8001b8a <HAL_HCD_Stop+0x32>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f004 fb54 	bl	8006228 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 fefc 	bl	800599c <USB_ResetPort>
 8001ba4:	4603      	mov	r3, r0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001bba:	78fb      	ldrb	r3, [r7, #3]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	212c      	movs	r1, #44	; 0x2c
 8001bc0:	fb01 f303 	mul.w	r3, r1, r3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3360      	adds	r3, #96	; 0x60
 8001bc8:	781b      	ldrb	r3, [r3, #0]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	212c      	movs	r1, #44	; 0x2c
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	4413      	add	r3, r2
 8001bee:	3350      	adds	r3, #80	; 0x50
 8001bf0:	681b      	ldr	r3, [r3, #0]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f003 ff40 	bl	8005a90 <USB_GetCurrentFrame>
 8001c10:	4603      	mov	r3, r0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 ff1b 	bl	8005a62 <USB_GetHostSpeed>
 8001c2c:	4603      	mov	r3, r0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b086      	sub	sp, #24
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	015a      	lsls	r2, r3, #5
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4413      	add	r3, r2
 8001c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d119      	bne.n	8001c9a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	015a      	lsls	r2, r3, #5
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c72:	461a      	mov	r2, r3
 8001c74:	2304      	movs	r3, #4
 8001c76:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	0151      	lsls	r1, r2, #5
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	440a      	add	r2, r1
 8001c8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c92:	f043 0302 	orr.w	r3, r3, #2
 8001c96:	60d3      	str	r3, [r2, #12]
 8001c98:	e101      	b.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	015a      	lsls	r2, r3, #5
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cb0:	d12b      	bne.n	8001d0a <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	015a      	lsls	r2, r3, #5
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	4413      	add	r3, r2
 8001cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	212c      	movs	r1, #44	; 0x2c
 8001ccc:	fb01 f303 	mul.w	r3, r1, r3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	3361      	adds	r3, #97	; 0x61
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	015a      	lsls	r2, r3, #5
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4413      	add	r3, r2
 8001ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	0151      	lsls	r1, r2, #5
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	440a      	add	r2, r1
 8001cee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	4611      	mov	r1, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f004 f937 	bl	8005f76 <USB_HC_Halt>
 8001d08:	e0c9      	b.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	015a      	lsls	r2, r3, #5
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4413      	add	r3, r2
 8001d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b20      	cmp	r3, #32
 8001d1e:	d109      	bne.n	8001d34 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	015a      	lsls	r2, r3, #5
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	4413      	add	r3, r2
 8001d28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	2320      	movs	r3, #32
 8001d30:	6093      	str	r3, [r2, #8]
 8001d32:	e0b4      	b.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	015a      	lsls	r2, r3, #5
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d133      	bne.n	8001db2 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	015a      	lsls	r2, r3, #5
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	4413      	add	r3, r2
 8001d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	0151      	lsls	r1, r2, #5
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	440a      	add	r2, r1
 8001d60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d64:	f043 0302 	orr.w	r3, r3, #2
 8001d68:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	212c      	movs	r1, #44	; 0x2c
 8001d70:	fb01 f303 	mul.w	r3, r1, r3
 8001d74:	4413      	add	r3, r2
 8001d76:	3361      	adds	r3, #97	; 0x61
 8001d78:	2205      	movs	r2, #5
 8001d7a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	015a      	lsls	r2, r3, #5
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4413      	add	r3, r2
 8001d84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d88:	461a      	mov	r2, r3
 8001d8a:	2310      	movs	r3, #16
 8001d8c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	015a      	lsls	r2, r3, #5
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4413      	add	r3, r2
 8001d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	2308      	movs	r3, #8
 8001d9e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	4611      	mov	r1, r2
 8001daa:	4618      	mov	r0, r3
 8001dac:	f004 f8e3 	bl	8005f76 <USB_HC_Halt>
 8001db0:	e075      	b.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	015a      	lsls	r2, r3, #5
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	4413      	add	r3, r2
 8001dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dc8:	d134      	bne.n	8001e34 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	0151      	lsls	r1, r2, #5
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	440a      	add	r2, r1
 8001de0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	212c      	movs	r1, #44	; 0x2c
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3361      	adds	r3, #97	; 0x61
 8001df8:	2208      	movs	r2, #8
 8001dfa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	015a      	lsls	r2, r3, #5
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	4413      	add	r3, r2
 8001e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e08:	461a      	mov	r2, r3
 8001e0a:	2310      	movs	r3, #16
 8001e0c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e20:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f004 f8a2 	bl	8005f76 <USB_HC_Halt>
 8001e32:	e034      	b.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	015a      	lsls	r2, r3, #5
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e46:	2b80      	cmp	r3, #128	; 0x80
 8001e48:	d129      	bne.n	8001e9e <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	015a      	lsls	r2, r3, #5
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4413      	add	r3, r2
 8001e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	0151      	lsls	r1, r2, #5
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	440a      	add	r2, r1
 8001e60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	212c      	movs	r1, #44	; 0x2c
 8001e70:	fb01 f303 	mul.w	r3, r1, r3
 8001e74:	4413      	add	r3, r2
 8001e76:	3361      	adds	r3, #97	; 0x61
 8001e78:	2206      	movs	r2, #6
 8001e7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	4611      	mov	r1, r2
 8001e86:	4618      	mov	r0, r3
 8001e88:	f004 f875 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	015a      	lsls	r2, r3, #5
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	4413      	add	r3, r2
 8001e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2380      	movs	r3, #128	; 0x80
 8001e9c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	015a      	lsls	r2, r3, #5
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eb4:	d122      	bne.n	8001efc <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	0151      	lsls	r1, r2, #5
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	440a      	add	r2, r1
 8001ecc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ed0:	f043 0302 	orr.w	r3, r3, #2
 8001ed4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f004 f848 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	015a      	lsls	r2, r3, #5
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4413      	add	r3, r2
 8001eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001efa:	e2ba      	b.n	8002472 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	015a      	lsls	r2, r3, #5
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4413      	add	r3, r2
 8001f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	f040 811b 	bne.w	800214a <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d019      	beq.n	8001f50 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	212c      	movs	r1, #44	; 0x2c
 8001f22:	fb01 f303 	mul.w	r3, r1, r3
 8001f26:	4413      	add	r3, r2
 8001f28:	3348      	adds	r3, #72	; 0x48
 8001f2a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	0159      	lsls	r1, r3, #5
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	440b      	add	r3, r1
 8001f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f3e:	1ad2      	subs	r2, r2, r3
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	202c      	movs	r0, #44	; 0x2c
 8001f46:	fb00 f303 	mul.w	r3, r0, r3
 8001f4a:	440b      	add	r3, r1
 8001f4c:	3350      	adds	r3, #80	; 0x50
 8001f4e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	212c      	movs	r1, #44	; 0x2c
 8001f56:	fb01 f303 	mul.w	r3, r1, r3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3361      	adds	r3, #97	; 0x61
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	212c      	movs	r1, #44	; 0x2c
 8001f68:	fb01 f303 	mul.w	r3, r1, r3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	335c      	adds	r3, #92	; 0x5c
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	015a      	lsls	r2, r3, #5
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f80:	461a      	mov	r2, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	212c      	movs	r1, #44	; 0x2c
 8001f8c:	fb01 f303 	mul.w	r3, r1, r3
 8001f90:	4413      	add	r3, r2
 8001f92:	333f      	adds	r3, #63	; 0x3f
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	212c      	movs	r1, #44	; 0x2c
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	333f      	adds	r3, #63	; 0x3f
 8001fa8:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d121      	bne.n	8001ff2 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	015a      	lsls	r2, r3, #5
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	0151      	lsls	r1, r2, #5
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	440a      	add	r2, r1
 8001fc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fc8:	f043 0302 	orr.w	r3, r3, #2
 8001fcc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	4611      	mov	r1, r2
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f003 ffcc 	bl	8005f76 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	015a      	lsls	r2, r3, #5
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fea:	461a      	mov	r2, r3
 8001fec:	2310      	movs	r3, #16
 8001fee:	6093      	str	r3, [r2, #8]
 8001ff0:	e066      	b.n	80020c0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	212c      	movs	r1, #44	; 0x2c
 8001ff8:	fb01 f303 	mul.w	r3, r1, r3
 8001ffc:	4413      	add	r3, r2
 8001ffe:	333f      	adds	r3, #63	; 0x3f
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b03      	cmp	r3, #3
 8002004:	d127      	bne.n	8002056 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	015a      	lsls	r2, r3, #5
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	4413      	add	r3, r2
 800200e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	0151      	lsls	r1, r2, #5
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	440a      	add	r2, r1
 800201c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002020:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002024:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	212c      	movs	r1, #44	; 0x2c
 800202c:	fb01 f303 	mul.w	r3, r1, r3
 8002030:	4413      	add	r3, r2
 8002032:	3360      	adds	r3, #96	; 0x60
 8002034:	2201      	movs	r2, #1
 8002036:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	b2d9      	uxtb	r1, r3
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	202c      	movs	r0, #44	; 0x2c
 8002042:	fb00 f303 	mul.w	r3, r0, r3
 8002046:	4413      	add	r3, r2
 8002048:	3360      	adds	r3, #96	; 0x60
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f006 f94e 	bl	80082f0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002054:	e034      	b.n	80020c0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	212c      	movs	r1, #44	; 0x2c
 800205c:	fb01 f303 	mul.w	r3, r1, r3
 8002060:	4413      	add	r3, r2
 8002062:	333f      	adds	r3, #63	; 0x3f
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d12a      	bne.n	80020c0 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	212c      	movs	r1, #44	; 0x2c
 8002070:	fb01 f303 	mul.w	r3, r1, r3
 8002074:	4413      	add	r3, r2
 8002076:	3360      	adds	r3, #96	; 0x60
 8002078:	2201      	movs	r2, #1
 800207a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	212c      	movs	r1, #44	; 0x2c
 8002082:	fb01 f303 	mul.w	r3, r1, r3
 8002086:	4413      	add	r3, r2
 8002088:	3354      	adds	r3, #84	; 0x54
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	f083 0301 	eor.w	r3, r3, #1
 8002090:	b2d8      	uxtb	r0, r3
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	212c      	movs	r1, #44	; 0x2c
 8002098:	fb01 f303 	mul.w	r3, r1, r3
 800209c:	4413      	add	r3, r2
 800209e:	3354      	adds	r3, #84	; 0x54
 80020a0:	4602      	mov	r2, r0
 80020a2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	b2d9      	uxtb	r1, r3
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	202c      	movs	r0, #44	; 0x2c
 80020ae:	fb00 f303 	mul.w	r3, r0, r3
 80020b2:	4413      	add	r3, r2
 80020b4:	3360      	adds	r3, #96	; 0x60
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f006 f918 	bl	80082f0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d12b      	bne.n	8002120 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	212c      	movs	r1, #44	; 0x2c
 80020ce:	fb01 f303 	mul.w	r3, r1, r3
 80020d2:	4413      	add	r3, r2
 80020d4:	3348      	adds	r3, #72	; 0x48
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	202c      	movs	r0, #44	; 0x2c
 80020de:	fb00 f202 	mul.w	r2, r0, r2
 80020e2:	440a      	add	r2, r1
 80020e4:	3240      	adds	r2, #64	; 0x40
 80020e6:	8812      	ldrh	r2, [r2, #0]
 80020e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 81be 	beq.w	8002472 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	212c      	movs	r1, #44	; 0x2c
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	4413      	add	r3, r2
 8002102:	3354      	adds	r3, #84	; 0x54
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	f083 0301 	eor.w	r3, r3, #1
 800210a:	b2d8      	uxtb	r0, r3
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	212c      	movs	r1, #44	; 0x2c
 8002112:	fb01 f303 	mul.w	r3, r1, r3
 8002116:	4413      	add	r3, r2
 8002118:	3354      	adds	r3, #84	; 0x54
 800211a:	4602      	mov	r2, r0
 800211c:	701a      	strb	r2, [r3, #0]
}
 800211e:	e1a8      	b.n	8002472 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	212c      	movs	r1, #44	; 0x2c
 8002126:	fb01 f303 	mul.w	r3, r1, r3
 800212a:	4413      	add	r3, r2
 800212c:	3354      	adds	r3, #84	; 0x54
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	f083 0301 	eor.w	r3, r3, #1
 8002134:	b2d8      	uxtb	r0, r3
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	212c      	movs	r1, #44	; 0x2c
 800213c:	fb01 f303 	mul.w	r3, r1, r3
 8002140:	4413      	add	r3, r2
 8002142:	3354      	adds	r3, #84	; 0x54
 8002144:	4602      	mov	r2, r0
 8002146:	701a      	strb	r2, [r3, #0]
}
 8002148:	e193      	b.n	8002472 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	015a      	lsls	r2, r3, #5
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4413      	add	r3, r2
 8002152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b02      	cmp	r3, #2
 800215e:	f040 8106 	bne.w	800236e <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	015a      	lsls	r2, r3, #5
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4413      	add	r3, r2
 800216a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	0151      	lsls	r1, r2, #5
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	440a      	add	r2, r1
 8002178:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800217c:	f023 0302 	bic.w	r3, r3, #2
 8002180:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	212c      	movs	r1, #44	; 0x2c
 8002188:	fb01 f303 	mul.w	r3, r1, r3
 800218c:	4413      	add	r3, r2
 800218e:	3361      	adds	r3, #97	; 0x61
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d109      	bne.n	80021aa <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	212c      	movs	r1, #44	; 0x2c
 800219c:	fb01 f303 	mul.w	r3, r1, r3
 80021a0:	4413      	add	r3, r2
 80021a2:	3360      	adds	r3, #96	; 0x60
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	e0c9      	b.n	800233e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	212c      	movs	r1, #44	; 0x2c
 80021b0:	fb01 f303 	mul.w	r3, r1, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	3361      	adds	r3, #97	; 0x61
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	d109      	bne.n	80021d2 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	212c      	movs	r1, #44	; 0x2c
 80021c4:	fb01 f303 	mul.w	r3, r1, r3
 80021c8:	4413      	add	r3, r2
 80021ca:	3360      	adds	r3, #96	; 0x60
 80021cc:	2205      	movs	r2, #5
 80021ce:	701a      	strb	r2, [r3, #0]
 80021d0:	e0b5      	b.n	800233e <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	212c      	movs	r1, #44	; 0x2c
 80021d8:	fb01 f303 	mul.w	r3, r1, r3
 80021dc:	4413      	add	r3, r2
 80021de:	3361      	adds	r3, #97	; 0x61
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b06      	cmp	r3, #6
 80021e4:	d009      	beq.n	80021fa <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	212c      	movs	r1, #44	; 0x2c
 80021ec:	fb01 f303 	mul.w	r3, r1, r3
 80021f0:	4413      	add	r3, r2
 80021f2:	3361      	adds	r3, #97	; 0x61
 80021f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d150      	bne.n	800229c <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	212c      	movs	r1, #44	; 0x2c
 8002200:	fb01 f303 	mul.w	r3, r1, r3
 8002204:	4413      	add	r3, r2
 8002206:	335c      	adds	r3, #92	; 0x5c
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	202c      	movs	r0, #44	; 0x2c
 8002212:	fb00 f303 	mul.w	r3, r0, r3
 8002216:	440b      	add	r3, r1
 8002218:	335c      	adds	r3, #92	; 0x5c
 800221a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	212c      	movs	r1, #44	; 0x2c
 8002222:	fb01 f303 	mul.w	r3, r1, r3
 8002226:	4413      	add	r3, r2
 8002228:	335c      	adds	r3, #92	; 0x5c
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d912      	bls.n	8002256 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	212c      	movs	r1, #44	; 0x2c
 8002236:	fb01 f303 	mul.w	r3, r1, r3
 800223a:	4413      	add	r3, r2
 800223c:	335c      	adds	r3, #92	; 0x5c
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	212c      	movs	r1, #44	; 0x2c
 8002248:	fb01 f303 	mul.w	r3, r1, r3
 800224c:	4413      	add	r3, r2
 800224e:	3360      	adds	r3, #96	; 0x60
 8002250:	2204      	movs	r2, #4
 8002252:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002254:	e073      	b.n	800233e <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	212c      	movs	r1, #44	; 0x2c
 800225c:	fb01 f303 	mul.w	r3, r1, r3
 8002260:	4413      	add	r3, r2
 8002262:	3360      	adds	r3, #96	; 0x60
 8002264:	2202      	movs	r2, #2
 8002266:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	015a      	lsls	r2, r3, #5
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4413      	add	r3, r2
 8002270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800227e:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002286:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	015a      	lsls	r2, r3, #5
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4413      	add	r3, r2
 8002290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002294:	461a      	mov	r2, r3
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800229a:	e050      	b.n	800233e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	212c      	movs	r1, #44	; 0x2c
 80022a2:	fb01 f303 	mul.w	r3, r1, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	3361      	adds	r3, #97	; 0x61
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b03      	cmp	r3, #3
 80022ae:	d122      	bne.n	80022f6 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	212c      	movs	r1, #44	; 0x2c
 80022b6:	fb01 f303 	mul.w	r3, r1, r3
 80022ba:	4413      	add	r3, r2
 80022bc:	3360      	adds	r3, #96	; 0x60
 80022be:	2202      	movs	r2, #2
 80022c0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	015a      	lsls	r2, r3, #5
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4413      	add	r3, r2
 80022ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022d8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022e0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	015a      	lsls	r2, r3, #5
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ee:	461a      	mov	r2, r3
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	e023      	b.n	800233e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	212c      	movs	r1, #44	; 0x2c
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	3361      	adds	r3, #97	; 0x61
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b07      	cmp	r3, #7
 8002308:	d119      	bne.n	800233e <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	212c      	movs	r1, #44	; 0x2c
 8002310:	fb01 f303 	mul.w	r3, r1, r3
 8002314:	4413      	add	r3, r2
 8002316:	335c      	adds	r3, #92	; 0x5c
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	1c5a      	adds	r2, r3, #1
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	202c      	movs	r0, #44	; 0x2c
 8002322:	fb00 f303 	mul.w	r3, r0, r3
 8002326:	440b      	add	r3, r1
 8002328:	335c      	adds	r3, #92	; 0x5c
 800232a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	212c      	movs	r1, #44	; 0x2c
 8002332:	fb01 f303 	mul.w	r3, r1, r3
 8002336:	4413      	add	r3, r2
 8002338:	3360      	adds	r3, #96	; 0x60
 800233a:	2204      	movs	r2, #4
 800233c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	015a      	lsls	r2, r3, #5
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4413      	add	r3, r2
 8002346:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800234a:	461a      	mov	r2, r3
 800234c:	2302      	movs	r3, #2
 800234e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	b2d9      	uxtb	r1, r3
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	202c      	movs	r0, #44	; 0x2c
 800235a:	fb00 f303 	mul.w	r3, r0, r3
 800235e:	4413      	add	r3, r2
 8002360:	3360      	adds	r3, #96	; 0x60
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	461a      	mov	r2, r3
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f005 ffc2 	bl	80082f0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800236c:	e081      	b.n	8002472 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4413      	add	r3, r2
 8002376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 0310 	and.w	r3, r3, #16
 8002380:	2b10      	cmp	r3, #16
 8002382:	d176      	bne.n	8002472 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	212c      	movs	r1, #44	; 0x2c
 800238a:	fb01 f303 	mul.w	r3, r1, r3
 800238e:	4413      	add	r3, r2
 8002390:	333f      	adds	r3, #63	; 0x3f
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b03      	cmp	r3, #3
 8002396:	d121      	bne.n	80023dc <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	212c      	movs	r1, #44	; 0x2c
 800239e:	fb01 f303 	mul.w	r3, r1, r3
 80023a2:	4413      	add	r3, r2
 80023a4:	335c      	adds	r3, #92	; 0x5c
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	015a      	lsls	r2, r3, #5
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	4413      	add	r3, r2
 80023b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	0151      	lsls	r1, r2, #5
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	440a      	add	r2, r1
 80023c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f003 fdce 	bl	8005f76 <USB_HC_Halt>
 80023da:	e041      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	212c      	movs	r1, #44	; 0x2c
 80023e2:	fb01 f303 	mul.w	r3, r1, r3
 80023e6:	4413      	add	r3, r2
 80023e8:	333f      	adds	r3, #63	; 0x3f
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d009      	beq.n	8002404 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	212c      	movs	r1, #44	; 0x2c
 80023f6:	fb01 f303 	mul.w	r3, r1, r3
 80023fa:	4413      	add	r3, r2
 80023fc:	333f      	adds	r3, #63	; 0x3f
 80023fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002400:	2b02      	cmp	r3, #2
 8002402:	d12d      	bne.n	8002460 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	212c      	movs	r1, #44	; 0x2c
 800240a:	fb01 f303 	mul.w	r3, r1, r3
 800240e:	4413      	add	r3, r2
 8002410:	335c      	adds	r3, #92	; 0x5c
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d120      	bne.n	8002460 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	212c      	movs	r1, #44	; 0x2c
 8002424:	fb01 f303 	mul.w	r3, r1, r3
 8002428:	4413      	add	r3, r2
 800242a:	3361      	adds	r3, #97	; 0x61
 800242c:	2203      	movs	r2, #3
 800242e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	015a      	lsls	r2, r3, #5
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4413      	add	r3, r2
 8002438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	0151      	lsls	r1, r2, #5
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	440a      	add	r2, r1
 8002446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800244a:	f043 0302 	orr.w	r3, r3, #2
 800244e:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	b2d2      	uxtb	r2, r2
 8002458:	4611      	mov	r1, r2
 800245a:	4618      	mov	r0, r3
 800245c:	f003 fd8b 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	015a      	lsls	r2, r3, #5
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	4413      	add	r3, r2
 8002468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800246c:	461a      	mov	r2, r3
 800246e:	2310      	movs	r3, #16
 8002470:	6093      	str	r3, [r2, #8]
}
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b088      	sub	sp, #32
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	460b      	mov	r3, r1
 8002484:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002490:	78fb      	ldrb	r3, [r7, #3]
 8002492:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	015a      	lsls	r2, r3, #5
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	4413      	add	r3, r2
 800249c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d119      	bne.n	80024de <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	015a      	lsls	r2, r3, #5
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	4413      	add	r3, r2
 80024b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024b6:	461a      	mov	r2, r3
 80024b8:	2304      	movs	r3, #4
 80024ba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	015a      	lsls	r2, r3, #5
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	4413      	add	r3, r2
 80024c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	0151      	lsls	r1, r2, #5
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	440a      	add	r2, r1
 80024d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024d6:	f043 0302 	orr.w	r3, r3, #2
 80024da:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80024dc:	e3ca      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 0320 	and.w	r3, r3, #32
 80024f0:	2b20      	cmp	r3, #32
 80024f2:	d13e      	bne.n	8002572 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	015a      	lsls	r2, r3, #5
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002500:	461a      	mov	r2, r3
 8002502:	2320      	movs	r3, #32
 8002504:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	212c      	movs	r1, #44	; 0x2c
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	4413      	add	r3, r2
 8002512:	333d      	adds	r3, #61	; 0x3d
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b01      	cmp	r3, #1
 8002518:	f040 83ac 	bne.w	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	212c      	movs	r1, #44	; 0x2c
 8002522:	fb01 f303 	mul.w	r3, r1, r3
 8002526:	4413      	add	r3, r2
 8002528:	333d      	adds	r3, #61	; 0x3d
 800252a:	2200      	movs	r2, #0
 800252c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	212c      	movs	r1, #44	; 0x2c
 8002534:	fb01 f303 	mul.w	r3, r1, r3
 8002538:	4413      	add	r3, r2
 800253a:	3360      	adds	r3, #96	; 0x60
 800253c:	2202      	movs	r2, #2
 800253e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	015a      	lsls	r2, r3, #5
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	4413      	add	r3, r2
 8002548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	0151      	lsls	r1, r2, #5
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	440a      	add	r2, r1
 8002556:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800255a:	f043 0302 	orr.w	r3, r3, #2
 800255e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f003 fd03 	bl	8005f76 <USB_HC_Halt>
}
 8002570:	e380      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	015a      	lsls	r2, r3, #5
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	4413      	add	r3, r2
 800257a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002588:	d122      	bne.n	80025d0 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	015a      	lsls	r2, r3, #5
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4413      	add	r3, r2
 8002592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	0151      	lsls	r1, r2, #5
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	440a      	add	r2, r1
 80025a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f003 fcde 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c6:	461a      	mov	r2, r3
 80025c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025cc:	6093      	str	r3, [r2, #8]
}
 80025ce:	e351      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	015a      	lsls	r2, r3, #5
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	4413      	add	r3, r2
 80025d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d150      	bne.n	8002688 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	212c      	movs	r1, #44	; 0x2c
 80025ec:	fb01 f303 	mul.w	r3, r1, r3
 80025f0:	4413      	add	r3, r2
 80025f2:	335c      	adds	r3, #92	; 0x5c
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	015a      	lsls	r2, r3, #5
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	4413      	add	r3, r2
 8002600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260a:	2b40      	cmp	r3, #64	; 0x40
 800260c:	d111      	bne.n	8002632 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	212c      	movs	r1, #44	; 0x2c
 8002614:	fb01 f303 	mul.w	r3, r1, r3
 8002618:	4413      	add	r3, r2
 800261a:	333d      	adds	r3, #61	; 0x3d
 800261c:	2201      	movs	r2, #1
 800261e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	015a      	lsls	r2, r3, #5
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	4413      	add	r3, r2
 8002628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262c:	461a      	mov	r2, r3
 800262e:	2340      	movs	r3, #64	; 0x40
 8002630:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	015a      	lsls	r2, r3, #5
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4413      	add	r3, r2
 800263a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	0151      	lsls	r1, r2, #5
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	440a      	add	r2, r1
 8002648:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800264c:	f043 0302 	orr.w	r3, r3, #2
 8002650:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	4611      	mov	r1, r2
 800265c:	4618      	mov	r0, r3
 800265e:	f003 fc8a 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	015a      	lsls	r2, r3, #5
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4413      	add	r3, r2
 800266a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800266e:	461a      	mov	r2, r3
 8002670:	2301      	movs	r3, #1
 8002672:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	212c      	movs	r1, #44	; 0x2c
 800267a:	fb01 f303 	mul.w	r3, r1, r3
 800267e:	4413      	add	r3, r2
 8002680:	3361      	adds	r3, #97	; 0x61
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]
}
 8002686:	e2f5      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	015a      	lsls	r2, r3, #5
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	4413      	add	r3, r2
 8002690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269a:	2b40      	cmp	r3, #64	; 0x40
 800269c:	d13c      	bne.n	8002718 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	212c      	movs	r1, #44	; 0x2c
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	3361      	adds	r3, #97	; 0x61
 80026ac:	2204      	movs	r2, #4
 80026ae:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	212c      	movs	r1, #44	; 0x2c
 80026b6:	fb01 f303 	mul.w	r3, r1, r3
 80026ba:	4413      	add	r3, r2
 80026bc:	333d      	adds	r3, #61	; 0x3d
 80026be:	2201      	movs	r2, #1
 80026c0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	212c      	movs	r1, #44	; 0x2c
 80026c8:	fb01 f303 	mul.w	r3, r1, r3
 80026cc:	4413      	add	r3, r2
 80026ce:	335c      	adds	r3, #92	; 0x5c
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	0151      	lsls	r1, r2, #5
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	440a      	add	r2, r1
 80026ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026ee:	f043 0302 	orr.w	r3, r3, #2
 80026f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	4611      	mov	r1, r2
 80026fe:	4618      	mov	r0, r3
 8002700:	f003 fc39 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	4413      	add	r3, r2
 800270c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002710:	461a      	mov	r2, r3
 8002712:	2340      	movs	r3, #64	; 0x40
 8002714:	6093      	str	r3, [r2, #8]
}
 8002716:	e2ad      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	4413      	add	r3, r2
 8002720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	2b08      	cmp	r3, #8
 800272c:	d12a      	bne.n	8002784 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	4413      	add	r3, r2
 8002736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800273a:	461a      	mov	r2, r3
 800273c:	2308      	movs	r3, #8
 800273e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	0151      	lsls	r1, r2, #5
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	440a      	add	r2, r1
 8002756:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800275a:	f043 0302 	orr.w	r3, r3, #2
 800275e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	4611      	mov	r1, r2
 800276a:	4618      	mov	r0, r3
 800276c:	f003 fc03 	bl	8005f76 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	212c      	movs	r1, #44	; 0x2c
 8002776:	fb01 f303 	mul.w	r3, r1, r3
 800277a:	4413      	add	r3, r2
 800277c:	3361      	adds	r3, #97	; 0x61
 800277e:	2205      	movs	r2, #5
 8002780:	701a      	strb	r2, [r3, #0]
}
 8002782:	e277      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	015a      	lsls	r2, r3, #5
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	4413      	add	r3, r2
 800278c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	2b10      	cmp	r3, #16
 8002798:	d150      	bne.n	800283c <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	212c      	movs	r1, #44	; 0x2c
 80027a0:	fb01 f303 	mul.w	r3, r1, r3
 80027a4:	4413      	add	r3, r2
 80027a6:	335c      	adds	r3, #92	; 0x5c
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	212c      	movs	r1, #44	; 0x2c
 80027b2:	fb01 f303 	mul.w	r3, r1, r3
 80027b6:	4413      	add	r3, r2
 80027b8:	3361      	adds	r3, #97	; 0x61
 80027ba:	2203      	movs	r2, #3
 80027bc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	212c      	movs	r1, #44	; 0x2c
 80027c4:	fb01 f303 	mul.w	r3, r1, r3
 80027c8:	4413      	add	r3, r2
 80027ca:	333d      	adds	r3, #61	; 0x3d
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d112      	bne.n	80027f8 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	212c      	movs	r1, #44	; 0x2c
 80027d8:	fb01 f303 	mul.w	r3, r1, r3
 80027dc:	4413      	add	r3, r2
 80027de:	333c      	adds	r3, #60	; 0x3c
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d108      	bne.n	80027f8 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	212c      	movs	r1, #44	; 0x2c
 80027ec:	fb01 f303 	mul.w	r3, r1, r3
 80027f0:	4413      	add	r3, r2
 80027f2:	333d      	adds	r3, #61	; 0x3d
 80027f4:	2201      	movs	r2, #1
 80027f6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	015a      	lsls	r2, r3, #5
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	4413      	add	r3, r2
 8002800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	0151      	lsls	r1, r2, #5
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	440a      	add	r2, r1
 800280e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002812:	f043 0302 	orr.w	r3, r3, #2
 8002816:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	4611      	mov	r1, r2
 8002822:	4618      	mov	r0, r3
 8002824:	f003 fba7 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	015a      	lsls	r2, r3, #5
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	4413      	add	r3, r2
 8002830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002834:	461a      	mov	r2, r3
 8002836:	2310      	movs	r3, #16
 8002838:	6093      	str	r3, [r2, #8]
}
 800283a:	e21b      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	4413      	add	r3, r2
 8002844:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284e:	2b80      	cmp	r3, #128	; 0x80
 8002850:	d174      	bne.n	800293c <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d121      	bne.n	800289e <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	212c      	movs	r1, #44	; 0x2c
 8002860:	fb01 f303 	mul.w	r3, r1, r3
 8002864:	4413      	add	r3, r2
 8002866:	3361      	adds	r3, #97	; 0x61
 8002868:	2206      	movs	r2, #6
 800286a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4413      	add	r3, r2
 8002874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	0151      	lsls	r1, r2, #5
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	440a      	add	r2, r1
 8002882:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002886:	f043 0302 	orr.w	r3, r3, #2
 800288a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	4611      	mov	r1, r2
 8002896:	4618      	mov	r0, r3
 8002898:	f003 fb6d 	bl	8005f76 <USB_HC_Halt>
 800289c:	e044      	b.n	8002928 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	212c      	movs	r1, #44	; 0x2c
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	4413      	add	r3, r2
 80028aa:	335c      	adds	r3, #92	; 0x5c
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	6879      	ldr	r1, [r7, #4]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	202c      	movs	r0, #44	; 0x2c
 80028b6:	fb00 f303 	mul.w	r3, r0, r3
 80028ba:	440b      	add	r3, r1
 80028bc:	335c      	adds	r3, #92	; 0x5c
 80028be:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	212c      	movs	r1, #44	; 0x2c
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	4413      	add	r3, r2
 80028cc:	335c      	adds	r3, #92	; 0x5c
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d920      	bls.n	8002916 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	212c      	movs	r1, #44	; 0x2c
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	4413      	add	r3, r2
 80028e0:	335c      	adds	r3, #92	; 0x5c
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	212c      	movs	r1, #44	; 0x2c
 80028ec:	fb01 f303 	mul.w	r3, r1, r3
 80028f0:	4413      	add	r3, r2
 80028f2:	3360      	adds	r3, #96	; 0x60
 80028f4:	2204      	movs	r2, #4
 80028f6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	b2d9      	uxtb	r1, r3
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	202c      	movs	r0, #44	; 0x2c
 8002902:	fb00 f303 	mul.w	r3, r0, r3
 8002906:	4413      	add	r3, r2
 8002908:	3360      	adds	r3, #96	; 0x60
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	461a      	mov	r2, r3
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f005 fcee 	bl	80082f0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002914:	e008      	b.n	8002928 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	212c      	movs	r1, #44	; 0x2c
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	3360      	adds	r3, #96	; 0x60
 8002924:	2202      	movs	r2, #2
 8002926:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	015a      	lsls	r2, r3, #5
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	4413      	add	r3, r2
 8002930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002934:	461a      	mov	r2, r3
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	6093      	str	r3, [r2, #8]
}
 800293a:	e19b      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	015a      	lsls	r2, r3, #5
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	4413      	add	r3, r2
 8002944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002952:	d134      	bne.n	80029be <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	015a      	lsls	r2, r3, #5
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	4413      	add	r3, r2
 800295c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	0151      	lsls	r1, r2, #5
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	440a      	add	r2, r1
 800296a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800296e:	f043 0302 	orr.w	r3, r3, #2
 8002972:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f003 faf9 	bl	8005f76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	015a      	lsls	r2, r3, #5
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	4413      	add	r3, r2
 800298c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002990:	461a      	mov	r2, r3
 8002992:	2310      	movs	r3, #16
 8002994:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	4413      	add	r3, r2
 800299e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029a2:	461a      	mov	r2, r3
 80029a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	212c      	movs	r1, #44	; 0x2c
 80029b0:	fb01 f303 	mul.w	r3, r1, r3
 80029b4:	4413      	add	r3, r2
 80029b6:	3361      	adds	r3, #97	; 0x61
 80029b8:	2208      	movs	r2, #8
 80029ba:	701a      	strb	r2, [r3, #0]
}
 80029bc:	e15a      	b.n	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	f040 814f 	bne.w	8002c74 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	015a      	lsls	r2, r3, #5
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4413      	add	r3, r2
 80029de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	0151      	lsls	r1, r2, #5
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	440a      	add	r2, r1
 80029ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029f0:	f023 0302 	bic.w	r3, r3, #2
 80029f4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	212c      	movs	r1, #44	; 0x2c
 80029fc:	fb01 f303 	mul.w	r3, r1, r3
 8002a00:	4413      	add	r3, r2
 8002a02:	3361      	adds	r3, #97	; 0x61
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d17d      	bne.n	8002b06 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	212c      	movs	r1, #44	; 0x2c
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	4413      	add	r3, r2
 8002a16:	3360      	adds	r3, #96	; 0x60
 8002a18:	2201      	movs	r2, #1
 8002a1a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	212c      	movs	r1, #44	; 0x2c
 8002a22:	fb01 f303 	mul.w	r3, r1, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	333f      	adds	r3, #63	; 0x3f
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d00a      	beq.n	8002a46 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	212c      	movs	r1, #44	; 0x2c
 8002a36:	fb01 f303 	mul.w	r3, r1, r3
 8002a3a:	4413      	add	r3, r2
 8002a3c:	333f      	adds	r3, #63	; 0x3f
 8002a3e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	f040 8100 	bne.w	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d113      	bne.n	8002a76 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	212c      	movs	r1, #44	; 0x2c
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	4413      	add	r3, r2
 8002a5a:	3355      	adds	r3, #85	; 0x55
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	f083 0301 	eor.w	r3, r3, #1
 8002a62:	b2d8      	uxtb	r0, r3
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	212c      	movs	r1, #44	; 0x2c
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	4413      	add	r3, r2
 8002a70:	3355      	adds	r3, #85	; 0x55
 8002a72:	4602      	mov	r2, r0
 8002a74:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	f040 80e3 	bne.w	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	212c      	movs	r1, #44	; 0x2c
 8002a86:	fb01 f303 	mul.w	r3, r1, r3
 8002a8a:	4413      	add	r3, r2
 8002a8c:	334c      	adds	r3, #76	; 0x4c
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80d8 	beq.w	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	212c      	movs	r1, #44	; 0x2c
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	334c      	adds	r3, #76	; 0x4c
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	697a      	ldr	r2, [r7, #20]
 8002aaa:	202c      	movs	r0, #44	; 0x2c
 8002aac:	fb00 f202 	mul.w	r2, r0, r2
 8002ab0:	440a      	add	r2, r1
 8002ab2:	3240      	adds	r2, #64	; 0x40
 8002ab4:	8812      	ldrh	r2, [r2, #0]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	202c      	movs	r0, #44	; 0x2c
 8002ac0:	fb00 f202 	mul.w	r2, r0, r2
 8002ac4:	440a      	add	r2, r1
 8002ac6:	3240      	adds	r2, #64	; 0x40
 8002ac8:	8812      	ldrh	r2, [r2, #0]
 8002aca:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 80b5 	beq.w	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	212c      	movs	r1, #44	; 0x2c
 8002ae2:	fb01 f303 	mul.w	r3, r1, r3
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3355      	adds	r3, #85	; 0x55
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	f083 0301 	eor.w	r3, r3, #1
 8002af0:	b2d8      	uxtb	r0, r3
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	212c      	movs	r1, #44	; 0x2c
 8002af8:	fb01 f303 	mul.w	r3, r1, r3
 8002afc:	4413      	add	r3, r2
 8002afe:	3355      	adds	r3, #85	; 0x55
 8002b00:	4602      	mov	r2, r0
 8002b02:	701a      	strb	r2, [r3, #0]
 8002b04:	e09f      	b.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	212c      	movs	r1, #44	; 0x2c
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	3361      	adds	r3, #97	; 0x61
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d109      	bne.n	8002b2e <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	212c      	movs	r1, #44	; 0x2c
 8002b20:	fb01 f303 	mul.w	r3, r1, r3
 8002b24:	4413      	add	r3, r2
 8002b26:	3360      	adds	r3, #96	; 0x60
 8002b28:	2202      	movs	r2, #2
 8002b2a:	701a      	strb	r2, [r3, #0]
 8002b2c:	e08b      	b.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	212c      	movs	r1, #44	; 0x2c
 8002b34:	fb01 f303 	mul.w	r3, r1, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	3361      	adds	r3, #97	; 0x61
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d109      	bne.n	8002b56 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	212c      	movs	r1, #44	; 0x2c
 8002b48:	fb01 f303 	mul.w	r3, r1, r3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3360      	adds	r3, #96	; 0x60
 8002b50:	2202      	movs	r2, #2
 8002b52:	701a      	strb	r2, [r3, #0]
 8002b54:	e077      	b.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	212c      	movs	r1, #44	; 0x2c
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	3361      	adds	r3, #97	; 0x61
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b05      	cmp	r3, #5
 8002b68:	d109      	bne.n	8002b7e <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	212c      	movs	r1, #44	; 0x2c
 8002b70:	fb01 f303 	mul.w	r3, r1, r3
 8002b74:	4413      	add	r3, r2
 8002b76:	3360      	adds	r3, #96	; 0x60
 8002b78:	2205      	movs	r2, #5
 8002b7a:	701a      	strb	r2, [r3, #0]
 8002b7c:	e063      	b.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	212c      	movs	r1, #44	; 0x2c
 8002b84:	fb01 f303 	mul.w	r3, r1, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	3361      	adds	r3, #97	; 0x61
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b06      	cmp	r3, #6
 8002b90:	d009      	beq.n	8002ba6 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	212c      	movs	r1, #44	; 0x2c
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3361      	adds	r3, #97	; 0x61
 8002ba0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d14f      	bne.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	212c      	movs	r1, #44	; 0x2c
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	335c      	adds	r3, #92	; 0x5c
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	1c5a      	adds	r2, r3, #1
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	202c      	movs	r0, #44	; 0x2c
 8002bbe:	fb00 f303 	mul.w	r3, r0, r3
 8002bc2:	440b      	add	r3, r1
 8002bc4:	335c      	adds	r3, #92	; 0x5c
 8002bc6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	212c      	movs	r1, #44	; 0x2c
 8002bce:	fb01 f303 	mul.w	r3, r1, r3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	335c      	adds	r3, #92	; 0x5c
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d912      	bls.n	8002c02 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	212c      	movs	r1, #44	; 0x2c
 8002be2:	fb01 f303 	mul.w	r3, r1, r3
 8002be6:	4413      	add	r3, r2
 8002be8:	335c      	adds	r3, #92	; 0x5c
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	212c      	movs	r1, #44	; 0x2c
 8002bf4:	fb01 f303 	mul.w	r3, r1, r3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	3360      	adds	r3, #96	; 0x60
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e021      	b.n	8002c46 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	212c      	movs	r1, #44	; 0x2c
 8002c08:	fb01 f303 	mul.w	r3, r1, r3
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3360      	adds	r3, #96	; 0x60
 8002c10:	2202      	movs	r2, #2
 8002c12:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	015a      	lsls	r2, r3, #5
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c2a:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c32:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	015a      	lsls	r2, r3, #5
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c40:	461a      	mov	r2, r3
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	015a      	lsls	r2, r3, #5
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c52:	461a      	mov	r2, r3
 8002c54:	2302      	movs	r3, #2
 8002c56:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	b2d9      	uxtb	r1, r3
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	202c      	movs	r0, #44	; 0x2c
 8002c62:	fb00 f303 	mul.w	r3, r0, r3
 8002c66:	4413      	add	r3, r2
 8002c68:	3360      	adds	r3, #96	; 0x60
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f005 fb3e 	bl	80082f0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002c74:	bf00      	nop
 8002c76:	3720      	adds	r7, #32
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08a      	sub	sp, #40	; 0x28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	f003 030f 	and.w	r3, r3, #15
 8002c9c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	0c5b      	lsrs	r3, r3, #17
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	091b      	lsrs	r3, r3, #4
 8002cac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cb0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d004      	beq.n	8002cc2 <HCD_RXQLVL_IRQHandler+0x46>
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	f000 80a9 	beq.w	8002e12 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002cc0:	e0aa      	b.n	8002e18 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 80a6 	beq.w	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	212c      	movs	r1, #44	; 0x2c
 8002cd0:	fb01 f303 	mul.w	r3, r1, r3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3344      	adds	r3, #68	; 0x44
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 809b 	beq.w	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	212c      	movs	r1, #44	; 0x2c
 8002ce6:	fb01 f303 	mul.w	r3, r1, r3
 8002cea:	4413      	add	r3, r2
 8002cec:	3350      	adds	r3, #80	; 0x50
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	441a      	add	r2, r3
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	202c      	movs	r0, #44	; 0x2c
 8002cfa:	fb00 f303 	mul.w	r3, r0, r3
 8002cfe:	440b      	add	r3, r1
 8002d00:	334c      	adds	r3, #76	; 0x4c
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d87a      	bhi.n	8002dfe <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	212c      	movs	r1, #44	; 0x2c
 8002d12:	fb01 f303 	mul.w	r3, r1, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	3344      	adds	r3, #68	; 0x44
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	b292      	uxth	r2, r2
 8002d20:	4619      	mov	r1, r3
 8002d22:	f002 fca1 	bl	8005668 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	212c      	movs	r1, #44	; 0x2c
 8002d2c:	fb01 f303 	mul.w	r3, r1, r3
 8002d30:	4413      	add	r3, r2
 8002d32:	3344      	adds	r3, #68	; 0x44
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	441a      	add	r2, r3
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	202c      	movs	r0, #44	; 0x2c
 8002d40:	fb00 f303 	mul.w	r3, r0, r3
 8002d44:	440b      	add	r3, r1
 8002d46:	3344      	adds	r3, #68	; 0x44
 8002d48:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	212c      	movs	r1, #44	; 0x2c
 8002d50:	fb01 f303 	mul.w	r3, r1, r3
 8002d54:	4413      	add	r3, r2
 8002d56:	3350      	adds	r3, #80	; 0x50
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	441a      	add	r2, r3
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	202c      	movs	r0, #44	; 0x2c
 8002d64:	fb00 f303 	mul.w	r3, r0, r3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3350      	adds	r3, #80	; 0x50
 8002d6c:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	015a      	lsls	r2, r3, #5
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	0cdb      	lsrs	r3, r3, #19
 8002d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d82:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	212c      	movs	r1, #44	; 0x2c
 8002d8a:	fb01 f303 	mul.w	r3, r1, r3
 8002d8e:	4413      	add	r3, r2
 8002d90:	3340      	adds	r3, #64	; 0x40
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d13c      	bne.n	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d039      	beq.n	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	015a      	lsls	r2, r3, #5
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	4413      	add	r3, r2
 8002daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002db8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dc0:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	015a      	lsls	r2, r3, #5
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	4413      	add	r3, r2
 8002dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dce:	461a      	mov	r2, r3
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	212c      	movs	r1, #44	; 0x2c
 8002dda:	fb01 f303 	mul.w	r3, r1, r3
 8002dde:	4413      	add	r3, r2
 8002de0:	3354      	adds	r3, #84	; 0x54
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	f083 0301 	eor.w	r3, r3, #1
 8002de8:	b2d8      	uxtb	r0, r3
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	212c      	movs	r1, #44	; 0x2c
 8002df0:	fb01 f303 	mul.w	r3, r1, r3
 8002df4:	4413      	add	r3, r2
 8002df6:	3354      	adds	r3, #84	; 0x54
 8002df8:	4602      	mov	r2, r0
 8002dfa:	701a      	strb	r2, [r3, #0]
      break;
 8002dfc:	e00b      	b.n	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	212c      	movs	r1, #44	; 0x2c
 8002e04:	fb01 f303 	mul.w	r3, r1, r3
 8002e08:	4413      	add	r3, r2
 8002e0a:	3360      	adds	r3, #96	; 0x60
 8002e0c:	2204      	movs	r2, #4
 8002e0e:	701a      	strb	r2, [r3, #0]
      break;
 8002e10:	e001      	b.n	8002e16 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002e16:	bf00      	nop
  }
}
 8002e18:	bf00      	nop
 8002e1a:	3728      	adds	r7, #40	; 0x28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002e4c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d10b      	bne.n	8002e70 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d102      	bne.n	8002e68 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f005 fa28 	bl	80082b8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f043 0302 	orr.w	r3, r3, #2
 8002e6e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d132      	bne.n	8002ee0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f043 0308 	orr.w	r3, r3, #8
 8002e80:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d126      	bne.n	8002eda <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d113      	bne.n	8002ebc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002e9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e9e:	d106      	bne.n	8002eae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2102      	movs	r1, #2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f002 fd3e 	bl	8005928 <USB_InitFSLSPClkSel>
 8002eac:	e011      	b.n	8002ed2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f002 fd37 	bl	8005928 <USB_InitFSLSPClkSel>
 8002eba:	e00a      	b.n	8002ed2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d106      	bne.n	8002ed2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002eca:	461a      	mov	r2, r3
 8002ecc:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002ed0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f005 fa1a 	bl	800830c <HAL_HCD_PortEnabled_Callback>
 8002ed8:	e002      	b.n	8002ee0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f005 fa24 	bl	8008328 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	d103      	bne.n	8002ef2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f043 0320 	orr.w	r3, r3, #32
 8002ef0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ef8:	461a      	mov	r2, r3
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	6013      	str	r3, [r2, #0]
}
 8002efe:	bf00      	nop
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e12b      	b.n	8003172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d106      	bne.n	8002f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fd fd4c 	bl	80009cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2224      	movs	r2, #36	; 0x24
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0201 	bic.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f6c:	f002 f84e 	bl	800500c <HAL_RCC_GetPCLK1Freq>
 8002f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	4a81      	ldr	r2, [pc, #516]	; (800317c <HAL_I2C_Init+0x274>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d807      	bhi.n	8002f8c <HAL_I2C_Init+0x84>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4a80      	ldr	r2, [pc, #512]	; (8003180 <HAL_I2C_Init+0x278>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	bf94      	ite	ls
 8002f84:	2301      	movls	r3, #1
 8002f86:	2300      	movhi	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	e006      	b.n	8002f9a <HAL_I2C_Init+0x92>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4a7d      	ldr	r2, [pc, #500]	; (8003184 <HAL_I2C_Init+0x27c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	bf94      	ite	ls
 8002f94:	2301      	movls	r3, #1
 8002f96:	2300      	movhi	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e0e7      	b.n	8003172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	4a78      	ldr	r2, [pc, #480]	; (8003188 <HAL_I2C_Init+0x280>)
 8002fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002faa:	0c9b      	lsrs	r3, r3, #18
 8002fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	4a6a      	ldr	r2, [pc, #424]	; (800317c <HAL_I2C_Init+0x274>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d802      	bhi.n	8002fdc <HAL_I2C_Init+0xd4>
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	e009      	b.n	8002ff0 <HAL_I2C_Init+0xe8>
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fe2:	fb02 f303 	mul.w	r3, r2, r3
 8002fe6:	4a69      	ldr	r2, [pc, #420]	; (800318c <HAL_I2C_Init+0x284>)
 8002fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fec:	099b      	lsrs	r3, r3, #6
 8002fee:	3301      	adds	r3, #1
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	495c      	ldr	r1, [pc, #368]	; (800317c <HAL_I2C_Init+0x274>)
 800300c:	428b      	cmp	r3, r1
 800300e:	d819      	bhi.n	8003044 <HAL_I2C_Init+0x13c>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1e59      	subs	r1, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	fbb1 f3f3 	udiv	r3, r1, r3
 800301e:	1c59      	adds	r1, r3, #1
 8003020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003024:	400b      	ands	r3, r1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_I2C_Init+0x138>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1e59      	subs	r1, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fbb1 f3f3 	udiv	r3, r1, r3
 8003038:	3301      	adds	r3, #1
 800303a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800303e:	e051      	b.n	80030e4 <HAL_I2C_Init+0x1dc>
 8003040:	2304      	movs	r3, #4
 8003042:	e04f      	b.n	80030e4 <HAL_I2C_Init+0x1dc>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d111      	bne.n	8003070 <HAL_I2C_Init+0x168>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1e58      	subs	r0, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6859      	ldr	r1, [r3, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	440b      	add	r3, r1
 800305a:	fbb0 f3f3 	udiv	r3, r0, r3
 800305e:	3301      	adds	r3, #1
 8003060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e012      	b.n	8003096 <HAL_I2C_Init+0x18e>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	1e58      	subs	r0, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6859      	ldr	r1, [r3, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	0099      	lsls	r1, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	fbb0 f3f3 	udiv	r3, r0, r3
 8003086:	3301      	adds	r3, #1
 8003088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308c:	2b00      	cmp	r3, #0
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_I2C_Init+0x196>
 800309a:	2301      	movs	r3, #1
 800309c:	e022      	b.n	80030e4 <HAL_I2C_Init+0x1dc>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10e      	bne.n	80030c4 <HAL_I2C_Init+0x1bc>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1e58      	subs	r0, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6859      	ldr	r1, [r3, #4]
 80030ae:	460b      	mov	r3, r1
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	440b      	add	r3, r1
 80030b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80030b8:	3301      	adds	r3, #1
 80030ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030c2:	e00f      	b.n	80030e4 <HAL_I2C_Init+0x1dc>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	1e58      	subs	r0, r3, #1
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6859      	ldr	r1, [r3, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	0099      	lsls	r1, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030da:	3301      	adds	r3, #1
 80030dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	6809      	ldr	r1, [r1, #0]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69da      	ldr	r2, [r3, #28]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6911      	ldr	r1, [r2, #16]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	68d2      	ldr	r2, [r2, #12]
 800311e:	4311      	orrs	r1, r2
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	430b      	orrs	r3, r1
 8003126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	431a      	orrs	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	000186a0 	.word	0x000186a0
 8003180:	001e847f 	.word	0x001e847f
 8003184:	003d08ff 	.word	0x003d08ff
 8003188:	431bde83 	.word	0x431bde83
 800318c:	10624dd3 	.word	0x10624dd3

08003190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af02      	add	r7, sp, #8
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	461a      	mov	r2, r3
 800319c:	460b      	mov	r3, r1
 800319e:	817b      	strh	r3, [r7, #10]
 80031a0:	4613      	mov	r3, r2
 80031a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031a4:	f7fd fe2e 	bl	8000e04 <HAL_GetTick>
 80031a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b20      	cmp	r3, #32
 80031b4:	f040 80e0 	bne.w	8003378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	2319      	movs	r3, #25
 80031be:	2201      	movs	r2, #1
 80031c0:	4970      	ldr	r1, [pc, #448]	; (8003384 <HAL_I2C_Master_Transmit+0x1f4>)
 80031c2:	68f8      	ldr	r0, [r7, #12]
 80031c4:	f000 fc58 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031ce:	2302      	movs	r3, #2
 80031d0:	e0d3      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_I2C_Master_Transmit+0x50>
 80031dc:	2302      	movs	r3, #2
 80031de:	e0cc      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d007      	beq.n	8003206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 0201 	orr.w	r2, r2, #1
 8003204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2221      	movs	r2, #33	; 0x21
 800321a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2210      	movs	r2, #16
 8003222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	893a      	ldrh	r2, [r7, #8]
 8003236:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	4a50      	ldr	r2, [pc, #320]	; (8003388 <HAL_I2C_Master_Transmit+0x1f8>)
 8003246:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003248:	8979      	ldrh	r1, [r7, #10]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	6a3a      	ldr	r2, [r7, #32]
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fac2 	bl	80037d8 <I2C_MasterRequestWrite>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e08d      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800325e:	2300      	movs	r3, #0
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003274:	e066      	b.n	8003344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	6a39      	ldr	r1, [r7, #32]
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fcd2 	bl	8003c24 <I2C_WaitOnTXEFlagUntilTimeout>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00d      	beq.n	80032a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	2b04      	cmp	r3, #4
 800328c:	d107      	bne.n	800329e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800329c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e06b      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	781a      	ldrb	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d11b      	bne.n	8003318 <HAL_I2C_Master_Transmit+0x188>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d017      	beq.n	8003318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	781a      	ldrb	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003302:	b29b      	uxth	r3, r3
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003310:	3b01      	subs	r3, #1
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	6a39      	ldr	r1, [r7, #32]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fcc2 	bl	8003ca6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00d      	beq.n	8003344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332c:	2b04      	cmp	r3, #4
 800332e:	d107      	bne.n	8003340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800333e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e01a      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003348:	2b00      	cmp	r3, #0
 800334a:	d194      	bne.n	8003276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003374:	2300      	movs	r3, #0
 8003376:	e000      	b.n	800337a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003378:	2302      	movs	r3, #2
  }
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	00100002 	.word	0x00100002
 8003388:	ffff0000 	.word	0xffff0000

0800338c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b08c      	sub	sp, #48	; 0x30
 8003390:	af02      	add	r7, sp, #8
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	607a      	str	r2, [r7, #4]
 8003396:	461a      	mov	r2, r3
 8003398:	460b      	mov	r3, r1
 800339a:	817b      	strh	r3, [r7, #10]
 800339c:	4613      	mov	r3, r2
 800339e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033a0:	f7fd fd30 	bl	8000e04 <HAL_GetTick>
 80033a4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	f040 820b 	bne.w	80037ca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	2319      	movs	r3, #25
 80033ba:	2201      	movs	r2, #1
 80033bc:	497c      	ldr	r1, [pc, #496]	; (80035b0 <HAL_I2C_Master_Receive+0x224>)
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fb5a 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80033ca:	2302      	movs	r3, #2
 80033cc:	e1fe      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_I2C_Master_Receive+0x50>
 80033d8:	2302      	movs	r3, #2
 80033da:	e1f7      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d007      	beq.n	8003402 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003410:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2222      	movs	r2, #34	; 0x22
 8003416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2210      	movs	r2, #16
 800341e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	893a      	ldrh	r2, [r7, #8]
 8003432:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	4a5c      	ldr	r2, [pc, #368]	; (80035b4 <HAL_I2C_Master_Receive+0x228>)
 8003442:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003444:	8979      	ldrh	r1, [r7, #10]
 8003446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 fa46 	bl	80038dc <I2C_MasterRequestRead>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e1b8      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345e:	2b00      	cmp	r3, #0
 8003460:	d113      	bne.n	800348a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003462:	2300      	movs	r3, #0
 8003464:	623b      	str	r3, [r7, #32]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	623b      	str	r3, [r7, #32]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	623b      	str	r3, [r7, #32]
 8003476:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	e18c      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348e:	2b01      	cmp	r3, #1
 8003490:	d11b      	bne.n	80034ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	e16c      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d11b      	bne.n	800350a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	61bb      	str	r3, [r7, #24]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	61bb      	str	r3, [r7, #24]
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	e14c      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003518:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003530:	e138      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003536:	2b03      	cmp	r3, #3
 8003538:	f200 80f1 	bhi.w	800371e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003540:	2b01      	cmp	r3, #1
 8003542:	d123      	bne.n	800358c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 fbed 	bl	8003d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e139      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	b2d2      	uxtb	r2, r2
 8003564:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003574:	3b01      	subs	r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	855a      	strh	r2, [r3, #42]	; 0x2a
 800358a:	e10b      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	2b02      	cmp	r3, #2
 8003592:	d14e      	bne.n	8003632 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003596:	9300      	str	r3, [sp, #0]
 8003598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359a:	2200      	movs	r2, #0
 800359c:	4906      	ldr	r1, [pc, #24]	; (80035b8 <HAL_I2C_Master_Receive+0x22c>)
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 fa6a 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e10e      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
 80035ae:	bf00      	nop
 80035b0:	00100002 	.word	0x00100002
 80035b4:	ffff0000 	.word	0xffff0000
 80035b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	b2d2      	uxtb	r2, r2
 80035d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003630:	e0b8      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003638:	2200      	movs	r2, #0
 800363a:	4966      	ldr	r1, [pc, #408]	; (80037d4 <HAL_I2C_Master_Receive+0x448>)
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 fa1b 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0bf      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800365a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691a      	ldr	r2, [r3, #16]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	b2d2      	uxtb	r2, r2
 8003668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003694:	2200      	movs	r2, #0
 8003696:	494f      	ldr	r1, [pc, #316]	; (80037d4 <HAL_I2C_Master_Receive+0x448>)
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f9ed 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e091      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	691a      	ldr	r2, [r3, #16]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	1c5a      	adds	r2, r3, #1
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	b2d2      	uxtb	r2, r2
 80036f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003712:	b29b      	uxth	r3, r3
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800371c:	e042      	b.n	80037a4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800371e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003720:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 fb00 	bl	8003d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e04c      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	691a      	ldr	r2, [r3, #16]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374e:	3b01      	subs	r3, #1
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375a:	b29b      	uxth	r3, r3
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b04      	cmp	r3, #4
 8003770:	d118      	bne.n	80037a4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	691a      	ldr	r2, [r3, #16]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379a:	b29b      	uxth	r3, r3
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f47f aec2 	bne.w	8003532 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2220      	movs	r2, #32
 80037b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e000      	b.n	80037cc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80037ca:	2302      	movs	r3, #2
  }
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3728      	adds	r7, #40	; 0x28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	00010004 	.word	0x00010004

080037d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af02      	add	r7, sp, #8
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	607a      	str	r2, [r7, #4]
 80037e2:	603b      	str	r3, [r7, #0]
 80037e4:	460b      	mov	r3, r1
 80037e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d006      	beq.n	8003802 <I2C_MasterRequestWrite+0x2a>
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d003      	beq.n	8003802 <I2C_MasterRequestWrite+0x2a>
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003800:	d108      	bne.n	8003814 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	e00b      	b.n	800382c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003818:	2b12      	cmp	r3, #18
 800381a:	d107      	bne.n	800382c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800382a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f91d 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00d      	beq.n	8003860 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003852:	d103      	bne.n	800385c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800385a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e035      	b.n	80038cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003868:	d108      	bne.n	800387c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800386a:	897b      	ldrh	r3, [r7, #10]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003878:	611a      	str	r2, [r3, #16]
 800387a:	e01b      	b.n	80038b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800387c:	897b      	ldrh	r3, [r7, #10]
 800387e:	11db      	asrs	r3, r3, #7
 8003880:	b2db      	uxtb	r3, r3
 8003882:	f003 0306 	and.w	r3, r3, #6
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f063 030f 	orn	r3, r3, #15
 800388c:	b2da      	uxtb	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	490e      	ldr	r1, [pc, #56]	; (80038d4 <I2C_MasterRequestWrite+0xfc>)
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 f943 	bl	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e010      	b.n	80038cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038aa:	897b      	ldrh	r3, [r7, #10]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	4907      	ldr	r1, [pc, #28]	; (80038d8 <I2C_MasterRequestWrite+0x100>)
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f933 	bl	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	00010008 	.word	0x00010008
 80038d8:	00010002 	.word	0x00010002

080038dc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	607a      	str	r2, [r7, #4]
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	460b      	mov	r3, r1
 80038ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003900:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b08      	cmp	r3, #8
 8003906:	d006      	beq.n	8003916 <I2C_MasterRequestRead+0x3a>
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d003      	beq.n	8003916 <I2C_MasterRequestRead+0x3a>
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003914:	d108      	bne.n	8003928 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	e00b      	b.n	8003940 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392c:	2b11      	cmp	r3, #17
 800392e:	d107      	bne.n	8003940 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800393e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f893 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00d      	beq.n	8003974 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003966:	d103      	bne.n	8003970 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800396e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e079      	b.n	8003a68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800397c:	d108      	bne.n	8003990 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800397e:	897b      	ldrh	r3, [r7, #10]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	f043 0301 	orr.w	r3, r3, #1
 8003986:	b2da      	uxtb	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	611a      	str	r2, [r3, #16]
 800398e:	e05f      	b.n	8003a50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003990:	897b      	ldrh	r3, [r7, #10]
 8003992:	11db      	asrs	r3, r3, #7
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f003 0306 	and.w	r3, r3, #6
 800399a:	b2db      	uxtb	r3, r3
 800399c:	f063 030f 	orn	r3, r3, #15
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	4930      	ldr	r1, [pc, #192]	; (8003a70 <I2C_MasterRequestRead+0x194>)
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 f8b9 	bl	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e054      	b.n	8003a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039be:	897b      	ldrh	r3, [r7, #10]
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	4929      	ldr	r1, [pc, #164]	; (8003a74 <I2C_MasterRequestRead+0x198>)
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 f8a9 	bl	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e044      	b.n	8003a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039de:	2300      	movs	r3, #0
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	613b      	str	r3, [r7, #16]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 f831 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00d      	beq.n	8003a38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a2a:	d103      	bne.n	8003a34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a32:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e017      	b.n	8003a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003a38:	897b      	ldrh	r3, [r7, #10]
 8003a3a:	11db      	asrs	r3, r3, #7
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	f003 0306 	and.w	r3, r3, #6
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	f063 030e 	orn	r3, r3, #14
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	4907      	ldr	r1, [pc, #28]	; (8003a74 <I2C_MasterRequestRead+0x198>)
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f865 	bl	8003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	00010008 	.word	0x00010008
 8003a74:	00010002 	.word	0x00010002

08003a78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	603b      	str	r3, [r7, #0]
 8003a84:	4613      	mov	r3, r2
 8003a86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a88:	e025      	b.n	8003ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d021      	beq.n	8003ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7fd f9b7 	bl	8000e04 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d116      	bne.n	8003ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	f043 0220 	orr.w	r2, r3, #32
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e023      	b.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	0c1b      	lsrs	r3, r3, #16
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d10d      	bne.n	8003afc <I2C_WaitOnFlagUntilTimeout+0x84>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4013      	ands	r3, r2
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	bf0c      	ite	eq
 8003af2:	2301      	moveq	r3, #1
 8003af4:	2300      	movne	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	e00c      	b.n	8003b16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	43da      	mvns	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	4013      	ands	r3, r2
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bf0c      	ite	eq
 8003b0e:	2301      	moveq	r3, #1
 8003b10:	2300      	movne	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	461a      	mov	r2, r3
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d0b6      	beq.n	8003a8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
 8003b32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b34:	e051      	b.n	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b44:	d123      	bne.n	8003b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	f043 0204 	orr.w	r2, r3, #4
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e046      	b.n	8003c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d021      	beq.n	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b96:	f7fd f935 	bl	8000e04 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d302      	bcc.n	8003bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d116      	bne.n	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	f043 0220 	orr.w	r2, r3, #32
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e020      	b.n	8003c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	0c1b      	lsrs	r3, r3, #16
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10c      	bne.n	8003bfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	43da      	mvns	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	bf14      	ite	ne
 8003bf6:	2301      	movne	r3, #1
 8003bf8:	2300      	moveq	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	e00b      	b.n	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	43da      	mvns	r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf14      	ite	ne
 8003c10:	2301      	movne	r3, #1
 8003c12:	2300      	moveq	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d18d      	bne.n	8003b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c30:	e02d      	b.n	8003c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f8ce 	bl	8003dd4 <I2C_IsAcknowledgeFailed>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e02d      	b.n	8003c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d021      	beq.n	8003c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fd f8db 	bl	8000e04 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d116      	bne.n	8003c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f043 0220 	orr.w	r2, r3, #32
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e007      	b.n	8003c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c98:	2b80      	cmp	r3, #128	; 0x80
 8003c9a:	d1ca      	bne.n	8003c32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b084      	sub	sp, #16
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	60f8      	str	r0, [r7, #12]
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cb2:	e02d      	b.n	8003d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f88d 	bl	8003dd4 <I2C_IsAcknowledgeFailed>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e02d      	b.n	8003d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cca:	d021      	beq.n	8003d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ccc:	f7fd f89a 	bl	8000e04 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	68ba      	ldr	r2, [r7, #8]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d302      	bcc.n	8003ce2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d116      	bne.n	8003d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	f043 0220 	orr.w	r2, r3, #32
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e007      	b.n	8003d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d1ca      	bne.n	8003cb4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d34:	e042      	b.n	8003dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	f003 0310 	and.w	r3, r3, #16
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d119      	bne.n	8003d78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f06f 0210 	mvn.w	r2, #16
 8003d4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e029      	b.n	8003dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d78:	f7fd f844 	bl	8000e04 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d302      	bcc.n	8003d8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d116      	bne.n	8003dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da8:	f043 0220 	orr.w	r2, r3, #32
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e007      	b.n	8003dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc6:	2b40      	cmp	r3, #64	; 0x40
 8003dc8:	d1b5      	bne.n	8003d36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dea:	d11b      	bne.n	8003e24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003df4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e10:	f043 0204 	orr.w	r2, r3, #4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e000      	b.n	8003e26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
	...

08003e34 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e128      	b.n	8004098 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a90      	ldr	r2, [pc, #576]	; (80040a0 <HAL_I2S_Init+0x26c>)
 8003e5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7fc fdfb 	bl	8000a5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6812      	ldr	r2, [r2, #0]
 8003e78:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e7c:	f023 030f 	bic.w	r3, r3, #15
 8003e80:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2202      	movs	r2, #2
 8003e88:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d060      	beq.n	8003f54 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d102      	bne.n	8003ea0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003e9a:	2310      	movs	r3, #16
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	e001      	b.n	8003ea4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003ea0:	2320      	movs	r3, #32
 8003ea2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	d802      	bhi.n	8003eb2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003eb2:	2001      	movs	r0, #1
 8003eb4:	f001 f9a0 	bl	80051f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003eb8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ec2:	d125      	bne.n	8003f10 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d010      	beq.n	8003eee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	461a      	mov	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee8:	3305      	adds	r3, #5
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	e01f      	b.n	8003f2e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	00db      	lsls	r3, r3, #3
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ef8:	4613      	mov	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4413      	add	r3, r2
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	461a      	mov	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	3305      	adds	r3, #5
 8003f0c:	613b      	str	r3, [r7, #16]
 8003f0e:	e00e      	b.n	8003f2e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f18:	4613      	mov	r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	461a      	mov	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2a:	3305      	adds	r3, #5
 8003f2c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4a5c      	ldr	r2, [pc, #368]	; (80040a4 <HAL_I2S_Init+0x270>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	08db      	lsrs	r3, r3, #3
 8003f38:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	021b      	lsls	r3, r3, #8
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	e003      	b.n	8003f5c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003f54:	2302      	movs	r3, #2
 8003f56:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d902      	bls.n	8003f68 <HAL_I2S_Init+0x134>
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	2bff      	cmp	r3, #255	; 0xff
 8003f66:	d907      	bls.n	8003f78 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6c:	f043 0210 	orr.w	r2, r3, #16
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e08f      	b.n	8004098 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	ea42 0103 	orr.w	r1, r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	69fa      	ldr	r2, [r7, #28]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003f96:	f023 030f 	bic.w	r3, r3, #15
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6851      	ldr	r1, [r2, #4]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	6892      	ldr	r2, [r2, #8]
 8003fa2:	4311      	orrs	r1, r2
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	68d2      	ldr	r2, [r2, #12]
 8003fa8:	4311      	orrs	r1, r2
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	6992      	ldr	r2, [r2, #24]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d161      	bne.n	8004088 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a38      	ldr	r2, [pc, #224]	; (80040a8 <HAL_I2S_Init+0x274>)
 8003fc8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a37      	ldr	r2, [pc, #220]	; (80040ac <HAL_I2S_Init+0x278>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d101      	bne.n	8003fd8 <HAL_I2S_Init+0x1a4>
 8003fd4:	4b36      	ldr	r3, [pc, #216]	; (80040b0 <HAL_I2S_Init+0x27c>)
 8003fd6:	e001      	b.n	8003fdc <HAL_I2S_Init+0x1a8>
 8003fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6812      	ldr	r2, [r2, #0]
 8003fe2:	4932      	ldr	r1, [pc, #200]	; (80040ac <HAL_I2S_Init+0x278>)
 8003fe4:	428a      	cmp	r2, r1
 8003fe6:	d101      	bne.n	8003fec <HAL_I2S_Init+0x1b8>
 8003fe8:	4a31      	ldr	r2, [pc, #196]	; (80040b0 <HAL_I2S_Init+0x27c>)
 8003fea:	e001      	b.n	8003ff0 <HAL_I2S_Init+0x1bc>
 8003fec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003ff0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003ff4:	f023 030f 	bic.w	r3, r3, #15
 8003ff8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a2b      	ldr	r2, [pc, #172]	; (80040ac <HAL_I2S_Init+0x278>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d101      	bne.n	8004008 <HAL_I2S_Init+0x1d4>
 8004004:	4b2a      	ldr	r3, [pc, #168]	; (80040b0 <HAL_I2S_Init+0x27c>)
 8004006:	e001      	b.n	800400c <HAL_I2S_Init+0x1d8>
 8004008:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800400c:	2202      	movs	r2, #2
 800400e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a25      	ldr	r2, [pc, #148]	; (80040ac <HAL_I2S_Init+0x278>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d101      	bne.n	800401e <HAL_I2S_Init+0x1ea>
 800401a:	4b25      	ldr	r3, [pc, #148]	; (80040b0 <HAL_I2S_Init+0x27c>)
 800401c:	e001      	b.n	8004022 <HAL_I2S_Init+0x1ee>
 800401e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800402e:	d003      	beq.n	8004038 <HAL_I2S_Init+0x204>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d103      	bne.n	8004040 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004038:	f44f 7380 	mov.w	r3, #256	; 0x100
 800403c:	613b      	str	r3, [r7, #16]
 800403e:	e001      	b.n	8004044 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800404e:	4313      	orrs	r3, r2
 8004050:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004058:	4313      	orrs	r3, r2
 800405a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004062:	4313      	orrs	r3, r2
 8004064:	b29a      	uxth	r2, r3
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	4313      	orrs	r3, r2
 800406a:	b29b      	uxth	r3, r3
 800406c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004070:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a0d      	ldr	r2, [pc, #52]	; (80040ac <HAL_I2S_Init+0x278>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d101      	bne.n	8004080 <HAL_I2S_Init+0x24c>
 800407c:	4b0c      	ldr	r3, [pc, #48]	; (80040b0 <HAL_I2S_Init+0x27c>)
 800407e:	e001      	b.n	8004084 <HAL_I2S_Init+0x250>
 8004080:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004084:	897a      	ldrh	r2, [r7, #10]
 8004086:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3720      	adds	r7, #32
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	080041ab 	.word	0x080041ab
 80040a4:	cccccccd 	.word	0xcccccccd
 80040a8:	080042c1 	.word	0x080042c1
 80040ac:	40003800 	.word	0x40003800
 80040b0:	40003400 	.word	0x40003400

080040b4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	881a      	ldrh	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	1c9a      	adds	r2, r3, #2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004112:	b29b      	uxth	r3, r3
 8004114:	3b01      	subs	r3, #1
 8004116:	b29a      	uxth	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10e      	bne.n	8004144 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004134:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff ffb8 	bl	80040b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415e:	b292      	uxth	r2, r2
 8004160:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	1c9a      	adds	r2, r3, #2
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800417e:	b29b      	uxth	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10e      	bne.n	80041a2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004192:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff ff93 	bl	80040c8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80041a2:	bf00      	nop
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d13a      	bne.n	800423c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d109      	bne.n	80041e4 <I2S_IRQHandler+0x3a>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d102      	bne.n	80041e4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff ffb4 	bl	800414c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ea:	2b40      	cmp	r3, #64	; 0x40
 80041ec:	d126      	bne.n	800423c <I2S_IRQHandler+0x92>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d11f      	bne.n	800423c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800420a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800420c:	2300      	movs	r3, #0
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	613b      	str	r3, [r7, #16]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	613b      	str	r3, [r7, #16]
 8004220:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422e:	f043 0202 	orr.w	r2, r3, #2
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7ff ff50 	bl	80040dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b03      	cmp	r3, #3
 8004246:	d136      	bne.n	80042b6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b02      	cmp	r3, #2
 8004250:	d109      	bne.n	8004266 <I2S_IRQHandler+0xbc>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800425c:	2b80      	cmp	r3, #128	; 0x80
 800425e:	d102      	bne.n	8004266 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff45 	bl	80040f0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b08      	cmp	r3, #8
 800426e:	d122      	bne.n	80042b6 <I2S_IRQHandler+0x10c>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f003 0320 	and.w	r3, r3, #32
 800427a:	2b20      	cmp	r3, #32
 800427c:	d11b      	bne.n	80042b6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800428c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800428e:	2300      	movs	r3, #0
 8004290:	60fb      	str	r3, [r7, #12]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a8:	f043 0204 	orr.w	r2, r3, #4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7ff ff13 	bl	80040dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042b6:	bf00      	nop
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
	...

080042c0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b088      	sub	sp, #32
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4aa2      	ldr	r2, [pc, #648]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d101      	bne.n	80042de <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80042da:	4ba2      	ldr	r3, [pc, #648]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042dc:	e001      	b.n	80042e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80042de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a9b      	ldr	r2, [pc, #620]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d101      	bne.n	80042fc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80042f8:	4b9a      	ldr	r3, [pc, #616]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80042fa:	e001      	b.n	8004300 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80042fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800430c:	d004      	beq.n	8004318 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	f040 8099 	bne.w	800444a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b02      	cmp	r3, #2
 8004320:	d107      	bne.n	8004332 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f925 	bl	800457c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b01      	cmp	r3, #1
 800433a:	d107      	bne.n	800434c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004342:	2b00      	cmp	r3, #0
 8004344:	d002      	beq.n	800434c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f9c8 	bl	80046dc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004352:	2b40      	cmp	r3, #64	; 0x40
 8004354:	d13a      	bne.n	80043cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f003 0320 	and.w	r3, r3, #32
 800435c:	2b00      	cmp	r3, #0
 800435e:	d035      	beq.n	80043cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a7e      	ldr	r2, [pc, #504]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d101      	bne.n	800436e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800436a:	4b7e      	ldr	r3, [pc, #504]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800436c:	e001      	b.n	8004372 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800436e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4979      	ldr	r1, [pc, #484]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800437a:	428b      	cmp	r3, r1
 800437c:	d101      	bne.n	8004382 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800437e:	4b79      	ldr	r3, [pc, #484]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004380:	e001      	b.n	8004386 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004382:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004386:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800438a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800439a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800439c:	2300      	movs	r3, #0
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	60fb      	str	r3, [r7, #12]
 80043b0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	f043 0202 	orr.w	r2, r3, #2
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff fe88 	bl	80040dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	f003 0308 	and.w	r3, r3, #8
 80043d2:	2b08      	cmp	r3, #8
 80043d4:	f040 80be 	bne.w	8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 80b8 	beq.w	8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043f2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a59      	ldr	r2, [pc, #356]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d101      	bne.n	8004402 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80043fe:	4b59      	ldr	r3, [pc, #356]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004400:	e001      	b.n	8004406 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004402:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4954      	ldr	r1, [pc, #336]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800440e:	428b      	cmp	r3, r1
 8004410:	d101      	bne.n	8004416 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004412:	4b54      	ldr	r3, [pc, #336]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004414:	e001      	b.n	800441a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800441a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800441e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004420:	2300      	movs	r3, #0
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	60bb      	str	r3, [r7, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800443a:	f043 0204 	orr.w	r2, r3, #4
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff fe4a 	bl	80040dc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004448:	e084      	b.n	8004554 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b02      	cmp	r3, #2
 8004452:	d107      	bne.n	8004464 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f8be 	bl	80045e0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b01      	cmp	r3, #1
 800446c:	d107      	bne.n	800447e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f8fd 	bl	8004678 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004484:	2b40      	cmp	r3, #64	; 0x40
 8004486:	d12f      	bne.n	80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f003 0320 	and.w	r3, r3, #32
 800448e:	2b00      	cmp	r3, #0
 8004490:	d02a      	beq.n	80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044a0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a2e      	ldr	r2, [pc, #184]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d101      	bne.n	80044b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80044ac:	4b2d      	ldr	r3, [pc, #180]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044ae:	e001      	b.n	80044b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80044b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4929      	ldr	r1, [pc, #164]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044bc:	428b      	cmp	r3, r1
 80044be:	d101      	bne.n	80044c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80044c0:	4b28      	ldr	r3, [pc, #160]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044c2:	e001      	b.n	80044c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80044c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044da:	f043 0202 	orr.w	r2, r3, #2
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff fdfa 	bl	80040dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d131      	bne.n	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f003 0320 	and.w	r3, r3, #32
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d02c      	beq.n	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a17      	ldr	r2, [pc, #92]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d101      	bne.n	800450a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004506:	4b17      	ldr	r3, [pc, #92]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004508:	e001      	b.n	800450e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800450a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4912      	ldr	r1, [pc, #72]	; (8004560 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004516:	428b      	cmp	r3, r1
 8004518:	d101      	bne.n	800451e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800451a:	4b12      	ldr	r3, [pc, #72]	; (8004564 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800451c:	e001      	b.n	8004522 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800451e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004522:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004526:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	685a      	ldr	r2, [r3, #4]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004536:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004544:	f043 0204 	orr.w	r2, r3, #4
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff fdc5 	bl	80040dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004552:	e000      	b.n	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004554:	bf00      	nop
}
 8004556:	bf00      	nop
 8004558:	3720      	adds	r7, #32
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40003800 	.word	0x40003800
 8004564:	40003400 	.word	0x40003400

08004568 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004588:	1c99      	adds	r1, r3, #2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6251      	str	r1, [r2, #36]	; 0x24
 800458e:	881a      	ldrh	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459a:	b29b      	uxth	r3, r3
 800459c:	3b01      	subs	r3, #1
 800459e:	b29a      	uxth	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d113      	bne.n	80045d6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d106      	bne.n	80045d6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f7ff ffc9 	bl	8004568 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045d6:	bf00      	nop
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
	...

080045e0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	1c99      	adds	r1, r3, #2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6251      	str	r1, [r2, #36]	; 0x24
 80045f2:	8819      	ldrh	r1, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1d      	ldr	r2, [pc, #116]	; (8004670 <I2SEx_TxISR_I2SExt+0x90>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <I2SEx_TxISR_I2SExt+0x22>
 80045fe:	4b1d      	ldr	r3, [pc, #116]	; (8004674 <I2SEx_TxISR_I2SExt+0x94>)
 8004600:	e001      	b.n	8004606 <I2SEx_TxISR_I2SExt+0x26>
 8004602:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004606:	460a      	mov	r2, r1
 8004608:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b01      	subs	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d121      	bne.n	8004666 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a12      	ldr	r2, [pc, #72]	; (8004670 <I2SEx_TxISR_I2SExt+0x90>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d101      	bne.n	8004630 <I2SEx_TxISR_I2SExt+0x50>
 800462c:	4b11      	ldr	r3, [pc, #68]	; (8004674 <I2SEx_TxISR_I2SExt+0x94>)
 800462e:	e001      	b.n	8004634 <I2SEx_TxISR_I2SExt+0x54>
 8004630:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	490d      	ldr	r1, [pc, #52]	; (8004670 <I2SEx_TxISR_I2SExt+0x90>)
 800463c:	428b      	cmp	r3, r1
 800463e:	d101      	bne.n	8004644 <I2SEx_TxISR_I2SExt+0x64>
 8004640:	4b0c      	ldr	r3, [pc, #48]	; (8004674 <I2SEx_TxISR_I2SExt+0x94>)
 8004642:	e001      	b.n	8004648 <I2SEx_TxISR_I2SExt+0x68>
 8004644:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004648:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800464c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004652:	b29b      	uxth	r3, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d106      	bne.n	8004666 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f7ff ff81 	bl	8004568 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40003800 	.word	0x40003800
 8004674:	40003400 	.word	0x40003400

08004678 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68d8      	ldr	r0, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	1c99      	adds	r1, r3, #2
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004690:	b282      	uxth	r2, r0
 8004692:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d113      	bne.n	80046d4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046ba:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d106      	bne.n	80046d4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7ff ff4a 	bl	8004568 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046d4:	bf00      	nop
 80046d6:	3708      	adds	r7, #8
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a20      	ldr	r2, [pc, #128]	; (800476c <I2SEx_RxISR_I2SExt+0x90>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d101      	bne.n	80046f2 <I2SEx_RxISR_I2SExt+0x16>
 80046ee:	4b20      	ldr	r3, [pc, #128]	; (8004770 <I2SEx_RxISR_I2SExt+0x94>)
 80046f0:	e001      	b.n	80046f6 <I2SEx_RxISR_I2SExt+0x1a>
 80046f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046f6:	68d8      	ldr	r0, [r3, #12]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fc:	1c99      	adds	r1, r3, #2
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004702:	b282      	uxth	r2, r0
 8004704:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004718:	b29b      	uxth	r3, r3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d121      	bne.n	8004762 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a12      	ldr	r2, [pc, #72]	; (800476c <I2SEx_RxISR_I2SExt+0x90>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d101      	bne.n	800472c <I2SEx_RxISR_I2SExt+0x50>
 8004728:	4b11      	ldr	r3, [pc, #68]	; (8004770 <I2SEx_RxISR_I2SExt+0x94>)
 800472a:	e001      	b.n	8004730 <I2SEx_RxISR_I2SExt+0x54>
 800472c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	490d      	ldr	r1, [pc, #52]	; (800476c <I2SEx_RxISR_I2SExt+0x90>)
 8004738:	428b      	cmp	r3, r1
 800473a:	d101      	bne.n	8004740 <I2SEx_RxISR_I2SExt+0x64>
 800473c:	4b0c      	ldr	r3, [pc, #48]	; (8004770 <I2SEx_RxISR_I2SExt+0x94>)
 800473e:	e001      	b.n	8004744 <I2SEx_RxISR_I2SExt+0x68>
 8004740:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004744:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004748:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800474e:	b29b      	uxth	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	d106      	bne.n	8004762 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f7ff ff03 	bl	8004568 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004762:	bf00      	nop
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40003800 	.word	0x40003800
 8004770:	40003400 	.word	0x40003400

08004774 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e264      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d075      	beq.n	800487e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004792:	4ba3      	ldr	r3, [pc, #652]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 030c 	and.w	r3, r3, #12
 800479a:	2b04      	cmp	r3, #4
 800479c:	d00c      	beq.n	80047b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800479e:	4ba0      	ldr	r3, [pc, #640]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047a6:	2b08      	cmp	r3, #8
 80047a8:	d112      	bne.n	80047d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047aa:	4b9d      	ldr	r3, [pc, #628]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047b6:	d10b      	bne.n	80047d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b8:	4b99      	ldr	r3, [pc, #612]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d05b      	beq.n	800487c <HAL_RCC_OscConfig+0x108>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d157      	bne.n	800487c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e23f      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d8:	d106      	bne.n	80047e8 <HAL_RCC_OscConfig+0x74>
 80047da:	4b91      	ldr	r3, [pc, #580]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a90      	ldr	r2, [pc, #576]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047e4:	6013      	str	r3, [r2, #0]
 80047e6:	e01d      	b.n	8004824 <HAL_RCC_OscConfig+0xb0>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047f0:	d10c      	bne.n	800480c <HAL_RCC_OscConfig+0x98>
 80047f2:	4b8b      	ldr	r3, [pc, #556]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a8a      	ldr	r2, [pc, #552]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80047f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	4b88      	ldr	r3, [pc, #544]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a87      	ldr	r2, [pc, #540]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	e00b      	b.n	8004824 <HAL_RCC_OscConfig+0xb0>
 800480c:	4b84      	ldr	r3, [pc, #528]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a83      	ldr	r2, [pc, #524]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004816:	6013      	str	r3, [r2, #0]
 8004818:	4b81      	ldr	r3, [pc, #516]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a80      	ldr	r2, [pc, #512]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 800481e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d013      	beq.n	8004854 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482c:	f7fc faea 	bl	8000e04 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004834:	f7fc fae6 	bl	8000e04 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b64      	cmp	r3, #100	; 0x64
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e204      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004846:	4b76      	ldr	r3, [pc, #472]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0f0      	beq.n	8004834 <HAL_RCC_OscConfig+0xc0>
 8004852:	e014      	b.n	800487e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004854:	f7fc fad6 	bl	8000e04 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800485c:	f7fc fad2 	bl	8000e04 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b64      	cmp	r3, #100	; 0x64
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e1f0      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800486e:	4b6c      	ldr	r3, [pc, #432]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f0      	bne.n	800485c <HAL_RCC_OscConfig+0xe8>
 800487a:	e000      	b.n	800487e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800487c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d063      	beq.n	8004952 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800488a:	4b65      	ldr	r3, [pc, #404]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f003 030c 	and.w	r3, r3, #12
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00b      	beq.n	80048ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004896:	4b62      	ldr	r3, [pc, #392]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800489e:	2b08      	cmp	r3, #8
 80048a0:	d11c      	bne.n	80048dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048a2:	4b5f      	ldr	r3, [pc, #380]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d116      	bne.n	80048dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ae:	4b5c      	ldr	r3, [pc, #368]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d005      	beq.n	80048c6 <HAL_RCC_OscConfig+0x152>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d001      	beq.n	80048c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e1c4      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048c6:	4b56      	ldr	r3, [pc, #344]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4952      	ldr	r1, [pc, #328]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048da:	e03a      	b.n	8004952 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d020      	beq.n	8004926 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048e4:	4b4f      	ldr	r3, [pc, #316]	; (8004a24 <HAL_RCC_OscConfig+0x2b0>)
 80048e6:	2201      	movs	r2, #1
 80048e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ea:	f7fc fa8b 	bl	8000e04 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048f2:	f7fc fa87 	bl	8000e04 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e1a5      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004904:	4b46      	ldr	r3, [pc, #280]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d0f0      	beq.n	80048f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004910:	4b43      	ldr	r3, [pc, #268]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	00db      	lsls	r3, r3, #3
 800491e:	4940      	ldr	r1, [pc, #256]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004920:	4313      	orrs	r3, r2
 8004922:	600b      	str	r3, [r1, #0]
 8004924:	e015      	b.n	8004952 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004926:	4b3f      	ldr	r3, [pc, #252]	; (8004a24 <HAL_RCC_OscConfig+0x2b0>)
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492c:	f7fc fa6a 	bl	8000e04 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004934:	f7fc fa66 	bl	8000e04 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e184      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004946:	4b36      	ldr	r3, [pc, #216]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0308 	and.w	r3, r3, #8
 800495a:	2b00      	cmp	r3, #0
 800495c:	d030      	beq.n	80049c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d016      	beq.n	8004994 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004966:	4b30      	ldr	r3, [pc, #192]	; (8004a28 <HAL_RCC_OscConfig+0x2b4>)
 8004968:	2201      	movs	r2, #1
 800496a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496c:	f7fc fa4a 	bl	8000e04 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004974:	f7fc fa46 	bl	8000e04 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b02      	cmp	r3, #2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e164      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004986:	4b26      	ldr	r3, [pc, #152]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 8004988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d0f0      	beq.n	8004974 <HAL_RCC_OscConfig+0x200>
 8004992:	e015      	b.n	80049c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004994:	4b24      	ldr	r3, [pc, #144]	; (8004a28 <HAL_RCC_OscConfig+0x2b4>)
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800499a:	f7fc fa33 	bl	8000e04 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049a2:	f7fc fa2f 	bl	8000e04 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e14d      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b4:	4b1a      	ldr	r3, [pc, #104]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80049b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1f0      	bne.n	80049a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 80a0 	beq.w	8004b0e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ce:	2300      	movs	r3, #0
 80049d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049d2:	4b13      	ldr	r3, [pc, #76]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10f      	bne.n	80049fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049de:	2300      	movs	r3, #0
 80049e0:	60bb      	str	r3, [r7, #8]
 80049e2:	4b0f      	ldr	r3, [pc, #60]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	4a0e      	ldr	r2, [pc, #56]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80049e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ec:	6413      	str	r3, [r2, #64]	; 0x40
 80049ee:	4b0c      	ldr	r3, [pc, #48]	; (8004a20 <HAL_RCC_OscConfig+0x2ac>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f6:	60bb      	str	r3, [r7, #8]
 80049f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049fa:	2301      	movs	r3, #1
 80049fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fe:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <HAL_RCC_OscConfig+0x2b8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d121      	bne.n	8004a4e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a0a:	4b08      	ldr	r3, [pc, #32]	; (8004a2c <HAL_RCC_OscConfig+0x2b8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a07      	ldr	r2, [pc, #28]	; (8004a2c <HAL_RCC_OscConfig+0x2b8>)
 8004a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a16:	f7fc f9f5 	bl	8000e04 <HAL_GetTick>
 8004a1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1c:	e011      	b.n	8004a42 <HAL_RCC_OscConfig+0x2ce>
 8004a1e:	bf00      	nop
 8004a20:	40023800 	.word	0x40023800
 8004a24:	42470000 	.word	0x42470000
 8004a28:	42470e80 	.word	0x42470e80
 8004a2c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a30:	f7fc f9e8 	bl	8000e04 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e106      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a42:	4b85      	ldr	r3, [pc, #532]	; (8004c58 <HAL_RCC_OscConfig+0x4e4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f0      	beq.n	8004a30 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d106      	bne.n	8004a64 <HAL_RCC_OscConfig+0x2f0>
 8004a56:	4b81      	ldr	r3, [pc, #516]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a5a:	4a80      	ldr	r2, [pc, #512]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a5c:	f043 0301 	orr.w	r3, r3, #1
 8004a60:	6713      	str	r3, [r2, #112]	; 0x70
 8004a62:	e01c      	b.n	8004a9e <HAL_RCC_OscConfig+0x32a>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b05      	cmp	r3, #5
 8004a6a:	d10c      	bne.n	8004a86 <HAL_RCC_OscConfig+0x312>
 8004a6c:	4b7b      	ldr	r3, [pc, #492]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a70:	4a7a      	ldr	r2, [pc, #488]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a72:	f043 0304 	orr.w	r3, r3, #4
 8004a76:	6713      	str	r3, [r2, #112]	; 0x70
 8004a78:	4b78      	ldr	r3, [pc, #480]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7c:	4a77      	ldr	r2, [pc, #476]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	6713      	str	r3, [r2, #112]	; 0x70
 8004a84:	e00b      	b.n	8004a9e <HAL_RCC_OscConfig+0x32a>
 8004a86:	4b75      	ldr	r3, [pc, #468]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8a:	4a74      	ldr	r2, [pc, #464]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a8c:	f023 0301 	bic.w	r3, r3, #1
 8004a90:	6713      	str	r3, [r2, #112]	; 0x70
 8004a92:	4b72      	ldr	r3, [pc, #456]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a96:	4a71      	ldr	r2, [pc, #452]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004a98:	f023 0304 	bic.w	r3, r3, #4
 8004a9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d015      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa6:	f7fc f9ad 	bl	8000e04 <HAL_GetTick>
 8004aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aac:	e00a      	b.n	8004ac4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aae:	f7fc f9a9 	bl	8000e04 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e0c5      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ac4:	4b65      	ldr	r3, [pc, #404]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d0ee      	beq.n	8004aae <HAL_RCC_OscConfig+0x33a>
 8004ad0:	e014      	b.n	8004afc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad2:	f7fc f997 	bl	8000e04 <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ada:	f7fc f993 	bl	8000e04 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e0af      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004af0:	4b5a      	ldr	r3, [pc, #360]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1ee      	bne.n	8004ada <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004afc:	7dfb      	ldrb	r3, [r7, #23]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d105      	bne.n	8004b0e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b02:	4b56      	ldr	r3, [pc, #344]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	4a55      	ldr	r2, [pc, #340]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	f000 809b 	beq.w	8004c4e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b18:	4b50      	ldr	r3, [pc, #320]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d05c      	beq.n	8004bde <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d141      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b2c:	4b4c      	ldr	r3, [pc, #304]	; (8004c60 <HAL_RCC_OscConfig+0x4ec>)
 8004b2e:	2200      	movs	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b32:	f7fc f967 	bl	8000e04 <HAL_GetTick>
 8004b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b38:	e008      	b.n	8004b4c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b3a:	f7fc f963 	bl	8000e04 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d901      	bls.n	8004b4c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e081      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b4c:	4b43      	ldr	r3, [pc, #268]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1f0      	bne.n	8004b3a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	431a      	orrs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	019b      	lsls	r3, r3, #6
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6e:	085b      	lsrs	r3, r3, #1
 8004b70:	3b01      	subs	r3, #1
 8004b72:	041b      	lsls	r3, r3, #16
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7a:	061b      	lsls	r3, r3, #24
 8004b7c:	4937      	ldr	r1, [pc, #220]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b82:	4b37      	ldr	r3, [pc, #220]	; (8004c60 <HAL_RCC_OscConfig+0x4ec>)
 8004b84:	2201      	movs	r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b88:	f7fc f93c 	bl	8000e04 <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b90:	f7fc f938 	bl	8000e04 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e056      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba2:	4b2e      	ldr	r3, [pc, #184]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f0      	beq.n	8004b90 <HAL_RCC_OscConfig+0x41c>
 8004bae:	e04e      	b.n	8004c4e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb0:	4b2b      	ldr	r3, [pc, #172]	; (8004c60 <HAL_RCC_OscConfig+0x4ec>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb6:	f7fc f925 	bl	8000e04 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bbe:	f7fc f921 	bl	8000e04 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e03f      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd0:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f0      	bne.n	8004bbe <HAL_RCC_OscConfig+0x44a>
 8004bdc:	e037      	b.n	8004c4e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d101      	bne.n	8004bea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e032      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bea:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <HAL_RCC_OscConfig+0x4e8>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d028      	beq.n	8004c4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d121      	bne.n	8004c4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d11a      	bne.n	8004c4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c20:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d111      	bne.n	8004c4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c30:	085b      	lsrs	r3, r3, #1
 8004c32:	3b01      	subs	r3, #1
 8004c34:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d107      	bne.n	8004c4a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d001      	beq.n	8004c4e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40007000 	.word	0x40007000
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	42470060 	.word	0x42470060

08004c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d101      	bne.n	8004c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e0cc      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c78:	4b68      	ldr	r3, [pc, #416]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d90c      	bls.n	8004ca0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c86:	4b65      	ldr	r3, [pc, #404]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c8e:	4b63      	ldr	r3, [pc, #396]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0b8      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d020      	beq.n	8004cee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cb8:	4b59      	ldr	r3, [pc, #356]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	4a58      	ldr	r2, [pc, #352]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cd0:	4b53      	ldr	r3, [pc, #332]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	4a52      	ldr	r2, [pc, #328]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cdc:	4b50      	ldr	r3, [pc, #320]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	494d      	ldr	r1, [pc, #308]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d044      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d107      	bne.n	8004d12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d02:	4b47      	ldr	r3, [pc, #284]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d119      	bne.n	8004d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e07f      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d003      	beq.n	8004d22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d107      	bne.n	8004d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d22:	4b3f      	ldr	r3, [pc, #252]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d109      	bne.n	8004d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e06f      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d32:	4b3b      	ldr	r3, [pc, #236]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e067      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d42:	4b37      	ldr	r3, [pc, #220]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f023 0203 	bic.w	r2, r3, #3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	4934      	ldr	r1, [pc, #208]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d54:	f7fc f856 	bl	8000e04 <HAL_GetTick>
 8004d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d5a:	e00a      	b.n	8004d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d5c:	f7fc f852 	bl	8000e04 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e04f      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d72:	4b2b      	ldr	r3, [pc, #172]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f003 020c 	and.w	r2, r3, #12
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d1eb      	bne.n	8004d5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d84:	4b25      	ldr	r3, [pc, #148]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d20c      	bcs.n	8004dac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d92:	4b22      	ldr	r3, [pc, #136]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d9a:	4b20      	ldr	r3, [pc, #128]	; (8004e1c <HAL_RCC_ClockConfig+0x1b8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0307 	and.w	r3, r3, #7
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d001      	beq.n	8004dac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e032      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d008      	beq.n	8004dca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db8:	4b19      	ldr	r3, [pc, #100]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4916      	ldr	r1, [pc, #88]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d009      	beq.n	8004dea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dd6:	4b12      	ldr	r3, [pc, #72]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	490e      	ldr	r1, [pc, #56]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004dea:	f000 f821 	bl	8004e30 <HAL_RCC_GetSysClockFreq>
 8004dee:	4602      	mov	r2, r0
 8004df0:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	091b      	lsrs	r3, r3, #4
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	490a      	ldr	r1, [pc, #40]	; (8004e24 <HAL_RCC_ClockConfig+0x1c0>)
 8004dfc:	5ccb      	ldrb	r3, [r1, r3]
 8004dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004e02:	4a09      	ldr	r2, [pc, #36]	; (8004e28 <HAL_RCC_ClockConfig+0x1c4>)
 8004e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <HAL_RCC_ClockConfig+0x1c8>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb ffb6 	bl	8000d7c <HAL_InitTick>

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023c00 	.word	0x40023c00
 8004e20:	40023800 	.word	0x40023800
 8004e24:	0800895c 	.word	0x0800895c
 8004e28:	20000000 	.word	0x20000000
 8004e2c:	20000004 	.word	0x20000004

08004e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e34:	b084      	sub	sp, #16
 8004e36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	607b      	str	r3, [r7, #4]
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	2300      	movs	r3, #0
 8004e42:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e48:	4b67      	ldr	r3, [pc, #412]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 030c 	and.w	r3, r3, #12
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d00d      	beq.n	8004e70 <HAL_RCC_GetSysClockFreq+0x40>
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	f200 80bd 	bhi.w	8004fd4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d002      	beq.n	8004e64 <HAL_RCC_GetSysClockFreq+0x34>
 8004e5e:	2b04      	cmp	r3, #4
 8004e60:	d003      	beq.n	8004e6a <HAL_RCC_GetSysClockFreq+0x3a>
 8004e62:	e0b7      	b.n	8004fd4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e64:	4b61      	ldr	r3, [pc, #388]	; (8004fec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e66:	60bb      	str	r3, [r7, #8]
       break;
 8004e68:	e0b7      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e6a:	4b61      	ldr	r3, [pc, #388]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004e6c:	60bb      	str	r3, [r7, #8]
      break;
 8004e6e:	e0b4      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e70:	4b5d      	ldr	r3, [pc, #372]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e78:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e7a:	4b5b      	ldr	r3, [pc, #364]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d04d      	beq.n	8004f22 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e86:	4b58      	ldr	r3, [pc, #352]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	099b      	lsrs	r3, r3, #6
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e96:	f04f 0100 	mov.w	r1, #0
 8004e9a:	ea02 0800 	and.w	r8, r2, r0
 8004e9e:	ea03 0901 	and.w	r9, r3, r1
 8004ea2:	4640      	mov	r0, r8
 8004ea4:	4649      	mov	r1, r9
 8004ea6:	f04f 0200 	mov.w	r2, #0
 8004eaa:	f04f 0300 	mov.w	r3, #0
 8004eae:	014b      	lsls	r3, r1, #5
 8004eb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004eb4:	0142      	lsls	r2, r0, #5
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	4619      	mov	r1, r3
 8004eba:	ebb0 0008 	subs.w	r0, r0, r8
 8004ebe:	eb61 0109 	sbc.w	r1, r1, r9
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	f04f 0300 	mov.w	r3, #0
 8004eca:	018b      	lsls	r3, r1, #6
 8004ecc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ed0:	0182      	lsls	r2, r0, #6
 8004ed2:	1a12      	subs	r2, r2, r0
 8004ed4:	eb63 0301 	sbc.w	r3, r3, r1
 8004ed8:	f04f 0000 	mov.w	r0, #0
 8004edc:	f04f 0100 	mov.w	r1, #0
 8004ee0:	00d9      	lsls	r1, r3, #3
 8004ee2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ee6:	00d0      	lsls	r0, r2, #3
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	eb12 0208 	adds.w	r2, r2, r8
 8004ef0:	eb43 0309 	adc.w	r3, r3, r9
 8004ef4:	f04f 0000 	mov.w	r0, #0
 8004ef8:	f04f 0100 	mov.w	r1, #0
 8004efc:	0259      	lsls	r1, r3, #9
 8004efe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004f02:	0250      	lsls	r0, r2, #9
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4610      	mov	r0, r2
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	f7fb f958 	bl	80001c8 <__aeabi_uldivmod>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	e04a      	b.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f22:	4b31      	ldr	r3, [pc, #196]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	099b      	lsrs	r3, r3, #6
 8004f28:	461a      	mov	r2, r3
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f32:	f04f 0100 	mov.w	r1, #0
 8004f36:	ea02 0400 	and.w	r4, r2, r0
 8004f3a:	ea03 0501 	and.w	r5, r3, r1
 8004f3e:	4620      	mov	r0, r4
 8004f40:	4629      	mov	r1, r5
 8004f42:	f04f 0200 	mov.w	r2, #0
 8004f46:	f04f 0300 	mov.w	r3, #0
 8004f4a:	014b      	lsls	r3, r1, #5
 8004f4c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f50:	0142      	lsls	r2, r0, #5
 8004f52:	4610      	mov	r0, r2
 8004f54:	4619      	mov	r1, r3
 8004f56:	1b00      	subs	r0, r0, r4
 8004f58:	eb61 0105 	sbc.w	r1, r1, r5
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	018b      	lsls	r3, r1, #6
 8004f66:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f6a:	0182      	lsls	r2, r0, #6
 8004f6c:	1a12      	subs	r2, r2, r0
 8004f6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f72:	f04f 0000 	mov.w	r0, #0
 8004f76:	f04f 0100 	mov.w	r1, #0
 8004f7a:	00d9      	lsls	r1, r3, #3
 8004f7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f80:	00d0      	lsls	r0, r2, #3
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	1912      	adds	r2, r2, r4
 8004f88:	eb45 0303 	adc.w	r3, r5, r3
 8004f8c:	f04f 0000 	mov.w	r0, #0
 8004f90:	f04f 0100 	mov.w	r1, #0
 8004f94:	0299      	lsls	r1, r3, #10
 8004f96:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f9a:	0290      	lsls	r0, r2, #10
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	f7fb f90c 	bl	80001c8 <__aeabi_uldivmod>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	; (8004fe8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	0c1b      	lsrs	r3, r3, #16
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd0:	60bb      	str	r3, [r7, #8]
      break;
 8004fd2:	e002      	b.n	8004fda <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fd6:	60bb      	str	r3, [r7, #8]
      break;
 8004fd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fda:	68bb      	ldr	r3, [r7, #8]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	00f42400 	.word	0x00f42400
 8004ff0:	007a1200 	.word	0x007a1200

08004ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ff8:	4b03      	ldr	r3, [pc, #12]	; (8005008 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20000000 	.word	0x20000000

0800500c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005010:	f7ff fff0 	bl	8004ff4 <HAL_RCC_GetHCLKFreq>
 8005014:	4602      	mov	r2, r0
 8005016:	4b05      	ldr	r3, [pc, #20]	; (800502c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	0a9b      	lsrs	r3, r3, #10
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	4903      	ldr	r1, [pc, #12]	; (8005030 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005022:	5ccb      	ldrb	r3, [r1, r3]
 8005024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005028:	4618      	mov	r0, r3
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40023800 	.word	0x40023800
 8005030:	0800896c 	.word	0x0800896c

08005034 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d105      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005058:	2b00      	cmp	r3, #0
 800505a:	d035      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800505c:	4b62      	ldr	r3, [pc, #392]	; (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005062:	f7fb fecf 	bl	8000e04 <HAL_GetTick>
 8005066:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005068:	e008      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800506a:	f7fb fecb 	bl	8000e04 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e0b0      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800507c:	4b5b      	ldr	r3, [pc, #364]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f0      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	019a      	lsls	r2, r3, #6
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	071b      	lsls	r3, r3, #28
 8005094:	4955      	ldr	r1, [pc, #340]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005096:	4313      	orrs	r3, r2
 8005098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800509c:	4b52      	ldr	r3, [pc, #328]	; (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050a2:	f7fb feaf 	bl	8000e04 <HAL_GetTick>
 80050a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050a8:	e008      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050aa:	f7fb feab 	bl	8000e04 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d901      	bls.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e090      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050bc:	4b4b      	ldr	r3, [pc, #300]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d0f0      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 8083 	beq.w	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	4b44      	ldr	r3, [pc, #272]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	4a43      	ldr	r2, [pc, #268]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050e4:	6413      	str	r3, [r2, #64]	; 0x40
 80050e6:	4b41      	ldr	r3, [pc, #260]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050f2:	4b3f      	ldr	r3, [pc, #252]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a3e      	ldr	r2, [pc, #248]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050fe:	f7fb fe81 	bl	8000e04 <HAL_GetTick>
 8005102:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005104:	e008      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005106:	f7fb fe7d 	bl	8000e04 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e062      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005118:	4b35      	ldr	r3, [pc, #212]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0f0      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005124:	4b31      	ldr	r3, [pc, #196]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800512c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d02f      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	429a      	cmp	r2, r3
 8005140:	d028      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005142:	4b2a      	ldr	r3, [pc, #168]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800514a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800514c:	4b29      	ldr	r3, [pc, #164]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800514e:	2201      	movs	r2, #1
 8005150:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005152:	4b28      	ldr	r3, [pc, #160]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005158:	4a24      	ldr	r2, [pc, #144]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800515e:	4b23      	ldr	r3, [pc, #140]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b01      	cmp	r3, #1
 8005168:	d114      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800516a:	f7fb fe4b 	bl	8000e04 <HAL_GetTick>
 800516e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005170:	e00a      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005172:	f7fb fe47 	bl	8000e04 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005180:	4293      	cmp	r3, r2
 8005182:	d901      	bls.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e02a      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005188:	4b18      	ldr	r3, [pc, #96]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800518a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0ee      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800519c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051a0:	d10d      	bne.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80051a2:	4b12      	ldr	r3, [pc, #72]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80051b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051b6:	490d      	ldr	r1, [pc, #52]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	608b      	str	r3, [r1, #8]
 80051bc:	e005      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051be:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	4a0a      	ldr	r2, [pc, #40]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051c8:	6093      	str	r3, [r2, #8]
 80051ca:	4b08      	ldr	r3, [pc, #32]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051d6:	4905      	ldr	r1, [pc, #20]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	42470068 	.word	0x42470068
 80051ec:	40023800 	.word	0x40023800
 80051f0:	40007000 	.word	0x40007000
 80051f4:	42470e40 	.word	0x42470e40

080051f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d13e      	bne.n	8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005216:	4b23      	ldr	r3, [pc, #140]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d005      	beq.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d12f      	bne.n	800528c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800522c:	4b1e      	ldr	r3, [pc, #120]	; (80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800522e:	617b      	str	r3, [r7, #20]
          break;
 8005230:	e02f      	b.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005232:	4b1c      	ldr	r3, [pc, #112]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800523a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800523e:	d108      	bne.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005240:	4b18      	ldr	r3, [pc, #96]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005248:	4a18      	ldr	r2, [pc, #96]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800524a:	fbb2 f3f3 	udiv	r3, r2, r3
 800524e:	613b      	str	r3, [r7, #16]
 8005250:	e007      	b.n	8005262 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005252:	4b14      	ldr	r3, [pc, #80]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800525a:	4a15      	ldr	r2, [pc, #84]	; (80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800525c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005260:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005262:	4b10      	ldr	r3, [pc, #64]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005264:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005268:	099b      	lsrs	r3, r3, #6
 800526a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	fb02 f303 	mul.w	r3, r2, r3
 8005274:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005276:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005278:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800527c:	0f1b      	lsrs	r3, r3, #28
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	fbb2 f3f3 	udiv	r3, r2, r3
 8005288:	617b      	str	r3, [r7, #20]
          break;
 800528a:	e002      	b.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]
          break;
 8005290:	bf00      	nop
        }
      }
      break;
 8005292:	bf00      	nop
    }
  }
  return frequency;
 8005294:	697b      	ldr	r3, [r7, #20]
}
 8005296:	4618      	mov	r0, r3
 8005298:	371c      	adds	r7, #28
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40023800 	.word	0x40023800
 80052a8:	00bb8000 	.word	0x00bb8000
 80052ac:	007a1200 	.word	0x007a1200
 80052b0:	00f42400 	.word	0x00f42400

080052b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e07b      	b.n	80053be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d108      	bne.n	80052e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052d6:	d009      	beq.n	80052ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	61da      	str	r2, [r3, #28]
 80052de:	e005      	b.n	80052ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7fb fc28 	bl	8000b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005322:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005370:	ea42 0103 	orr.w	r1, r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005378:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	0c1b      	lsrs	r3, r3, #16
 800538a:	f003 0104 	and.w	r1, r3, #4
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	f003 0210 	and.w	r2, r3, #16
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	69da      	ldr	r2, [r3, #28]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80053c6:	b084      	sub	sp, #16
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	f107 001c 	add.w	r0, r7, #28
 80053d4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80053d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d122      	bne.n	8005424 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80053f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005408:	2b01      	cmp	r3, #1
 800540a:	d105      	bne.n	8005418 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f99f 	bl	800575c <USB_CoreReset>
 800541e:	4603      	mov	r3, r0
 8005420:	73fb      	strb	r3, [r7, #15]
 8005422:	e01a      	b.n	800545a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f993 	bl	800575c <USB_CoreReset>
 8005436:	4603      	mov	r3, r0
 8005438:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800543a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800543c:	2b00      	cmp	r3, #0
 800543e:	d106      	bne.n	800544e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	639a      	str	r2, [r3, #56]	; 0x38
 800544c:	e005      	b.n	800545a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005452:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800545a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545c:	2b01      	cmp	r3, #1
 800545e:	d10b      	bne.n	8005478 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f043 0206 	orr.w	r2, r3, #6
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f043 0220 	orr.w	r2, r3, #32
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005478:	7bfb      	ldrb	r3, [r7, #15]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005484:	b004      	add	sp, #16
 8005486:	4770      	bx	lr

08005488 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f043 0201 	orr.w	r2, r3, #1
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	370c      	adds	r7, #12
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr

080054aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f023 0201 	bic.w	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	460b      	mov	r3, r1
 80054d6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80054d8:	2300      	movs	r3, #0
 80054da:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d115      	bne.n	800551a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80054fa:	2001      	movs	r0, #1
 80054fc:	f7fb fc8e 	bl	8000e1c <HAL_Delay>
      ms++;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	3301      	adds	r3, #1
 8005504:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f919 	bl	800573e <USB_GetMode>
 800550c:	4603      	mov	r3, r0
 800550e:	2b01      	cmp	r3, #1
 8005510:	d01e      	beq.n	8005550 <USB_SetCurrentMode+0x84>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b31      	cmp	r3, #49	; 0x31
 8005516:	d9f0      	bls.n	80054fa <USB_SetCurrentMode+0x2e>
 8005518:	e01a      	b.n	8005550 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d115      	bne.n	800554c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800552c:	2001      	movs	r0, #1
 800552e:	f7fb fc75 	bl	8000e1c <HAL_Delay>
      ms++;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	3301      	adds	r3, #1
 8005536:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f900 	bl	800573e <USB_GetMode>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <USB_SetCurrentMode+0x84>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b31      	cmp	r3, #49	; 0x31
 8005548:	d9f0      	bls.n	800552c <USB_SetCurrentMode+0x60>
 800554a:	e001      	b.n	8005550 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e005      	b.n	800555c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b32      	cmp	r3, #50	; 0x32
 8005554:	d101      	bne.n	800555a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e000      	b.n	800555c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	019b      	lsls	r3, r3, #6
 8005576:	f043 0220 	orr.w	r2, r3, #32
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	3301      	adds	r3, #1
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	4a08      	ldr	r2, [pc, #32]	; (80055a8 <USB_FlushTxFifo+0x44>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e006      	b.n	800559c <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b20      	cmp	r3, #32
 8005598:	d0f1      	beq.n	800557e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	00030d40 	.word	0x00030d40

080055ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2210      	movs	r2, #16
 80055bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3301      	adds	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]
 80055c4:	4a08      	ldr	r2, [pc, #32]	; (80055e8 <USB_FlushRxFifo+0x3c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d901      	bls.n	80055ce <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e006      	b.n	80055dc <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f003 0310 	and.w	r3, r3, #16
 80055d6:	2b10      	cmp	r3, #16
 80055d8:	d0f1      	beq.n	80055be <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	00030d40 	.word	0x00030d40

080055ec <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b089      	sub	sp, #36	; 0x24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	4611      	mov	r1, r2
 80055f8:	461a      	mov	r2, r3
 80055fa:	460b      	mov	r3, r1
 80055fc:	71fb      	strb	r3, [r7, #7]
 80055fe:	4613      	mov	r3, r2
 8005600:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800560a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800560e:	2b00      	cmp	r3, #0
 8005610:	d123      	bne.n	800565a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005612:	88bb      	ldrh	r3, [r7, #4]
 8005614:	3303      	adds	r3, #3
 8005616:	089b      	lsrs	r3, r3, #2
 8005618:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800561a:	2300      	movs	r3, #0
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	e018      	b.n	8005652 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005620:	79fb      	ldrb	r3, [r7, #7]
 8005622:	031a      	lsls	r2, r3, #12
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	4413      	add	r3, r2
 8005628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800562c:	461a      	mov	r2, r3
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	3301      	adds	r3, #1
 8005638:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	3301      	adds	r3, #1
 800563e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	3301      	adds	r3, #1
 8005644:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	3301      	adds	r3, #1
 800564a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	3301      	adds	r3, #1
 8005650:	61bb      	str	r3, [r7, #24]
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	429a      	cmp	r2, r3
 8005658:	d3e2      	bcc.n	8005620 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3724      	adds	r7, #36	; 0x24
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005668:	b480      	push	{r7}
 800566a:	b08b      	sub	sp, #44	; 0x2c
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	4613      	mov	r3, r2
 8005674:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	089b      	lsrs	r3, r3, #2
 8005682:	b29b      	uxth	r3, r3
 8005684:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005686:	88fb      	ldrh	r3, [r7, #6]
 8005688:	f003 0303 	and.w	r3, r3, #3
 800568c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800568e:	2300      	movs	r3, #0
 8005690:	623b      	str	r3, [r7, #32]
 8005692:	e014      	b.n	80056be <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	601a      	str	r2, [r3, #0]
    pDest++;
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	3301      	adds	r3, #1
 80056a4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	3301      	adds	r3, #1
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	3301      	adds	r3, #1
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	3301      	adds	r3, #1
 80056b6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	3301      	adds	r3, #1
 80056bc:	623b      	str	r3, [r7, #32]
 80056be:	6a3a      	ldr	r2, [r7, #32]
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d3e6      	bcc.n	8005694 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80056c6:	8bfb      	ldrh	r3, [r7, #30]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d01e      	beq.n	800570a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80056cc:	2300      	movs	r3, #0
 80056ce:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056d6:	461a      	mov	r2, r3
 80056d8:	f107 0310 	add.w	r3, r7, #16
 80056dc:	6812      	ldr	r2, [r2, #0]
 80056de:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	fa22 f303 	lsr.w	r3, r2, r3
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f0:	701a      	strb	r2, [r3, #0]
      i++;
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	3301      	adds	r3, #1
 80056f6:	623b      	str	r3, [r7, #32]
      pDest++;
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	3301      	adds	r3, #1
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80056fe:	8bfb      	ldrh	r3, [r7, #30]
 8005700:	3b01      	subs	r3, #1
 8005702:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005704:	8bfb      	ldrh	r3, [r7, #30]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1ea      	bne.n	80056e0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800570a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800570c:	4618      	mov	r0, r3
 800570e:	372c      	adds	r7, #44	; 0x2c
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4013      	ands	r3, r2
 800572e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005730:	68fb      	ldr	r3, [r7, #12]
}
 8005732:	4618      	mov	r0, r3
 8005734:	3714      	adds	r7, #20
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	f003 0301 	and.w	r3, r3, #1
}
 800574e:	4618      	mov	r0, r3
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
	...

0800575c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005764:	2300      	movs	r3, #0
 8005766:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	3301      	adds	r3, #1
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	4a13      	ldr	r2, [pc, #76]	; (80057bc <USB_CoreReset+0x60>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d901      	bls.n	8005778 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e01a      	b.n	80057ae <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2b00      	cmp	r3, #0
 800577e:	daf3      	bge.n	8005768 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	f043 0201 	orr.w	r2, r3, #1
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3301      	adds	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]
 8005796:	4a09      	ldr	r2, [pc, #36]	; (80057bc <USB_CoreReset+0x60>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d901      	bls.n	80057a0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e006      	b.n	80057ae <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d0f1      	beq.n	8005790 <USB_CoreReset+0x34>

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	00030d40 	.word	0x00030d40

080057c0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057c0:	b084      	sub	sp, #16
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b084      	sub	sp, #16
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	f107 001c 	add.w	r0, r7, #28
 80057ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80057dc:	461a      	mov	r2, r3
 80057de:	2300      	movs	r3, #0
 80057e0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800580a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580e:	2b00      	cmp	r3, #0
 8005810:	d018      	beq.n	8005844 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005814:	2b01      	cmp	r3, #1
 8005816:	d10a      	bne.n	800582e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005826:	f043 0304 	orr.w	r3, r3, #4
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	e014      	b.n	8005858 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800583c:	f023 0304 	bic.w	r3, r3, #4
 8005840:	6013      	str	r3, [r2, #0]
 8005842:	e009      	b.n	8005858 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005852:	f023 0304 	bic.w	r3, r3, #4
 8005856:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005858:	2110      	movs	r1, #16
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff fe82 	bl	8005564 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7ff fea3 	bl	80055ac <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e015      	b.n	8005898 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	4413      	add	r3, r2
 8005874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005878:	461a      	mov	r2, r3
 800587a:	f04f 33ff 	mov.w	r3, #4294967295
 800587e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4413      	add	r3, r2
 8005888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800588c:	461a      	mov	r2, r3
 800588e:	2300      	movs	r3, #0
 8005890:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	3301      	adds	r3, #1
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	6a3b      	ldr	r3, [r7, #32]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	429a      	cmp	r2, r3
 800589e:	d3e5      	bcc.n	800586c <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f04f 32ff 	mov.w	r2, #4294967295
 80058ac:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00b      	beq.n	80058d2 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058c0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a13      	ldr	r2, [pc, #76]	; (8005914 <USB_HostInit+0x154>)
 80058c6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a13      	ldr	r2, [pc, #76]	; (8005918 <USB_HostInit+0x158>)
 80058cc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80058d0:	e009      	b.n	80058e6 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2280      	movs	r2, #128	; 0x80
 80058d6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a10      	ldr	r2, [pc, #64]	; (800591c <USB_HostInit+0x15c>)
 80058dc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a0f      	ldr	r2, [pc, #60]	; (8005920 <USB_HostInit+0x160>)
 80058e2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d105      	bne.n	80058f8 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	f043 0210 	orr.w	r2, r3, #16
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	699a      	ldr	r2, [r3, #24]
 80058fc:	4b09      	ldr	r3, [pc, #36]	; (8005924 <USB_HostInit+0x164>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005910:	b004      	add	sp, #16
 8005912:	4770      	bx	lr
 8005914:	01000200 	.word	0x01000200
 8005918:	00e00300 	.word	0x00e00300
 800591c:	00600080 	.word	0x00600080
 8005920:	004000e0 	.word	0x004000e0
 8005924:	a3200008 	.word	0xa3200008

08005928 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005946:	f023 0303 	bic.w	r3, r3, #3
 800594a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	78fb      	ldrb	r3, [r7, #3]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	68f9      	ldr	r1, [r7, #12]
 800595c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005960:	4313      	orrs	r3, r2
 8005962:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d107      	bne.n	800597a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005970:	461a      	mov	r2, r3
 8005972:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005976:	6053      	str	r3, [r2, #4]
 8005978:	e009      	b.n	800598e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800597a:	78fb      	ldrb	r3, [r7, #3]
 800597c:	2b02      	cmp	r3, #2
 800597e:	d106      	bne.n	800598e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005986:	461a      	mov	r2, r3
 8005988:	f241 7370 	movw	r3, #6000	; 0x1770
 800598c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80059bc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80059c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ca:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80059cc:	2064      	movs	r0, #100	; 0x64
 80059ce:	f7fb fa25 	bl	8000e1c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80059da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059de:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80059e0:	200a      	movs	r0, #10
 80059e2:	f7fb fa1b 	bl	8000e1c <HAL_Delay>

  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005a14:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d109      	bne.n	8005a34 <USB_DriveVbus+0x44>
 8005a20:	78fb      	ldrb	r3, [r7, #3]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d106      	bne.n	8005a34 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005a32:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a3e:	d109      	bne.n	8005a54 <USB_DriveVbus+0x64>
 8005a40:	78fb      	ldrb	r3, [r7, #3]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d106      	bne.n	8005a54 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a52:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr

08005a62 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005a62:	b480      	push	{r7}
 8005a64:	b085      	sub	sp, #20
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	0c5b      	lsrs	r3, r3, #17
 8005a80:	f003 0303 	and.w	r3, r3, #3
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	b29b      	uxth	r3, r3
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3714      	adds	r7, #20
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
	...

08005ab4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b088      	sub	sp, #32
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	4608      	mov	r0, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	70fb      	strb	r3, [r7, #3]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	70bb      	strb	r3, [r7, #2]
 8005aca:	4613      	mov	r3, r2
 8005acc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005ad6:	78fb      	ldrb	r3, [r7, #3]
 8005ad8:	015a      	lsls	r2, r3, #5
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	4413      	add	r3, r2
 8005ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ae8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005aea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	d87e      	bhi.n	8005bf0 <USB_HC_Init+0x13c>
 8005af2:	a201      	add	r2, pc, #4	; (adr r2, 8005af8 <USB_HC_Init+0x44>)
 8005af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af8:	08005b09 	.word	0x08005b09
 8005afc:	08005bb3 	.word	0x08005bb3
 8005b00:	08005b09 	.word	0x08005b09
 8005b04:	08005b75 	.word	0x08005b75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005b08:	78fb      	ldrb	r3, [r7, #3]
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b14:	461a      	mov	r2, r3
 8005b16:	f240 439d 	movw	r3, #1181	; 0x49d
 8005b1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005b1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	da10      	bge.n	8005b46 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005b24:	78fb      	ldrb	r3, [r7, #3]
 8005b26:	015a      	lsls	r2, r3, #5
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	78fa      	ldrb	r2, [r7, #3]
 8005b34:	0151      	lsls	r1, r2, #5
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	440a      	add	r2, r1
 8005b3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b42:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005b44:	e057      	b.n	8005bf6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d051      	beq.n	8005bf6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005b52:	78fb      	ldrb	r3, [r7, #3]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	78fa      	ldrb	r2, [r7, #3]
 8005b62:	0151      	lsls	r1, r2, #5
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	440a      	add	r2, r1
 8005b68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b6c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b70:	60d3      	str	r3, [r2, #12]
      break;
 8005b72:	e040      	b.n	8005bf6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005b74:	78fb      	ldrb	r3, [r7, #3]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b80:	461a      	mov	r2, r3
 8005b82:	f240 639d 	movw	r3, #1693	; 0x69d
 8005b86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005b88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	da34      	bge.n	8005bfa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005b90:	78fb      	ldrb	r3, [r7, #3]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	78fa      	ldrb	r2, [r7, #3]
 8005ba0:	0151      	lsls	r1, r2, #5
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	440a      	add	r2, r1
 8005ba6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bae:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005bb0:	e023      	b.n	8005bfa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005bb2:	78fb      	ldrb	r3, [r7, #3]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f240 2325 	movw	r3, #549	; 0x225
 8005bc4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005bc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	da17      	bge.n	8005bfe <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005bce:	78fb      	ldrb	r3, [r7, #3]
 8005bd0:	015a      	lsls	r2, r3, #5
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	78fa      	ldrb	r2, [r7, #3]
 8005bde:	0151      	lsls	r1, r2, #5
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	440a      	add	r2, r1
 8005be4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005be8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005bec:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005bee:	e006      	b.n	8005bfe <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	77fb      	strb	r3, [r7, #31]
      break;
 8005bf4:	e004      	b.n	8005c00 <USB_HC_Init+0x14c>
      break;
 8005bf6:	bf00      	nop
 8005bf8:	e002      	b.n	8005c00 <USB_HC_Init+0x14c>
      break;
 8005bfa:	bf00      	nop
 8005bfc:	e000      	b.n	8005c00 <USB_HC_Init+0x14c>
      break;
 8005bfe:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c06:	699a      	ldr	r2, [r3, #24]
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	f003 030f 	and.w	r3, r3, #15
 8005c0e:	2101      	movs	r1, #1
 8005c10:	fa01 f303 	lsl.w	r3, r1, r3
 8005c14:	6939      	ldr	r1, [r7, #16]
 8005c16:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005c2a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	da03      	bge.n	8005c3a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005c32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	e001      	b.n	8005c3e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff ff0f 	bl	8005a62 <USB_GetHostSpeed>
 8005c44:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005c46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d106      	bne.n	8005c5c <USB_HC_Init+0x1a8>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d003      	beq.n	8005c5c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005c54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e001      	b.n	8005c60 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c60:	787b      	ldrb	r3, [r7, #1]
 8005c62:	059b      	lsls	r3, r3, #22
 8005c64:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005c68:	78bb      	ldrb	r3, [r7, #2]
 8005c6a:	02db      	lsls	r3, r3, #11
 8005c6c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c70:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005c72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005c76:	049b      	lsls	r3, r3, #18
 8005c78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005c7c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005c7e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005c80:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005c84:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c8a:	78fb      	ldrb	r3, [r7, #3]
 8005c8c:	0159      	lsls	r1, r3, #5
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	440b      	add	r3, r1
 8005c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c96:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c9c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005c9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d10f      	bne.n	8005cc6 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005ca6:	78fb      	ldrb	r3, [r7, #3]
 8005ca8:	015a      	lsls	r2, r3, #5
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	4413      	add	r3, r2
 8005cae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	78fa      	ldrb	r2, [r7, #3]
 8005cb6:	0151      	lsls	r1, r2, #5
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	440a      	add	r2, r1
 8005cbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cc4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005cc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3720      	adds	r7, #32
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08c      	sub	sp, #48	; 0x30
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	4613      	mov	r3, r2
 8005cdc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	785b      	ldrb	r3, [r3, #1]
 8005ce6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005ce8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cec:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d02d      	beq.n	8005d56 <USB_HC_StartXfer+0x86>
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	791b      	ldrb	r3, [r3, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d129      	bne.n	8005d56 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d117      	bne.n	8005d38 <USB_HC_StartXfer+0x68>
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	79db      	ldrb	r3, [r3, #7]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <USB_HC_StartXfer+0x48>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	79db      	ldrb	r3, [r3, #7]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d10f      	bne.n	8005d38 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	6a3b      	ldr	r3, [r7, #32]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	69fa      	ldr	r2, [r7, #28]
 8005d28:	0151      	lsls	r1, r2, #5
 8005d2a:	6a3a      	ldr	r2, [r7, #32]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d36:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d10b      	bne.n	8005d56 <USB_HC_StartXfer+0x86>
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	795b      	ldrb	r3, [r3, #5]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d107      	bne.n	8005d56 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	785b      	ldrb	r3, [r3, #1]
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 fa2f 	bl	80061b0 <USB_DoPing>
      return HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e0f8      	b.n	8005f48 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d018      	beq.n	8005d90 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	8912      	ldrh	r2, [r2, #8]
 8005d66:	4413      	add	r3, r2
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	68ba      	ldr	r2, [r7, #8]
 8005d6c:	8912      	ldrh	r2, [r2, #8]
 8005d6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d72:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005d74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005d76:	8b7b      	ldrh	r3, [r7, #26]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d90b      	bls.n	8005d94 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005d7c:	8b7b      	ldrh	r3, [r7, #26]
 8005d7e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005d80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	8912      	ldrh	r2, [r2, #8]
 8005d86:	fb02 f203 	mul.w	r2, r2, r3
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	611a      	str	r2, [r3, #16]
 8005d8e:	e001      	b.n	8005d94 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005d90:	2301      	movs	r3, #1
 8005d92:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	78db      	ldrb	r3, [r3, #3]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d007      	beq.n	8005dac <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005d9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	8912      	ldrh	r2, [r2, #8]
 8005da2:	fb02 f203 	mul.w	r2, r2, r3
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	611a      	str	r2, [r3, #16]
 8005daa:	e003      	b.n	8005db4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005dbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005dbe:	04d9      	lsls	r1, r3, #19
 8005dc0:	4b63      	ldr	r3, [pc, #396]	; (8005f50 <USB_HC_StartXfer+0x280>)
 8005dc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005dc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	7a9b      	ldrb	r3, [r3, #10]
 8005dca:	075b      	lsls	r3, r3, #29
 8005dcc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005dd0:	69f9      	ldr	r1, [r7, #28]
 8005dd2:	0148      	lsls	r0, r1, #5
 8005dd4:	6a39      	ldr	r1, [r7, #32]
 8005dd6:	4401      	add	r1, r0
 8005dd8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005ddc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005dde:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005de0:	79fb      	ldrb	r3, [r7, #7]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d009      	beq.n	8005dfa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	68d9      	ldr	r1, [r3, #12]
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df6:	460a      	mov	r2, r1
 8005df8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005dfa:	6a3b      	ldr	r3, [r7, #32]
 8005dfc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	bf0c      	ite	eq
 8005e0a:	2301      	moveq	r3, #1
 8005e0c:	2300      	movne	r3, #0
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	015a      	lsls	r2, r3, #5
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	4413      	add	r3, r2
 8005e1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	69fa      	ldr	r2, [r7, #28]
 8005e22:	0151      	lsls	r1, r2, #5
 8005e24:	6a3a      	ldr	r2, [r7, #32]
 8005e26:	440a      	add	r2, r1
 8005e28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e2c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005e30:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	015a      	lsls	r2, r3, #5
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	7e7b      	ldrb	r3, [r7, #25]
 8005e42:	075b      	lsls	r3, r3, #29
 8005e44:	69f9      	ldr	r1, [r7, #28]
 8005e46:	0148      	lsls	r0, r1, #5
 8005e48:	6a39      	ldr	r1, [r7, #32]
 8005e4a:	4401      	add	r1, r0
 8005e4c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005e50:	4313      	orrs	r3, r2
 8005e52:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	6a3b      	ldr	r3, [r7, #32]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005e6a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	78db      	ldrb	r3, [r3, #3]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d004      	beq.n	8005e7e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	e003      	b.n	8005e86 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005e84:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e8c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	4413      	add	r3, r2
 8005e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005ea0:	79fb      	ldrb	r3, [r7, #7]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	e04e      	b.n	8005f48 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	78db      	ldrb	r3, [r3, #3]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d149      	bne.n	8005f46 <USB_HC_StartXfer+0x276>
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d045      	beq.n	8005f46 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	79db      	ldrb	r3, [r3, #7]
 8005ebe:	2b03      	cmp	r3, #3
 8005ec0:	d830      	bhi.n	8005f24 <USB_HC_StartXfer+0x254>
 8005ec2:	a201      	add	r2, pc, #4	; (adr r2, 8005ec8 <USB_HC_StartXfer+0x1f8>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005ed9 	.word	0x08005ed9
 8005ecc:	08005efd 	.word	0x08005efd
 8005ed0:	08005ed9 	.word	0x08005ed9
 8005ed4:	08005efd 	.word	0x08005efd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	3303      	adds	r3, #3
 8005ede:	089b      	lsrs	r3, r3, #2
 8005ee0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005ee2:	8afa      	ldrh	r2, [r7, #22]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d91c      	bls.n	8005f28 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	f043 0220 	orr.w	r2, r3, #32
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	619a      	str	r2, [r3, #24]
        }
        break;
 8005efa:	e015      	b.n	8005f28 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	3303      	adds	r3, #3
 8005f02:	089b      	lsrs	r3, r3, #2
 8005f04:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005f06:	8afa      	ldrh	r2, [r7, #22]
 8005f08:	6a3b      	ldr	r3, [r7, #32]
 8005f0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d90a      	bls.n	8005f2c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	619a      	str	r2, [r3, #24]
        }
        break;
 8005f22:	e003      	b.n	8005f2c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005f24:	bf00      	nop
 8005f26:	e002      	b.n	8005f2e <USB_HC_StartXfer+0x25e>
        break;
 8005f28:	bf00      	nop
 8005f2a:	e000      	b.n	8005f2e <USB_HC_StartXfer+0x25e>
        break;
 8005f2c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	68d9      	ldr	r1, [r3, #12]
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	785a      	ldrb	r2, [r3, #1]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	9000      	str	r0, [sp, #0]
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f7ff fb53 	bl	80055ec <USB_WritePacket>
  }

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3728      	adds	r7, #40	; 0x28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	1ff80000 	.word	0x1ff80000

08005f54 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	b29b      	uxth	r3, r3
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b089      	sub	sp, #36	; 0x24
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	460b      	mov	r3, r1
 8005f80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	015a      	lsls	r2, r3, #5
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	0c9b      	lsrs	r3, r3, #18
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	015a      	lsls	r2, r3, #5
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	4413      	add	r3, r2
 8005fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	0fdb      	lsrs	r3, r3, #31
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f003 0320 	and.w	r3, r3, #32
 8005fc2:	2b20      	cmp	r3, #32
 8005fc4:	d104      	bne.n	8005fd0 <USB_HC_Halt+0x5a>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	e0e8      	b.n	80061a2 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d002      	beq.n	8005fdc <USB_HC_Halt+0x66>
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d173      	bne.n	80060c4 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	015a      	lsls	r2, r3, #5
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	0151      	lsls	r1, r2, #5
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	440a      	add	r2, r1
 8005ff2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ff6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ffa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f003 0320 	and.w	r3, r3, #32
 8006004:	2b00      	cmp	r3, #0
 8006006:	f040 80cb 	bne.w	80061a0 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d143      	bne.n	800609e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	4413      	add	r3, r2
 800601e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	0151      	lsls	r1, r2, #5
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	440a      	add	r2, r1
 800602c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006030:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006034:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	015a      	lsls	r2, r3, #5
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	4413      	add	r3, r2
 800603e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	0151      	lsls	r1, r2, #5
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	440a      	add	r2, r1
 800604c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006050:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006054:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	015a      	lsls	r2, r3, #5
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	4413      	add	r3, r2
 800605e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	0151      	lsls	r1, r2, #5
 8006068:	69ba      	ldr	r2, [r7, #24]
 800606a:	440a      	add	r2, r1
 800606c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006070:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006074:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	3301      	adds	r3, #1
 800607a:	61fb      	str	r3, [r7, #28]
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006082:	d81d      	bhi.n	80060c0 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	015a      	lsls	r2, r3, #5
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	4413      	add	r3, r2
 800608c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006096:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800609a:	d0ec      	beq.n	8006076 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800609c:	e080      	b.n	80061a0 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	015a      	lsls	r2, r3, #5
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	4413      	add	r3, r2
 80060a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	0151      	lsls	r1, r2, #5
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	440a      	add	r2, r1
 80060b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060bc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060be:	e06f      	b.n	80061a0 <USB_HC_Halt+0x22a>
            break;
 80060c0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060c2:	e06d      	b.n	80061a0 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	0151      	lsls	r1, r2, #5
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	440a      	add	r2, r1
 80060da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060e2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d143      	bne.n	800617c <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	0151      	lsls	r1, r2, #5
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	440a      	add	r2, r1
 800610a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800610e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006112:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	015a      	lsls	r2, r3, #5
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	4413      	add	r3, r2
 800611c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	0151      	lsls	r1, r2, #5
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	440a      	add	r2, r1
 800612a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800612e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006132:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	4413      	add	r3, r2
 800613c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	0151      	lsls	r1, r2, #5
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	440a      	add	r2, r1
 800614a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800614e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006152:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	3301      	adds	r3, #1
 8006158:	61fb      	str	r3, [r7, #28]
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006160:	d81d      	bhi.n	800619e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	015a      	lsls	r2, r3, #5
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	4413      	add	r3, r2
 800616a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006174:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006178:	d0ec      	beq.n	8006154 <USB_HC_Halt+0x1de>
 800617a:	e011      	b.n	80061a0 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	4413      	add	r3, r2
 8006184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	0151      	lsls	r1, r2, #5
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	440a      	add	r2, r1
 8006192:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006196:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	e000      	b.n	80061a0 <USB_HC_Halt+0x22a>
          break;
 800619e:	bf00      	nop
    }
  }

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3724      	adds	r7, #36	; 0x24
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
	...

080061b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	460b      	mov	r3, r1
 80061ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80061c4:	2301      	movs	r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	04da      	lsls	r2, r3, #19
 80061cc:	4b15      	ldr	r3, [pc, #84]	; (8006224 <USB_DoPing+0x74>)
 80061ce:	4013      	ands	r3, r2
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	0151      	lsls	r1, r2, #5
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	440a      	add	r2, r1
 80061d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	015a      	lsls	r2, r3, #5
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	4413      	add	r3, r2
 80061ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006200:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	4413      	add	r3, r2
 800620a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800620e:	461a      	mov	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	371c      	adds	r7, #28
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	1ff80000 	.word	0x1ff80000

08006228 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006234:	2300      	movs	r3, #0
 8006236:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff f936 	bl	80054aa <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800623e:	2110      	movs	r1, #16
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff f98f 	bl	8005564 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7ff f9b0 	bl	80055ac <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]
 8006250:	e01f      	b.n	8006292 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	4413      	add	r3, r2
 800625a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006268:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006270:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006278:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	4413      	add	r3, r2
 8006282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006286:	461a      	mov	r2, r3
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	3301      	adds	r3, #1
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b0f      	cmp	r3, #15
 8006296:	d9dc      	bls.n	8006252 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006298:	2300      	movs	r3, #0
 800629a:	613b      	str	r3, [r7, #16]
 800629c:	e034      	b.n	8006308 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062b4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062bc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80062c4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	015a      	lsls	r2, r3, #5
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4413      	add	r3, r2
 80062ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d2:	461a      	mov	r2, r3
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3301      	adds	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062e4:	d80c      	bhi.n	8006300 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	015a      	lsls	r2, r3, #5
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4413      	add	r3, r2
 80062ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062fc:	d0ec      	beq.n	80062d8 <USB_StopHost+0xb0>
 80062fe:	e000      	b.n	8006302 <USB_StopHost+0xda>
        break;
 8006300:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	3301      	adds	r3, #1
 8006306:	613b      	str	r3, [r7, #16]
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	2b0f      	cmp	r3, #15
 800630c:	d9c7      	bls.n	800629e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006314:	461a      	mov	r2, r3
 8006316:	f04f 33ff 	mov.w	r3, #4294967295
 800631a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f04f 32ff 	mov.w	r2, #4294967295
 8006322:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff f8af 	bl	8005488 <USB_EnableGlobalInt>

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3718      	adds	r7, #24
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006334:	b590      	push	{r4, r7, lr}
 8006336:	b089      	sub	sp, #36	; 0x24
 8006338:	af04      	add	r7, sp, #16
 800633a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800633c:	2301      	movs	r3, #1
 800633e:	2202      	movs	r2, #2
 8006340:	2102      	movs	r1, #2
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 fc66 	bl	8006c14 <USBH_FindInterface>
 8006348:	4603      	mov	r3, r0
 800634a:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	2bff      	cmp	r3, #255	; 0xff
 8006350:	d002      	beq.n	8006358 <USBH_CDC_InterfaceInit+0x24>
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	2b01      	cmp	r3, #1
 8006356:	d901      	bls.n	800635c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006358:	2302      	movs	r3, #2
 800635a:	e13d      	b.n	80065d8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	4619      	mov	r1, r3
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fc3b 	bl	8006bdc <USBH_SelectInterface>
 8006366:	4603      	mov	r3, r0
 8006368:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800636a:	7bbb      	ldrb	r3, [r7, #14]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006370:	2302      	movs	r3, #2
 8006372:	e131      	b.n	80065d8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800637a:	2050      	movs	r0, #80	; 0x50
 800637c:	f002 fa00 	bl	8008780 <malloc>
 8006380:	4603      	mov	r3, r0
 8006382:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d101      	bne.n	8006398 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006394:	2302      	movs	r3, #2
 8006396:	e11f      	b.n	80065d8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006398:	2250      	movs	r2, #80	; 0x50
 800639a:	2100      	movs	r1, #0
 800639c:	68b8      	ldr	r0, [r7, #8]
 800639e:	f002 f9ff 	bl	80087a0 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80063a2:	7bfb      	ldrb	r3, [r7, #15]
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	211a      	movs	r1, #26
 80063a8:	fb01 f303 	mul.w	r3, r1, r3
 80063ac:	4413      	add	r3, r2
 80063ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	b25b      	sxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	da15      	bge.n	80063e6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80063ba:	7bfb      	ldrb	r3, [r7, #15]
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	211a      	movs	r1, #26
 80063c0:	fb01 f303 	mul.w	r3, r1, r3
 80063c4:	4413      	add	r3, r2
 80063c6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80063ca:	781a      	ldrb	r2, [r3, #0]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	211a      	movs	r1, #26
 80063d6:	fb01 f303 	mul.w	r3, r1, r3
 80063da:	4413      	add	r3, r2
 80063dc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80063e0:	881a      	ldrh	r2, [r3, #0]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	785b      	ldrb	r3, [r3, #1]
 80063ea:	4619      	mov	r1, r3
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f001 fe32 	bl	8008056 <USBH_AllocPipe>
 80063f2:	4603      	mov	r3, r0
 80063f4:	461a      	mov	r2, r3
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	7819      	ldrb	r1, [r3, #0]
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	7858      	ldrb	r0, [r3, #1]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	8952      	ldrh	r2, [r2, #10]
 8006412:	9202      	str	r2, [sp, #8]
 8006414:	2203      	movs	r2, #3
 8006416:	9201      	str	r2, [sp, #4]
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	4623      	mov	r3, r4
 800641c:	4602      	mov	r2, r0
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f001 fdea 	bl	8007ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	2200      	movs	r2, #0
 800642a:	4619      	mov	r1, r3
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f002 f8f9 	bl	8008624 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006432:	2300      	movs	r3, #0
 8006434:	2200      	movs	r2, #0
 8006436:	210a      	movs	r1, #10
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fbeb 	bl	8006c14 <USBH_FindInterface>
 800643e:	4603      	mov	r3, r0
 8006440:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006442:	7bfb      	ldrb	r3, [r7, #15]
 8006444:	2bff      	cmp	r3, #255	; 0xff
 8006446:	d002      	beq.n	800644e <USBH_CDC_InterfaceInit+0x11a>
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d901      	bls.n	8006452 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800644e:	2302      	movs	r3, #2
 8006450:	e0c2      	b.n	80065d8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006452:	7bfb      	ldrb	r3, [r7, #15]
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	211a      	movs	r1, #26
 8006458:	fb01 f303 	mul.w	r3, r1, r3
 800645c:	4413      	add	r3, r2
 800645e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	b25b      	sxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	da16      	bge.n	8006498 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800646a:	7bfb      	ldrb	r3, [r7, #15]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	211a      	movs	r1, #26
 8006470:	fb01 f303 	mul.w	r3, r1, r3
 8006474:	4413      	add	r3, r2
 8006476:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800647a:	781a      	ldrb	r2, [r3, #0]
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006480:	7bfb      	ldrb	r3, [r7, #15]
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	211a      	movs	r1, #26
 8006486:	fb01 f303 	mul.w	r3, r1, r3
 800648a:	4413      	add	r3, r2
 800648c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006490:	881a      	ldrh	r2, [r3, #0]
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	835a      	strh	r2, [r3, #26]
 8006496:	e015      	b.n	80064c4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	211a      	movs	r1, #26
 800649e:	fb01 f303 	mul.w	r3, r1, r3
 80064a2:	4413      	add	r3, r2
 80064a4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80064a8:	781a      	ldrb	r2, [r3, #0]
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80064ae:	7bfb      	ldrb	r3, [r7, #15]
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	211a      	movs	r1, #26
 80064b4:	fb01 f303 	mul.w	r3, r1, r3
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80064be:	881a      	ldrh	r2, [r3, #0]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	211a      	movs	r1, #26
 80064ca:	fb01 f303 	mul.w	r3, r1, r3
 80064ce:	4413      	add	r3, r2
 80064d0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	b25b      	sxtb	r3, r3
 80064d8:	2b00      	cmp	r3, #0
 80064da:	da16      	bge.n	800650a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80064dc:	7bfb      	ldrb	r3, [r7, #15]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	211a      	movs	r1, #26
 80064e2:	fb01 f303 	mul.w	r3, r1, r3
 80064e6:	4413      	add	r3, r2
 80064e8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80064ec:	781a      	ldrb	r2, [r3, #0]
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80064f2:	7bfb      	ldrb	r3, [r7, #15]
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	211a      	movs	r1, #26
 80064f8:	fb01 f303 	mul.w	r3, r1, r3
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006502:	881a      	ldrh	r2, [r3, #0]
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	835a      	strh	r2, [r3, #26]
 8006508:	e015      	b.n	8006536 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800650a:	7bfb      	ldrb	r3, [r7, #15]
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	211a      	movs	r1, #26
 8006510:	fb01 f303 	mul.w	r3, r1, r3
 8006514:	4413      	add	r3, r2
 8006516:	f203 3356 	addw	r3, r3, #854	; 0x356
 800651a:	781a      	ldrb	r2, [r3, #0]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	211a      	movs	r1, #26
 8006526:	fb01 f303 	mul.w	r3, r1, r3
 800652a:	4413      	add	r3, r2
 800652c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006530:	881a      	ldrh	r2, [r3, #0]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	7b9b      	ldrb	r3, [r3, #14]
 800653a:	4619      	mov	r1, r3
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f001 fd8a 	bl	8008056 <USBH_AllocPipe>
 8006542:	4603      	mov	r3, r0
 8006544:	461a      	mov	r2, r3
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	7bdb      	ldrb	r3, [r3, #15]
 800654e:	4619      	mov	r1, r3
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f001 fd80 	bl	8008056 <USBH_AllocPipe>
 8006556:	4603      	mov	r3, r0
 8006558:	461a      	mov	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	7b59      	ldrb	r1, [r3, #13]
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	7b98      	ldrb	r0, [r3, #14]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	8b12      	ldrh	r2, [r2, #24]
 8006576:	9202      	str	r2, [sp, #8]
 8006578:	2202      	movs	r2, #2
 800657a:	9201      	str	r2, [sp, #4]
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	4623      	mov	r3, r4
 8006580:	4602      	mov	r2, r0
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f001 fd38 	bl	8007ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	7b19      	ldrb	r1, [r3, #12]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	7bd8      	ldrb	r0, [r3, #15]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	8b52      	ldrh	r2, [r2, #26]
 80065a0:	9202      	str	r2, [sp, #8]
 80065a2:	2202      	movs	r2, #2
 80065a4:	9201      	str	r2, [sp, #4]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4623      	mov	r3, r4
 80065aa:	4602      	mov	r2, r0
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f001 fd23 	bl	8007ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	7b5b      	ldrb	r3, [r3, #13]
 80065be:	2200      	movs	r2, #0
 80065c0:	4619      	mov	r1, r3
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f002 f82e 	bl	8008624 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	7b1b      	ldrb	r3, [r3, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f002 f827 	bl	8008624 <USBH_LL_SetToggle>

  return USBH_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3714      	adds	r7, #20
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd90      	pop	{r4, r7, pc}

080065e0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00e      	beq.n	8006618 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	4619      	mov	r1, r3
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f001 fd18 	bl	8008036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	4619      	mov	r1, r3
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f001 fd43 	bl	8008098 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	7b1b      	ldrb	r3, [r3, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00e      	beq.n	800663e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	7b1b      	ldrb	r3, [r3, #12]
 8006624:	4619      	mov	r1, r3
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f001 fd05 	bl	8008036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	7b1b      	ldrb	r3, [r3, #12]
 8006630:	4619      	mov	r1, r3
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f001 fd30 	bl	8008098 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	7b5b      	ldrb	r3, [r3, #13]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00e      	beq.n	8006664 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	7b5b      	ldrb	r3, [r3, #13]
 800664a:	4619      	mov	r1, r3
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f001 fcf2 	bl	8008036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	7b5b      	ldrb	r3, [r3, #13]
 8006656:	4619      	mov	r1, r3
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f001 fd1d 	bl	8008098 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006676:	69db      	ldr	r3, [r3, #28]
 8006678:	4618      	mov	r0, r3
 800667a:	f002 f889 	bl	8008790 <free>
    phost->pActiveClass->pData = 0U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006684:	2200      	movs	r2, #0
 8006686:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066a0:	69db      	ldr	r3, [r3, #28]
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	3340      	adds	r3, #64	; 0x40
 80066a8:	4619      	mov	r1, r3
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f8b1 	bl	8006812 <GetLineCoding>
 80066b0:	4603      	mov	r3, r0
 80066b2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80066b4:	7afb      	ldrb	r3, [r7, #11]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d105      	bne.n	80066c6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80066c0:	2102      	movs	r1, #2
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80066c6:	7afb      	ldrb	r3, [r7, #11]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80066d8:	2301      	movs	r3, #1
 80066da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066e6:	69db      	ldr	r3, [r3, #28]
 80066e8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80066f0:	2b04      	cmp	r3, #4
 80066f2:	d877      	bhi.n	80067e4 <USBH_CDC_Process+0x114>
 80066f4:	a201      	add	r2, pc, #4	; (adr r2, 80066fc <USBH_CDC_Process+0x2c>)
 80066f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fa:	bf00      	nop
 80066fc:	08006711 	.word	0x08006711
 8006700:	08006717 	.word	0x08006717
 8006704:	08006747 	.word	0x08006747
 8006708:	080067bb 	.word	0x080067bb
 800670c:	080067c9 	.word	0x080067c9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	73fb      	strb	r3, [r7, #15]
      break;
 8006714:	e06d      	b.n	80067f2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800671a:	4619      	mov	r1, r3
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 f897 	bl	8006850 <SetLineCoding>
 8006722:	4603      	mov	r3, r0
 8006724:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006726:	7bbb      	ldrb	r3, [r7, #14]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d104      	bne.n	8006736 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006734:	e058      	b.n	80067e8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006736:	7bbb      	ldrb	r3, [r7, #14]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d055      	beq.n	80067e8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	2204      	movs	r2, #4
 8006740:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006744:	e050      	b.n	80067e8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	3340      	adds	r3, #64	; 0x40
 800674a:	4619      	mov	r1, r3
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f860 	bl	8006812 <GetLineCoding>
 8006752:	4603      	mov	r3, r0
 8006754:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006756:	7bbb      	ldrb	r3, [r7, #14]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d126      	bne.n	80067aa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800676e:	791b      	ldrb	r3, [r3, #4]
 8006770:	429a      	cmp	r2, r3
 8006772:	d13b      	bne.n	80067ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800677e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006780:	429a      	cmp	r2, r3
 8006782:	d133      	bne.n	80067ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800678e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006790:	429a      	cmp	r2, r3
 8006792:	d12b      	bne.n	80067ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800679c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800679e:	429a      	cmp	r2, r3
 80067a0:	d124      	bne.n	80067ec <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f958 	bl	8006a58 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80067a8:	e020      	b.n	80067ec <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80067aa:	7bbb      	ldrb	r3, [r7, #14]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d01d      	beq.n	80067ec <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2204      	movs	r2, #4
 80067b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80067b8:	e018      	b.n	80067ec <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f867 	bl	800688e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f8da 	bl	800697a <CDC_ProcessReception>
      break;
 80067c6:	e014      	b.n	80067f2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80067c8:	2100      	movs	r1, #0
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 ffe3 	bl	8007796 <USBH_ClrFeature>
 80067d0:	4603      	mov	r3, r0
 80067d2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80067d4:	7bbb      	ldrb	r3, [r7, #14]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d10a      	bne.n	80067f0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80067e2:	e005      	b.n	80067f0 <USBH_CDC_Process+0x120>

    default:
      break;
 80067e4:	bf00      	nop
 80067e6:	e004      	b.n	80067f2 <USBH_CDC_Process+0x122>
      break;
 80067e8:	bf00      	nop
 80067ea:	e002      	b.n	80067f2 <USBH_CDC_Process+0x122>
      break;
 80067ec:	bf00      	nop
 80067ee:	e000      	b.n	80067f2 <USBH_CDC_Process+0x122>
      break;
 80067f0:	bf00      	nop

  }

  return status;
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	370c      	adds	r7, #12
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr

08006812 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b082      	sub	sp, #8
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
 800681a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	22a1      	movs	r2, #161	; 0xa1
 8006820:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2221      	movs	r2, #33	; 0x21
 8006826:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2207      	movs	r2, #7
 8006838:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2207      	movs	r2, #7
 800683e:	4619      	mov	r1, r3
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f001 f988 	bl	8007b56 <USBH_CtlReq>
 8006846:	4603      	mov	r3, r0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3708      	adds	r7, #8
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2221      	movs	r2, #33	; 0x21
 800685e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2207      	movs	r2, #7
 8006876:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2207      	movs	r2, #7
 800687c:	4619      	mov	r1, r3
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f001 f969 	bl	8007b56 <USBH_CtlReq>
 8006884:	4603      	mov	r3, r0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b086      	sub	sp, #24
 8006892:	af02      	add	r7, sp, #8
 8006894:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80068a0:	2300      	movs	r3, #0
 80068a2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d002      	beq.n	80068b4 <CDC_ProcessTransmission+0x26>
 80068ae:	2b02      	cmp	r3, #2
 80068b0:	d023      	beq.n	80068fa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80068b2:	e05e      	b.n	8006972 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	8b12      	ldrh	r2, [r2, #24]
 80068bc:	4293      	cmp	r3, r2
 80068be:	d90b      	bls.n	80068d8 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	69d9      	ldr	r1, [r3, #28]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8b1a      	ldrh	r2, [r3, #24]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	7b5b      	ldrb	r3, [r3, #13]
 80068cc:	2001      	movs	r0, #1
 80068ce:	9000      	str	r0, [sp, #0]
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f001 fb4e 	bl	8007f72 <USBH_BulkSendData>
 80068d6:	e00b      	b.n	80068f0 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	7b5b      	ldrb	r3, [r3, #13]
 80068e6:	2001      	movs	r0, #1
 80068e8:	9000      	str	r0, [sp, #0]
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f001 fb41 	bl	8007f72 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80068f8:	e03b      	b.n	8006972 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	7b5b      	ldrb	r3, [r3, #13]
 80068fe:	4619      	mov	r1, r3
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f001 fe65 	bl	80085d0 <USBH_LL_GetURBState>
 8006906:	4603      	mov	r3, r0
 8006908:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800690a:	7afb      	ldrb	r3, [r7, #11]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d128      	bne.n	8006962 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	8b12      	ldrh	r2, [r2, #24]
 8006918:	4293      	cmp	r3, r2
 800691a:	d90e      	bls.n	800693a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	8b12      	ldrh	r2, [r2, #24]
 8006924:	1a9a      	subs	r2, r3, r2
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	8b12      	ldrh	r2, [r2, #24]
 8006932:	441a      	add	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	61da      	str	r2, [r3, #28]
 8006938:	e002      	b.n	8006940 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	2b00      	cmp	r3, #0
 8006946:	d004      	beq.n	8006952 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006950:	e00e      	b.n	8006970 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f868 	bl	8006a30 <USBH_CDC_TransmitCallback>
      break;
 8006960:	e006      	b.n	8006970 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006962:	7afb      	ldrb	r3, [r7, #11]
 8006964:	2b02      	cmp	r3, #2
 8006966:	d103      	bne.n	8006970 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006970:	bf00      	nop
  }
}
 8006972:	bf00      	nop
 8006974:	3710      	adds	r7, #16
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b086      	sub	sp, #24
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006988:	69db      	ldr	r3, [r3, #28]
 800698a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800698c:	2300      	movs	r3, #0
 800698e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006996:	2b03      	cmp	r3, #3
 8006998:	d002      	beq.n	80069a0 <CDC_ProcessReception+0x26>
 800699a:	2b04      	cmp	r3, #4
 800699c:	d00e      	beq.n	80069bc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800699e:	e043      	b.n	8006a28 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	6a19      	ldr	r1, [r3, #32]
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	8b5a      	ldrh	r2, [r3, #26]
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	7b1b      	ldrb	r3, [r3, #12]
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f001 fb05 	bl	8007fbc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	2204      	movs	r2, #4
 80069b6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80069ba:	e035      	b.n	8006a28 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	7b1b      	ldrb	r3, [r3, #12]
 80069c0:	4619      	mov	r1, r3
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f001 fe04 	bl	80085d0 <USBH_LL_GetURBState>
 80069c8:	4603      	mov	r3, r0
 80069ca:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80069cc:	7cfb      	ldrb	r3, [r7, #19]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d129      	bne.n	8006a26 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	7b1b      	ldrb	r3, [r3, #12]
 80069d6:	4619      	mov	r1, r3
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f001 fd67 	bl	80084ac <USBH_LL_GetLastXferSize>
 80069de:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d016      	beq.n	8006a18 <CDC_ProcessReception+0x9e>
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	8b5b      	ldrh	r3, [r3, #26]
 80069ee:	461a      	mov	r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d910      	bls.n	8006a18 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	1ad2      	subs	r2, r2, r3
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	6a1a      	ldr	r2, [r3, #32]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	441a      	add	r2, r3
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	2203      	movs	r2, #3
 8006a12:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006a16:	e006      	b.n	8006a26 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f80f 	bl	8006a44 <USBH_CDC_ReceiveCallback>
      break;
 8006a26:	bf00      	nop
  }
}
 8006a28:	bf00      	nop
 8006a2a:	3718      	adds	r7, #24
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}

08006a30 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	4613      	mov	r3, r2
 8006a78:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006a80:	2302      	movs	r3, #2
 8006a82:	e029      	b.n	8006ad8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	79fa      	ldrb	r2, [r7, #7]
 8006a88:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 f81f 	bl	8006ae0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d003      	beq.n	8006ad0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f001 fc37 	bl	8008344 <USBH_LL_Init>

  return USBH_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006aec:	2300      	movs	r3, #0
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	e009      	b.n	8006b06 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	33e0      	adds	r3, #224	; 0xe0
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4413      	add	r3, r2
 8006afc:	2200      	movs	r2, #0
 8006afe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	3301      	adds	r3, #1
 8006b04:	60fb      	str	r3, [r7, #12]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2b0e      	cmp	r3, #14
 8006b0a:	d9f2      	bls.n	8006af2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	e009      	b.n	8006b26 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	3301      	adds	r3, #1
 8006b24:	60fb      	str	r3, [r7, #12]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b2c:	d3f1      	bcc.n	8006b12 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2240      	movs	r2, #64	; 0x40
 8006b52:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3714      	adds	r7, #20
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d016      	beq.n	8006bca <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10e      	bne.n	8006bc4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006bac:	1c59      	adds	r1, r3, #1
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	33de      	adds	r3, #222	; 0xde
 8006bb8:	6839      	ldr	r1, [r7, #0]
 8006bba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	73fb      	strb	r3, [r7, #15]
 8006bc2:	e004      	b.n	8006bce <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	73fb      	strb	r3, [r7, #15]
 8006bc8:	e001      	b.n	8006bce <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006bca:	2302      	movs	r3, #2
 8006bcc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006be8:	2300      	movs	r3, #0
 8006bea:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006bf2:	78fa      	ldrb	r2, [r7, #3]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d204      	bcs.n	8006c02 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	78fa      	ldrb	r2, [r7, #3]
 8006bfc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006c00:	e001      	b.n	8006c06 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006c02:	2302      	movs	r3, #2
 8006c04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3714      	adds	r7, #20
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b087      	sub	sp, #28
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	4608      	mov	r0, r1
 8006c1e:	4611      	mov	r1, r2
 8006c20:	461a      	mov	r2, r3
 8006c22:	4603      	mov	r3, r0
 8006c24:	70fb      	strb	r3, [r7, #3]
 8006c26:	460b      	mov	r3, r1
 8006c28:	70bb      	strb	r3, [r7, #2]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006c32:	2300      	movs	r3, #0
 8006c34:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006c3c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006c3e:	e025      	b.n	8006c8c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006c40:	7dfb      	ldrb	r3, [r7, #23]
 8006c42:	221a      	movs	r2, #26
 8006c44:	fb02 f303 	mul.w	r3, r2, r3
 8006c48:	3308      	adds	r3, #8
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	3302      	adds	r3, #2
 8006c50:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	795b      	ldrb	r3, [r3, #5]
 8006c56:	78fa      	ldrb	r2, [r7, #3]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d002      	beq.n	8006c62 <USBH_FindInterface+0x4e>
 8006c5c:	78fb      	ldrb	r3, [r7, #3]
 8006c5e:	2bff      	cmp	r3, #255	; 0xff
 8006c60:	d111      	bne.n	8006c86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006c66:	78ba      	ldrb	r2, [r7, #2]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d002      	beq.n	8006c72 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c6c:	78bb      	ldrb	r3, [r7, #2]
 8006c6e:	2bff      	cmp	r3, #255	; 0xff
 8006c70:	d109      	bne.n	8006c86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c76:	787a      	ldrb	r2, [r7, #1]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d002      	beq.n	8006c82 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006c7c:	787b      	ldrb	r3, [r7, #1]
 8006c7e:	2bff      	cmp	r3, #255	; 0xff
 8006c80:	d101      	bne.n	8006c86 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006c82:	7dfb      	ldrb	r3, [r7, #23]
 8006c84:	e006      	b.n	8006c94 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006c86:	7dfb      	ldrb	r3, [r7, #23]
 8006c88:	3301      	adds	r3, #1
 8006c8a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006c8c:	7dfb      	ldrb	r3, [r7, #23]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d9d6      	bls.n	8006c40 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006c92:	23ff      	movs	r3, #255	; 0xff
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	371c      	adds	r7, #28
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f001 fb87 	bl	80083bc <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006cae:	2101      	movs	r1, #1
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f001 fca0 	bl	80085f6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af04      	add	r7, sp, #16
 8006cc6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006cc8:	2302      	movs	r3, #2
 8006cca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d102      	bne.n	8006ce2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2203      	movs	r2, #3
 8006ce0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	2b0b      	cmp	r3, #11
 8006cea:	f200 81b3 	bhi.w	8007054 <USBH_Process+0x394>
 8006cee:	a201      	add	r2, pc, #4	; (adr r2, 8006cf4 <USBH_Process+0x34>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d25 	.word	0x08006d25
 8006cf8:	08006d57 	.word	0x08006d57
 8006cfc:	08006dbf 	.word	0x08006dbf
 8006d00:	08006fef 	.word	0x08006fef
 8006d04:	08007055 	.word	0x08007055
 8006d08:	08006e63 	.word	0x08006e63
 8006d0c:	08006f95 	.word	0x08006f95
 8006d10:	08006e99 	.word	0x08006e99
 8006d14:	08006eb9 	.word	0x08006eb9
 8006d18:	08006ed9 	.word	0x08006ed9
 8006d1c:	08006f07 	.word	0x08006f07
 8006d20:	08006fd7 	.word	0x08006fd7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 8193 	beq.w	8007058 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006d38:	20c8      	movs	r0, #200	; 0xc8
 8006d3a:	f001 fca3 	bl	8008684 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f001 fb99 	bl	8008476 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006d54:	e180      	b.n	8007058 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d107      	bne.n	8006d70 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006d6e:	e182      	b.n	8007076 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006d76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d7a:	d914      	bls.n	8006da6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006d82:	3301      	adds	r3, #1
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d903      	bls.n	8006d9e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	220d      	movs	r2, #13
 8006d9a:	701a      	strb	r2, [r3, #0]
      break;
 8006d9c:	e16b      	b.n	8007076 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	701a      	strb	r2, [r3, #0]
      break;
 8006da4:	e167      	b.n	8007076 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006dac:	f103 020a 	add.w	r2, r3, #10
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006db6:	200a      	movs	r0, #10
 8006db8:	f001 fc64 	bl	8008684 <USBH_Delay>
      break;
 8006dbc:	e15b      	b.n	8007076 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d005      	beq.n	8006dd4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006dce:	2104      	movs	r1, #4
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006dd4:	2064      	movs	r0, #100	; 0x64
 8006dd6:	f001 fc55 	bl	8008684 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f001 fb24 	bl	8008428 <USBH_LL_GetSpeed>
 8006de0:	4603      	mov	r3, r0
 8006de2:	461a      	mov	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2205      	movs	r2, #5
 8006dee:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006df0:	2100      	movs	r1, #0
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f001 f92f 	bl	8008056 <USBH_AllocPipe>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006e00:	2180      	movs	r1, #128	; 0x80
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f001 f927 	bl	8008056 <USBH_AllocPipe>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	7919      	ldrb	r1, [r3, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006e24:	b292      	uxth	r2, r2
 8006e26:	9202      	str	r2, [sp, #8]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	9201      	str	r2, [sp, #4]
 8006e2c:	9300      	str	r3, [sp, #0]
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2280      	movs	r2, #128	; 0x80
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f001 f8e0 	bl	8007ff8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	7959      	ldrb	r1, [r3, #5]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006e4c:	b292      	uxth	r2, r2
 8006e4e:	9202      	str	r2, [sp, #8]
 8006e50:	2200      	movs	r2, #0
 8006e52:	9201      	str	r2, [sp, #4]
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	4603      	mov	r3, r0
 8006e58:	2200      	movs	r2, #0
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f001 f8cc 	bl	8007ff8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006e60:	e109      	b.n	8007076 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f90c 	bl	8007080 <USBH_HandleEnum>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006e6c:	7bbb      	ldrb	r3, [r7, #14]
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f040 80f3 	bne.w	800705c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d103      	bne.n	8006e90 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2208      	movs	r2, #8
 8006e8c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006e8e:	e0e5      	b.n	800705c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2207      	movs	r2, #7
 8006e94:	701a      	strb	r2, [r3, #0]
      break;
 8006e96:	e0e1      	b.n	800705c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 80de 	beq.w	8007060 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006eaa:	2101      	movs	r1, #1
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2208      	movs	r2, #8
 8006eb4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006eb6:	e0d3      	b.n	8007060 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fc20 	bl	8007708 <USBH_SetCfg>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f040 80ca 	bne.w	8007064 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2209      	movs	r2, #9
 8006ed4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006ed6:	e0c5      	b.n	8007064 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006ede:	f003 0320 	and.w	r3, r3, #32
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00b      	beq.n	8006efe <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8006ee6:	2101      	movs	r1, #1
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fc30 	bl	800774e <USBH_SetFeature>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f040 80b9 	bne.w	8007068 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	220a      	movs	r2, #10
 8006efa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006efc:	e0b4      	b.n	8007068 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	220a      	movs	r2, #10
 8006f02:	701a      	strb	r2, [r3, #0]
      break;
 8006f04:	e0b0      	b.n	8007068 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 80ad 	beq.w	800706c <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	73fb      	strb	r3, [r7, #15]
 8006f1e:	e016      	b.n	8006f4e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006f20:	7bfa      	ldrb	r2, [r7, #15]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	32de      	adds	r2, #222	; 0xde
 8006f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2a:	791a      	ldrb	r2, [r3, #4]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d108      	bne.n	8006f48 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006f36:	7bfa      	ldrb	r2, [r7, #15]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	32de      	adds	r2, #222	; 0xde
 8006f3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006f46:	e005      	b.n	8006f54 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	73fb      	strb	r3, [r7, #15]
 8006f4e:	7bfb      	ldrb	r3, [r7, #15]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d0e5      	beq.n	8006f20 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d016      	beq.n	8006f8c <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	4798      	blx	r3
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d109      	bne.n	8006f84 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2206      	movs	r2, #6
 8006f74:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f7c:	2103      	movs	r1, #3
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006f82:	e073      	b.n	800706c <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	220d      	movs	r2, #13
 8006f88:	701a      	strb	r2, [r3, #0]
      break;
 8006f8a:	e06f      	b.n	800706c <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	220d      	movs	r2, #13
 8006f90:	701a      	strb	r2, [r3, #0]
      break;
 8006f92:	e06b      	b.n	800706c <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d017      	beq.n	8006fce <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	4798      	blx	r3
 8006faa:	4603      	mov	r3, r0
 8006fac:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006fae:	7bbb      	ldrb	r3, [r7, #14]
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d103      	bne.n	8006fbe <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	220b      	movs	r2, #11
 8006fba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006fbc:	e058      	b.n	8007070 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8006fbe:	7bbb      	ldrb	r3, [r7, #14]
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d154      	bne.n	8007070 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	220d      	movs	r2, #13
 8006fca:	701a      	strb	r2, [r3, #0]
      break;
 8006fcc:	e050      	b.n	8007070 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	220d      	movs	r2, #13
 8006fd2:	701a      	strb	r2, [r3, #0]
      break;
 8006fd4:	e04c      	b.n	8007070 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d049      	beq.n	8007074 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	4798      	blx	r3
      }
      break;
 8006fec:	e042      	b.n	8007074 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fd72 	bl	8006ae0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d009      	beq.n	800701a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d005      	beq.n	8007030 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800702a:	2105      	movs	r1, #5
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b01      	cmp	r3, #1
 800703a:	d107      	bne.n	800704c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7ff fe2b 	bl	8006ca0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800704a:	e014      	b.n	8007076 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f001 f9b5 	bl	80083bc <USBH_LL_Start>
      break;
 8007052:	e010      	b.n	8007076 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007054:	bf00      	nop
 8007056:	e00e      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 8007058:	bf00      	nop
 800705a:	e00c      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 800705c:	bf00      	nop
 800705e:	e00a      	b.n	8007076 <USBH_Process+0x3b6>
    break;
 8007060:	bf00      	nop
 8007062:	e008      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 8007064:	bf00      	nop
 8007066:	e006      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 8007068:	bf00      	nop
 800706a:	e004      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 800706c:	bf00      	nop
 800706e:	e002      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 8007070:	bf00      	nop
 8007072:	e000      	b.n	8007076 <USBH_Process+0x3b6>
      break;
 8007074:	bf00      	nop
  }
  return USBH_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af04      	add	r7, sp, #16
 8007086:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007088:	2301      	movs	r3, #1
 800708a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800708c:	2301      	movs	r3, #1
 800708e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	2b07      	cmp	r3, #7
 8007096:	f200 81c1 	bhi.w	800741c <USBH_HandleEnum+0x39c>
 800709a:	a201      	add	r2, pc, #4	; (adr r2, 80070a0 <USBH_HandleEnum+0x20>)
 800709c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a0:	080070c1 	.word	0x080070c1
 80070a4:	0800717f 	.word	0x0800717f
 80070a8:	080071e9 	.word	0x080071e9
 80070ac:	08007277 	.word	0x08007277
 80070b0:	080072e1 	.word	0x080072e1
 80070b4:	08007351 	.word	0x08007351
 80070b8:	08007397 	.word	0x08007397
 80070bc:	080073dd 	.word	0x080073dd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80070c0:	2108      	movs	r1, #8
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 fa50 	bl	8007568 <USBH_Get_DevDesc>
 80070c8:	4603      	mov	r3, r0
 80070ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070cc:	7bbb      	ldrb	r3, [r7, #14]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d130      	bne.n	8007134 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	7919      	ldrb	r1, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80070f6:	b292      	uxth	r2, r2
 80070f8:	9202      	str	r2, [sp, #8]
 80070fa:	2200      	movs	r2, #0
 80070fc:	9201      	str	r2, [sp, #4]
 80070fe:	9300      	str	r3, [sp, #0]
 8007100:	4603      	mov	r3, r0
 8007102:	2280      	movs	r2, #128	; 0x80
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 ff77 	bl	8007ff8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	7959      	ldrb	r1, [r3, #5]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800711e:	b292      	uxth	r2, r2
 8007120:	9202      	str	r2, [sp, #8]
 8007122:	2200      	movs	r2, #0
 8007124:	9201      	str	r2, [sp, #4]
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	4603      	mov	r3, r0
 800712a:	2200      	movs	r2, #0
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 ff63 	bl	8007ff8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007132:	e175      	b.n	8007420 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007134:	7bbb      	ldrb	r3, [r7, #14]
 8007136:	2b03      	cmp	r3, #3
 8007138:	f040 8172 	bne.w	8007420 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007142:	3301      	adds	r3, #1
 8007144:	b2da      	uxtb	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007152:	2b03      	cmp	r3, #3
 8007154:	d903      	bls.n	800715e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	220d      	movs	r2, #13
 800715a:	701a      	strb	r2, [r3, #0]
      break;
 800715c:	e160      	b.n	8007420 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	795b      	ldrb	r3, [r3, #5]
 8007162:	4619      	mov	r1, r3
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 ff97 	bl	8008098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	791b      	ldrb	r3, [r3, #4]
 800716e:	4619      	mov	r1, r3
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 ff91 	bl	8008098 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	701a      	strb	r2, [r3, #0]
      break;
 800717c:	e150      	b.n	8007420 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800717e:	2112      	movs	r1, #18
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f9f1 	bl	8007568 <USBH_Get_DevDesc>
 8007186:	4603      	mov	r3, r0
 8007188:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800718a:	7bbb      	ldrb	r3, [r7, #14]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d103      	bne.n	8007198 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007196:	e145      	b.n	8007424 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007198:	7bbb      	ldrb	r3, [r7, #14]
 800719a:	2b03      	cmp	r3, #3
 800719c:	f040 8142 	bne.w	8007424 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071a6:	3301      	adds	r3, #1
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071b6:	2b03      	cmp	r3, #3
 80071b8:	d903      	bls.n	80071c2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	220d      	movs	r2, #13
 80071be:	701a      	strb	r2, [r3, #0]
      break;
 80071c0:	e130      	b.n	8007424 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	795b      	ldrb	r3, [r3, #5]
 80071c6:	4619      	mov	r1, r3
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 ff65 	bl	8008098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	791b      	ldrb	r3, [r3, #4]
 80071d2:	4619      	mov	r1, r3
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 ff5f 	bl	8008098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	701a      	strb	r2, [r3, #0]
      break;
 80071e6:	e11d      	b.n	8007424 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80071e8:	2101      	movs	r1, #1
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fa68 	bl	80076c0 <USBH_SetAddress>
 80071f0:	4603      	mov	r3, r0
 80071f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80071f4:	7bbb      	ldrb	r3, [r7, #14]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d132      	bne.n	8007260 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80071fa:	2002      	movs	r0, #2
 80071fc:	f001 fa42 	bl	8008684 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2203      	movs	r2, #3
 800720c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	7919      	ldrb	r1, [r3, #4]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007222:	b292      	uxth	r2, r2
 8007224:	9202      	str	r2, [sp, #8]
 8007226:	2200      	movs	r2, #0
 8007228:	9201      	str	r2, [sp, #4]
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	4603      	mov	r3, r0
 800722e:	2280      	movs	r2, #128	; 0x80
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 fee1 	bl	8007ff8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	7959      	ldrb	r1, [r3, #5]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800724a:	b292      	uxth	r2, r2
 800724c:	9202      	str	r2, [sp, #8]
 800724e:	2200      	movs	r2, #0
 8007250:	9201      	str	r2, [sp, #4]
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	4603      	mov	r3, r0
 8007256:	2200      	movs	r2, #0
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fecd 	bl	8007ff8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800725e:	e0e3      	b.n	8007428 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007260:	7bbb      	ldrb	r3, [r7, #14]
 8007262:	2b03      	cmp	r3, #3
 8007264:	f040 80e0 	bne.w	8007428 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	220d      	movs	r2, #13
 800726c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	705a      	strb	r2, [r3, #1]
      break;
 8007274:	e0d8      	b.n	8007428 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007276:	2109      	movs	r1, #9
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f99d 	bl	80075b8 <USBH_Get_CfgDesc>
 800727e:	4603      	mov	r3, r0
 8007280:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007282:	7bbb      	ldrb	r3, [r7, #14]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d103      	bne.n	8007290 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2204      	movs	r2, #4
 800728c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800728e:	e0cd      	b.n	800742c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007290:	7bbb      	ldrb	r3, [r7, #14]
 8007292:	2b03      	cmp	r3, #3
 8007294:	f040 80ca 	bne.w	800742c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800729e:	3301      	adds	r3, #1
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d903      	bls.n	80072ba <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	220d      	movs	r2, #13
 80072b6:	701a      	strb	r2, [r3, #0]
      break;
 80072b8:	e0b8      	b.n	800742c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	795b      	ldrb	r3, [r3, #5]
 80072be:	4619      	mov	r1, r3
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fee9 	bl	8008098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	791b      	ldrb	r3, [r3, #4]
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 fee3 	bl	8008098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
      break;
 80072de:	e0a5      	b.n	800742c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80072e6:	4619      	mov	r1, r3
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f965 	bl	80075b8 <USBH_Get_CfgDesc>
 80072ee:	4603      	mov	r3, r0
 80072f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d103      	bne.n	8007300 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2205      	movs	r2, #5
 80072fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80072fe:	e097      	b.n	8007430 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	2b03      	cmp	r3, #3
 8007304:	f040 8094 	bne.w	8007430 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800730e:	3301      	adds	r3, #1
 8007310:	b2da      	uxtb	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800731e:	2b03      	cmp	r3, #3
 8007320:	d903      	bls.n	800732a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	220d      	movs	r2, #13
 8007326:	701a      	strb	r2, [r3, #0]
      break;
 8007328:	e082      	b.n	8007430 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	795b      	ldrb	r3, [r3, #5]
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 feb1 	bl	8008098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	791b      	ldrb	r3, [r3, #4]
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 feab 	bl	8008098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	701a      	strb	r2, [r3, #0]
      break;
 800734e:	e06f      	b.n	8007430 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007356:	2b00      	cmp	r3, #0
 8007358:	d019      	beq.n	800738e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007366:	23ff      	movs	r3, #255	; 0xff
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f949 	bl	8007600 <USBH_Get_StringDesc>
 800736e:	4603      	mov	r3, r0
 8007370:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007372:	7bbb      	ldrb	r3, [r7, #14]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d103      	bne.n	8007380 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2206      	movs	r2, #6
 800737c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800737e:	e059      	b.n	8007434 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007380:	7bbb      	ldrb	r3, [r7, #14]
 8007382:	2b03      	cmp	r3, #3
 8007384:	d156      	bne.n	8007434 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2206      	movs	r2, #6
 800738a:	705a      	strb	r2, [r3, #1]
      break;
 800738c:	e052      	b.n	8007434 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2206      	movs	r2, #6
 8007392:	705a      	strb	r2, [r3, #1]
      break;
 8007394:	e04e      	b.n	8007434 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800739c:	2b00      	cmp	r3, #0
 800739e:	d019      	beq.n	80073d4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80073ac:	23ff      	movs	r3, #255	; 0xff
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f926 	bl	8007600 <USBH_Get_StringDesc>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80073b8:	7bbb      	ldrb	r3, [r7, #14]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d103      	bne.n	80073c6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2207      	movs	r2, #7
 80073c2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80073c4:	e038      	b.n	8007438 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80073c6:	7bbb      	ldrb	r3, [r7, #14]
 80073c8:	2b03      	cmp	r3, #3
 80073ca:	d135      	bne.n	8007438 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2207      	movs	r2, #7
 80073d0:	705a      	strb	r2, [r3, #1]
      break;
 80073d2:	e031      	b.n	8007438 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2207      	movs	r2, #7
 80073d8:	705a      	strb	r2, [r3, #1]
      break;
 80073da:	e02d      	b.n	8007438 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d017      	beq.n	8007416 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80073f2:	23ff      	movs	r3, #255	; 0xff
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f903 	bl	8007600 <USBH_Get_StringDesc>
 80073fa:	4603      	mov	r3, r0
 80073fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80073fe:	7bbb      	ldrb	r3, [r7, #14]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d102      	bne.n	800740a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007404:	2300      	movs	r3, #0
 8007406:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007408:	e018      	b.n	800743c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800740a:	7bbb      	ldrb	r3, [r7, #14]
 800740c:	2b03      	cmp	r3, #3
 800740e:	d115      	bne.n	800743c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007410:	2300      	movs	r3, #0
 8007412:	73fb      	strb	r3, [r7, #15]
      break;
 8007414:	e012      	b.n	800743c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	73fb      	strb	r3, [r7, #15]
      break;
 800741a:	e00f      	b.n	800743c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800741c:	bf00      	nop
 800741e:	e00e      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007420:	bf00      	nop
 8007422:	e00c      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007424:	bf00      	nop
 8007426:	e00a      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007428:	bf00      	nop
 800742a:	e008      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 800742c:	bf00      	nop
 800742e:	e006      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007430:	bf00      	nop
 8007432:	e004      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007434:	bf00      	nop
 8007436:	e002      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 8007438:	bf00      	nop
 800743a:	e000      	b.n	800743e <USBH_HandleEnum+0x3be>
      break;
 800743c:	bf00      	nop
  }
  return Status;
 800743e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800745a:	bf00      	nop
 800745c:	370c      	adds	r7, #12
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr

08007466 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b082      	sub	sp, #8
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007474:	1c5a      	adds	r2, r3, #1
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 f804 	bl	800748a <USBH_HandleSof>
}
 8007482:	bf00      	nop
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b082      	sub	sp, #8
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	781b      	ldrb	r3, [r3, #0]
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b0b      	cmp	r3, #11
 800749a:	d10a      	bne.n	80074b2 <USBH_HandleSof+0x28>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d005      	beq.n	80074b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	4798      	blx	r3
  }
}
 80074b2:	bf00      	nop
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80074ba:	b480      	push	{r7}
 80074bc:	b083      	sub	sp, #12
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80074ca:	bf00      	nop
}
 80074cc:	370c      	adds	r7, #12
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b083      	sub	sp, #12
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80074e6:	bf00      	nop
}
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80074f2:	b480      	push	{r7}
 80074f4:	b083      	sub	sp, #12
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 ff56 	bl	80083f2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	791b      	ldrb	r3, [r3, #4]
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fda3 	bl	8008098 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	795b      	ldrb	r3, [r3, #5]
 8007556:	4619      	mov	r1, r3
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fd9d 	bl	8008098 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af02      	add	r7, sp, #8
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	460b      	mov	r3, r1
 8007572:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800757a:	78fb      	ldrb	r3, [r7, #3]
 800757c:	b29b      	uxth	r3, r3
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	4613      	mov	r3, r2
 8007582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007586:	2100      	movs	r1, #0
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f864 	bl	8007656 <USBH_GetDescriptor>
 800758e:	4603      	mov	r3, r0
 8007590:	73fb      	strb	r3, [r7, #15]
 8007592:	7bfb      	ldrb	r3, [r7, #15]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10a      	bne.n	80075ae <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80075a4:	78fa      	ldrb	r2, [r7, #3]
 80075a6:	b292      	uxth	r2, r2
 80075a8:	4619      	mov	r1, r3
 80075aa:	f000 f918 	bl	80077de <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af02      	add	r7, sp, #8
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	460b      	mov	r3, r1
 80075c2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	331c      	adds	r3, #28
 80075c8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80075ca:	887b      	ldrh	r3, [r7, #2]
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075d4:	2100      	movs	r1, #0
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f83d 	bl	8007656 <USBH_GetDescriptor>
 80075dc:	4603      	mov	r3, r0
 80075de:	72fb      	strb	r3, [r7, #11]
 80075e0:	7afb      	ldrb	r3, [r7, #11]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d107      	bne.n	80075f6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80075ec:	887a      	ldrh	r2, [r7, #2]
 80075ee:	68f9      	ldr	r1, [r7, #12]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 f964 	bl	80078be <USBH_ParseCfgDesc>
  }

  return status;
 80075f6:	7afb      	ldrb	r3, [r7, #11]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af02      	add	r7, sp, #8
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	607a      	str	r2, [r7, #4]
 800760a:	461a      	mov	r2, r3
 800760c:	460b      	mov	r3, r1
 800760e:	72fb      	strb	r3, [r7, #11]
 8007610:	4613      	mov	r3, r2
 8007612:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007614:	7afb      	ldrb	r3, [r7, #11]
 8007616:	b29b      	uxth	r3, r3
 8007618:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800761c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007624:	893b      	ldrh	r3, [r7, #8]
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	460b      	mov	r3, r1
 800762a:	2100      	movs	r1, #0
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 f812 	bl	8007656 <USBH_GetDescriptor>
 8007632:	4603      	mov	r3, r0
 8007634:	75fb      	strb	r3, [r7, #23]
 8007636:	7dfb      	ldrb	r3, [r7, #23]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d107      	bne.n	800764c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007642:	893a      	ldrh	r2, [r7, #8]
 8007644:	6879      	ldr	r1, [r7, #4]
 8007646:	4618      	mov	r0, r3
 8007648:	f000 fa37 	bl	8007aba <USBH_ParseStringDesc>
  }

  return status;
 800764c:	7dfb      	ldrb	r3, [r7, #23]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3718      	adds	r7, #24
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b084      	sub	sp, #16
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	607b      	str	r3, [r7, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	72fb      	strb	r3, [r7, #11]
 8007664:	4613      	mov	r3, r2
 8007666:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	789b      	ldrb	r3, [r3, #2]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d11c      	bne.n	80076aa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007670:	7afb      	ldrb	r3, [r7, #11]
 8007672:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007676:	b2da      	uxtb	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2206      	movs	r2, #6
 8007680:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	893a      	ldrh	r2, [r7, #8]
 8007686:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007688:	893b      	ldrh	r3, [r7, #8]
 800768a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800768e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007692:	d104      	bne.n	800769e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f240 4209 	movw	r2, #1033	; 0x409
 800769a:	829a      	strh	r2, [r3, #20]
 800769c:	e002      	b.n	80076a4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	8b3a      	ldrh	r2, [r7, #24]
 80076a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80076aa:	8b3b      	ldrh	r3, [r7, #24]
 80076ac:	461a      	mov	r2, r3
 80076ae:	6879      	ldr	r1, [r7, #4]
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 fa50 	bl	8007b56 <USBH_CtlReq>
 80076b6:	4603      	mov	r3, r0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b082      	sub	sp, #8
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	460b      	mov	r3, r1
 80076ca:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	789b      	ldrb	r3, [r3, #2]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d10f      	bne.n	80076f4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2205      	movs	r2, #5
 80076de:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80076e0:	78fb      	ldrb	r3, [r7, #3]
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80076f4:	2200      	movs	r2, #0
 80076f6:	2100      	movs	r1, #0
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fa2c 	bl	8007b56 <USBH_CtlReq>
 80076fe:	4603      	mov	r3, r0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	460b      	mov	r3, r1
 8007712:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	789b      	ldrb	r3, [r3, #2]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d10e      	bne.n	800773a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2209      	movs	r2, #9
 8007726:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	887a      	ldrh	r2, [r7, #2]
 800772c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800773a:	2200      	movs	r2, #0
 800773c:	2100      	movs	r1, #0
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fa09 	bl	8007b56 <USBH_CtlReq>
 8007744:	4603      	mov	r3, r0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3708      	adds	r7, #8
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b082      	sub	sp, #8
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
 8007756:	460b      	mov	r3, r1
 8007758:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	789b      	ldrb	r3, [r3, #2]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d10f      	bne.n	8007782 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2203      	movs	r2, #3
 800776c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800776e:	78fb      	ldrb	r3, [r7, #3]
 8007770:	b29a      	uxth	r2, r3
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007782:	2200      	movs	r2, #0
 8007784:	2100      	movs	r1, #0
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f9e5 	bl	8007b56 <USBH_CtlReq>
 800778c:	4603      	mov	r3, r0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}

08007796 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007796:	b580      	push	{r7, lr}
 8007798:	b082      	sub	sp, #8
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
 800779e:	460b      	mov	r3, r1
 80077a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	789b      	ldrb	r3, [r3, #2]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d10f      	bne.n	80077ca <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2202      	movs	r2, #2
 80077ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	b29a      	uxth	r2, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80077ca:	2200      	movs	r2, #0
 80077cc:	2100      	movs	r1, #0
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f9c1 	bl	8007b56 <USBH_CtlReq>
 80077d4:	4603      	mov	r3, r0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80077de:	b480      	push	{r7}
 80077e0:	b085      	sub	sp, #20
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	4613      	mov	r3, r2
 80077ea:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	781a      	ldrb	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	785a      	ldrb	r2, [r3, #1]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	3302      	adds	r3, #2
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	b29a      	uxth	r2, r3
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	3303      	adds	r3, #3
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	b29b      	uxth	r3, r3
 800780c:	021b      	lsls	r3, r3, #8
 800780e:	b29b      	uxth	r3, r3
 8007810:	4313      	orrs	r3, r2
 8007812:	b29a      	uxth	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	791a      	ldrb	r2, [r3, #4]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	795a      	ldrb	r2, [r3, #5]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	799a      	ldrb	r2, [r3, #6]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	79da      	ldrb	r2, [r3, #7]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007838:	88fb      	ldrh	r3, [r7, #6]
 800783a:	2b08      	cmp	r3, #8
 800783c:	d939      	bls.n	80078b2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	3308      	adds	r3, #8
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	b29a      	uxth	r2, r3
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	3309      	adds	r3, #9
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	b29b      	uxth	r3, r3
 800784e:	021b      	lsls	r3, r3, #8
 8007850:	b29b      	uxth	r3, r3
 8007852:	4313      	orrs	r3, r2
 8007854:	b29a      	uxth	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	330a      	adds	r3, #10
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	b29a      	uxth	r2, r3
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	330b      	adds	r3, #11
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b29b      	uxth	r3, r3
 800786a:	021b      	lsls	r3, r3, #8
 800786c:	b29b      	uxth	r3, r3
 800786e:	4313      	orrs	r3, r2
 8007870:	b29a      	uxth	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	330c      	adds	r3, #12
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	b29a      	uxth	r2, r3
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	330d      	adds	r3, #13
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	b29b      	uxth	r3, r3
 8007886:	021b      	lsls	r3, r3, #8
 8007888:	b29b      	uxth	r3, r3
 800788a:	4313      	orrs	r3, r2
 800788c:	b29a      	uxth	r2, r3
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	7b9a      	ldrb	r2, [r3, #14]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	7bda      	ldrb	r2, [r3, #15]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	7c1a      	ldrb	r2, [r3, #16]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	7c5a      	ldrb	r2, [r3, #17]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	745a      	strb	r2, [r3, #17]
  }
}
 80078b2:	bf00      	nop
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b08a      	sub	sp, #40	; 0x28
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	60f8      	str	r0, [r7, #12]
 80078c6:	60b9      	str	r1, [r7, #8]
 80078c8:	4613      	mov	r3, r2
 80078ca:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80078d6:	2300      	movs	r3, #0
 80078d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	781a      	ldrb	r2, [r3, #0]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	785a      	ldrb	r2, [r3, #1]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	3302      	adds	r3, #2
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	3303      	adds	r3, #3
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	b29b      	uxth	r3, r3
 8007904:	4313      	orrs	r3, r2
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	791a      	ldrb	r2, [r3, #4]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	795a      	ldrb	r2, [r3, #5]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	799a      	ldrb	r2, [r3, #6]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	79da      	ldrb	r2, [r3, #7]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	7a1a      	ldrb	r2, [r3, #8]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007934:	88fb      	ldrh	r3, [r7, #6]
 8007936:	2b09      	cmp	r3, #9
 8007938:	d95f      	bls.n	80079fa <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800793a:	2309      	movs	r3, #9
 800793c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800793e:	2300      	movs	r3, #0
 8007940:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007942:	e051      	b.n	80079e8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007944:	f107 0316 	add.w	r3, r7, #22
 8007948:	4619      	mov	r1, r3
 800794a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800794c:	f000 f8e8 	bl	8007b20 <USBH_GetNextDesc>
 8007950:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007954:	785b      	ldrb	r3, [r3, #1]
 8007956:	2b04      	cmp	r3, #4
 8007958:	d146      	bne.n	80079e8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800795a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800795e:	221a      	movs	r2, #26
 8007960:	fb02 f303 	mul.w	r3, r2, r3
 8007964:	3308      	adds	r3, #8
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	4413      	add	r3, r2
 800796a:	3302      	adds	r3, #2
 800796c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800796e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007970:	69f8      	ldr	r0, [r7, #28]
 8007972:	f000 f846 	bl	8007a02 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007976:	2300      	movs	r3, #0
 8007978:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007980:	e022      	b.n	80079c8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007982:	f107 0316 	add.w	r3, r7, #22
 8007986:	4619      	mov	r1, r3
 8007988:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800798a:	f000 f8c9 	bl	8007b20 <USBH_GetNextDesc>
 800798e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	785b      	ldrb	r3, [r3, #1]
 8007994:	2b05      	cmp	r3, #5
 8007996:	d117      	bne.n	80079c8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007998:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800799c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80079a0:	3201      	adds	r2, #1
 80079a2:	00d2      	lsls	r2, r2, #3
 80079a4:	211a      	movs	r1, #26
 80079a6:	fb01 f303 	mul.w	r3, r1, r3
 80079aa:	4413      	add	r3, r2
 80079ac:	3308      	adds	r3, #8
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	4413      	add	r3, r2
 80079b2:	3304      	adds	r3, #4
 80079b4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80079b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80079b8:	69b8      	ldr	r0, [r7, #24]
 80079ba:	f000 f851 	bl	8007a60 <USBH_ParseEPDesc>
            ep_ix++;
 80079be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80079c2:	3301      	adds	r3, #1
 80079c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	791b      	ldrb	r3, [r3, #4]
 80079cc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d204      	bcs.n	80079de <USBH_ParseCfgDesc+0x120>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	885a      	ldrh	r2, [r3, #2]
 80079d8:	8afb      	ldrh	r3, [r7, #22]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d8d1      	bhi.n	8007982 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80079de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079e2:	3301      	adds	r3, #1
 80079e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80079e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d804      	bhi.n	80079fa <USBH_ParseCfgDesc+0x13c>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	885a      	ldrh	r2, [r3, #2]
 80079f4:	8afb      	ldrh	r3, [r7, #22]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d8a4      	bhi.n	8007944 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80079fa:	bf00      	nop
 80079fc:	3728      	adds	r7, #40	; 0x28
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
 8007a0a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	781a      	ldrb	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	785a      	ldrb	r2, [r3, #1]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	789a      	ldrb	r2, [r3, #2]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	78da      	ldrb	r2, [r3, #3]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	791a      	ldrb	r2, [r3, #4]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	795a      	ldrb	r2, [r3, #5]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	799a      	ldrb	r2, [r3, #6]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	79da      	ldrb	r2, [r3, #7]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	7a1a      	ldrb	r2, [r3, #8]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	721a      	strb	r2, [r3, #8]
}
 8007a54:	bf00      	nop
 8007a56:	370c      	adds	r7, #12
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	781a      	ldrb	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	785a      	ldrb	r2, [r3, #1]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	789a      	ldrb	r2, [r3, #2]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	78da      	ldrb	r2, [r3, #3]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	3305      	adds	r3, #5
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	021b      	lsls	r3, r3, #8
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	799a      	ldrb	r2, [r3, #6]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	719a      	strb	r2, [r3, #6]
}
 8007aae:	bf00      	nop
 8007ab0:	370c      	adds	r7, #12
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b087      	sub	sp, #28
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	60b9      	str	r1, [r7, #8]
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	3301      	adds	r3, #1
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	2b03      	cmp	r3, #3
 8007ad0:	d120      	bne.n	8007b14 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	1e9a      	subs	r2, r3, #2
 8007ad8:	88fb      	ldrh	r3, [r7, #6]
 8007ada:	4293      	cmp	r3, r2
 8007adc:	bf28      	it	cs
 8007ade:	4613      	movcs	r3, r2
 8007ae0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3302      	adds	r3, #2
 8007ae6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007ae8:	2300      	movs	r3, #0
 8007aea:	82fb      	strh	r3, [r7, #22]
 8007aec:	e00b      	b.n	8007b06 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007aee:	8afb      	ldrh	r3, [r7, #22]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4413      	add	r3, r2
 8007af4:	781a      	ldrb	r2, [r3, #0]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	3301      	adds	r3, #1
 8007afe:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007b00:	8afb      	ldrh	r3, [r7, #22]
 8007b02:	3302      	adds	r3, #2
 8007b04:	82fb      	strh	r3, [r7, #22]
 8007b06:	8afa      	ldrh	r2, [r7, #22]
 8007b08:	8abb      	ldrh	r3, [r7, #20]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d3ef      	bcc.n	8007aee <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2200      	movs	r2, #0
 8007b12:	701a      	strb	r2, [r3, #0]
  }
}
 8007b14:	bf00      	nop
 8007b16:	371c      	adds	r7, #28
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	881a      	ldrh	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	4413      	add	r3, r2
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4413      	add	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007b48:	68fb      	ldr	r3, [r7, #12]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b086      	sub	sp, #24
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	60f8      	str	r0, [r7, #12]
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	4613      	mov	r3, r2
 8007b62:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007b64:	2301      	movs	r3, #1
 8007b66:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	789b      	ldrb	r3, [r3, #2]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d002      	beq.n	8007b76 <USBH_CtlReq+0x20>
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	d00f      	beq.n	8007b94 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007b74:	e027      	b.n	8007bc6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	88fa      	ldrh	r2, [r7, #6]
 8007b80:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2201      	movs	r2, #1
 8007b86:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	75fb      	strb	r3, [r7, #23]
      break;
 8007b92:	e018      	b.n	8007bc6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f000 f81b 	bl	8007bd0 <USBH_HandleControl>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007b9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <USBH_CtlReq+0x54>
 8007ba4:	7dfb      	ldrb	r3, [r7, #23]
 8007ba6:	2b03      	cmp	r3, #3
 8007ba8:	d106      	bne.n	8007bb8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2201      	movs	r2, #1
 8007bae:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	761a      	strb	r2, [r3, #24]
      break;
 8007bb6:	e005      	b.n	8007bc4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007bb8:	7dfb      	ldrb	r3, [r7, #23]
 8007bba:	2b02      	cmp	r3, #2
 8007bbc:	d102      	bne.n	8007bc4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	709a      	strb	r2, [r3, #2]
      break;
 8007bc4:	bf00      	nop
  }
  return status;
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af02      	add	r7, sp, #8
 8007bd6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	7e1b      	ldrb	r3, [r3, #24]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	2b0a      	cmp	r3, #10
 8007be8:	f200 8156 	bhi.w	8007e98 <USBH_HandleControl+0x2c8>
 8007bec:	a201      	add	r2, pc, #4	; (adr r2, 8007bf4 <USBH_HandleControl+0x24>)
 8007bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf2:	bf00      	nop
 8007bf4:	08007c21 	.word	0x08007c21
 8007bf8:	08007c3b 	.word	0x08007c3b
 8007bfc:	08007ca5 	.word	0x08007ca5
 8007c00:	08007ccb 	.word	0x08007ccb
 8007c04:	08007d03 	.word	0x08007d03
 8007c08:	08007d2d 	.word	0x08007d2d
 8007c0c:	08007d7f 	.word	0x08007d7f
 8007c10:	08007da1 	.word	0x08007da1
 8007c14:	08007ddd 	.word	0x08007ddd
 8007c18:	08007e03 	.word	0x08007e03
 8007c1c:	08007e41 	.word	0x08007e41
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f103 0110 	add.w	r1, r3, #16
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	795b      	ldrb	r3, [r3, #5]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f943 	bl	8007eb8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2202      	movs	r2, #2
 8007c36:	761a      	strb	r2, [r3, #24]
      break;
 8007c38:	e139      	b.n	8007eae <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	795b      	ldrb	r3, [r3, #5]
 8007c3e:	4619      	mov	r1, r3
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fcc5 	bl	80085d0 <USBH_LL_GetURBState>
 8007c46:	4603      	mov	r3, r0
 8007c48:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007c4a:	7bbb      	ldrb	r3, [r7, #14]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d11e      	bne.n	8007c8e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	7c1b      	ldrb	r3, [r3, #16]
 8007c54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c58:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	8adb      	ldrh	r3, [r3, #22]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00a      	beq.n	8007c78 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007c62:	7b7b      	ldrb	r3, [r7, #13]
 8007c64:	2b80      	cmp	r3, #128	; 0x80
 8007c66:	d103      	bne.n	8007c70 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2203      	movs	r2, #3
 8007c6c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007c6e:	e115      	b.n	8007e9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2205      	movs	r2, #5
 8007c74:	761a      	strb	r2, [r3, #24]
      break;
 8007c76:	e111      	b.n	8007e9c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007c78:	7b7b      	ldrb	r3, [r7, #13]
 8007c7a:	2b80      	cmp	r3, #128	; 0x80
 8007c7c:	d103      	bne.n	8007c86 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2209      	movs	r2, #9
 8007c82:	761a      	strb	r2, [r3, #24]
      break;
 8007c84:	e10a      	b.n	8007e9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2207      	movs	r2, #7
 8007c8a:	761a      	strb	r2, [r3, #24]
      break;
 8007c8c:	e106      	b.n	8007e9c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007c8e:	7bbb      	ldrb	r3, [r7, #14]
 8007c90:	2b04      	cmp	r3, #4
 8007c92:	d003      	beq.n	8007c9c <USBH_HandleControl+0xcc>
 8007c94:	7bbb      	ldrb	r3, [r7, #14]
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	f040 8100 	bne.w	8007e9c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	220b      	movs	r2, #11
 8007ca0:	761a      	strb	r2, [r3, #24]
      break;
 8007ca2:	e0fb      	b.n	8007e9c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6899      	ldr	r1, [r3, #8]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	899a      	ldrh	r2, [r3, #12]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	791b      	ldrb	r3, [r3, #4]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f93a 	bl	8007f36 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2204      	movs	r2, #4
 8007cc6:	761a      	strb	r2, [r3, #24]
      break;
 8007cc8:	e0f1      	b.n	8007eae <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	791b      	ldrb	r3, [r3, #4]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 fc7d 	bl	80085d0 <USBH_LL_GetURBState>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007cda:	7bbb      	ldrb	r3, [r7, #14]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d102      	bne.n	8007ce6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2209      	movs	r2, #9
 8007ce4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007ce6:	7bbb      	ldrb	r3, [r7, #14]
 8007ce8:	2b05      	cmp	r3, #5
 8007cea:	d102      	bne.n	8007cf2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007cec:	2303      	movs	r3, #3
 8007cee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007cf0:	e0d6      	b.n	8007ea0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	f040 80d3 	bne.w	8007ea0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	220b      	movs	r2, #11
 8007cfe:	761a      	strb	r2, [r3, #24]
      break;
 8007d00:	e0ce      	b.n	8007ea0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6899      	ldr	r1, [r3, #8]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	899a      	ldrh	r2, [r3, #12]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	795b      	ldrb	r3, [r3, #5]
 8007d0e:	2001      	movs	r0, #1
 8007d10:	9000      	str	r0, [sp, #0]
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f8ea 	bl	8007eec <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d1e:	b29a      	uxth	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2206      	movs	r2, #6
 8007d28:	761a      	strb	r2, [r3, #24]
      break;
 8007d2a:	e0c0      	b.n	8007eae <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	795b      	ldrb	r3, [r3, #5]
 8007d30:	4619      	mov	r1, r3
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fc4c 	bl	80085d0 <USBH_LL_GetURBState>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007d3c:	7bbb      	ldrb	r3, [r7, #14]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d103      	bne.n	8007d4a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2207      	movs	r2, #7
 8007d46:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007d48:	e0ac      	b.n	8007ea4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007d4a:	7bbb      	ldrb	r3, [r7, #14]
 8007d4c:	2b05      	cmp	r3, #5
 8007d4e:	d105      	bne.n	8007d5c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	220c      	movs	r2, #12
 8007d54:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007d56:	2303      	movs	r3, #3
 8007d58:	73fb      	strb	r3, [r7, #15]
      break;
 8007d5a:	e0a3      	b.n	8007ea4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007d5c:	7bbb      	ldrb	r3, [r7, #14]
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d103      	bne.n	8007d6a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2205      	movs	r2, #5
 8007d66:	761a      	strb	r2, [r3, #24]
      break;
 8007d68:	e09c      	b.n	8007ea4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007d6a:	7bbb      	ldrb	r3, [r7, #14]
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	f040 8099 	bne.w	8007ea4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	220b      	movs	r2, #11
 8007d76:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007d78:	2302      	movs	r3, #2
 8007d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d7c:	e092      	b.n	8007ea4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	791b      	ldrb	r3, [r3, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	2100      	movs	r1, #0
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f8d5 	bl	8007f36 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2208      	movs	r2, #8
 8007d9c:	761a      	strb	r2, [r3, #24]

      break;
 8007d9e:	e086      	b.n	8007eae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	791b      	ldrb	r3, [r3, #4]
 8007da4:	4619      	mov	r1, r3
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fc12 	bl	80085d0 <USBH_LL_GetURBState>
 8007dac:	4603      	mov	r3, r0
 8007dae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007db0:	7bbb      	ldrb	r3, [r7, #14]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d105      	bne.n	8007dc2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	220d      	movs	r2, #13
 8007dba:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007dc0:	e072      	b.n	8007ea8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007dc2:	7bbb      	ldrb	r3, [r7, #14]
 8007dc4:	2b04      	cmp	r3, #4
 8007dc6:	d103      	bne.n	8007dd0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	220b      	movs	r2, #11
 8007dcc:	761a      	strb	r2, [r3, #24]
      break;
 8007dce:	e06b      	b.n	8007ea8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007dd0:	7bbb      	ldrb	r3, [r7, #14]
 8007dd2:	2b05      	cmp	r3, #5
 8007dd4:	d168      	bne.n	8007ea8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8007dda:	e065      	b.n	8007ea8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	795b      	ldrb	r3, [r3, #5]
 8007de0:	2201      	movs	r2, #1
 8007de2:	9200      	str	r2, [sp, #0]
 8007de4:	2200      	movs	r2, #0
 8007de6:	2100      	movs	r1, #0
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f87f 	bl	8007eec <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	220a      	movs	r2, #10
 8007dfe:	761a      	strb	r2, [r3, #24]
      break;
 8007e00:	e055      	b.n	8007eae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	795b      	ldrb	r3, [r3, #5]
 8007e06:	4619      	mov	r1, r3
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fbe1 	bl	80085d0 <USBH_LL_GetURBState>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007e12:	7bbb      	ldrb	r3, [r7, #14]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d105      	bne.n	8007e24 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	220d      	movs	r2, #13
 8007e20:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007e22:	e043      	b.n	8007eac <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007e24:	7bbb      	ldrb	r3, [r7, #14]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d103      	bne.n	8007e32 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2209      	movs	r2, #9
 8007e2e:	761a      	strb	r2, [r3, #24]
      break;
 8007e30:	e03c      	b.n	8007eac <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007e32:	7bbb      	ldrb	r3, [r7, #14]
 8007e34:	2b04      	cmp	r3, #4
 8007e36:	d139      	bne.n	8007eac <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	220b      	movs	r2, #11
 8007e3c:	761a      	strb	r2, [r3, #24]
      break;
 8007e3e:	e035      	b.n	8007eac <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	7e5b      	ldrb	r3, [r3, #25]
 8007e44:	3301      	adds	r3, #1
 8007e46:	b2da      	uxtb	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	765a      	strb	r2, [r3, #25]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	7e5b      	ldrb	r3, [r3, #25]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d806      	bhi.n	8007e62 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007e60:	e025      	b.n	8007eae <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007e68:	2106      	movs	r1, #6
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	795b      	ldrb	r3, [r3, #5]
 8007e78:	4619      	mov	r1, r3
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f90c 	bl	8008098 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	791b      	ldrb	r3, [r3, #4]
 8007e84:	4619      	mov	r1, r3
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f906 	bl	8008098 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007e92:	2302      	movs	r3, #2
 8007e94:	73fb      	strb	r3, [r7, #15]
      break;
 8007e96:	e00a      	b.n	8007eae <USBH_HandleControl+0x2de>

    default:
      break;
 8007e98:	bf00      	nop
 8007e9a:	e008      	b.n	8007eae <USBH_HandleControl+0x2de>
      break;
 8007e9c:	bf00      	nop
 8007e9e:	e006      	b.n	8007eae <USBH_HandleControl+0x2de>
      break;
 8007ea0:	bf00      	nop
 8007ea2:	e004      	b.n	8007eae <USBH_HandleControl+0x2de>
      break;
 8007ea4:	bf00      	nop
 8007ea6:	e002      	b.n	8007eae <USBH_HandleControl+0x2de>
      break;
 8007ea8:	bf00      	nop
 8007eaa:	e000      	b.n	8007eae <USBH_HandleControl+0x2de>
      break;
 8007eac:	bf00      	nop
  }

  return status;
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b088      	sub	sp, #32
 8007ebc:	af04      	add	r7, sp, #16
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007ec6:	79f9      	ldrb	r1, [r7, #7]
 8007ec8:	2300      	movs	r3, #0
 8007eca:	9303      	str	r3, [sp, #12]
 8007ecc:	2308      	movs	r3, #8
 8007ece:	9302      	str	r3, [sp, #8]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	9301      	str	r3, [sp, #4]
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	2300      	movs	r3, #0
 8007eda:	2200      	movs	r2, #0
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 fb46 	bl	800856e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b088      	sub	sp, #32
 8007ef0:	af04      	add	r7, sp, #16
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	461a      	mov	r2, r3
 8007efa:	460b      	mov	r3, r1
 8007efc:	80fb      	strh	r3, [r7, #6]
 8007efe:	4613      	mov	r3, r2
 8007f00:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d001      	beq.n	8007f10 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007f10:	7979      	ldrb	r1, [r7, #5]
 8007f12:	7e3b      	ldrb	r3, [r7, #24]
 8007f14:	9303      	str	r3, [sp, #12]
 8007f16:	88fb      	ldrh	r3, [r7, #6]
 8007f18:	9302      	str	r3, [sp, #8]
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	2301      	movs	r3, #1
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	2300      	movs	r3, #0
 8007f24:	2200      	movs	r2, #0
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 fb21 	bl	800856e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b088      	sub	sp, #32
 8007f3a:	af04      	add	r7, sp, #16
 8007f3c:	60f8      	str	r0, [r7, #12]
 8007f3e:	60b9      	str	r1, [r7, #8]
 8007f40:	4611      	mov	r1, r2
 8007f42:	461a      	mov	r2, r3
 8007f44:	460b      	mov	r3, r1
 8007f46:	80fb      	strh	r3, [r7, #6]
 8007f48:	4613      	mov	r3, r2
 8007f4a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007f4c:	7979      	ldrb	r1, [r7, #5]
 8007f4e:	2300      	movs	r3, #0
 8007f50:	9303      	str	r3, [sp, #12]
 8007f52:	88fb      	ldrh	r3, [r7, #6]
 8007f54:	9302      	str	r3, [sp, #8]
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	9301      	str	r3, [sp, #4]
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	2300      	movs	r3, #0
 8007f60:	2201      	movs	r2, #1
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f000 fb03 	bl	800856e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007f68:	2300      	movs	r3, #0

}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b088      	sub	sp, #32
 8007f76:	af04      	add	r7, sp, #16
 8007f78:	60f8      	str	r0, [r7, #12]
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	4611      	mov	r1, r2
 8007f7e:	461a      	mov	r2, r3
 8007f80:	460b      	mov	r3, r1
 8007f82:	80fb      	strh	r3, [r7, #6]
 8007f84:	4613      	mov	r3, r2
 8007f86:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d001      	beq.n	8007f96 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007f96:	7979      	ldrb	r1, [r7, #5]
 8007f98:	7e3b      	ldrb	r3, [r7, #24]
 8007f9a:	9303      	str	r3, [sp, #12]
 8007f9c:	88fb      	ldrh	r3, [r7, #6]
 8007f9e:	9302      	str	r3, [sp, #8]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	9301      	str	r3, [sp, #4]
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	2302      	movs	r3, #2
 8007faa:	2200      	movs	r2, #0
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f000 fade 	bl	800856e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b088      	sub	sp, #32
 8007fc0:	af04      	add	r7, sp, #16
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	4611      	mov	r1, r2
 8007fc8:	461a      	mov	r2, r3
 8007fca:	460b      	mov	r3, r1
 8007fcc:	80fb      	strh	r3, [r7, #6]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007fd2:	7979      	ldrb	r1, [r7, #5]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	9303      	str	r3, [sp, #12]
 8007fd8:	88fb      	ldrh	r3, [r7, #6]
 8007fda:	9302      	str	r3, [sp, #8]
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	9301      	str	r3, [sp, #4]
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	2302      	movs	r3, #2
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	68f8      	ldr	r0, [r7, #12]
 8007fea:	f000 fac0 	bl	800856e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af04      	add	r7, sp, #16
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	4608      	mov	r0, r1
 8008002:	4611      	mov	r1, r2
 8008004:	461a      	mov	r2, r3
 8008006:	4603      	mov	r3, r0
 8008008:	70fb      	strb	r3, [r7, #3]
 800800a:	460b      	mov	r3, r1
 800800c:	70bb      	strb	r3, [r7, #2]
 800800e:	4613      	mov	r3, r2
 8008010:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008012:	7878      	ldrb	r0, [r7, #1]
 8008014:	78ba      	ldrb	r2, [r7, #2]
 8008016:	78f9      	ldrb	r1, [r7, #3]
 8008018:	8b3b      	ldrh	r3, [r7, #24]
 800801a:	9302      	str	r3, [sp, #8]
 800801c:	7d3b      	ldrb	r3, [r7, #20]
 800801e:	9301      	str	r3, [sp, #4]
 8008020:	7c3b      	ldrb	r3, [r7, #16]
 8008022:	9300      	str	r3, [sp, #0]
 8008024:	4603      	mov	r3, r0
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fa53 	bl	80084d2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3708      	adds	r7, #8
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b082      	sub	sp, #8
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	460b      	mov	r3, r1
 8008040:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8008042:	78fb      	ldrb	r3, [r7, #3]
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 fa72 	bl	8008530 <USBH_LL_ClosePipe>

  return USBH_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	460b      	mov	r3, r1
 8008060:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 f836 	bl	80080d4 <USBH_GetFreePipe>
 8008068:	4603      	mov	r3, r0
 800806a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800806c:	89fb      	ldrh	r3, [r7, #14]
 800806e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008072:	4293      	cmp	r3, r2
 8008074:	d00a      	beq.n	800808c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8008076:	78fa      	ldrb	r2, [r7, #3]
 8008078:	89fb      	ldrh	r3, [r7, #14]
 800807a:	f003 030f 	and.w	r3, r3, #15
 800807e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008082:	6879      	ldr	r1, [r7, #4]
 8008084:	33e0      	adds	r3, #224	; 0xe0
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	440b      	add	r3, r1
 800808a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800808c:	89fb      	ldrh	r3, [r7, #14]
 800808e:	b2db      	uxtb	r3, r3
}
 8008090:	4618      	mov	r0, r3
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	460b      	mov	r3, r1
 80080a2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80080a4:	78fb      	ldrb	r3, [r7, #3]
 80080a6:	2b0a      	cmp	r3, #10
 80080a8:	d80d      	bhi.n	80080c6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80080aa:	78fb      	ldrb	r3, [r7, #3]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	33e0      	adds	r3, #224	; 0xe0
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4413      	add	r3, r2
 80080b4:	685a      	ldr	r2, [r3, #4]
 80080b6:	78fb      	ldrb	r3, [r7, #3]
 80080b8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	33e0      	adds	r3, #224	; 0xe0
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	440b      	add	r3, r1
 80080c4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80080c6:	2300      	movs	r3, #0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80080dc:	2300      	movs	r3, #0
 80080de:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80080e0:	2300      	movs	r3, #0
 80080e2:	73fb      	strb	r3, [r7, #15]
 80080e4:	e00f      	b.n	8008106 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80080e6:	7bfb      	ldrb	r3, [r7, #15]
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	33e0      	adds	r3, #224	; 0xe0
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d102      	bne.n	8008100 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80080fa:	7bfb      	ldrb	r3, [r7, #15]
 80080fc:	b29b      	uxth	r3, r3
 80080fe:	e007      	b.n	8008110 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008100:	7bfb      	ldrb	r3, [r7, #15]
 8008102:	3301      	adds	r3, #1
 8008104:	73fb      	strb	r3, [r7, #15]
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	2b0a      	cmp	r3, #10
 800810a:	d9ec      	bls.n	80080e6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800810c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008110:	4618      	mov	r0, r3
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr

0800811c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008120:	2201      	movs	r2, #1
 8008122:	490e      	ldr	r1, [pc, #56]	; (800815c <MX_USB_HOST_Init+0x40>)
 8008124:	480e      	ldr	r0, [pc, #56]	; (8008160 <MX_USB_HOST_Init+0x44>)
 8008126:	f7fe fca1 	bl	8006a6c <USBH_Init>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d001      	beq.n	8008134 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008130:	f7f8 fc1e 	bl	8000970 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008134:	490b      	ldr	r1, [pc, #44]	; (8008164 <MX_USB_HOST_Init+0x48>)
 8008136:	480a      	ldr	r0, [pc, #40]	; (8008160 <MX_USB_HOST_Init+0x44>)
 8008138:	f7fe fd26 	bl	8006b88 <USBH_RegisterClass>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008142:	f7f8 fc15 	bl	8000970 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008146:	4806      	ldr	r0, [pc, #24]	; (8008160 <MX_USB_HOST_Init+0x44>)
 8008148:	f7fe fdaa 	bl	8006ca0 <USBH_Start>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d001      	beq.n	8008156 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008152:	f7f8 fc0d 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008156:	bf00      	nop
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	0800817d 	.word	0x0800817d
 8008160:	200001b4 	.word	0x200001b4
 8008164:	2000000c 	.word	0x2000000c

08008168 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800816c:	4802      	ldr	r0, [pc, #8]	; (8008178 <MX_USB_HOST_Process+0x10>)
 800816e:	f7fe fda7 	bl	8006cc0 <USBH_Process>
}
 8008172:	bf00      	nop
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	200001b4 	.word	0x200001b4

0800817c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	460b      	mov	r3, r1
 8008186:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008188:	78fb      	ldrb	r3, [r7, #3]
 800818a:	3b01      	subs	r3, #1
 800818c:	2b04      	cmp	r3, #4
 800818e:	d819      	bhi.n	80081c4 <USBH_UserProcess+0x48>
 8008190:	a201      	add	r2, pc, #4	; (adr r2, 8008198 <USBH_UserProcess+0x1c>)
 8008192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008196:	bf00      	nop
 8008198:	080081c5 	.word	0x080081c5
 800819c:	080081b5 	.word	0x080081b5
 80081a0:	080081c5 	.word	0x080081c5
 80081a4:	080081bd 	.word	0x080081bd
 80081a8:	080081ad 	.word	0x080081ad
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80081ac:	4b09      	ldr	r3, [pc, #36]	; (80081d4 <USBH_UserProcess+0x58>)
 80081ae:	2203      	movs	r2, #3
 80081b0:	701a      	strb	r2, [r3, #0]
  break;
 80081b2:	e008      	b.n	80081c6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80081b4:	4b07      	ldr	r3, [pc, #28]	; (80081d4 <USBH_UserProcess+0x58>)
 80081b6:	2202      	movs	r2, #2
 80081b8:	701a      	strb	r2, [r3, #0]
  break;
 80081ba:	e004      	b.n	80081c6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80081bc:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <USBH_UserProcess+0x58>)
 80081be:	2201      	movs	r2, #1
 80081c0:	701a      	strb	r2, [r3, #0]
  break;
 80081c2:	e000      	b.n	80081c6 <USBH_UserProcess+0x4a>

  default:
  break;
 80081c4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80081c6:	bf00      	nop
 80081c8:	370c      	adds	r7, #12
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	200000b0 	.word	0x200000b0

080081d8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b08a      	sub	sp, #40	; 0x28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081e0:	f107 0314 	add.w	r3, r7, #20
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	605a      	str	r2, [r3, #4]
 80081ea:	609a      	str	r2, [r3, #8]
 80081ec:	60da      	str	r2, [r3, #12]
 80081ee:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80081f8:	d147      	bne.n	800828a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80081fa:	2300      	movs	r3, #0
 80081fc:	613b      	str	r3, [r7, #16]
 80081fe:	4b25      	ldr	r3, [pc, #148]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008202:	4a24      	ldr	r2, [pc, #144]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008204:	f043 0301 	orr.w	r3, r3, #1
 8008208:	6313      	str	r3, [r2, #48]	; 0x30
 800820a:	4b22      	ldr	r3, [pc, #136]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 800820c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800820e:	f003 0301 	and.w	r3, r3, #1
 8008212:	613b      	str	r3, [r7, #16]
 8008214:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008216:	f44f 7300 	mov.w	r3, #512	; 0x200
 800821a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800821c:	2300      	movs	r3, #0
 800821e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008220:	2300      	movs	r3, #0
 8008222:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008224:	f107 0314 	add.w	r3, r7, #20
 8008228:	4619      	mov	r1, r3
 800822a:	481b      	ldr	r0, [pc, #108]	; (8008298 <HAL_HCD_MspInit+0xc0>)
 800822c:	f7f8 ff2c 	bl	8001088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008230:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008236:	2302      	movs	r3, #2
 8008238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800823a:	2300      	movs	r3, #0
 800823c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800823e:	2300      	movs	r3, #0
 8008240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008242:	230a      	movs	r3, #10
 8008244:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008246:	f107 0314 	add.w	r3, r7, #20
 800824a:	4619      	mov	r1, r3
 800824c:	4812      	ldr	r0, [pc, #72]	; (8008298 <HAL_HCD_MspInit+0xc0>)
 800824e:	f7f8 ff1b 	bl	8001088 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008252:	4b10      	ldr	r3, [pc, #64]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008256:	4a0f      	ldr	r2, [pc, #60]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800825c:	6353      	str	r3, [r2, #52]	; 0x34
 800825e:	2300      	movs	r3, #0
 8008260:	60fb      	str	r3, [r7, #12]
 8008262:	4b0c      	ldr	r3, [pc, #48]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008266:	4a0b      	ldr	r2, [pc, #44]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800826c:	6453      	str	r3, [r2, #68]	; 0x44
 800826e:	4b09      	ldr	r3, [pc, #36]	; (8008294 <HAL_HCD_MspInit+0xbc>)
 8008270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008276:	60fb      	str	r3, [r7, #12]
 8008278:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800827a:	2200      	movs	r2, #0
 800827c:	2100      	movs	r1, #0
 800827e:	2043      	movs	r0, #67	; 0x43
 8008280:	f7f8 fecb 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008284:	2043      	movs	r0, #67	; 0x43
 8008286:	f7f8 fee4 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800828a:	bf00      	nop
 800828c:	3728      	adds	r7, #40	; 0x28
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	40023800 	.word	0x40023800
 8008298:	40020000 	.word	0x40020000

0800829c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7ff f8db 	bl	8007466 <USBH_LL_IncTimer>
}
 80082b0:	bf00      	nop
 80082b2:	3708      	adds	r7, #8
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7ff f913 	bl	80074f2 <USBH_LL_Connect>
}
 80082cc:	bf00      	nop
 80082ce:	3708      	adds	r7, #8
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7ff f91c 	bl	8007520 <USBH_LL_Disconnect>
}
 80082e8:	bf00      	nop
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	460b      	mov	r3, r1
 80082fa:	70fb      	strb	r3, [r7, #3]
 80082fc:	4613      	mov	r3, r2
 80082fe:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800831a:	4618      	mov	r0, r3
 800831c:	f7ff f8cd 	bl	80074ba <USBH_LL_PortEnabled>
}
 8008320:	bf00      	nop
 8008322:	3708      	adds	r7, #8
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008336:	4618      	mov	r0, r3
 8008338:	f7ff f8cd 	bl	80074d6 <USBH_LL_PortDisabled>
}
 800833c:	bf00      	nop
 800833e:	3708      	adds	r7, #8
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008352:	2b01      	cmp	r3, #1
 8008354:	d12a      	bne.n	80083ac <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008356:	4a18      	ldr	r2, [pc, #96]	; (80083b8 <USBH_LL_Init+0x74>)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a15      	ldr	r2, [pc, #84]	; (80083b8 <USBH_LL_Init+0x74>)
 8008362:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008366:	4b14      	ldr	r3, [pc, #80]	; (80083b8 <USBH_LL_Init+0x74>)
 8008368:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800836c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800836e:	4b12      	ldr	r3, [pc, #72]	; (80083b8 <USBH_LL_Init+0x74>)
 8008370:	2208      	movs	r2, #8
 8008372:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008374:	4b10      	ldr	r3, [pc, #64]	; (80083b8 <USBH_LL_Init+0x74>)
 8008376:	2201      	movs	r2, #1
 8008378:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800837a:	4b0f      	ldr	r3, [pc, #60]	; (80083b8 <USBH_LL_Init+0x74>)
 800837c:	2200      	movs	r2, #0
 800837e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008380:	4b0d      	ldr	r3, [pc, #52]	; (80083b8 <USBH_LL_Init+0x74>)
 8008382:	2202      	movs	r2, #2
 8008384:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008386:	4b0c      	ldr	r3, [pc, #48]	; (80083b8 <USBH_LL_Init+0x74>)
 8008388:	2200      	movs	r2, #0
 800838a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800838c:	480a      	ldr	r0, [pc, #40]	; (80083b8 <USBH_LL_Init+0x74>)
 800838e:	f7f9 f84a 	bl	8001426 <HAL_HCD_Init>
 8008392:	4603      	mov	r3, r0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d001      	beq.n	800839c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008398:	f7f8 faea 	bl	8000970 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800839c:	4806      	ldr	r0, [pc, #24]	; (80083b8 <USBH_LL_Init+0x74>)
 800839e:	f7f9 fc2e 	bl	8001bfe <HAL_HCD_GetCurrentFrame>
 80083a2:	4603      	mov	r3, r0
 80083a4:	4619      	mov	r1, r3
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f7ff f84e 	bl	8007448 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3708      	adds	r7, #8
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	2000058c 	.word	0x2000058c

080083bc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083c8:	2300      	movs	r3, #0
 80083ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7f9 fb9d 	bl	8001b12 <HAL_HCD_Start>
 80083d8:	4603      	mov	r3, r0
 80083da:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 f95c 	bl	800869c <USBH_Get_USB_Status>
 80083e4:	4603      	mov	r3, r0
 80083e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b084      	sub	sp, #16
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083fa:	2300      	movs	r3, #0
 80083fc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083fe:	2300      	movs	r3, #0
 8008400:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008408:	4618      	mov	r0, r3
 800840a:	f7f9 fba5 	bl	8001b58 <HAL_HCD_Stop>
 800840e:	4603      	mov	r3, r0
 8008410:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	4618      	mov	r0, r3
 8008416:	f000 f941 	bl	800869c <USBH_Get_USB_Status>
 800841a:	4603      	mov	r3, r0
 800841c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800841e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3710      	adds	r7, #16
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}

08008428 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b084      	sub	sp, #16
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008430:	2301      	movs	r3, #1
 8008432:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800843a:	4618      	mov	r0, r3
 800843c:	f7f9 fbed 	bl	8001c1a <HAL_HCD_GetCurrentSpeed>
 8008440:	4603      	mov	r3, r0
 8008442:	2b02      	cmp	r3, #2
 8008444:	d00c      	beq.n	8008460 <USBH_LL_GetSpeed+0x38>
 8008446:	2b02      	cmp	r3, #2
 8008448:	d80d      	bhi.n	8008466 <USBH_LL_GetSpeed+0x3e>
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <USBH_LL_GetSpeed+0x2c>
 800844e:	2b01      	cmp	r3, #1
 8008450:	d003      	beq.n	800845a <USBH_LL_GetSpeed+0x32>
 8008452:	e008      	b.n	8008466 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008454:	2300      	movs	r3, #0
 8008456:	73fb      	strb	r3, [r7, #15]
    break;
 8008458:	e008      	b.n	800846c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800845a:	2301      	movs	r3, #1
 800845c:	73fb      	strb	r3, [r7, #15]
    break;
 800845e:	e005      	b.n	800846c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008460:	2302      	movs	r3, #2
 8008462:	73fb      	strb	r3, [r7, #15]
    break;
 8008464:	e002      	b.n	800846c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008466:	2301      	movs	r3, #1
 8008468:	73fb      	strb	r3, [r7, #15]
    break;
 800846a:	bf00      	nop
  }
  return  speed;
 800846c:	7bfb      	ldrb	r3, [r7, #15]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b084      	sub	sp, #16
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008482:	2300      	movs	r3, #0
 8008484:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800848c:	4618      	mov	r0, r3
 800848e:	f7f9 fb80 	bl	8001b92 <HAL_HCD_ResetPort>
 8008492:	4603      	mov	r3, r0
 8008494:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008496:	7bfb      	ldrb	r3, [r7, #15]
 8008498:	4618      	mov	r0, r3
 800849a:	f000 f8ff 	bl	800869c <USBH_Get_USB_Status>
 800849e:	4603      	mov	r3, r0
 80084a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	460b      	mov	r3, r1
 80084b6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	4611      	mov	r1, r2
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7f9 fb87 	bl	8001bd6 <HAL_HCD_HC_GetXferCount>
 80084c8:	4603      	mov	r3, r0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3708      	adds	r7, #8
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80084d2:	b590      	push	{r4, r7, lr}
 80084d4:	b089      	sub	sp, #36	; 0x24
 80084d6:	af04      	add	r7, sp, #16
 80084d8:	6078      	str	r0, [r7, #4]
 80084da:	4608      	mov	r0, r1
 80084dc:	4611      	mov	r1, r2
 80084de:	461a      	mov	r2, r3
 80084e0:	4603      	mov	r3, r0
 80084e2:	70fb      	strb	r3, [r7, #3]
 80084e4:	460b      	mov	r3, r1
 80084e6:	70bb      	strb	r3, [r7, #2]
 80084e8:	4613      	mov	r3, r2
 80084ea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084ec:	2300      	movs	r3, #0
 80084ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084f0:	2300      	movs	r3, #0
 80084f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80084fa:	787c      	ldrb	r4, [r7, #1]
 80084fc:	78ba      	ldrb	r2, [r7, #2]
 80084fe:	78f9      	ldrb	r1, [r7, #3]
 8008500:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008502:	9302      	str	r3, [sp, #8]
 8008504:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008508:	9301      	str	r3, [sp, #4]
 800850a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	4623      	mov	r3, r4
 8008512:	f7f8 ffea 	bl	80014ea <HAL_HCD_HC_Init>
 8008516:	4603      	mov	r3, r0
 8008518:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800851a:	7bfb      	ldrb	r3, [r7, #15]
 800851c:	4618      	mov	r0, r3
 800851e:	f000 f8bd 	bl	800869c <USBH_Get_USB_Status>
 8008522:	4603      	mov	r3, r0
 8008524:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008526:	7bbb      	ldrb	r3, [r7, #14]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3714      	adds	r7, #20
 800852c:	46bd      	mov	sp, r7
 800852e:	bd90      	pop	{r4, r7, pc}

08008530 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	460b      	mov	r3, r1
 800853a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800853c:	2300      	movs	r3, #0
 800853e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008540:	2300      	movs	r3, #0
 8008542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800854a:	78fa      	ldrb	r2, [r7, #3]
 800854c:	4611      	mov	r1, r2
 800854e:	4618      	mov	r0, r3
 8008550:	f7f9 f85a 	bl	8001608 <HAL_HCD_HC_Halt>
 8008554:	4603      	mov	r3, r0
 8008556:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	4618      	mov	r0, r3
 800855c:	f000 f89e 	bl	800869c <USBH_Get_USB_Status>
 8008560:	4603      	mov	r3, r0
 8008562:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008564:	7bbb      	ldrb	r3, [r7, #14]
}
 8008566:	4618      	mov	r0, r3
 8008568:	3710      	adds	r7, #16
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800856e:	b590      	push	{r4, r7, lr}
 8008570:	b089      	sub	sp, #36	; 0x24
 8008572:	af04      	add	r7, sp, #16
 8008574:	6078      	str	r0, [r7, #4]
 8008576:	4608      	mov	r0, r1
 8008578:	4611      	mov	r1, r2
 800857a:	461a      	mov	r2, r3
 800857c:	4603      	mov	r3, r0
 800857e:	70fb      	strb	r3, [r7, #3]
 8008580:	460b      	mov	r3, r1
 8008582:	70bb      	strb	r3, [r7, #2]
 8008584:	4613      	mov	r3, r2
 8008586:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800858c:	2300      	movs	r3, #0
 800858e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008596:	787c      	ldrb	r4, [r7, #1]
 8008598:	78ba      	ldrb	r2, [r7, #2]
 800859a:	78f9      	ldrb	r1, [r7, #3]
 800859c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80085a0:	9303      	str	r3, [sp, #12]
 80085a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80085a4:	9302      	str	r3, [sp, #8]
 80085a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	4623      	mov	r3, r4
 80085b2:	f7f9 f84d 	bl	8001650 <HAL_HCD_HC_SubmitRequest>
 80085b6:	4603      	mov	r3, r0
 80085b8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 f86d 	bl	800869c <USBH_Get_USB_Status>
 80085c2:	4603      	mov	r3, r0
 80085c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3714      	adds	r7, #20
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd90      	pop	{r4, r7, pc}

080085d0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	460b      	mov	r3, r1
 80085da:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80085e2:	78fa      	ldrb	r2, [r7, #3]
 80085e4:	4611      	mov	r1, r2
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7f9 fae1 	bl	8001bae <HAL_HCD_HC_GetURBState>
 80085ec:	4603      	mov	r3, r0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b082      	sub	sp, #8
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
 80085fe:	460b      	mov	r3, r1
 8008600:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008608:	2b01      	cmp	r3, #1
 800860a:	d103      	bne.n	8008614 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800860c:	78fb      	ldrb	r3, [r7, #3]
 800860e:	4618      	mov	r0, r3
 8008610:	f000 f870 	bl	80086f4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008614:	20c8      	movs	r0, #200	; 0xc8
 8008616:	f7f8 fc01 	bl	8000e1c <HAL_Delay>
  return USBH_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3708      	adds	r7, #8
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	70fb      	strb	r3, [r7, #3]
 8008630:	4613      	mov	r3, r2
 8008632:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800863a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800863c:	78fb      	ldrb	r3, [r7, #3]
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	212c      	movs	r1, #44	; 0x2c
 8008642:	fb01 f303 	mul.w	r3, r1, r3
 8008646:	4413      	add	r3, r2
 8008648:	333b      	adds	r3, #59	; 0x3b
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d009      	beq.n	8008664 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008650:	78fb      	ldrb	r3, [r7, #3]
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	212c      	movs	r1, #44	; 0x2c
 8008656:	fb01 f303 	mul.w	r3, r1, r3
 800865a:	4413      	add	r3, r2
 800865c:	3354      	adds	r3, #84	; 0x54
 800865e:	78ba      	ldrb	r2, [r7, #2]
 8008660:	701a      	strb	r2, [r3, #0]
 8008662:	e008      	b.n	8008676 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	212c      	movs	r1, #44	; 0x2c
 800866a:	fb01 f303 	mul.w	r3, r1, r3
 800866e:	4413      	add	r3, r2
 8008670:	3355      	adds	r3, #85	; 0x55
 8008672:	78ba      	ldrb	r2, [r7, #2]
 8008674:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008676:	2300      	movs	r3, #0
}
 8008678:	4618      	mov	r0, r3
 800867a:	3714      	adds	r7, #20
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7f8 fbc5 	bl	8000e1c <HAL_Delay>
}
 8008692:	bf00      	nop
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	4603      	mov	r3, r0
 80086a4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80086a6:	2300      	movs	r3, #0
 80086a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80086aa:	79fb      	ldrb	r3, [r7, #7]
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	d817      	bhi.n	80086e0 <USBH_Get_USB_Status+0x44>
 80086b0:	a201      	add	r2, pc, #4	; (adr r2, 80086b8 <USBH_Get_USB_Status+0x1c>)
 80086b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b6:	bf00      	nop
 80086b8:	080086c9 	.word	0x080086c9
 80086bc:	080086cf 	.word	0x080086cf
 80086c0:	080086d5 	.word	0x080086d5
 80086c4:	080086db 	.word	0x080086db
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80086c8:	2300      	movs	r3, #0
 80086ca:	73fb      	strb	r3, [r7, #15]
    break;
 80086cc:	e00b      	b.n	80086e6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80086ce:	2302      	movs	r3, #2
 80086d0:	73fb      	strb	r3, [r7, #15]
    break;
 80086d2:	e008      	b.n	80086e6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80086d4:	2301      	movs	r3, #1
 80086d6:	73fb      	strb	r3, [r7, #15]
    break;
 80086d8:	e005      	b.n	80086e6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80086da:	2302      	movs	r3, #2
 80086dc:	73fb      	strb	r3, [r7, #15]
    break;
 80086de:	e002      	b.n	80086e6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80086e0:	2302      	movs	r3, #2
 80086e2:	73fb      	strb	r3, [r7, #15]
    break;
 80086e4:	bf00      	nop
  }
  return usb_status;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	4603      	mov	r3, r0
 80086fc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80086fe:	79fb      	ldrb	r3, [r7, #7]
 8008700:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008702:	79fb      	ldrb	r3, [r7, #7]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d102      	bne.n	800870e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008708:	2300      	movs	r3, #0
 800870a:	73fb      	strb	r3, [r7, #15]
 800870c:	e001      	b.n	8008712 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800870e:	2301      	movs	r3, #1
 8008710:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008712:	7bfb      	ldrb	r3, [r7, #15]
 8008714:	461a      	mov	r2, r3
 8008716:	2101      	movs	r1, #1
 8008718:	4803      	ldr	r0, [pc, #12]	; (8008728 <MX_DriverVbusFS+0x34>)
 800871a:	f7f8 fe51 	bl	80013c0 <HAL_GPIO_WritePin>
}
 800871e:	bf00      	nop
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	40020800 	.word	0x40020800

0800872c <__errno>:
 800872c:	4b01      	ldr	r3, [pc, #4]	; (8008734 <__errno+0x8>)
 800872e:	6818      	ldr	r0, [r3, #0]
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	2000002c 	.word	0x2000002c

08008738 <__libc_init_array>:
 8008738:	b570      	push	{r4, r5, r6, lr}
 800873a:	4d0d      	ldr	r5, [pc, #52]	; (8008770 <__libc_init_array+0x38>)
 800873c:	4c0d      	ldr	r4, [pc, #52]	; (8008774 <__libc_init_array+0x3c>)
 800873e:	1b64      	subs	r4, r4, r5
 8008740:	10a4      	asrs	r4, r4, #2
 8008742:	2600      	movs	r6, #0
 8008744:	42a6      	cmp	r6, r4
 8008746:	d109      	bne.n	800875c <__libc_init_array+0x24>
 8008748:	4d0b      	ldr	r5, [pc, #44]	; (8008778 <__libc_init_array+0x40>)
 800874a:	4c0c      	ldr	r4, [pc, #48]	; (800877c <__libc_init_array+0x44>)
 800874c:	f000 f8f8 	bl	8008940 <_init>
 8008750:	1b64      	subs	r4, r4, r5
 8008752:	10a4      	asrs	r4, r4, #2
 8008754:	2600      	movs	r6, #0
 8008756:	42a6      	cmp	r6, r4
 8008758:	d105      	bne.n	8008766 <__libc_init_array+0x2e>
 800875a:	bd70      	pop	{r4, r5, r6, pc}
 800875c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008760:	4798      	blx	r3
 8008762:	3601      	adds	r6, #1
 8008764:	e7ee      	b.n	8008744 <__libc_init_array+0xc>
 8008766:	f855 3b04 	ldr.w	r3, [r5], #4
 800876a:	4798      	blx	r3
 800876c:	3601      	adds	r6, #1
 800876e:	e7f2      	b.n	8008756 <__libc_init_array+0x1e>
 8008770:	0800897c 	.word	0x0800897c
 8008774:	0800897c 	.word	0x0800897c
 8008778:	0800897c 	.word	0x0800897c
 800877c:	08008980 	.word	0x08008980

08008780 <malloc>:
 8008780:	4b02      	ldr	r3, [pc, #8]	; (800878c <malloc+0xc>)
 8008782:	4601      	mov	r1, r0
 8008784:	6818      	ldr	r0, [r3, #0]
 8008786:	f000 b863 	b.w	8008850 <_malloc_r>
 800878a:	bf00      	nop
 800878c:	2000002c 	.word	0x2000002c

08008790 <free>:
 8008790:	4b02      	ldr	r3, [pc, #8]	; (800879c <free+0xc>)
 8008792:	4601      	mov	r1, r0
 8008794:	6818      	ldr	r0, [r3, #0]
 8008796:	f000 b80b 	b.w	80087b0 <_free_r>
 800879a:	bf00      	nop
 800879c:	2000002c 	.word	0x2000002c

080087a0 <memset>:
 80087a0:	4402      	add	r2, r0
 80087a2:	4603      	mov	r3, r0
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d100      	bne.n	80087aa <memset+0xa>
 80087a8:	4770      	bx	lr
 80087aa:	f803 1b01 	strb.w	r1, [r3], #1
 80087ae:	e7f9      	b.n	80087a4 <memset+0x4>

080087b0 <_free_r>:
 80087b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087b2:	2900      	cmp	r1, #0
 80087b4:	d048      	beq.n	8008848 <_free_r+0x98>
 80087b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ba:	9001      	str	r0, [sp, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f1a1 0404 	sub.w	r4, r1, #4
 80087c2:	bfb8      	it	lt
 80087c4:	18e4      	addlt	r4, r4, r3
 80087c6:	f000 f8ad 	bl	8008924 <__malloc_lock>
 80087ca:	4a20      	ldr	r2, [pc, #128]	; (800884c <_free_r+0x9c>)
 80087cc:	9801      	ldr	r0, [sp, #4]
 80087ce:	6813      	ldr	r3, [r2, #0]
 80087d0:	4615      	mov	r5, r2
 80087d2:	b933      	cbnz	r3, 80087e2 <_free_r+0x32>
 80087d4:	6063      	str	r3, [r4, #4]
 80087d6:	6014      	str	r4, [r2, #0]
 80087d8:	b003      	add	sp, #12
 80087da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087de:	f000 b8a7 	b.w	8008930 <__malloc_unlock>
 80087e2:	42a3      	cmp	r3, r4
 80087e4:	d90b      	bls.n	80087fe <_free_r+0x4e>
 80087e6:	6821      	ldr	r1, [r4, #0]
 80087e8:	1862      	adds	r2, r4, r1
 80087ea:	4293      	cmp	r3, r2
 80087ec:	bf04      	itt	eq
 80087ee:	681a      	ldreq	r2, [r3, #0]
 80087f0:	685b      	ldreq	r3, [r3, #4]
 80087f2:	6063      	str	r3, [r4, #4]
 80087f4:	bf04      	itt	eq
 80087f6:	1852      	addeq	r2, r2, r1
 80087f8:	6022      	streq	r2, [r4, #0]
 80087fa:	602c      	str	r4, [r5, #0]
 80087fc:	e7ec      	b.n	80087d8 <_free_r+0x28>
 80087fe:	461a      	mov	r2, r3
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	b10b      	cbz	r3, 8008808 <_free_r+0x58>
 8008804:	42a3      	cmp	r3, r4
 8008806:	d9fa      	bls.n	80087fe <_free_r+0x4e>
 8008808:	6811      	ldr	r1, [r2, #0]
 800880a:	1855      	adds	r5, r2, r1
 800880c:	42a5      	cmp	r5, r4
 800880e:	d10b      	bne.n	8008828 <_free_r+0x78>
 8008810:	6824      	ldr	r4, [r4, #0]
 8008812:	4421      	add	r1, r4
 8008814:	1854      	adds	r4, r2, r1
 8008816:	42a3      	cmp	r3, r4
 8008818:	6011      	str	r1, [r2, #0]
 800881a:	d1dd      	bne.n	80087d8 <_free_r+0x28>
 800881c:	681c      	ldr	r4, [r3, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	6053      	str	r3, [r2, #4]
 8008822:	4421      	add	r1, r4
 8008824:	6011      	str	r1, [r2, #0]
 8008826:	e7d7      	b.n	80087d8 <_free_r+0x28>
 8008828:	d902      	bls.n	8008830 <_free_r+0x80>
 800882a:	230c      	movs	r3, #12
 800882c:	6003      	str	r3, [r0, #0]
 800882e:	e7d3      	b.n	80087d8 <_free_r+0x28>
 8008830:	6825      	ldr	r5, [r4, #0]
 8008832:	1961      	adds	r1, r4, r5
 8008834:	428b      	cmp	r3, r1
 8008836:	bf04      	itt	eq
 8008838:	6819      	ldreq	r1, [r3, #0]
 800883a:	685b      	ldreq	r3, [r3, #4]
 800883c:	6063      	str	r3, [r4, #4]
 800883e:	bf04      	itt	eq
 8008840:	1949      	addeq	r1, r1, r5
 8008842:	6021      	streq	r1, [r4, #0]
 8008844:	6054      	str	r4, [r2, #4]
 8008846:	e7c7      	b.n	80087d8 <_free_r+0x28>
 8008848:	b003      	add	sp, #12
 800884a:	bd30      	pop	{r4, r5, pc}
 800884c:	200000b4 	.word	0x200000b4

08008850 <_malloc_r>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	1ccd      	adds	r5, r1, #3
 8008854:	f025 0503 	bic.w	r5, r5, #3
 8008858:	3508      	adds	r5, #8
 800885a:	2d0c      	cmp	r5, #12
 800885c:	bf38      	it	cc
 800885e:	250c      	movcc	r5, #12
 8008860:	2d00      	cmp	r5, #0
 8008862:	4606      	mov	r6, r0
 8008864:	db01      	blt.n	800886a <_malloc_r+0x1a>
 8008866:	42a9      	cmp	r1, r5
 8008868:	d903      	bls.n	8008872 <_malloc_r+0x22>
 800886a:	230c      	movs	r3, #12
 800886c:	6033      	str	r3, [r6, #0]
 800886e:	2000      	movs	r0, #0
 8008870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008872:	f000 f857 	bl	8008924 <__malloc_lock>
 8008876:	4921      	ldr	r1, [pc, #132]	; (80088fc <_malloc_r+0xac>)
 8008878:	680a      	ldr	r2, [r1, #0]
 800887a:	4614      	mov	r4, r2
 800887c:	b99c      	cbnz	r4, 80088a6 <_malloc_r+0x56>
 800887e:	4f20      	ldr	r7, [pc, #128]	; (8008900 <_malloc_r+0xb0>)
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	b923      	cbnz	r3, 800888e <_malloc_r+0x3e>
 8008884:	4621      	mov	r1, r4
 8008886:	4630      	mov	r0, r6
 8008888:	f000 f83c 	bl	8008904 <_sbrk_r>
 800888c:	6038      	str	r0, [r7, #0]
 800888e:	4629      	mov	r1, r5
 8008890:	4630      	mov	r0, r6
 8008892:	f000 f837 	bl	8008904 <_sbrk_r>
 8008896:	1c43      	adds	r3, r0, #1
 8008898:	d123      	bne.n	80088e2 <_malloc_r+0x92>
 800889a:	230c      	movs	r3, #12
 800889c:	6033      	str	r3, [r6, #0]
 800889e:	4630      	mov	r0, r6
 80088a0:	f000 f846 	bl	8008930 <__malloc_unlock>
 80088a4:	e7e3      	b.n	800886e <_malloc_r+0x1e>
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	1b5b      	subs	r3, r3, r5
 80088aa:	d417      	bmi.n	80088dc <_malloc_r+0x8c>
 80088ac:	2b0b      	cmp	r3, #11
 80088ae:	d903      	bls.n	80088b8 <_malloc_r+0x68>
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	441c      	add	r4, r3
 80088b4:	6025      	str	r5, [r4, #0]
 80088b6:	e004      	b.n	80088c2 <_malloc_r+0x72>
 80088b8:	6863      	ldr	r3, [r4, #4]
 80088ba:	42a2      	cmp	r2, r4
 80088bc:	bf0c      	ite	eq
 80088be:	600b      	streq	r3, [r1, #0]
 80088c0:	6053      	strne	r3, [r2, #4]
 80088c2:	4630      	mov	r0, r6
 80088c4:	f000 f834 	bl	8008930 <__malloc_unlock>
 80088c8:	f104 000b 	add.w	r0, r4, #11
 80088cc:	1d23      	adds	r3, r4, #4
 80088ce:	f020 0007 	bic.w	r0, r0, #7
 80088d2:	1ac2      	subs	r2, r0, r3
 80088d4:	d0cc      	beq.n	8008870 <_malloc_r+0x20>
 80088d6:	1a1b      	subs	r3, r3, r0
 80088d8:	50a3      	str	r3, [r4, r2]
 80088da:	e7c9      	b.n	8008870 <_malloc_r+0x20>
 80088dc:	4622      	mov	r2, r4
 80088de:	6864      	ldr	r4, [r4, #4]
 80088e0:	e7cc      	b.n	800887c <_malloc_r+0x2c>
 80088e2:	1cc4      	adds	r4, r0, #3
 80088e4:	f024 0403 	bic.w	r4, r4, #3
 80088e8:	42a0      	cmp	r0, r4
 80088ea:	d0e3      	beq.n	80088b4 <_malloc_r+0x64>
 80088ec:	1a21      	subs	r1, r4, r0
 80088ee:	4630      	mov	r0, r6
 80088f0:	f000 f808 	bl	8008904 <_sbrk_r>
 80088f4:	3001      	adds	r0, #1
 80088f6:	d1dd      	bne.n	80088b4 <_malloc_r+0x64>
 80088f8:	e7cf      	b.n	800889a <_malloc_r+0x4a>
 80088fa:	bf00      	nop
 80088fc:	200000b4 	.word	0x200000b4
 8008900:	200000b8 	.word	0x200000b8

08008904 <_sbrk_r>:
 8008904:	b538      	push	{r3, r4, r5, lr}
 8008906:	4d06      	ldr	r5, [pc, #24]	; (8008920 <_sbrk_r+0x1c>)
 8008908:	2300      	movs	r3, #0
 800890a:	4604      	mov	r4, r0
 800890c:	4608      	mov	r0, r1
 800890e:	602b      	str	r3, [r5, #0]
 8008910:	f7f8 f9a0 	bl	8000c54 <_sbrk>
 8008914:	1c43      	adds	r3, r0, #1
 8008916:	d102      	bne.n	800891e <_sbrk_r+0x1a>
 8008918:	682b      	ldr	r3, [r5, #0]
 800891a:	b103      	cbz	r3, 800891e <_sbrk_r+0x1a>
 800891c:	6023      	str	r3, [r4, #0]
 800891e:	bd38      	pop	{r3, r4, r5, pc}
 8008920:	20000890 	.word	0x20000890

08008924 <__malloc_lock>:
 8008924:	4801      	ldr	r0, [pc, #4]	; (800892c <__malloc_lock+0x8>)
 8008926:	f000 b809 	b.w	800893c <__retarget_lock_acquire_recursive>
 800892a:	bf00      	nop
 800892c:	20000898 	.word	0x20000898

08008930 <__malloc_unlock>:
 8008930:	4801      	ldr	r0, [pc, #4]	; (8008938 <__malloc_unlock+0x8>)
 8008932:	f000 b804 	b.w	800893e <__retarget_lock_release_recursive>
 8008936:	bf00      	nop
 8008938:	20000898 	.word	0x20000898

0800893c <__retarget_lock_acquire_recursive>:
 800893c:	4770      	bx	lr

0800893e <__retarget_lock_release_recursive>:
 800893e:	4770      	bx	lr

08008940 <_init>:
 8008940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008942:	bf00      	nop
 8008944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008946:	bc08      	pop	{r3}
 8008948:	469e      	mov	lr, r3
 800894a:	4770      	bx	lr

0800894c <_fini>:
 800894c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894e:	bf00      	nop
 8008950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008952:	bc08      	pop	{r3}
 8008954:	469e      	mov	lr, r3
 8008956:	4770      	bx	lr
