{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.45573",
   "Default View_TopLeft":"-598,188",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR1 -pg 1 -lvl 8 -x 1720 -y -350 -defaultsOSRD -top
preplace port FIXED_IO1 -pg 1 -lvl 8 -x 1750 -y -350 -defaultsOSRD -top
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 1320 -y 620 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x -240 -y 20 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 6 -x 700 -y 310 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x -1170 -y 820 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 2 -x -870 -y 50 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 4 -x -240 -y 610 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 3 -x -610 -y 580 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 8 -x 1720 -y 150 -defaultsOSRD
preplace inst sobel_accel_0 -pg 1 -lvl 5 -x 170 -y 290 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 N 860 -780 390 -430 320 -60 380 380 180 N 180 1550
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 -1340 720 -990 870 N 870 N 870 N 870 N 870 N 870 1530
preplace netloc xlconcat_1_dout 1 2 2 N 50 -460
preplace netloc axi_vdma_1_mm2s_introut 1 1 6 -1000 170 N 170 N 170 N 170 N 170 870
preplace netloc axi_vdma_0_s2mm_introut 1 1 4 -980 150 N 150 N 150 -70
preplace netloc axi_vdma_0_mm2s_introut 1 1 4 -990 -110 N -110 N -110 -70
preplace netloc axi_vdma_1_s2mm_introut 1 1 6 -990 380 N 380 N 380 -70 440 N 440 870
preplace netloc sobel_accel_0_interrupt 1 1 5 -970 180 N 180 N 180 N 180 370
preplace netloc M03_ACLK_1 1 0 8 -1350 680 N 680 -770 400 -440 300 -40 390 400 450 890 450 1570
preplace netloc axi_intc_0_irq 1 4 3 N 620 N 620 870
preplace netloc S00_AXI_1 1 2 6 -760 160 N 160 N 160 N 160 N 160 1530
preplace netloc axi_interconnect_1_M03_AXI 1 3 2 -420 260 N
preplace netloc axi_interconnect_1_M00_AXI 1 3 1 -470 -50n
preplace netloc axi_vdma_1_M_AXI_MM2S 1 6 2 880 140 N
preplace netloc processing_system7_0_DDR 1 7 1 1540 -340n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 4 -40 100 N 100 N 100 N
preplace netloc sobel_accel_0_OUTPUT_STREAM 1 5 1 390 260n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 -60 0n
preplace netloc axi_interconnect_1_M02_AXI 1 3 1 -410 580n
preplace netloc axi_interconnect_1_M01_AXI 1 3 3 -450 200 N 200 400
preplace netloc axi_vdma_1_M_AXI_S2MM 1 6 2 890 170 1550
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 4 -50 120 N 120 N 120 N
preplace netloc smartconnect_0_M00_AXI 1 6 3 900 260 N 260 1850
preplace netloc processing_system7_0_FIXED_IO1 1 7 1 1560 -330n
levelinfo -pg 1 -1370 -1170 -870 -610 -240 170 700 1320 1720 1870
pagesize -pg 1 -db -bbox -sgen -1370 -460 1870 3510
"
}
0
