
---------- Begin Simulation Statistics ----------
final_tick                               738169566500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93650                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                    93961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6549.92                       # Real time elapsed on the host
host_tick_rate                              112698974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613399634                       # Number of instructions simulated
sim_ops                                     615438416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.738170                       # Number of seconds simulated
sim_ticks                                738169566500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.201435                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76124948                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88310535                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6497073                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119518879                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11400129                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11529992                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          129863                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154758821                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053114                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509404                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4596407                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138965747                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16628499                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50758680                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561791620                       # Number of instructions committed
system.cpu0.commit.committedOps             562302297                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    927011747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.606575                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.403454                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    662527803     71.47%     71.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158999256     17.15%     88.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33497968      3.61%     92.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34046431      3.67%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12206187      1.32%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5202332      0.56%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1019485      0.11%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2883786      0.31%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16628499      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    927011747                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671981                       # Number of function calls committed.
system.cpu0.commit.int_insts                543440898                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758386                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311043479     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267782     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816089     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562302297                       # Class of committed instruction
system.cpu0.commit.refs                     245083899                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561791620                       # Number of Instructions Simulated
system.cpu0.committedOps                    562302297                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.601944                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.601944                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            110831962                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1905333                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74645914                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             623842837                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               387903939                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430425219                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4600753                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8272357                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2404722                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154758821                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99836309                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    549257654                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2514942                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     640314762                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13002870                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         380407279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87525077                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.438047                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         936166595                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.684521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926446                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               488641899     52.20%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330024123     35.25%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61019913      6.52%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43187252      4.61%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10429743      1.11%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1742910      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99498      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     450      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020807      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           936166595                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      525583474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4709155                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146172501                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.416064                       # Inst execution rate
system.cpu0.iew.exec_refs                   273137600                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75895876                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86357600                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            196769858                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512669                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2343402                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76774765                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          613045141                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197241724                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3790704                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608181259                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                468442                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2106474                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4600753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3157128                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       101388                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9851239                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30586                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4684                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3469508                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22011472                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6449252                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4684                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       829861                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3879294                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271089865                       # num instructions consuming a value
system.cpu0.iew.wb_count                    601625005                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836644                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226805822                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.411579                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     601729346                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               739620484                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385125840                       # number of integer regfile writes
system.cpu0.ipc                              0.384328                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.384328                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020989      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            330933277     54.08%     54.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213137      0.69%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018060      0.17%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199028943     32.52%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75757506     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             611971963                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     798646                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001305                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 165990     20.78%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                538278     67.40%     88.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                94372     11.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             611749565                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2160985295                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    601624954                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        663791789                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611512313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                611971963                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532828                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50742841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76234                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           443                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11680287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    936166595                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.653700                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860501                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          509422642     54.42%     54.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286738126     30.63%     85.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102638113     10.96%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           30962167      3.31%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5599362      0.60%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             350062      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             321810      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              82012      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              52301      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      936166595                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.418657                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6364949                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1314659                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           196769858                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76774765                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1033                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1461750069                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14589089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93710194                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357819585                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3868420                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               392237452                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4162628                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13605                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            756563694                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             620774084                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398630202                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                428161738                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9445386                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4600753                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17354995                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                40810613                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       756563650                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101463                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3150                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7464103                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3134                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1523431355                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1235285319                       # The number of ROB writes
system.cpu0.timesIdled                       14560071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1000                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.125242                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2956441                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3432723                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386630                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4901181                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137744                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141785                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4041                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5530877                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8964                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288430                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419420                       # Number of branches committed
system.cpu1.commit.bw_lim_events               494243                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2506314                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243263                       # Number of instructions committed
system.cpu1.commit.committedOps              19752656                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112617484                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175396                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104437509     92.74%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4081331      3.62%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1365731      1.21%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1252247      1.11%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323385      0.29%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115061      0.10%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475506      0.42%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72471      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       494243      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112617484                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227419                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552120                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320093                       # Number of loads committed
system.cpu1.commit.membars                    1018440                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018440      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645395     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829265     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259418      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19752656                       # Class of committed instruction
system.cpu1.commit.refs                       7088695                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243263                       # Number of Instructions Simulated
system.cpu1.committedOps                     19752656                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.902503                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.902503                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99307002                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103089                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2804939                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23328868                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3765673                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8662838                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288848                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               260131                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1100563                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5530877                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3670157                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108629056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71650                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23947264                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 774096                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048694                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4108819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3094185                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210834                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113124924                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.640814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97881521     86.53%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9300050      8.22%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3507040      3.10%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1850922      1.64%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  407834      0.36%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106133      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   71232      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113124924                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         458503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308210                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4784011                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189480                       # Inst execution rate
system.cpu1.iew.exec_refs                     7759115                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851815                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83688295                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5971676                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510009                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           306997                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1929869                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22253275                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5907300                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           272452                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21521743                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                316121                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1059577                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288848                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2020871                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          150539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6775                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1489                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       651583                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161267                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           431                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93786                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214424                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12360613                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21237151                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837779                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10355457                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186974                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21246700                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26810785                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14229668                       # number of integer regfile writes
system.cpu1.ipc                              0.169420                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169420                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018638      4.67%      4.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12928763     59.32%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6487605     29.77%     93.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1359042      6.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21794195                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     605927                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027802                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122710     20.25%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425084     70.15%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58129      9.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21381468                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157355411                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21237139                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24754145                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20724724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21794195                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528551                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2500618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36198                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1137644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113124924                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192656                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99644076     88.08%     88.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8892982      7.86%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2586879      2.29%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             929304      0.82%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             726113      0.64%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             127583      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             157717      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              31286      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28984      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113124924                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191878                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3286555                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          348872                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5971676                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1929869                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       113583427                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1362736066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89389563                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165026                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3451105                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4333593                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                819218                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8671                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28767306                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22956404                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15366661                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8824544                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5725102                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288848                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10261076                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2201635                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28767294                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27300                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               829                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6936320                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           828                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134381210                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45026472                       # The number of ROB writes
system.cpu1.timesIdled                          12741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.836729                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2271723                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2845461                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255117                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4014765                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99094                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101998                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2904                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4418869                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2668                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170410                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647021                       # Number of branches committed
system.cpu2.commit.bw_lim_events               418443                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1770187                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504165                       # Number of instructions committed
system.cpu2.commit.committedOps              17013535                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111070462                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153178                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782550                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    104087409     93.71%     93.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3478641      3.13%     96.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1153063      1.04%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1076665      0.97%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229823      0.21%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89992      0.08%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473005      0.43%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63421      0.06%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       418443      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111070462                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174042                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891959                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697020                       # Number of loads committed
system.cpu2.commit.membars                    1018419                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018419      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795957     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206192     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992829      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013535                       # Class of committed instruction
system.cpu2.commit.refs                       6199033                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504165                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013535                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.763529                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.763529                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100998418                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87360                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2162189                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19440658                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2874563                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6192360                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170718                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               226134                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1174238                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4418869                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3106768                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107851341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46962                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19793485                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510850                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039586                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3303518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2370817                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.177319                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111410297                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.182243                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.604153                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98923742     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7545264      6.77%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2998213      2.69%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1302221      1.17%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  460904      0.41%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   68253      0.06%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  111516      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     175      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111410297                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         216103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185495                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3927079                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163801                       # Inst execution rate
system.cpu2.iew.exec_refs                     6648630                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526033                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85685916                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5122459                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509995                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178235                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1555883                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18779687                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5122597                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           152117                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18284522                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                515335                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1107802                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170718                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2198459                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          105686                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4145                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          493                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       425439                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        53870                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48954                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136541                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10783731                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18106637                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.846955                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9133333                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162207                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18112024                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22565261                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12251015                       # number of integer regfile writes
system.cpu2.ipc                              0.147852                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147852                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018627      5.53%      5.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10727027     58.18%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5668283     30.74%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022559      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18436639                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     579746                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031445                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116969     20.18%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                411479     70.98%     91.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                51294      8.85%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17997742                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148904531                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18106625                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20545944                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17251164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18436639                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528523                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1766151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41238                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           320                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       753431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111410297                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165484                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.606684                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100057410     89.81%     89.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7541985      6.77%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2087354      1.87%     98.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             734282      0.66%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             686488      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             112118      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144549      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25624      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20487      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111410297                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165164                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3197369                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          355800                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5122459                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1555883                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       111626400                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1364691679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91232166                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441309                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3249377                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3330385                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                890164                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4088                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23782286                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19207105                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13011414                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6659289                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5730719                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170718                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9992145                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1570105                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23782274                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25594                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6735652                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           818                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   129434688                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37907545                       # The number of ROB writes
system.cpu2.timesIdled                           4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.637301                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2200312                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2988040                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           385847                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3857650                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            114178                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204667                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           90489                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4342378                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1251                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225462                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470504                       # Number of branches committed
system.cpu3.commit.bw_lim_events               371920                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2218698                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860586                       # Number of instructions committed
system.cpu3.commit.committedOps              16369928                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106614882                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153543                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775061                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99781881     93.59%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3410274      3.20%     96.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1188300      1.11%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1039274      0.97%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215922      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75612      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473769      0.44%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        57930      0.05%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       371920      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106614882                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254984                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568754                       # Number of loads committed
system.cpu3.commit.membars                    1018380                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018380      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353671     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077908     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919831      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369928                       # Class of committed instruction
system.cpu3.commit.refs                       5997751                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860586                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369928                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.759006                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.759006                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96450905                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               161069                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2107357                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19751368                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2989721                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6280509                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                225762                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               291863                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1090456                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4342378                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3166713                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103281566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                43030                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20231477                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 772294                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040507                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3369617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2314490                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.188723                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107037353                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193786                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.624596                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94581377     88.36%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7262569      6.79%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2957220      2.76%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1594502      1.49%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  491852      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84949      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64671      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107037353                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         164449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              237966                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3775593                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.165635                       # Inst execution rate
system.cpu3.iew.exec_refs                     6406979                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441877                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81312306                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4979517                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510053                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           388250                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460509                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18585034                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4965102                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           300224                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17756352                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                490513                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1205263                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                225762                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2240410                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        14842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           94882                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2221                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          135                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       410763                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31512                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           117                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43263                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        194703                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10458957                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17608033                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847665                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8865690                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.164251                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17613076                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21786506                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11979956                       # number of integer regfile writes
system.cpu3.ipc                              0.147951                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147951                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018594      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10595498     58.68%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5505959     30.49%     94.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936385      5.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18056576                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     574516                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031818                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 119116     20.73%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406822     70.81%     91.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48574      8.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17612482                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143787720                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17608021                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20800224                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17056504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18056576                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528530                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2215105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62727                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1020956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107037353                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.168694                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.609544                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95792018     89.49%     89.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7619394      7.12%     96.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1947327      1.82%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             710977      0.66%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             677811      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             107417      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             136546      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24912      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20951      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107037353                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.168435                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3181276                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          360301                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4979517                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460509                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       107201802                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1369117014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87078196                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036854                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3344560                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3600371                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                992220                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1563                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23980898                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19463717                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13439277                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6533912                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5139444                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                225762                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9569132                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2402423                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23980886                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29980                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               890                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6705013                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           889                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124830275                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37600394                       # The number of ROB writes
system.cpu3.timesIdled                           2420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3386402                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               976913                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5942180                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14692                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1015980                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8612419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17204556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        82326                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25922768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6385955                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51972555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6468281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7065146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1670475                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6921551                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              990                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            645                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1545201                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1545164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7065146                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           544                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25814863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25814863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    657970304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               657970304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1405                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8612526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8612526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8612526                       # Request fanout histogram
system.membus.respLayer1.occupancy        45045913417                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25811580214                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5370045783.464567                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32866893461.268074                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 320325121500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56173752000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 681995814500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3100738                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3100738                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3100738                       # number of overall hits
system.cpu2.icache.overall_hits::total        3100738                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6030                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6030                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6030                       # number of overall misses
system.cpu2.icache.overall_misses::total         6030                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    222884000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    222884000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    222884000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    222884000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3106768                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3106768                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3106768                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3106768                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001941                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001941                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001941                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001941                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36962.520730                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36962.520730                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36962.520730                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36962.520730                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5423                       # number of writebacks
system.cpu2.icache.writebacks::total             5423                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          575                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          575                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          575                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          575                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5455                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5455                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    203910500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    203910500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    203910500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    203910500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001756                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001756                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001756                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001756                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 37380.476627                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37380.476627                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 37380.476627                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37380.476627                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5423                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3100738                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3100738                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6030                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6030                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    222884000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    222884000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3106768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3106768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001941                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001941                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36962.520730                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36962.520730                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          575                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          575                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    203910500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    203910500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 37380.476627                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37380.476627                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.984228                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3025990                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5423                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           557.991886                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360690500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.984228                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999507                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999507                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6218991                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6218991                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4602628                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4602628                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4602628                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4602628                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1325294                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1325294                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1325294                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1325294                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 179297522154                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 179297522154                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 179297522154                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 179297522154                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5927922                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5927922                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5927922                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5927922                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223568                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135288.865832                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135288.865832                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135288.865832                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135288.865832                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1386876                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        90919                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17218                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1211                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.548031                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.077622                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531229                       # number of writebacks
system.cpu2.dcache.writebacks::total           531229                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1000026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1000026                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1000026                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1000026                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325268                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325268                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38744454319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38744454319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38744454319                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38744454319                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054870                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054870                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054870                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054870                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119115.481139                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119115.481139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119115.481139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119115.481139                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531229                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4147658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4147658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       787827                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       787827                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83474055000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83474055000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4935485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4935485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159625                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159625                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105954.803529                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105954.803529                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       632960                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       632960                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154867                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154867                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17139283500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17139283500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031378                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031378                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110670.985426                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110670.985426                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454970                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454970                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537467                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537467                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  95823467154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95823467154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541563                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 178287.163964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178287.163964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367066                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367066                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170401                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170401                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21605170819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21605170819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171700                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171700                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126790.164488                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126790.164488                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4748000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4748000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.381226                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.381226                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23859.296482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23859.296482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.120690                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.120690                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9134.920635                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9134.920635                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.465565                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.465565                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7153.846154                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7153.846154                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1067000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1067000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460055                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460055                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6389.221557                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6389.221557                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       660500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       660500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       635500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       635500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284966                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284966                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19711310500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19711310500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440335                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440335                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 87916.070489                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 87916.070489                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224205                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224205                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19487104500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19487104500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 86916.458152                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 86916.458152                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.963011                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5435541                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549304                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.895324                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360702000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.963011                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.936344                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.936344                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13425289                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13425289                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6054880805.309734                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34800019678.929840                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 320325262500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53968035500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 684201531000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3163624                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3163624                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3163624                       # number of overall hits
system.cpu3.icache.overall_hits::total        3163624                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3089                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3089                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3089                       # number of overall misses
system.cpu3.icache.overall_misses::total         3089                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    160746999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    160746999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    160746999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    160746999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3166713                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3166713                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3166713                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3166713                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000975                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000975                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000975                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000975                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52038.523470                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52038.523470                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52038.523470                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52038.523470                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          590                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2847                       # number of writebacks
system.cpu3.icache.writebacks::total             2847                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          210                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          210                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2879                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2879                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    145932499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    145932499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    145932499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    145932499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000909                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000909                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000909                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000909                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50688.606808                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50688.606808                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50688.606808                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50688.606808                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2847                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3163624                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3163624                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3089                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3089                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    160746999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    160746999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3166713                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3166713                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000975                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000975                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52038.523470                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52038.523470                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          210                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    145932499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    145932499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50688.606808                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50688.606808                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.984015                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3108113                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2847                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1091.715139                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367287500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.984015                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999500                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999500                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6336305                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6336305                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4442933                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4442933                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4442933                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4442933                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1280545                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1280545                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1280545                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1280545                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 167578772028                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 167578772028                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 167578772028                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 167578772028                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5723478                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5723478                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5723478                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5723478                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.223735                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.223735                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.223735                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.223735                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130865.195700                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130865.195700                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130865.195700                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130865.195700                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1354815                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77830                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15103                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            991                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.705025                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.536831                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496051                       # number of writebacks
system.cpu3.dcache.writebacks::total           496051                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       975072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       975072                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       975072                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       975072                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305473                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305473                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305473                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305473                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36165592952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36165592952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36165592952                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36165592952                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053372                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053372                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053372                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053372                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118392.109784                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118392.109784                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118392.109784                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118392.109784                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496051                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4031977                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4031977                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       772078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       772078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  80881577500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  80881577500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4804055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4804055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160714                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160714                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104758.298384                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104758.298384                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       622234                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       622234                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149844                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149844                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16808553500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16808553500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031191                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031191                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112173.683965                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112173.683965                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508467                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508467                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  86697194528                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  86697194528                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553028                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553028                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170507.023126                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170507.023126                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352838                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352838                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155629                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155629                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19357039452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19357039452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169268                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169268                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124379.385924                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124379.385924                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4331000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4331000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.390018                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.390018                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20526.066351                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20526.066351                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.112754                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.112754                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10245.901639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10245.901639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1538500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1538500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.485640                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.485640                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8271.505376                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8271.505376                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1379500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1379500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.475196                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475196                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7579.670330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7579.670330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       543500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       543500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       520500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       520500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305694                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305694                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203460                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203460                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18654990000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18654990000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399604                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399604                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91688.734886                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91688.734886                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203460                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203460                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18451530000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18451530000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399604                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399604                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90688.734886                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90688.734886                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.010168                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5256579                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508711                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.333134                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367299000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.010168                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.844068                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.844068                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12975850                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12975850                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    607879208.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   954236711.321087                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2942052500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   730875016000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7294550500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     85338662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        85338662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     85338662                       # number of overall hits
system.cpu0.icache.overall_hits::total       85338662                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14497647                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14497647                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14497647                       # number of overall misses
system.cpu0.icache.overall_misses::total     14497647                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 538673507997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 538673507997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 538673507997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 538673507997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99836309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99836309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99836309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99836309                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145214                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145214                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145214                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145214                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37155.926613                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37155.926613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37155.926613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37155.926613                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2557                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.616667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12796713                       # number of writebacks
system.cpu0.icache.writebacks::total         12796713                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1700901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1700901                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1700901                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1700901                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12796746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12796746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12796746                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12796746                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 420174605497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 420174605497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 420174605497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 420174605497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128177                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128177                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128177                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128177                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32834.488197                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32834.488197                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32834.488197                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32834.488197                       # average overall mshr miss latency
system.cpu0.icache.replacements              12796713                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     85338662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       85338662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14497647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14497647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 538673507997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 538673507997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99836309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99836309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145214                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145214                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37155.926613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37155.926613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1700901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1700901                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12796746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12796746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 420174605497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 420174605497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128177                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128177                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32834.488197                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32834.488197                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98133967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12796713                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.668685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        212469363                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       212469363                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237715241                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237715241                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237715241                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237715241                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15524378                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15524378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15524378                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15524378                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 546850093275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 546850093275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 546850093275                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 546850093275                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253239619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253239619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253239619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253239619                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061303                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061303                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061303                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061303                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35225.249815                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35225.249815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35225.249815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35225.249815                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6384498                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       282345                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           110620                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.715585                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.859348                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11556684                       # number of writebacks
system.cpu0.dcache.writebacks::total         11556684                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4138199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4138199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4138199                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4138199                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11386179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11386179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11386179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11386179                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 234332595888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 234332595888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 234332595888                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 234332595888                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044962                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044962                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20580.441945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20580.441945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20580.441945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20580.441945                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11556684                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171569905                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171569905                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11855619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11855619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 343542245500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 343542245500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183425524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183425524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28977.166481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28977.166481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2459847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2459847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9395772                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9395772                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 172022845000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 172022845000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18308.537606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18308.537606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66145336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66145336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3668759                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3668759                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 203307847775                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 203307847775                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55415.972479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55415.972479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1678352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1678352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1990407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1990407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62309750888                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62309750888                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31305.030020                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31305.030020                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          899                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8572500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8572500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.422661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.422661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9535.595106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9535.595106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1358500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1358500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          268                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2818000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2818000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2010                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2010                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.133333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10514.925373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10514.925373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9730.038023                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9730.038023                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15584002000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15584002000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509404                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509404                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374816                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 81620.264700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 81620.264700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15393069000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15393069000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374816                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 80620.264700                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 80620.264700                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.904063                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249614156                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11576826                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.561536                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.904063                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519083178                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519083178                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             8763865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10603288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               59031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               52213                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19564875                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            8763865                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10603288                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12423                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68696                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3855                       # number of overall hits
system.l2.overall_hits::.cpu2.data              59031                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1504                       # number of overall hits
system.l2.overall_hits::.cpu3.data              52213                       # number of overall hits
system.l2.overall_hits::total                19564875                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4032879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            952239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            473462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            472344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            444201                       # number of demand (read+write) misses
system.l2.demand_misses::total                6380874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4032879                       # number of overall misses
system.l2.overall_misses::.cpu0.data           952239                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2774                       # number of overall misses
system.l2.overall_misses::.cpu1.data           473462                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1600                       # number of overall misses
system.l2.overall_misses::.cpu2.data           472344                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1375                       # number of overall misses
system.l2.overall_misses::.cpu3.data           444201                       # number of overall misses
system.l2.overall_misses::total               6380874                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 307772594988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 100279394130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    294087986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56829153746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    150016491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56418101334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    123493495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52977016889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     574843859059                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 307772594988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 100279394130                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    294087986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56829153746                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    150016491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56418101334                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    123493495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52977016889                       # number of overall miss cycles
system.l2.overall_miss_latency::total    574843859059                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12796744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11555527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25945749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12796744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11555527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25945749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.315149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.182536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.873292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.293309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.888909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.477596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.894820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.245931                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.315149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.182536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.873292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.293309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.888909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.477596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.894820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.245931                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76315.851526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105309.060152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 106015.856525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120028.964829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93760.306875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119442.824158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89813.450909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119263.614645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90088.577060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76315.851526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105309.060152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 106015.856525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120028.964829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93760.306875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119442.824158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89813.450909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119263.614645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90088.577060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             333826                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12607                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.479416                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2225201                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1670475                       # number of writebacks
system.l2.writebacks::total                   1670475                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          50014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1022                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               54405                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         50014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1022                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              54405                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4032825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       902225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       472174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       471322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       443035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6326469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4032825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       902225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       472174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       471322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       443035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2336769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8663238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 267439854991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  87651124852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    247000988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51990767266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    113336492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51614221842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     97116495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48453392409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 507606815335                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 267439854991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  87651124852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    247000988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51990767266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    113336492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51614221842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     97116495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48453392409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 226595397551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 734202212886                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.315145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.162269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.870916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.231347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.886986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.402918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.892471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.315145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.162269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.870916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.231347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.886986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.402918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.892471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66315.760042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97149.962428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 100162.606650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110109.339493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89807.045959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109509.468775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83721.116379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109366.962901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80235.407039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66315.760042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97149.962428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 100162.606650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110109.339493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89807.045959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109509.468775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83721.116379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109366.962901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96969.532526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84749.168023                       # average overall mshr miss latency
system.l2.replacements                       14960809                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3413295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3413295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3413295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3413295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22422362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22422362                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     22422363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22422363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2336769                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2336769                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 226595397551                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 226595397551                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96969.532526                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96969.532526                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                140                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       541500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       541500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.548387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.488889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.481481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.660377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3867.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1528000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       342000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       442000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       526000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2838000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.902439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.548387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.488889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.481481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.655660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20648.648649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20230.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20417.266187                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.701299                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.678571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.634146                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.698864                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1077000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       478000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       379000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       518000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2452000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.701299                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.678571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.634146                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.698864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19947.368421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19934.959350                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1579858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1684736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         580537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         334165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         341743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         316781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1573226                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  57135080094                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39236215783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  39907025382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36750317880                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173028639139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2160395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3257962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.268718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.912532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98417.637625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117415.695190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116774.960663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116011.749063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109983.333061                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25707                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1019                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          862                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28458                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       554830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       333146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       340881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       315911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1544768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49536267198                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35809150298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36418557888                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33516910895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 155280886279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.256819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.904112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.910026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89281.883096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107487.859071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106836.573138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106096.055202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100520.522356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       8763865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8781647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4032879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4038628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 307772594988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    294087986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    150016491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    123493495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 308340192960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12796744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12820275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.315149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.182536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.293309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.477596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.315019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76315.851526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 106015.856525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93760.306875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89813.450909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76347.757942                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          215                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           915                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4032825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4037713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 267439854991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    247000988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    113336492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     97116495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 267897308966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.315145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.162269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.231347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.402918                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.314947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66315.760042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 100162.606650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89807.045959                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83721.116379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66348.774409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9023430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        29473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        23740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        21849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9098492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       371702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       139297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       130601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       127420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          769020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43144314036                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17592937963                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16511075952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16226699009                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  93475026960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9395132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9867512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.846185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.853627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116072.321473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126298.039175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126423.809557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127348.132232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121550.839978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24307                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          269                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          296                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       130441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       127124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       743988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38114857654                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16181616968                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15195663954                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14936481514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  84428620090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.845148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.851644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109716.195265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116391.064879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116494.537408                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117495.370772                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113481.158419                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                46                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          615                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             685                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9588988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        80000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        14999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       594746                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10278733                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          658                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           731                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.934650                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.966667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.937073                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15591.850407                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2758.620690                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   999.933333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22874.846154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15005.449635                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          134                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          141                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          481                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          544                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9546988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       573993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       306494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       448993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10876468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.731003                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.823529                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.807692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.744186                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19848.207900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21892.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21380.619048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19993.507353                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999869                       # Cycle average of tags in use
system.l2.tags.total_refs                    54008146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14960996                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.609930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.331918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.667191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.601801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.625519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.022151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.208122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.183054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.309476                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.520811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.275028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.161086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 429221292                       # Number of tag accesses
system.l2.tags.data_accesses                429221292                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     258100736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57772800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30221632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         80768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30166080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         74240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28355584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    146130176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          551059840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    258100736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     258413568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106910400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106910400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4032824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         902700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         472213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         471345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         443056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2283284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8610310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1670475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1670475                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        349649657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         78264944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           213805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         40941314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           109417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         40866058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           100573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         38413374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    197962884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             746522026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    349649657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       213805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       109417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       100573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        350073452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144831763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144831763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144831763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       349649657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        78264944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          213805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        40941314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          109417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        40866058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          100573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        38413374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    197962884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            891353789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1523679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4032823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    749110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    467417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    465575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    435428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2280291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002978612750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94005                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94005                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15731626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1435136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8610310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1670476                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8610310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1670476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 174778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                146797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            239823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1969040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            233864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2283406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            255186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            251531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            268822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           258040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           221412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           209076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1160149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           118107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 243975635923                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42177660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            402141860923                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28922.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47672.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6679445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  922116                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8610310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1670476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4607569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  811161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  572799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  370558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  240780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  214641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  209017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  201612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  186243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  167813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 249972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 141607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  41948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  99614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2357619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.351944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.876528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.510835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1197473     50.79%     50.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       426043     18.07%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118440      5.02%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77152      3.27%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       133459      5.66%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63189      2.68%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       117293      4.98%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26659      1.13%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197911      8.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2357619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.734801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    361.797225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        93975     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           24      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94005                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.193510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85616     91.08%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1005      1.07%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5009      5.33%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1486      1.58%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              544      0.58%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              226      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               70      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94005                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              539874048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11185792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97513728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               551059840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106910464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    746.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  738169548500                       # Total gap between requests
system.mem_ctrls.avgGap                      71800.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    258100672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47943040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29914688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        80768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29796800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        74240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27867392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    145938624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97513728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 349649570.658640801907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 64948545.938191287220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 213804.533758165984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 40525496.251273587346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 109416.594323927609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 40365793.108052767813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 100573.097793784487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 37752019.677717231214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 197703387.708005696535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132102070.344564929605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4032824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       902700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       472213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       471345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       443056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2283284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1670476                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 101976381672                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51633589179                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142915879                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32363984125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     60237810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32038335038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     48359528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30072621972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 153805435720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17893760518919                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25286.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57199.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57954.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68536.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47732.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67972.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41689.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67875.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67361.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10711773.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7785177540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4137912405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20067448380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4255521480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58270330560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     310635881100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21869003520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       427021274985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.486698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53886537186                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24649040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 659633989314                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9048250680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4809251700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         40162250100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3697941960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58270330560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     329741642700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5779941120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       451509608820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.661100                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12055875924                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24649040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 701464650576                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5628299148.760330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33652101859.204170                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 320325222000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57145369500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 681024197000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3653029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3653029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3653029                       # number of overall hits
system.cpu1.icache.overall_hits::total        3653029                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17128                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17128                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17128                       # number of overall misses
system.cpu1.icache.overall_misses::total        17128                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    508795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    508795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    508795500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    508795500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3670157                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3670157                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3670157                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3670157                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004667                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004667                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29705.482251                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29705.482251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29705.482251                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29705.482251                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15165                       # number of writebacks
system.cpu1.icache.writebacks::total            15165                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1931                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1931                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1931                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1931                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15197                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15197                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15197                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15197                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    459983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    459983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    459983000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    459983000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30268.013424                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30268.013424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30268.013424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30268.013424                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15165                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3653029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3653029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17128                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17128                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    508795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    508795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3670157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3670157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29705.482251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29705.482251                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1931                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1931                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15197                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15197                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    459983000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    459983000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30268.013424                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30268.013424                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984292                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3567141                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15165                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           235.221958                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353790500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984292                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999509                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7355511                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7355511                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5473570                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5473570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5473570                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5473570                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1440751                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1440751                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1440751                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1440751                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188979394203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188979394203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188979394203                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188979394203                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6914321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6914321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6914321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6914321                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208372                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131167.283037                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131167.283037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131167.283037                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131167.283037                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1529907                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133978                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20366                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1539                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.120642                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.055231                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542209                       # number of writebacks
system.cpu1.dcache.writebacks::total           542209                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1094694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1094694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1094694                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1094694                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346057                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346057                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40569667138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40569667138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40569667138                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40569667138                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050049                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050049                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050049                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050049                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117234.060106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117234.060106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117234.060106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117234.060106                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542209                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4794800                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4794800                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       860515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       860515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90373291000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90373291000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5655315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5655315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152160                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152160                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105022.330814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105022.330814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       691192                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       691192                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18321096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18321096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108202.051700                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108202.051700                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       678770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       580236                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       580236                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98606103203                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98606103203                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.460868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.460868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169941.374205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169941.374205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       403502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       403502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22248571138                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22248571138                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140376                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140376                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125887.328629                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125887.328629                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.435018                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.435018                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23122.406639                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23122.406639                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           78                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.140794                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140794                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1306500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1306500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455801                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455801                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7918.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7918.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1168500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1168500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.447514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.447514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7212.962963                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7212.962963                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       634500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       634500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       610500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       610500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292301                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292301                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18447165500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18447165500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425929                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425929                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85060.545209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85060.545209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18230294500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18230294500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425929                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425929                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84060.545209                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84060.545209                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.780048                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6328097                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           562772                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.244513                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353802000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.780048                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15411620                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15411620                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 738169566500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22690311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5083770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22532979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13290335                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4249024                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1058                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3326887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3326887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12820277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9870035                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          731                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38390202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34690429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1647619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77912903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1637981184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1479180928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1943168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69398592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68005376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       366464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63517504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3321089408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19282728                       # Total snoops (count)
system.tol2bus.snoopTraffic                 111488064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45233049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38480038     85.07%     85.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6571919     14.53%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34556      0.08%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 132049      0.29%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14478      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45233049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51935719393                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824600627                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8356592                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763690721                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4430716                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17365566175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19201056095                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         844829043                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22969569                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               781089820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 459473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745652                       # Number of bytes of host memory used
host_op_rate                                   460922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1564.09                       # Real time elapsed on the host
host_tick_rate                               27441056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718656698                       # Number of instructions simulated
sim_ops                                     720922525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042920                       # Number of seconds simulated
sim_ticks                                 42920253500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.207924                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7511889                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7889983                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1319229                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13608489                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34269                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53856                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19587                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14581102                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12028                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1109053                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5974286                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1432761                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23249560                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27450363                       # Number of instructions committed
system.cpu0.commit.committedOps              27515634                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67059712                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.410315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389830                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56911105     84.87%     84.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5550826      8.28%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1433577      2.14%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       750153      1.12%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       328869      0.49%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       162944      0.24%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       171428      0.26%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318049      0.47%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1432761      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67059712                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70032                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27077637                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6786485                       # Number of loads committed
system.cpu0.commit.membars                      98331                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99015      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19556392     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6790192     24.68%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058129      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27515634                       # Class of committed instruction
system.cpu0.commit.refs                       7849204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27450363                       # Number of Instructions Simulated
system.cpu0.committedOps                     27515634                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.009046                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.009046                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33171210                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               212213                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6520758                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56132624                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7619805                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28083062                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1111832                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               636756                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1009386                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14581102                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3705411                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62844453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81016                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1061                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63810067                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2644030                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176528                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6827545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7546158                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.772524                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70995295                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.904274                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.053423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32558877     45.86%     45.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20423324     28.77%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11799286     16.62%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5479826      7.72%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  242476      0.34%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291983      0.41%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136311      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15585      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   47627      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70995295                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2802                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11604120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1237918                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9393812                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537383                       # Inst execution rate
system.cpu0.iew.exec_refs                    12798636                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1147876                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11727051                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12554777                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70561                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           569309                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251604                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50724760                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11650760                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1307534                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44387504                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60349                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3314556                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1111832                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3440741                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        91004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17847                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5768292                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       188885                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           202                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       444975                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        792943                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31228676                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42342773                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816206                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25489029                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.512628                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42638612                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56940239                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32085046                       # number of integer regfile writes
system.cpu0.ipc                              0.332331                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.332331                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101635      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32240324     70.56%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7035      0.02%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1943      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1386      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12187177     26.67%     97.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1153628      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            591      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45695038                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3339                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3279                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3352                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     312611                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006841                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 181917     58.19%     58.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     58.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                113606     36.34%     94.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16976      5.43%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45902675                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         162759231                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42339494                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73930731                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50516815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45695038                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207945                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23209128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67897                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         67382                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9977756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70995295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.643635                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.148210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46648557     65.71%     65.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13001207     18.31%     84.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5813576      8.19%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2828365      3.98%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1714145      2.41%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             467534      0.66%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             300801      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             186352      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34758      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70995295                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553213                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           142576                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10696                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12554777                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251604                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6164                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82599415                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3241111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19834452                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20455426                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                275282                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8948348                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8328026                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               243877                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69848910                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53858274                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40391592                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27479173                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                559747                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1111832                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9512270                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19936170                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2826                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69846084                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4109220                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64409                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2339827                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64420                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   116361309                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105473183                       # The number of ROB writes
system.cpu0.timesIdled                         112688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2613                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.115644                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7596668                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7664449                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1317538                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13605342                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12368                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16422                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4054                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14497937                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2116                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3966                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1116796                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723565                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1311400                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23851097                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26116019                       # Number of instructions committed
system.cpu1.commit.committedOps              26177151                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63513624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.412150                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.380053                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53619139     84.42%     84.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5523091      8.70%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1400736      2.21%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       705881      1.11%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       318703      0.50%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       152947      0.24%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167891      0.26%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313836      0.49%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1311400      2.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63513624                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20468                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25756489                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6525921                       # Number of loads committed
system.cpu1.commit.membars                      91986                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        91986      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18803848     71.83%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            207      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6529887     24.94%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750869      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26177151                       # Class of committed instruction
system.cpu1.commit.refs                       7280756                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26116019                       # Number of Instructions Simulated
system.cpu1.committedOps                     26177151                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.668029                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.668029                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31666510                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               202000                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6575812                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55472007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5626210                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28098036                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1118360                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               618196                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1004609                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14497937                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3558066                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61618300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59213                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63283855                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2638204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208070                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4576271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7609036                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908229                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67513725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.942808                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047154                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29207059     43.26%     43.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20421530     30.25%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11763967     17.42%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5472850      8.11%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204116      0.30%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  274824      0.41%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  125081      0.19%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10963      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33335      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67513725                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2164578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1252218                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9237079                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.622515                       # Inst execution rate
system.cpu1.iew.exec_refs                    12276888                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    847918                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11630483                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12379150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62700                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           565301                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1014782                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49990485                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11428970                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1312540                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43375815                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 60016                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3039484                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1118360                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3161741                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9290                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5853229                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       259947                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            80                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       455964                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        796254                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30580200                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41339690                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817967                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25013589                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.593294                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41664745                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55576381                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31544457                       # number of integer regfile writes
system.cpu1.ipc                              0.374808                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.374808                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93497      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31781965     71.12%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 249      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11958852     26.76%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             853438      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44688355                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     259691                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005811                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171498     66.04%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 87645     33.75%     99.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  548      0.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44854549                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157221209                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41339690                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73803891                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49801289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44688355                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             189196                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23813334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71083                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         60767                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10420623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67513725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.661915                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.149188                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43609460     64.59%     64.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12656086     18.75%     83.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5866179      8.69%     92.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2812518      4.17%     96.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1685121      2.50%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             418486      0.62%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265262      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             167033      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33580      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67513725                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.641353                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           122598                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8752                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12379150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1014782                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1511                       # number of misc regfile reads
system.cpu1.numCycles                        69678303                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16070474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19498556                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19652953                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                280334                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6954130                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8267318                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               236535                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69035247                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53163003                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40013431                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27486520                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 37684                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1118360                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8922983                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20360478                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69035247                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3533176                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2218452                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112221476                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104063702                       # The number of ROB writes
system.cpu1.timesIdled                          23054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.065766                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7576810                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7805852                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1304012                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13468857                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12695                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17157                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4462                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14364429                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2001                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4028                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1115422                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5679932                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1235396                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24210380                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25911153                       # Number of instructions committed
system.cpu2.commit.committedOps              25965674                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62764267                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.413702                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.365127                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52680216     83.93%     83.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5724525      9.12%     93.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1426151      2.27%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       717342      1.14%     96.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       335080      0.53%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167984      0.27%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       169598      0.27%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307975      0.49%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1235396      1.97%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62764267                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20647                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25553006                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6468222                       # Number of loads committed
system.cpu2.commit.membars                      81992                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81992      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18678988     71.94%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6472250     24.93%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731869      2.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25965674                       # Class of committed instruction
system.cpu2.commit.refs                       7204119                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25911153                       # Number of Instructions Simulated
system.cpu2.committedOps                     25965674                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.662484                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.662484                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30646028                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               189815                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6614515                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55642174                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5690294                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28358135                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1117041                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               590456                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               995088                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14364429                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3647543                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60851452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57021                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63324392                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2611262                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208216                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4649425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7589505                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.917904                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66806586                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.951647                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037266                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28338118     42.42%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20597703     30.83%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11816276     17.69%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5454704      8.16%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  204817      0.31%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  280212      0.42%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   72722      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10988      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31046      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66806586                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2181450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1254720                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9223187                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.628864                       # Inst execution rate
system.cpu2.iew.exec_refs                    12248692                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    836811                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11392071                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12356084                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52653                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           558822                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1035940                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50141108                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11411881                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1329521                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43384106                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61887                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2793729                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1117041                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2914881                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        74502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9506                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5887862                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       300043                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       464794                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        789926                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30340016                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41340547                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817745                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24810383                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.599242                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41684283                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55560875                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31595673                       # number of integer regfile writes
system.cpu2.ipc                              0.375589                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.375589                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83559      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31853516     71.24%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 269      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11938521     26.70%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837408      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44713627                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     246887                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005522                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 164575     66.66%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     66.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81581     33.04%     99.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  731      0.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44876955                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         156554816                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41340547                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74316599                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49979892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44713627                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             161216                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24175434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            74089                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45963                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10650951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66806586                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.669300                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.146076                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           42821644     64.10%     64.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12629994     18.91%     83.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5982647      8.96%     91.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2847371      4.26%     96.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1697819      2.54%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             396175      0.59%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245744      0.37%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             151925      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33267      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66806586                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.648136                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           130320                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8570                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12356084                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1035940                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1567                       # number of misc regfile reads
system.cpu2.numCycles                        68988036                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16761571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19010507                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19510895                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                271665                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7005674                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8092774                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               235690                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69297801                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53336555                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40189149                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27750788                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 49248                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1117041                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8750762                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20678254                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69297801                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3171814                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48034                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2224256                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48016                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111695214                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104401752                       # The number of ROB writes
system.cpu2.timesIdled                          23588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.359468                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7455385                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7737055                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1300711                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13282774                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13174                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17536                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4362                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14179818                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1892                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3938                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1103747                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5645959                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1249380                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24002294                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25779529                       # Number of instructions committed
system.cpu3.commit.committedOps              25825650                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61606916                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.419201                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.376974                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51647494     83.83%     83.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5614775      9.11%     92.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1411950      2.29%     95.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       726157      1.18%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       329104      0.53%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       164553      0.27%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170238      0.28%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293265      0.48%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1249380      2.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61606916                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20341                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25426166                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6407418                       # Number of loads committed
system.cpu3.commit.membars                      69450                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69450      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18617183     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6411356     24.83%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        727104      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25825650                       # Class of committed instruction
system.cpu3.commit.refs                       7138460                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25779529                       # Number of Instructions Simulated
system.cpu3.committedOps                     25825650                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.628619                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.628619                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29773716                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198137                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6525041                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55223323                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5664148                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28082383                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1105301                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               620060                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               989645                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14179818                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3575487                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59729183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                55689                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62758272                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2604530                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209251                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4583708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7468559                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.926122                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65615193                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.959878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.037903                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27576580     42.03%     42.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20298048     30.93%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11677720     17.80%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5466157      8.33%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  214810      0.33%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279097      0.43%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   68658      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9007      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25116      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65615193                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2149367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1239662                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9142706                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.635896                       # Inst execution rate
system.cpu3.iew.exec_refs                    12110456                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    814283                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11415965                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12254227                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45069                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           539840                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1000343                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49794052                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11296173                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1324275                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43091199                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 61513                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2573490                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1105301                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2693645                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9395                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5846809                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269301                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            53                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       457929                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        781733                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30191551                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41077894                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817205                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24672694                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.606186                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41414520                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55156761                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31437103                       # number of integer regfile writes
system.cpu3.ipc                              0.380428                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.380428                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70957      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31706807     71.39%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 248      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11824091     26.62%     98.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             813017      1.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44415474                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     248311                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005591                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 166919     67.22%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 80366     32.37%     99.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1026      0.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44592828                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154765541                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41077894                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73762504                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49658684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44415474                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135368                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23968402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71089                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         37018                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10541052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65615193                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.676908                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.152918                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           41872543     63.82%     63.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12433233     18.95%     82.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5946722      9.06%     91.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2850247      4.34%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1678517      2.56%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             399223      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             249257      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             151277      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34174      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65615193                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.655438                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           115061                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9510                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12254227                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1000343                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu3.numCycles                        67764560                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17985540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18826496                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19417766                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                277487                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6965608                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8030570                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               235105                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68752396                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52959681                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39985947                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27487293                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                100998                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1105301                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8729550                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20568181                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68752396                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2500945                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39565                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2166677                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39554                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110176185                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103671259                       # The number of ROB writes
system.cpu3.timesIdled                          22729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           528752                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               217398                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1013142                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              23275                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                159712                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2413518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4629164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       731999                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       178528                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2536786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1966372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5536213                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2144900                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2262572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379454                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1837576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13260                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21757                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114248                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2262572                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7005502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7005502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    176371456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               176371456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30906                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2412122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2412122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2412122                       # Request fanout histogram
system.membus.respLayer1.occupancy        12476956502                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6653529925                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1656                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          829                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10164836.550060                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14729478.302900                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          829    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    139142500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            829                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34493604000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8426649500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3622495                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3622495                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3622495                       # number of overall hits
system.cpu2.icache.overall_hits::total        3622495                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25048                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25048                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25048                       # number of overall misses
system.cpu2.icache.overall_misses::total        25048                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1724375996                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1724375996                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1724375996                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1724375996                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3647543                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3647543                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3647543                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3647543                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006867                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006867                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006867                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006867                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 68842.861546                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68842.861546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 68842.861546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68842.861546                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2300                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.096774                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23443                       # number of writebacks
system.cpu2.icache.writebacks::total            23443                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1605                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1605                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23443                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23443                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1593766997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1593766997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1593766997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1593766997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006427                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006427                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006427                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006427                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67984.771446                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67984.771446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67984.771446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67984.771446                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23443                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3622495                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3622495                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1724375996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1724375996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3647543                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3647543                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006867                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006867                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 68842.861546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68842.861546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1605                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1605                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1593766997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1593766997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67984.771446                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67984.771446                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3726141                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23475                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.728051                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7318529                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7318529                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8573846                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8573846                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8573846                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8573846                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3115614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3115614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3115614                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3115614                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232683753170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232683753170                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232683753170                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232683753170                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11689460                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11689460                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11689460                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11689460                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.266532                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.266532                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.266532                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266532                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74683.113239                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74683.113239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74683.113239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74683.113239                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3651092                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       372192                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            76730                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5298                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    47.583631                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.251416                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618067                       # number of writebacks
system.cpu2.dcache.writebacks::total           618067                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2484489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2484489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2484489                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2484489                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631125                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  51681744435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51681744435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  51681744435                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  51681744435                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053991                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053991                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053991                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053991                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 81888.285894                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81888.285894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 81888.285894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81888.285894                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618067                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8017558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8017558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2967699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2967699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222171257000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222171257000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10985257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10985257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.270153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.270153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74863.137063                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74863.137063                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2365992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2365992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601707                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601707                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  49046106500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49046106500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81511.610302                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81511.610302                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       556288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        556288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       147915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       147915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10512496170                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10512496170                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.210046                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.210046                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71071.197444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71071.197444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118497                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118497                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29418                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29418                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2635637935                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2635637935                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041775                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041775                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89592.696138                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89592.696138                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1602                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1602                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38004500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38004500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.055702                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055702                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23723.158552                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23723.158552                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          445                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          445                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1157                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1157                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16491500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16491500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040229                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040229                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14253.673293                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14253.673293                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21754                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21754                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5638                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5638                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     44979000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     44979000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.205827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.205827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7977.829017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7977.829017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5470                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5470                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39650000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39650000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.199693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.199693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7248.628885                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7248.628885                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3273500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3273500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1111                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1111                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2917                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2917                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     53699500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     53699500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4028                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4028                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.724181                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.724181                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18409.153240                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18409.153240                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2917                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2917                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     50782500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     50782500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.724181                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.724181                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17409.153240                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17409.153240                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.817936                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9268276                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631747                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.670867                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.817936                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24131000                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24131000                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1602                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          802                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11269793.017456                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18301337.564011                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          802    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    231235000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            802                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33881879500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9038374000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3550891                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3550891                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3550891                       # number of overall hits
system.cpu3.icache.overall_hits::total        3550891                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24596                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24596                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24596                       # number of overall misses
system.cpu3.icache.overall_misses::total        24596                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1716900499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1716900499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1716900499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1716900499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3575487                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3575487                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3575487                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3575487                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006879                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006879                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006879                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006879                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69804.053464                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69804.053464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69804.053464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69804.053464                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3826                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.721311                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22941                       # number of writebacks
system.cpu3.icache.writebacks::total            22941                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1655                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1655                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1655                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1655                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22941                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22941                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22941                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22941                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1583381499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1583381499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1583381499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1583381499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006416                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006416                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006416                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006416                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69019.724467                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69019.724467                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69019.724467                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69019.724467                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22941                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3550891                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3550891                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1716900499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1716900499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3575487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3575487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006879                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006879                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69804.053464                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69804.053464                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1655                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1655                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22941                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22941                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1583381499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1583381499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006416                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006416                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69019.724467                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69019.724467                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3632222                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22973                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           158.108301                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7173915                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7173915                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8494600                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8494600                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8494600                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8494600                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3093725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3093725                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3093725                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3093725                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 232554055749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 232554055749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 232554055749                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 232554055749                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11588325                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11588325                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11588325                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11588325                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266969                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266969                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266969                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266969                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75169.595148                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75169.595148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75169.595148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75169.595148                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3442257                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       428456                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            72826                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5696                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    47.266869                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.220506                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605604                       # number of writebacks
system.cpu3.dcache.writebacks::total           605604                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2475623                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2475623                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2475623                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2475623                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       618102                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       618102                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       618102                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       618102                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50699862398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50699862398                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50699862398                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50699862398                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053338                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053338                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053338                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053338                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82025.074175                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82025.074175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82025.074175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82025.074175                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605603                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7936409                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7936409                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2948267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2948267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221745055500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221745055500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10884676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10884676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270864                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270864                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75211.999286                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75211.999286                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2359671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2359671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588596                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588596                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48045562000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48045562000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054076                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054076                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81627.401477                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81627.401477                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       558191                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        558191                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       145458                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       145458                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10809000249                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10809000249                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703649                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703649                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.206720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.206720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74310.111847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74310.111847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115952                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115952                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2654300398                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2654300398                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041933                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041933                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89957.988138                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89957.988138                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22981                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22981                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1585                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1585                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     46180500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     46180500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29135.962145                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29135.962145                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          490                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          490                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1095                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1095                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18366000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18366000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.044574                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044574                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16772.602740                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16772.602740                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17895                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17895                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5297                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5297                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     37079000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     37079000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.228398                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.228398                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     32047000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     32047000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.222749                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.222749                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6203.445606                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6203.445606                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3376000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3376000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3242000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3242000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1111                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1111                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2827                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2827                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     55968500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     55968500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3938                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3938                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.717877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.717877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19797.842236                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19797.842236                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2827                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2827                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     53141500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     53141500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.717877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.717877                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18797.842236                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18797.842236                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.570092                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9166877                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618725                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.815753                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.570092                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.955315                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955315                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23898740                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23898740                       # Number of data accesses
system.cpu0.numPwrStateTransitions                494                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6561453.441296                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12929831.133354                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          247    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    108408500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41299574500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1620679000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3588378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3588378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3588378                       # number of overall hits
system.cpu0.icache.overall_hits::total        3588378                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117032                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117032                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117032                       # number of overall misses
system.cpu0.icache.overall_misses::total       117032                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8821075980                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8821075980                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8821075980                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8821075980                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3705410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3705410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3705410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3705410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031584                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031584                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031584                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031584                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75373.196903                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75373.196903                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75373.196903                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75373.196903                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27909                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              430                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.904651                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109280                       # number of writebacks
system.cpu0.icache.writebacks::total           109280                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7752                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7752                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109280                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109280                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8233486981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8233486981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8233486981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8233486981                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029492                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029492                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029492                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029492                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75343.036063                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75343.036063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75343.036063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75343.036063                       # average overall mshr miss latency
system.cpu0.icache.replacements                109280                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3588378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3588378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117032                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117032                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8821075980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8821075980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3705410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3705410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75373.196903                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75373.196903                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8233486981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8233486981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029492                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029492                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75343.036063                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75343.036063                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3699098                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109312                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.839816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7520100                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7520100                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8751713                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8751713                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8751713                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8751713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3407490                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3407490                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3407490                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3407490                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 252858735175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 252858735175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 252858735175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 252858735175                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12159203                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12159203                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12159203                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12159203                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280240                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74206.743138                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74206.743138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74206.743138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74206.743138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4655831                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       364310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            97649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5018                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.679249                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.600638                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692619                       # number of writebacks
system.cpu0.dcache.writebacks::total           692619                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2703416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2703416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2703416                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2703416                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       704074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       704074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       704074                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       704074                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57624971828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57624971828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57624971828                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57624971828                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057905                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057905                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057905                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057905                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81845.050134                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81845.050134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81845.050134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81845.050134                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692618                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8037141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8037141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3098277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3098277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 231021310500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 231021310500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11135418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11135418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.278236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.278236                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74564.446788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74564.446788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2453044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2453044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  52800088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  52800088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81831.041655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81831.041655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       714572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        714572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       309213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       309213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21837424675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21837424675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1023785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1023785                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70622.595670                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70622.595670                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       250372                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       250372                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        58841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        58841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4824883328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4824883328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057474                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057474                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81998.662973                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81998.662973                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2722                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2722                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66714500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66714500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076193                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076193                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24509.368112                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24509.368112                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2040                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2040                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          682                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          682                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019090                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019090                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10202.346041                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10202.346041                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6865                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6865                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     62478000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     62478000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.199170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.199170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9100.946832                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9100.946832                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6734                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6734                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55787000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55787000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.195370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.195370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8284.377784                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8284.377784                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       863500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       863500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       820500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       820500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2021                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2021                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2260                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2260                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     52255999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     52255999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.527914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.527914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23122.123451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23122.123451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2260                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2260                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     49995999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     49995999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.527914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.527914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22122.123451                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22122.123451                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.723721                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9529482                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           703346                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.548783                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.723721                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25170668                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25170668                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              144875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              135584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              134676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              132777                       # number of demand (read+write) hits
system.l2.demand_hits::total                   584089                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14407                       # number of overall hits
system.l2.overall_hits::.cpu0.data             144875                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7290                       # number of overall hits
system.l2.overall_hits::.cpu1.data             135584                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7439                       # number of overall hits
system.l2.overall_hits::.cpu2.data             134676                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7041                       # number of overall hits
system.l2.overall_hits::.cpu3.data             132777                       # number of overall hits
system.l2.overall_hits::total                  584089                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            544357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            491632                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            483429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            473195                       # number of demand (read+write) misses
system.l2.demand_misses::total                2135394                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94872                       # number of overall misses
system.l2.overall_misses::.cpu0.data           544357                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16005                       # number of overall misses
system.l2.overall_misses::.cpu1.data           491632                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16004                       # number of overall misses
system.l2.overall_misses::.cpu2.data           483429                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15900                       # number of overall misses
system.l2.overall_misses::.cpu3.data           473195                       # number of overall misses
system.l2.overall_misses::total               2135394                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7892425934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  54517997926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1465083929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49929621001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1460597930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48825651528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1456987930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  47900593106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213448959284                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7892425934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  54517997926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1465083929                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49929621001                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1460597930                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48825651528                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1456987930                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  47900593106                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213448959284                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          689232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          627216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2719483                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         689232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         627216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2719483                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.868163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.789802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.687057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.783832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.682677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.782115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.693082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.780886                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785221                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.868163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.789802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.687057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.783832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.682677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.782115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.693082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.780886                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785221                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83190.255650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100151.183738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91539.139581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101558.932293                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91264.554486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100998.598611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91634.461006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101228.020385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99957.646825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83190.255650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100151.183738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91539.139581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101558.932293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91264.554486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100998.598611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91634.461006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101228.020385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99957.646825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             131774                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5854                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.510079                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    267213                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              379447                       # number of writebacks
system.l2.writebacks::total                    379447                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            466                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4900                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               40778                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           466                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4900                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4476                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              40778                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       534255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       486176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       477918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       467815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2094616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       534255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       486176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       477918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       467815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       313439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2408055                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6910756945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48539264004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    975677445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44710686544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    934095445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43676805075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    964127938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42864716152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189576129548                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6910756945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48539264004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    975677445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44710686544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    934095445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43676805075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    964127938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42864716152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  26228577258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 215804706806                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.863899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.775145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.494441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.473660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.773199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.497973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.772008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.770226                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.863899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.775145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.494441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.473660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.773199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.497973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.772008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885483                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73202.518325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90854.112744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84708.929068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91963.993583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84122.428404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91389.746934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84394.952556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91627.494099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90506.388545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73202.518325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90854.112744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84708.929068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91963.993583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84122.428404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91389.746934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84394.952556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91627.494099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83680.005545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89617.847934                       # average overall mshr miss latency
system.l2.replacements                        4316204                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       453144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453144                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       453151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1823447                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1823447                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           12                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             12                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1823459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1823459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       313439                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         313439                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  26228577258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  26228577258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83680.005545                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83680.005545                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             224                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             292                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  970                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           513                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           361                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           319                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1530                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2444000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       292500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3064500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          707                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          653                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.725601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.600713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.552833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.550950                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.612000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4764.132554                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   357.566766                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   810.249307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   650.470219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2002.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          513                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          360                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          319                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1529                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10284499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6786500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7270497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6434998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     30776494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.725601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.600713                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.551302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.550950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.611600                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20047.756335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20137.982196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20195.825000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20172.407524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20128.511445                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           276                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           199                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           211                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           171                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                857                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          712                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          715                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          501                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3031                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5406500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4051000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3996500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2798000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16252000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1379                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          911                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          926                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3888                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.799855                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.781559                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.772138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.745536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779578                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4901.631913                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5689.606742                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5589.510490                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5584.830339                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5361.926757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            67                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1089                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          691                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          696                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          488                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2964                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22451000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14484000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14761500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     61859500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.789703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.758507                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.751620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.726190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.762346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20616.161616                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20960.926194                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21209.051724                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20825.819672                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20870.276653                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16720                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          47277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24072                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4618477367                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2611968396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2553065398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2578673426                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12362184587                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.855491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.895732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.889855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97689.730038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107856.811166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106059.546278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105865.564743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103083.491103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5409                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          421                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        41868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        23825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        23937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3842448394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2351948905                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2293430412                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2305437932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10793265643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.757614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.886448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.883323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.874475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91775.303191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98136.898314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96261.507324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96312.734762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95014.486804                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           142781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7892425934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1465083929                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1460597930                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1456987930                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12275095723                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.868163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.687057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.682677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.693082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.797846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83190.255650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91539.139581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91264.554486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91634.461006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85971.492867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          466                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4487                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4900                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4476                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6910756945                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    975677445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    934095445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    964127938                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9784657773                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.863899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.494441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.473660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.497973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.717777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73202.518325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84708.929068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84122.428404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84394.952556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76173.650648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       136889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       131776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       129762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            531192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       497080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       467415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       459357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       448837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1872689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49899520559                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47317652605                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46272586130                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45321919680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188811678974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       633969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2403881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.784076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.777079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.775731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.779027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100385.291219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101232.636105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100733.386299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100976.344820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100823.830852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4693                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       492387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       462210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       454093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       443878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1852568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44696815610                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42358737639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41383374663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  40559278220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 168998206132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.770119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.768174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.767160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.770657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90775.783296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91643.922977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91134.139181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 91374.833220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91223.753261                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          127                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               138                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           51                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             405                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7351497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       284996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       276999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7913492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           61                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           543                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.659517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.927273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.967213                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.907407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.745856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29884.134146                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5588.156863                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5653.040816                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19539.486420                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          108                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          283                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2759490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       885988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1196496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       865997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5707971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.369973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.781818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.967213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.796296                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.521179                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19996.304348                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20604.372093                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20279.593220                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20139.465116                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20169.508834                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                     5242406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4316526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.214497                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.613703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.795812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.479465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.680107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.229010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.463363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.114995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.773759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.312881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.536715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.587714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.012435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.026252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.022865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.033047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.027715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.036139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44340806                       # Number of tag accesses
system.l2.tags.data_accesses                 44340806                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6042048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34202624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        737152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        710656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30588736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        731136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29941504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     18014528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152085632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6042048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       737152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       710656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       731136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8220992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24285056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24285056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         534416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         486207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         477949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         467836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       281477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2376338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        140773819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        796887744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17174922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        725001496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16557591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        712687683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17034755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        697607809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    419720913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3543446732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    140773819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17174922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16557591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17034755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        191541087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      565818093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            565818093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      565818093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       140773819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       796887744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17174922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       725001496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16557591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       712687683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17034755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       697607809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    419720913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4109264825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    525765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    481069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    472703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    463186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    275951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000187698250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22911                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22911                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4144086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2376338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379466                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2376338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379466                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9951                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            148305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           129098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           262008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           335565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76124219912                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11735635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120132851162                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32432.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51182.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1760563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  333631                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2376338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379466                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  422503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  333118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  251594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  180546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  124575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  31590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       622436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.327597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.861330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.703722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       254957     40.96%     40.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173618     27.89%     68.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46846      7.53%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26296      4.22%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17109      2.75%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12256      1.97%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9389      1.51%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7548      1.21%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74417     11.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       622436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.441666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.332617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.516337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10490     45.79%     45.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5953     25.98%     71.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3459     15.10%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1671      7.29%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          681      2.97%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          266      1.16%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          118      0.52%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           70      0.31%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           46      0.20%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           26      0.11%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           28      0.12%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           25      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           29      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           11      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            6      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22911                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.128104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.117764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.618958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21704     94.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              233      1.02%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              554      2.42%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238      1.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.43%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.21%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22911                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              150216128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1869504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23648704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152085632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24285824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3499.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       550.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3543.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    565.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42920199500                       # Total gap between requests
system.mem_ctrls.avgGap                      15574.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6042048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33648960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       737152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30788416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       710656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30252992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       731136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29643904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     17660864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23648704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 140773819.054913103580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 783987913.771292209625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17174921.858278401196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 717340031.554100751877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16557590.928487876430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 704865175.132295131683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17034754.932190697640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 690674019.434670925140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 411480887.455615818501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 550991713.038228034973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       534416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       486207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       477949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       467836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       281477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379466                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3005972630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  26428778104                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    492942315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24571482301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    468311270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  23880933250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    485851715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23486209192                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  17312370385                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1075407848922                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31840.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49453.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42797.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50537.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42175.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49965.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42529.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50201.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61505.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2834003.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2674465500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1421504535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9671279940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          961983360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3387895680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19359258270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        178843680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37655230965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        877.330116                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    300236515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1433120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41186896985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1769784660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            940640085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7087206840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          966864060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3387895680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18840148440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        615988800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33608528565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        783.045901                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1442069771                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1433120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40045063729                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1644                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          823                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9819578.371810                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12984143.334999                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          823    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72387000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            823                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34838740500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8081513000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3533320                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3533320                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3533320                       # number of overall hits
system.cpu1.icache.overall_hits::total        3533320                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24746                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24746                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24746                       # number of overall misses
system.cpu1.icache.overall_misses::total        24746                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1711702499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1711702499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1711702499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1711702499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3558066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3558066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3558066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3558066                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006955                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006955                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006955                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006955                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69170.876061                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69170.876061                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69170.876061                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69170.876061                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3476                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.370370                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23295                       # number of writebacks
system.cpu1.icache.writebacks::total            23295                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1451                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23295                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23295                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23295                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23295                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1595229499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1595229499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1595229499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1595229499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006547                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006547                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006547                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006547                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68479.480532                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68479.480532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68479.480532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68479.480532                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23295                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3533320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3533320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1711702499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1711702499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3558066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3558066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006955                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006955                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69170.876061                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69170.876061                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1451                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23295                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23295                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1595229499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1595229499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68479.480532                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68479.480532                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3657700                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23327                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.801132                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7139427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7139427                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8533864                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8533864                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8533864                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8533864                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3179496                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3179496                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3179496                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3179496                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 238536057713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 238536057713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 238536057713                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 238536057713                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11713360                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11713360                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11713360                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11713360                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.271442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271442                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.271442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271442                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75023.229378                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75023.229378                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75023.229378                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75023.229378                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3874359                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       319764                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80578                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4633                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.082094                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.018778                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       627317                       # number of writebacks
system.cpu1.dcache.writebacks::total           627317                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2540145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2540145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2540145                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2540145                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639351                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639351                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52802114420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52802114420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52802114420                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52802114420                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054583                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054583                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054583                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054583                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82587.052214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82587.052214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82587.052214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82587.052214                       # average overall mshr miss latency
system.cpu1.dcache.replacements                627314                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      7979909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7979909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3013548                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3013548                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226060165500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226060165500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10993457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10993457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.274122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.274122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75014.622465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75014.622465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2403030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2403030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50115246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50115246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82086.435617                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82086.435617                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       553955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        553955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165948                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165948                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12475892213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12475892213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719903                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.230514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.230514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75179.527400                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75179.527400                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2686867920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2686867920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93187.247945                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93187.247945                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1509                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1509                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41730500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41730500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27654.406892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27654.406892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          435                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          435                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1074                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1074                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033553                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033553                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17431.098696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17431.098696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5852                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5852                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45726500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45726500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190520                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190520                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7813.824334                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7813.824334                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5728                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5728                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     40137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     40137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.186483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.186483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7007.245112                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7007.245112                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3304000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3304000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3165000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3165000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     56521000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     56521000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3966                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3966                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.729450                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.729450                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19537.158659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19537.158659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2892                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2892                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     53628000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     53628000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.729198                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.729198                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18543.568465                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18543.568465                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.954798                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9242216                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.431582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.954798                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24200488                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24200488                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42920253500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2628273                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       832598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2269395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3936758                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           517242                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14171                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22641                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36812                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143790                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178958                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449333                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2098111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1905184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1878551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1840137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8258859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13987840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88438336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2981760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80289984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3000704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79114560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2936448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77540608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348290240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4916931                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27680448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7645471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.436044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.696290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4958334     64.85%     64.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2270012     29.69%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 224786      2.94%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 155177      2.03%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  37162      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7645471                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5492964834                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955975459                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37641263                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         936102149                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36681321                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1063438317                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164232257                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968884733                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37209859                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
