{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562854222282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562854222284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 11:10:21 2019 " "Processing started: Thu Jul 11 11:10:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562854222284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562854222284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Pre-Projeto -c Pre-Projeto --generate_functional_sim_netlist " "Command: quartus_map Pre-Projeto -c Pre-Projeto --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562854222286 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562854222653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pre-Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pre-Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre-Projeto " "Found entity 1: Pre-Projeto" {  } { { "Pre-Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somsub " "Found entity 1: somsub" {  } { { "somsub.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento " "Found entity 1: mux2barramento" {  } { { "mux2barramento.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbinbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conversorbinbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorbinbcd " "Found entity 1: conversorbinbcd" {  } { { "conversorbinbcd.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decodificadordisplay.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/decodificadordisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaynegativo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaynegativo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaynegativo " "Found entity 1: displaynegativo" {  } { { "displaynegativo.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displaynegativo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayerro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displayerro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displayerro " "Found entity 1: displayerro" {  } { { "displayerro.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento3_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento3_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento3_0 " "Found entity 1: mux2barramento3_0" {  } { { "mux2barramento3_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento3_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento6_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento6_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento6_0 " "Found entity 1: mux2barramento6_0" {  } { { "mux2barramento6_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento6_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demmuxer.v 1 1 " "Found 1 design units, including 1 entities, in source file demmuxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxer " "Found entity 1: demuxer" {  } { { "demmuxer.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/demmuxer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraE.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraE.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraE " "Found entity 1: LetraE" {  } { { "LetraE.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraR.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraR " "Found entity 1: LetraR" {  } { { "LetraR.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraO.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraO.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraO " "Found entity 1: LetraO" {  } { { "LetraO.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ignoraprimeirobit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ignoraprimeirobit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ignoraprimeirobit " "Found entity 1: ignoraprimeirobit" {  } { { "ignoraprimeirobit.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/ignoraprimeirobit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DECtoBindecoder_LSD.v " "Can't analyze file -- file DECtoBindecoder_LSD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562854222833 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DECtoBINdecoder_LSD.v " "Can't analyze file -- file DECtoBINdecoder_LSD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562854222834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECtoBIN.v 1 1 " "Found 1 design units, including 1 entities, in source file DECtoBIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECtoBIN " "Found entity 1: DECtoBIN" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854222836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562854222836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562854222945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre-Projeto Pre-Projeto:inst " "Elaborating entity \"Pre-Projeto\" for hierarchy \"Pre-Projeto:inst\"" {  } { { "Projeto.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 744 936 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854222959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento6_0 Pre-Projeto:inst\|mux2barramento6_0:inst24 " "Elaborating entity \"mux2barramento6_0\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\"" {  } { { "Pre-Projeto.bdf" "inst24" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 616 2272 2456 776 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854222975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento3_0 Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2 " "Elaborating entity \"mux2barramento3_0\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\"" {  } { { "mux2barramento6_0.bdf" "inst2" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento6_0.bdf" { { 400 880 1104 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854222979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\|mux2:inst " "Elaborating entity \"mux2\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\|mux2:inst\"" {  } { { "mux2barramento3_0.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento3_0.bdf" { { 128 208 360 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854222985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 Pre-Projeto:inst\|decoder7:inst26 " "Elaborating entity \"decoder7\" for hierarchy \"Pre-Projeto:inst\|decoder7:inst26\"" {  } { { "Pre-Projeto.bdf" "inst26" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 504 1904 2064 584 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorbinbcd Pre-Projeto:inst\|conversorbinbcd:inst25 " "Elaborating entity \"conversorbinbcd\" for hierarchy \"Pre-Projeto:inst\|conversorbinbcd:inst25\"" {  } { { "Pre-Projeto.bdf" "inst25" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 568 1712 1880 664 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1 " "Elaborating entity \"74185\" for hierarchy \"Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1\"" {  } { { "conversorbinbcd.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { { 88 424 544 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1 " "Elaborated megafunction instantiation \"Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1\"" {  } { { "conversorbinbcd.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { { 88 424 544 248 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562854223085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ignoraprimeirobit Pre-Projeto:inst\|ignoraprimeirobit:inst19 " "Elaborating entity \"ignoraprimeirobit\" for hierarchy \"Pre-Projeto:inst\|ignoraprimeirobit:inst19\"" {  } { { "Pre-Projeto.bdf" "inst19" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 568 1344 1488 632 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somsub Pre-Projeto:inst\|somsub:inst " "Elaborating entity \"somsub\" for hierarchy \"Pre-Projeto:inst\|somsub:inst\"" {  } { { "Pre-Projeto.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { -88 912 1080 8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Pre-Projeto:inst\|somsub:inst\|somador:inst7 " "Elaborating entity \"somador\" for hierarchy \"Pre-Projeto:inst\|somsub:inst\|somador:inst7\"" {  } { { "somsub.bdf" "inst7" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somsub.bdf" { { 768 -936 -800 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento Pre-Projeto:inst\|mux2barramento:inst6 " "Elaborating entity \"mux2barramento\" for hierarchy \"Pre-Projeto:inst\|mux2barramento:inst6\"" {  } { { "Pre-Projeto.bdf" "inst6" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 208 752 976 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayerro Pre-Projeto:inst\|displayerro:inst256 " "Elaborating entity \"displayerro\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\"" {  } { { "Pre-Projeto.bdf" "inst256" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 456 1504 1616 584 "inst256" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraE Pre-Projeto:inst\|displayerro:inst256\|LetraE:inst " "Elaborating entity \"LetraE\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraE:inst\"" {  } { { "displayerro.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 104 328 464 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraR Pre-Projeto:inst\|displayerro:inst256\|LetraR:inst1 " "Elaborating entity \"LetraR\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraR:inst1\"" {  } { { "displayerro.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 200 328 464 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraO Pre-Projeto:inst\|displayerro:inst256\|LetraO:inst3 " "Elaborating entity \"LetraO\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraO:inst3\"" {  } { { "displayerro.bdf" "inst3" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 392 328 464 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxer Pre-Projeto:inst\|demuxer:inst452 " "Elaborating entity \"demuxer\" for hierarchy \"Pre-Projeto:inst\|demuxer:inst452\"" {  } { { "Pre-Projeto.bdf" "inst452" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { -8 1952 2104 72 "inst452" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaynegativo Pre-Projeto:inst\|displaynegativo:inst16 " "Elaborating entity \"displaynegativo\" for hierarchy \"Pre-Projeto:inst\|displaynegativo:inst16\"" {  } { { "Pre-Projeto.bdf" "inst16" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 8 1496 1616 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina maquina:inst2 " "Elaborating entity \"maquina\" for hierarchy \"maquina:inst2\"" {  } { { "Projeto.bdf" "inst2" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 272 464 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 maquina.v(21) " "Verilog HDL assignment warning at maquina.v(21): truncated value with size 7 to match size of target (4)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223267 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(28) " "Verilog HDL assignment warning at maquina.v(28): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223267 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(38) " "Verilog HDL assignment warning at maquina.v(38): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223268 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(57) " "Verilog HDL assignment warning at maquina.v(57): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223269 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(74) " "Verilog HDL assignment warning at maquina.v(74): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223271 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(84) " "Verilog HDL assignment warning at maquina.v(84): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223271 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 maquina.v(99) " "Verilog HDL assignment warning at maquina.v(99): truncated value with size 4 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562854223272 "|Projeto|maquina:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "maquina.v(26) " "Verilog HDL Case Statement information at maquina.v(26): all case item expressions in this case statement are onehot" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1562854223274 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaA maquina.v(18) " "Verilog HDL Always Construct warning at maquina.v(18): inferring latch(es) for variable \"saidaA\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223275 "|Projeto|maquina:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaB maquina.v(18) " "Verilog HDL Always Construct warning at maquina.v(18): inferring latch(es) for variable \"saidaB\", which holds its previous value in one or more paths through the always construct" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223275 "|Projeto|maquina:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[3\] maquina.v(26) " "Inferred latch for \"saidaB\[3\]\" at maquina.v(26)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223280 "|Projeto|maquina:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[3\] maquina.v(26) " "Inferred latch for \"saidaA\[3\]\" at maquina.v(26)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223280 "|Projeto|maquina:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "teclado.v 3 3 " "Using design file teclado.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854223302 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854223302 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562854223302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1562854223302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst1 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst1\"" {  } { { "Projeto.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 -8 200 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador teclado:inst1\|controlador:U0 " "Elaborating entity \"controlador\" for hierarchy \"teclado:inst1\|controlador:U0\"" {  } { { "teclado.v" "U0" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer teclado:inst1\|controlador:U0\|Debouncer:d0 " "Elaborating entity \"Debouncer\" for hierarchy \"teclado:inst1\|controlador:U0\|Debouncer:d0\"" {  } { { "teclado.v" "d0" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECtoBIN DECtoBIN:inst3 " "Elaborating entity \"DECtoBIN\" for hierarchy \"DECtoBIN:inst3\"" {  } { { "Projeto.bdf" "inst3" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 96 512 704 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562854223350 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BINS DECtoBIN.v(8) " "Verilog HDL Always Construct warning at DECtoBIN.v(8): inferring latch(es) for variable \"BINS\", which holds its previous value in one or more paths through the always construct" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223351 "|Projeto|DECtoBIN:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BIN0 DECtoBIN.v(12) " "Verilog HDL Always Construct warning at DECtoBIN.v(12): inferring latch(es) for variable \"BIN0\", which holds its previous value in one or more paths through the always construct" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223352 "|Projeto|DECtoBIN:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BIN1 DECtoBIN.v(24) " "Verilog HDL Always Construct warning at DECtoBIN.v(24): inferring latch(es) for variable \"BIN1\", which holds its previous value in one or more paths through the always construct" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223352 "|Projeto|DECtoBIN:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BIN2 DECtoBIN.v(36) " "Verilog HDL Always Construct warning at DECtoBIN.v(36): inferring latch(es) for variable \"BIN2\", which holds its previous value in one or more paths through the always construct" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562854223353 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[0\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[0\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223354 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[1\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[1\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223354 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[2\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[2\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[3\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[3\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[4\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[4\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[5\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[5\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[6\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[6\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN2\[7\] DECtoBIN.v(38) " "Inferred latch for \"BIN2\[7\]\" at DECtoBIN.v(38)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223355 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[0\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[0\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223356 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[1\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[1\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223356 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[2\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[2\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223356 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[3\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[3\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223356 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[4\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[4\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223357 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[5\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[5\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223357 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[6\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[6\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223357 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN1\[7\] DECtoBIN.v(26) " "Inferred latch for \"BIN1\[7\]\" at DECtoBIN.v(26)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223357 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[0\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[0\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223358 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[1\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[1\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223358 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[2\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[2\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223358 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[3\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[3\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223358 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[4\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[4\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223358 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[5\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[5\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[6\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[6\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIN0\[7\] DECtoBIN.v(14) " "Inferred latch for \"BIN0\[7\]\" at DECtoBIN.v(14)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[0\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[0\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[1\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[1\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[2\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[2\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223359 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[3\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[3\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223360 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[4\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[4\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223360 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[5\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[5\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223360 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[6\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[6\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223360 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BINS\[7\] DECtoBIN.v(10) " "Inferred latch for \"BINS\[7\]\" at DECtoBIN.v(10)" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562854223360 "|Projeto|DECtoBIN:inst3"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562854223657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 11:10:23 2019 " "Processing ended: Thu Jul 11 11:10:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562854223657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562854223657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562854223657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562854223657 ""}
