Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Projects\SD\Problema_1\nios.qsys --block-symbol-file --output-directory=C:\Projects\SD\Problema_1\nios --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Problema_1/nios.qsys
Progress: Reading input file
Progress: Adding LCD_DATA [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding LCD_EN [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RW
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Projects\SD\Problema_1\nios.qsys --synthesis=VERILOG --output-directory=C:\Projects\SD\Problema_1\nios\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Problema_1/nios.qsys
Progress: Reading input file
Progress: Adding LCD_DATA [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding LCD_EN [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RW
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'
Info: LCD_DATA:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0033_LCD_DATA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0033_LCD_DATA_gen//nios_LCD_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'
Info: LCD_DATA: "nios" instantiated altera_avalon_pio "LCD_DATA"
Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'
Info: LCD_EN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0034_LCD_EN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0034_LCD_EN_gen//nios_LCD_EN_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'
Info: LCD_EN: "nios" instantiated altera_avalon_pio "LCD_EN"
Info: buttons: Starting RTL generation for module 'nios_buttons'
Info: buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0035_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0035_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'nios_buttons'
Info: buttons: "nios" instantiated altera_avalon_pio "buttons"
Info: jtag: Starting RTL generation for module 'nios_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0036_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0036_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'nios_jtag'
Info: jtag: "nios" instantiated altera_avalon_jtag_uart "jtag"
Info: leds: Starting RTL generation for module 'nios_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0037_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0037_leds_gen//nios_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_leds'
Info: leds: "nios" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'nios_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0038_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0038_memory_gen//nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'nios_memory'
Info: memory: "nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2: "nios" instantiated altera_nios2_gen2 "nios2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7822_869653776280338321.dir/0041_cpu_gen//nios_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.10.18 09:17:51 (*) Starting Nios II generation
Info: cpu: # 2018.10.18 09:17:51 (*)   Checking for plaintext license.
Info: cpu: # 2018.10.18 09:17:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2018.10.18 09:17:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.10.18 09:17:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.10.18 09:17:53 (*)   Plaintext license not found.
Info: cpu: # 2018.10.18 09:17:53 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.10.18 09:17:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.10.18 09:17:53 (*)   Creating all objects for CPU
Info: cpu: # 2018.10.18 09:17:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.10.18 09:17:55 (*)   Creating plain-text RTL
Info: cpu: # 2018.10.18 09:17:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
