
Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003abc  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003ca0  08003ca0  00004ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d0c  08003d0c  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003d0c  08003d0c  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d0c  08003d0c  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d0c  08003d0c  00004d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d10  08003d10  00004d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d14  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000068  08003d7c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08003d7c  00005274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000873e  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002019  00000000  00000000  0000d7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  0000f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000646  00000000  00000000  00010060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa86  00000000  00000000  000106a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb13  00000000  00000000  0002b12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009255b  00000000  00000000  00036c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c919a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000264c  00000000  00000000  000c91e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000cb82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	08003c88 	.word	0x08003c88

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	08003c88 	.word	0x08003c88

08000224 <Bsp_Led_Show_State_Handle>:
#include "bsp.h"

// LED显示当前运行状态，每10毫秒调用一次，LED灯每200毫秒闪烁一次。
// The LED displays the current operating status, which is invoked every 10 milliseconds, and the LED blinks every 200 milliseconds.  
static void Bsp_Led_Show_State_Handle(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	static uint8_t led_count = 0;
	led_count++;
 8000228:	4b09      	ldr	r3, [pc, #36]	@ (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	3301      	adds	r3, #1
 800022e:	b2da      	uxtb	r2, r3
 8000230:	4b07      	ldr	r3, [pc, #28]	@ (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 8000232:	701a      	strb	r2, [r3, #0]
	if (led_count > 20)
 8000234:	4b06      	ldr	r3, [pc, #24]	@ (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b14      	cmp	r3, #20
 800023a:	d907      	bls.n	800024c <Bsp_Led_Show_State_Handle+0x28>
	{
		led_count = 0;
 800023c:	4b04      	ldr	r3, [pc, #16]	@ (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 800023e:	2200      	movs	r2, #0
 8000240:	701a      	strb	r2, [r3, #0]
		LED_TOGGLE();
 8000242:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000246:	4803      	ldr	r0, [pc, #12]	@ (8000254 <Bsp_Led_Show_State_Handle+0x30>)
 8000248:	f001 fb53 	bl	80018f2 <HAL_GPIO_TogglePin>
	}
}
 800024c:	bf00      	nop
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000084 	.word	0x20000084
 8000254:	40011000 	.word	0x40011000

08000258 <Bsp_Init>:


// The peripheral device is initialized  外设设备初始化
void Bsp_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	Beep_On_Time(50);
 800025c:	2032      	movs	r0, #50	@ 0x32
 800025e:	f000 f85d 	bl	800031c <Beep_On_Time>
	USART1_Init();
 8000262:	f000 f8f7 	bl	8000454 <USART1_Init>
}
 8000266:	bf00      	nop
 8000268:	bd80      	pop	{r7, pc}
	...

0800026c <Bsp_Loop>:


// main.c中循环调用此函数，避免多次修改main.c文件。
// This function is called in a loop in main.c to avoid multiple modifications to the main.c file
void Bsp_Loop(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	// Detect button down events   检测按键按下事件
	if (Key1_State(KEY_MODE_ONE_TIME))
 8000270:	2001      	movs	r0, #1
 8000272:	f000 f8c5 	bl	8000400 <Key1_State>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d00d      	beq.n	8000298 <Bsp_Loop+0x2c>
	{
		Beep_On_Time(50);
 800027c:	2032      	movs	r0, #50	@ 0x32
 800027e:	f000 f84d 	bl	800031c <Beep_On_Time>
		static int press = 0;
		press++;
 8000282:	4b0a      	ldr	r3, [pc, #40]	@ (80002ac <Bsp_Loop+0x40>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	3301      	adds	r3, #1
 8000288:	4a08      	ldr	r2, [pc, #32]	@ (80002ac <Bsp_Loop+0x40>)
 800028a:	6013      	str	r3, [r2, #0]
		printf("press:%d\n", press);
 800028c:	4b07      	ldr	r3, [pc, #28]	@ (80002ac <Bsp_Loop+0x40>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4619      	mov	r1, r3
 8000292:	4807      	ldr	r0, [pc, #28]	@ (80002b0 <Bsp_Loop+0x44>)
 8000294:	f002 fe82 	bl	8002f9c <iprintf>
	}

	Bsp_Led_Show_State_Handle();
 8000298:	f7ff ffc4 	bl	8000224 <Bsp_Led_Show_State_Handle>
	// The buzzer automatically shuts down when times out   蜂鸣器超时自动关闭
	Beep_Timeout_Close_Handle();
 800029c:	f000 f87e 	bl	800039c <Beep_Timeout_Close_Handle>
	HAL_Delay(10);
 80002a0:	200a      	movs	r0, #10
 80002a2:	f000 fc3b 	bl	8000b1c <HAL_Delay>
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	20000088 	.word	0x20000088
 80002b0:	08003ca0 	.word	0x08003ca0

080002b4 <Beep_Set_Time>:
uint8_t beep_state = 0;

// 刷新蜂鸣器打开的时间
// Refreshes the buzzer time
static void Beep_Set_Time(uint16_t time)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	80fb      	strh	r3, [r7, #6]
	beep_on_time = time;
 80002be:	4a04      	ldr	r2, [pc, #16]	@ (80002d0 <Beep_Set_Time+0x1c>)
 80002c0:	88fb      	ldrh	r3, [r7, #6]
 80002c2:	8013      	strh	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	2000008c 	.word	0x2000008c

080002d4 <Beep_Get_Time>:

// 获取当前蜂鸣器打开的剩余时间
// Gets the remaining time of the current buzzer on
static uint16_t Beep_Get_Time(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	return beep_on_time;
 80002d8:	4b02      	ldr	r3, [pc, #8]	@ (80002e4 <Beep_Get_Time+0x10>)
 80002da:	881b      	ldrh	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	2000008c 	.word	0x2000008c

080002e8 <Beep_Set_State>:

// 刷新蜂鸣器的状态
// Refreshes the buzzer status
static void Beep_Set_State(uint8_t state)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
	beep_state = state;
 80002f2:	4a04      	ldr	r2, [pc, #16]	@ (8000304 <Beep_Set_State+0x1c>)
 80002f4:	79fb      	ldrb	r3, [r7, #7]
 80002f6:	7013      	strb	r3, [r2, #0]
}
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	2000008e 	.word	0x2000008e

08000308 <Beep_Get_State>:

// 获取蜂鸣器的状态
// Gets the status of the buzzer
static uint8_t Beep_Get_State(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
	return beep_state;
 800030c:	4b02      	ldr	r3, [pc, #8]	@ (8000318 <Beep_Get_State+0x10>)
 800030e:	781b      	ldrb	r3, [r3, #0]
}
 8000310:	4618      	mov	r0, r3
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr
 8000318:	2000008e 	.word	0x2000008e

0800031c <Beep_On_Time>:

// 设置蜂鸣器开启时间，time=0时关闭，time=1时一直响，time>=10，延迟xx毫秒后自动关闭
// Set the buzzer start time. The buzzer is disabled when time is 0, keeps ringing when time is 1, and automatically shuts down after time>=10  
void Beep_On_Time(uint16_t time)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	4603      	mov	r3, r0
 8000324:	80fb      	strh	r3, [r7, #6]
	if (time == BEEP_STATE_ON_ALWAYS)
 8000326:	88fb      	ldrh	r3, [r7, #6]
 8000328:	2b01      	cmp	r3, #1
 800032a:	d10b      	bne.n	8000344 <Beep_On_Time+0x28>
	{
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
 800032c:	2001      	movs	r0, #1
 800032e:	f7ff ffdb 	bl	80002e8 <Beep_Set_State>
		Beep_Set_Time(0);
 8000332:	2000      	movs	r0, #0
 8000334:	f7ff ffbe 	bl	80002b4 <Beep_Set_Time>
		BEEP_ON();
 8000338:	2201      	movs	r2, #1
 800033a:	2120      	movs	r1, #32
 800033c:	4815      	ldr	r0, [pc, #84]	@ (8000394 <Beep_On_Time+0x78>)
 800033e:	f001 fac0 	bl	80018c2 <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
			Beep_Set_Time(time / 10);
			BEEP_ON();
		}
	}
}
 8000342:	e022      	b.n	800038a <Beep_On_Time+0x6e>
	else if (time == BEEP_STATE_OFF)
 8000344:	88fb      	ldrh	r3, [r7, #6]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d10b      	bne.n	8000362 <Beep_On_Time+0x46>
		Beep_Set_State(BEEP_STATE_OFF);
 800034a:	2000      	movs	r0, #0
 800034c:	f7ff ffcc 	bl	80002e8 <Beep_Set_State>
		Beep_Set_Time(0);
 8000350:	2000      	movs	r0, #0
 8000352:	f7ff ffaf 	bl	80002b4 <Beep_Set_Time>
		BEEP_OFF();
 8000356:	2200      	movs	r2, #0
 8000358:	2120      	movs	r1, #32
 800035a:	480e      	ldr	r0, [pc, #56]	@ (8000394 <Beep_On_Time+0x78>)
 800035c:	f001 fab1 	bl	80018c2 <HAL_GPIO_WritePin>
}
 8000360:	e013      	b.n	800038a <Beep_On_Time+0x6e>
		if (time >= 10)
 8000362:	88fb      	ldrh	r3, [r7, #6]
 8000364:	2b09      	cmp	r3, #9
 8000366:	d910      	bls.n	800038a <Beep_On_Time+0x6e>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
 8000368:	2002      	movs	r0, #2
 800036a:	f7ff ffbd 	bl	80002e8 <Beep_Set_State>
			Beep_Set_Time(time / 10);
 800036e:	88fb      	ldrh	r3, [r7, #6]
 8000370:	4a09      	ldr	r2, [pc, #36]	@ (8000398 <Beep_On_Time+0x7c>)
 8000372:	fba2 2303 	umull	r2, r3, r2, r3
 8000376:	08db      	lsrs	r3, r3, #3
 8000378:	b29b      	uxth	r3, r3
 800037a:	4618      	mov	r0, r3
 800037c:	f7ff ff9a 	bl	80002b4 <Beep_Set_Time>
			BEEP_ON();
 8000380:	2201      	movs	r2, #1
 8000382:	2120      	movs	r1, #32
 8000384:	4803      	ldr	r0, [pc, #12]	@ (8000394 <Beep_On_Time+0x78>)
 8000386:	f001 fa9c 	bl	80018c2 <HAL_GPIO_WritePin>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40011000 	.word	0x40011000
 8000398:	cccccccd 	.word	0xcccccccd

0800039c <Beep_Timeout_Close_Handle>:

// 蜂鸣器超时自动关闭程序, 10毫秒调用一次 
// Buzzer timeout automatically shut down the program, 10 milliseconds to call once
void Beep_Timeout_Close_Handle(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
	if (Beep_Get_State() == BEEP_STATE_ON_DELAY)
 80003a0:	f7ff ffb2 	bl	8000308 <Beep_Get_State>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d113      	bne.n	80003d2 <Beep_Timeout_Close_Handle+0x36>
	{
		if (Beep_Get_Time())
 80003aa:	f7ff ff93 	bl	80002d4 <Beep_Get_Time>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d006      	beq.n	80003c2 <Beep_Timeout_Close_Handle+0x26>
		{
			beep_on_time--;
 80003b4:	4b08      	ldr	r3, [pc, #32]	@ (80003d8 <Beep_Timeout_Close_Handle+0x3c>)
 80003b6:	881b      	ldrh	r3, [r3, #0]
 80003b8:	3b01      	subs	r3, #1
 80003ba:	b29a      	uxth	r2, r3
 80003bc:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <Beep_Timeout_Close_Handle+0x3c>)
 80003be:	801a      	strh	r2, [r3, #0]
		{
			BEEP_OFF();
			Beep_Set_State(BEEP_STATE_OFF);
		}
	}
}
 80003c0:	e007      	b.n	80003d2 <Beep_Timeout_Close_Handle+0x36>
			BEEP_OFF();
 80003c2:	2200      	movs	r2, #0
 80003c4:	2120      	movs	r1, #32
 80003c6:	4805      	ldr	r0, [pc, #20]	@ (80003dc <Beep_Timeout_Close_Handle+0x40>)
 80003c8:	f001 fa7b 	bl	80018c2 <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_OFF);
 80003cc:	2000      	movs	r0, #0
 80003ce:	f7ff ff8b 	bl	80002e8 <Beep_Set_State>
}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	2000008c 	.word	0x2000008c
 80003dc:	40011000 	.word	0x40011000

080003e0 <Key1_is_Press>:


// 判断按键是否被按下，按下返回KEY_PRESS，松开返回KEY_RELEASE
// Determine if the key is pressed, press to return KEY_PRESS, release to return KEY_RELEASE  
static uint8_t Key1_is_Press(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin))
 80003e4:	2104      	movs	r1, #4
 80003e6:	4805      	ldr	r0, [pc, #20]	@ (80003fc <Key1_is_Press+0x1c>)
 80003e8:	f001 fa54 	bl	8001894 <HAL_GPIO_ReadPin>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d101      	bne.n	80003f6 <Key1_is_Press+0x16>
	{
		return KEY_PRESS; // 如果按键被按下，则返回KEY_PRESS
 80003f2:	2301      	movs	r3, #1
 80003f4:	e000      	b.n	80003f8 <Key1_is_Press+0x18>
	}
	return KEY_RELEASE;   // 如果按键是松开状态，则返回KEY_RELEASE
 80003f6:	2300      	movs	r3, #0
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40011400 	.word	0x40011400

08000400 <Key1_State>:
// 读取按键K1的状态，按下返回KEY_PRESS，松开返回KEY_RELEASE. 
// mode:设置模式，0：按下一直返回KEY_PRESS；1：按下只返回一次KEY_PRESS
// Read the state of key K1, press down to return KEY_PRESS, release to return key_release. 
// mode: setting mode, 0: press down to return KEY_PRESS;  1: KEY_PRESS is returned only once  
uint8_t Key1_State(uint8_t mode)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	4603      	mov	r3, r0
 8000408:	71fb      	strb	r3, [r7, #7]
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == KEY_PRESS)
 800040a:	f7ff ffe9 	bl	80003e0 <Key1_is_Press>
 800040e:	4603      	mov	r3, r0
 8000410:	2b01      	cmp	r3, #1
 8000412:	d10e      	bne.n	8000432 <Key1_State+0x32>
	{
		if (key1_state < (mode + 1) * 2)
 8000414:	4b0e      	ldr	r3, [pc, #56]	@ (8000450 <Key1_State+0x50>)
 8000416:	881b      	ldrh	r3, [r3, #0]
 8000418:	461a      	mov	r2, r3
 800041a:	79fb      	ldrb	r3, [r7, #7]
 800041c:	3301      	adds	r3, #1
 800041e:	005b      	lsls	r3, r3, #1
 8000420:	429a      	cmp	r2, r3
 8000422:	da09      	bge.n	8000438 <Key1_State+0x38>
		{
			key1_state++;
 8000424:	4b0a      	ldr	r3, [pc, #40]	@ (8000450 <Key1_State+0x50>)
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	3301      	adds	r3, #1
 800042a:	b29a      	uxth	r2, r3
 800042c:	4b08      	ldr	r3, [pc, #32]	@ (8000450 <Key1_State+0x50>)
 800042e:	801a      	strh	r2, [r3, #0]
 8000430:	e002      	b.n	8000438 <Key1_State+0x38>
		}
	}
	else
	{
		key1_state = 0;
 8000432:	4b07      	ldr	r3, [pc, #28]	@ (8000450 <Key1_State+0x50>)
 8000434:	2200      	movs	r2, #0
 8000436:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8000438:	4b05      	ldr	r3, [pc, #20]	@ (8000450 <Key1_State+0x50>)
 800043a:	881b      	ldrh	r3, [r3, #0]
 800043c:	2b02      	cmp	r3, #2
 800043e:	d101      	bne.n	8000444 <Key1_State+0x44>
	{
		return KEY_PRESS;
 8000440:	2301      	movs	r3, #1
 8000442:	e000      	b.n	8000446 <Key1_State+0x46>
	}
	return KEY_RELEASE;
 8000444:	2300      	movs	r3, #0
}
 8000446:	4618      	mov	r0, r3
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	20000090 	.word	0x20000090

08000454 <USART1_Init>:

uint8_t RxTemp = 0;

// Initialize USART1  初始化串口1
void USART1_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 8000458:	2201      	movs	r2, #1
 800045a:	4903      	ldr	r1, [pc, #12]	@ (8000468 <USART1_Init+0x14>)
 800045c:	4803      	ldr	r0, [pc, #12]	@ (800046c <USART1_Init+0x18>)
 800045e:	f001 ff4c 	bl	80022fa <HAL_UART_Receive_IT>
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20000092 	.word	0x20000092
 800046c:	20000098 	.word	0x20000098

08000470 <USART1_Send_U8>:

// The serial port sends one byte  串口发送一个字节
void USART1_Send_U8(uint8_t ch)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800047a:	1df9      	adds	r1, r7, #7
 800047c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000480:	2201      	movs	r2, #1
 8000482:	4803      	ldr	r0, [pc, #12]	@ (8000490 <USART1_Send_U8+0x20>)
 8000484:	f001 feae 	bl	80021e4 <HAL_UART_Transmit>
}
 8000488:	bf00      	nop
 800048a:	3708      	adds	r7, #8
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	20000098 	.word	0x20000098

08000494 <HAL_UART_RxCpltCallback>:
    #endif
}

// The serial port receiving is interrupted. Procedure  串口接收完成中断
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
    /* NOTE : This function should not be modified, when the callback is needed,
              the HAL_UART_RxCpltCallback can be implemented in the user file
     */
    // 测试发送数据，实际应用中不应该在中断中发送数据
    // Test sending data. In practice, data should not be sent during interrupts  
    USART1_Send_U8(RxTemp);
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <HAL_UART_RxCpltCallback+0x24>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f7ff ffe5 	bl	8000470 <USART1_Send_U8>

    // Continue receiving data  继续接收数据
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80004a6:	2201      	movs	r2, #1
 80004a8:	4903      	ldr	r1, [pc, #12]	@ (80004b8 <HAL_UART_RxCpltCallback+0x24>)
 80004aa:	4804      	ldr	r0, [pc, #16]	@ (80004bc <HAL_UART_RxCpltCallback+0x28>)
 80004ac:	f001 ff25 	bl	80022fa <HAL_UART_Receive_IT>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	20000092 	.word	0x20000092
 80004bc:	20000098 	.word	0x20000098

080004c0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80004c8:	1d39      	adds	r1, r7, #4
 80004ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80004ce:	2201      	movs	r2, #1
 80004d0:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <__io_putchar+0x20>)
 80004d2:	f001 fe87 	bl	80021e4 <HAL_UART_Transmit>
    return ch;
 80004d6:	687b      	ldr	r3, [r7, #4]
}
 80004d8:	4618      	mov	r0, r3
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000098 	.word	0x20000098

080004e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ea:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <MX_DMA_Init+0x38>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <MX_DMA_Init+0x38>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	6153      	str	r3, [r2, #20]
 80004f6:	4b09      	ldr	r3, [pc, #36]	@ (800051c <MX_DMA_Init+0x38>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	f003 0301 	and.w	r3, r3, #1
 80004fe:	607b      	str	r3, [r7, #4]
 8000500:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000502:	2200      	movs	r2, #0
 8000504:	2100      	movs	r1, #0
 8000506:	200e      	movs	r0, #14
 8000508:	f000 fc03 	bl	8000d12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800050c:	200e      	movs	r0, #14
 800050e:	f000 fc1c 	bl	8000d4a <HAL_NVIC_EnableIRQ>

}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40021000 	.word	0x40021000

08000520 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000526:	f107 0310 	add.w	r3, r7, #16
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	605a      	str	r2, [r3, #4]
 8000530:	609a      	str	r2, [r3, #8]
 8000532:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000534:	4b24      	ldr	r3, [pc, #144]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a23      	ldr	r2, [pc, #140]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 800053a:	f043 0310 	orr.w	r3, r3, #16
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b21      	ldr	r3, [pc, #132]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f003 0310 	and.w	r3, r3, #16
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800054c:	4b1e      	ldr	r3, [pc, #120]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a1d      	ldr	r2, [pc, #116]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 8000552:	f043 0320 	orr.w	r3, r3, #32
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0320 	and.w	r3, r3, #32
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000564:	4b18      	ldr	r3, [pc, #96]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a17      	ldr	r2, [pc, #92]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 800056a:	f043 0304 	orr.w	r3, r3, #4
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b15      	ldr	r3, [pc, #84]	@ (80005c8 <MX_GPIO_Init+0xa8>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0304 	and.w	r3, r3, #4
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BEEP_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	f242 0120 	movw	r1, #8224	@ 0x2020
 8000582:	4812      	ldr	r0, [pc, #72]	@ (80005cc <MX_GPIO_Init+0xac>)
 8000584:	f001 f99d 	bl	80018c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BEEP_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BEEP_Pin;
 8000588:	f242 0320 	movw	r3, #8224	@ 0x2020
 800058c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058e:	2301      	movs	r3, #1
 8000590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000592:	2300      	movs	r3, #0
 8000594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000596:	2302      	movs	r3, #2
 8000598:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800059a:	f107 0310 	add.w	r3, r7, #16
 800059e:	4619      	mov	r1, r3
 80005a0:	480a      	ldr	r0, [pc, #40]	@ (80005cc <MX_GPIO_Init+0xac>)
 80005a2:	f000 ffe3 	bl	800156c <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 80005a6:	2304      	movs	r3, #4
 80005a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005aa:	2300      	movs	r3, #0
 80005ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005ae:	2301      	movs	r3, #1
 80005b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80005b2:	f107 0310 	add.w	r3, r7, #16
 80005b6:	4619      	mov	r1, r3
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <MX_GPIO_Init+0xb0>)
 80005ba:	f000 ffd7 	bl	800156c <HAL_GPIO_Init>

}
 80005be:	bf00      	nop
 80005c0:	3720      	adds	r7, #32
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40011000 	.word	0x40011000
 80005d0:	40011400 	.word	0x40011400

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 fa3e 	bl	8000a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f80b 	bl	80005f6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f7ff ff9e 	bl	8000520 <MX_GPIO_Init>
  MX_DMA_Init();
 80005e4:	f7ff ff7e 	bl	80004e4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80005e8:	f000 f968 	bl	80008bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Bsp_Init();
 80005ec:	f7ff fe34 	bl	8000258 <Bsp_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    Bsp_Loop();
 80005f0:	f7ff fe3c 	bl	800026c <Bsp_Loop>
 80005f4:	e7fc      	b.n	80005f0 <main+0x1c>

080005f6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b090      	sub	sp, #64	@ 0x40
 80005fa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fc:	f107 0318 	add.w	r3, r7, #24
 8000600:	2228      	movs	r2, #40	@ 0x28
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f002 fd1e 	bl	8003046 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000618:	2301      	movs	r3, #1
 800061a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800061c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000620:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000626:	2301      	movs	r3, #1
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062a:	2302      	movs	r3, #2
 800062c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800062e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000632:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000634:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063a:	f107 0318 	add.w	r3, r7, #24
 800063e:	4618      	mov	r0, r3
 8000640:	f001 f970 	bl	8001924 <HAL_RCC_OscConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x58>
  {
    Error_Handler();
 800064a:	f000 f819 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064e:	230f      	movs	r3, #15
 8000650:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000652:	2302      	movs	r3, #2
 8000654:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800065e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2102      	movs	r1, #2
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fbdd 	bl	8001e28 <HAL_RCC_ClockConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000674:	f000 f804 	bl	8000680 <Error_Handler>
  }
}
 8000678:	bf00      	nop
 800067a:	3740      	adds	r7, #64	@ 0x40
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <Error_Handler+0x8>

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	4a14      	ldr	r2, [pc, #80]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6193      	str	r3, [r2, #24]
 800069e:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	4a0e      	ldr	r2, [pc, #56]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b4:	61d3      	str	r3, [r2, #28]
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006c2:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <HAL_MspInit+0x60>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <HAL_MspInit+0x60>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40010000 	.word	0x40010000

080006f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <NMI_Handler+0x4>

080006f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <HardFault_Handler+0x4>

08000700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <MemManage_Handler+0x4>

08000708 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <BusFault_Handler+0x4>

08000710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <UsageFault_Handler+0x4>

08000718 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr

08000724 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr

0800073c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000740:	f000 f9d0 	bl	8000ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}

08000748 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800074c:	4802      	ldr	r0, [pc, #8]	@ (8000758 <DMA1_Channel4_IRQHandler+0x10>)
 800074e:	f000 fcd1 	bl	80010f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	200000e0 	.word	0x200000e0

0800075c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000760:	4802      	ldr	r0, [pc, #8]	@ (800076c <USART1_IRQHandler+0x10>)
 8000762:	f001 fdef 	bl	8002344 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000098 	.word	0x20000098

08000770 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
 8000780:	e00a      	b.n	8000798 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000782:	f3af 8000 	nop.w
 8000786:	4601      	mov	r1, r0
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	60ba      	str	r2, [r7, #8]
 800078e:	b2ca      	uxtb	r2, r1
 8000790:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	3301      	adds	r3, #1
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	429a      	cmp	r2, r3
 800079e:	dbf0      	blt.n	8000782 <_read+0x12>
	}

return len;
 80007a0:	687b      	ldr	r3, [r7, #4]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b086      	sub	sp, #24
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
 80007ba:	e009      	b.n	80007d0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	1c5a      	adds	r2, r3, #1
 80007c0:	60ba      	str	r2, [r7, #8]
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff fe7b 	bl	80004c0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	3301      	adds	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
 80007d0:	697a      	ldr	r2, [r7, #20]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	dbf1      	blt.n	80007bc <_write+0x12>
	}
	return len;
 80007d8:	687b      	ldr	r3, [r7, #4]
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}

080007e2 <_close>:

int _close(int file)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b083      	sub	sp, #12
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
	return -1;
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000808:	605a      	str	r2, [r3, #4]
	return 0;
 800080a:	2300      	movs	r3, #0
}
 800080c:	4618      	mov	r0, r3
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <_isatty>:

int _isatty(int file)
{
 8000816:	b480      	push	{r7}
 8000818:	b083      	sub	sp, #12
 800081a:	af00      	add	r7, sp, #0
 800081c:	6078      	str	r0, [r7, #4]
	return 1;
 800081e:	2301      	movs	r3, #1
}
 8000820:	4618      	mov	r0, r3
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	bc80      	pop	{r7}
 8000828:	4770      	bx	lr

0800082a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800082a:	b480      	push	{r7}
 800082c:	b085      	sub	sp, #20
 800082e:	af00      	add	r7, sp, #0
 8000830:	60f8      	str	r0, [r7, #12]
 8000832:	60b9      	str	r1, [r7, #8]
 8000834:	607a      	str	r2, [r7, #4]
	return 0;
 8000836:	2300      	movs	r3, #0
}
 8000838:	4618      	mov	r0, r3
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
	...

08000844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b086      	sub	sp, #24
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800084c:	4a14      	ldr	r2, [pc, #80]	@ (80008a0 <_sbrk+0x5c>)
 800084e:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <_sbrk+0x60>)
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000858:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <_sbrk+0x64>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d102      	bne.n	8000866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000860:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <_sbrk+0x64>)
 8000862:	4a12      	ldr	r2, [pc, #72]	@ (80008ac <_sbrk+0x68>)
 8000864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000866:	4b10      	ldr	r3, [pc, #64]	@ (80008a8 <_sbrk+0x64>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4413      	add	r3, r2
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	429a      	cmp	r2, r3
 8000872:	d207      	bcs.n	8000884 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000874:	f002 fc36 	bl	80030e4 <__errno>
 8000878:	4603      	mov	r3, r0
 800087a:	220c      	movs	r2, #12
 800087c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800087e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000882:	e009      	b.n	8000898 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <_sbrk+0x64>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800088a:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <_sbrk+0x64>)
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4413      	add	r3, r2
 8000892:	4a05      	ldr	r2, [pc, #20]	@ (80008a8 <_sbrk+0x64>)
 8000894:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000896:	68fb      	ldr	r3, [r7, #12]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	2000c000 	.word	0x2000c000
 80008a4:	00000400 	.word	0x00000400
 80008a8:	20000094 	.word	0x20000094
 80008ac:	20000278 	.word	0x20000278

080008b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr

080008bc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008c2:	4a12      	ldr	r2, [pc, #72]	@ (800090c <MX_USART1_UART_Init+0x50>)
 80008c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008c6:	4b10      	ldr	r3, [pc, #64]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008da:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e0:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008e2:	220c      	movs	r2, #12
 80008e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f2:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_USART1_UART_Init+0x4c>)
 80008f4:	f001 fc26 	bl	8002144 <HAL_UART_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008fe:	f7ff febf 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000098 	.word	0x20000098
 800090c:	40013800 	.word	0x40013800

08000910 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b088      	sub	sp, #32
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	f107 0310 	add.w	r3, r7, #16
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a33      	ldr	r2, [pc, #204]	@ (80009f8 <HAL_UART_MspInit+0xe8>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d15f      	bne.n	80009f0 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000930:	4b32      	ldr	r3, [pc, #200]	@ (80009fc <HAL_UART_MspInit+0xec>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	4a31      	ldr	r2, [pc, #196]	@ (80009fc <HAL_UART_MspInit+0xec>)
 8000936:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800093a:	6193      	str	r3, [r2, #24]
 800093c:	4b2f      	ldr	r3, [pc, #188]	@ (80009fc <HAL_UART_MspInit+0xec>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000948:	4b2c      	ldr	r3, [pc, #176]	@ (80009fc <HAL_UART_MspInit+0xec>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	4a2b      	ldr	r2, [pc, #172]	@ (80009fc <HAL_UART_MspInit+0xec>)
 800094e:	f043 0304 	orr.w	r3, r3, #4
 8000952:	6193      	str	r3, [r2, #24]
 8000954:	4b29      	ldr	r3, [pc, #164]	@ (80009fc <HAL_UART_MspInit+0xec>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	f003 0304 	and.w	r3, r3, #4
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000960:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000964:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000966:	2302      	movs	r3, #2
 8000968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096e:	f107 0310 	add.w	r3, r7, #16
 8000972:	4619      	mov	r1, r3
 8000974:	4822      	ldr	r0, [pc, #136]	@ (8000a00 <HAL_UART_MspInit+0xf0>)
 8000976:	f000 fdf9 	bl	800156c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800097a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800097e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000988:	f107 0310 	add.w	r3, r7, #16
 800098c:	4619      	mov	r1, r3
 800098e:	481c      	ldr	r0, [pc, #112]	@ (8000a00 <HAL_UART_MspInit+0xf0>)
 8000990:	f000 fdec 	bl	800156c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000994:	4b1b      	ldr	r3, [pc, #108]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 8000996:	4a1c      	ldr	r2, [pc, #112]	@ (8000a08 <HAL_UART_MspInit+0xf8>)
 8000998:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800099a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 800099c:	2210      	movs	r2, #16
 800099e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a0:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009a6:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009a8:	2280      	movs	r2, #128	@ 0x80
 80009aa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009ac:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009b2:	4b14      	ldr	r3, [pc, #80]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009be:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80009c4:	480f      	ldr	r0, [pc, #60]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009c6:	f000 f9db 	bl	8000d80 <HAL_DMA_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80009d0:	f7ff fe56 	bl	8000680 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a0b      	ldr	r2, [pc, #44]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80009da:	4a0a      	ldr	r2, [pc, #40]	@ (8000a04 <HAL_UART_MspInit+0xf4>)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2025      	movs	r0, #37	@ 0x25
 80009e6:	f000 f994 	bl	8000d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009ea:	2025      	movs	r0, #37	@ 0x25
 80009ec:	f000 f9ad 	bl	8000d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009f0:	bf00      	nop
 80009f2:	3720      	adds	r7, #32
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40013800 	.word	0x40013800
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40010800 	.word	0x40010800
 8000a04:	200000e0 	.word	0x200000e0
 8000a08:	40020044 	.word	0x40020044

08000a0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a0c:	480c      	ldr	r0, [pc, #48]	@ (8000a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a0e:	490d      	ldr	r1, [pc, #52]	@ (8000a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a10:	4a0d      	ldr	r2, [pc, #52]	@ (8000a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a14:	e002      	b.n	8000a1c <LoopCopyDataInit>

08000a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a1a:	3304      	adds	r3, #4

08000a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a20:	d3f9      	bcc.n	8000a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a22:	4a0a      	ldr	r2, [pc, #40]	@ (8000a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a24:	4c0a      	ldr	r4, [pc, #40]	@ (8000a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a28:	e001      	b.n	8000a2e <LoopFillZerobss>

08000a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a2c:	3204      	adds	r2, #4

08000a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a30:	d3fb      	bcc.n	8000a2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a32:	f7ff ff3d 	bl	80008b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a36:	f002 fb5b 	bl	80030f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a3a:	f7ff fdcb 	bl	80005d4 <main>
  bx lr
 8000a3e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a44:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a48:	08003d14 	.word	0x08003d14
  ldr r2, =_sbss
 8000a4c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a50:	20000274 	.word	0x20000274

08000a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a54:	e7fe      	b.n	8000a54 <ADC1_2_IRQHandler>
	...

08000a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a5c:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_Init+0x28>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <HAL_Init+0x28>)
 8000a62:	f043 0310 	orr.w	r3, r3, #16
 8000a66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f947 	bl	8000cfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a6e:	200f      	movs	r0, #15
 8000a70:	f000 f808 	bl	8000a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a74:	f7ff fe0a 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40022000 	.word	0x40022000

08000a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <HAL_InitTick+0x54>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <HAL_InitTick+0x58>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	4619      	mov	r1, r3
 8000a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 f95f 	bl	8000d66 <HAL_SYSTICK_Config>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e00e      	b.n	8000ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2b0f      	cmp	r3, #15
 8000ab6:	d80a      	bhi.n	8000ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	6879      	ldr	r1, [r7, #4]
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	f000 f927 	bl	8000d12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac4:	4a06      	ldr	r2, [pc, #24]	@ (8000ae0 <HAL_InitTick+0x5c>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aca:	2300      	movs	r3, #0
 8000acc:	e000      	b.n	8000ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	20000004 	.word	0x20000004

08000ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae8:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <HAL_IncTick+0x1c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <HAL_IncTick+0x20>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4413      	add	r3, r2
 8000af4:	4a03      	ldr	r2, [pc, #12]	@ (8000b04 <HAL_IncTick+0x20>)
 8000af6:	6013      	str	r3, [r2, #0]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20000124 	.word	0x20000124

08000b08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b0c:	4b02      	ldr	r3, [pc, #8]	@ (8000b18 <HAL_GetTick+0x10>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	20000124 	.word	0x20000124

08000b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b24:	f7ff fff0 	bl	8000b08 <HAL_GetTick>
 8000b28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b34:	d005      	beq.n	8000b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <HAL_Delay+0x44>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	4413      	add	r3, r2
 8000b40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b42:	bf00      	nop
 8000b44:	f7ff ffe0 	bl	8000b08 <HAL_GetTick>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d8f7      	bhi.n	8000b44 <HAL_Delay+0x28>
  {
  }
}
 8000b54:	bf00      	nop
 8000b56:	bf00      	nop
 8000b58:	3710      	adds	r7, #16
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000008 	.word	0x20000008

08000b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f003 0307 	and.w	r3, r3, #7
 8000b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b80:	4013      	ands	r3, r2
 8000b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b96:	4a04      	ldr	r2, [pc, #16]	@ (8000ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	60d3      	str	r3, [r2, #12]
}
 8000b9c:	bf00      	nop
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb0:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	0a1b      	lsrs	r3, r3, #8
 8000bb6:	f003 0307 	and.w	r3, r3, #7
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db0b      	blt.n	8000bf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	f003 021f 	and.w	r2, r3, #31
 8000be0:	4906      	ldr	r1, [pc, #24]	@ (8000bfc <__NVIC_EnableIRQ+0x34>)
 8000be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be6:	095b      	lsrs	r3, r3, #5
 8000be8:	2001      	movs	r0, #1
 8000bea:	fa00 f202 	lsl.w	r2, r0, r2
 8000bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr
 8000bfc:	e000e100 	.word	0xe000e100

08000c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db0a      	blt.n	8000c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <__NVIC_SetPriority+0x4c>)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	0112      	lsls	r2, r2, #4
 8000c20:	b2d2      	uxtb	r2, r2
 8000c22:	440b      	add	r3, r1
 8000c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c28:	e00a      	b.n	8000c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4908      	ldr	r1, [pc, #32]	@ (8000c50 <__NVIC_SetPriority+0x50>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	3b04      	subs	r3, #4
 8000c38:	0112      	lsls	r2, r2, #4
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	440b      	add	r3, r1
 8000c3e:	761a      	strb	r2, [r3, #24]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000e100 	.word	0xe000e100
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b089      	sub	sp, #36	@ 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	f1c3 0307 	rsb	r3, r3, #7
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	bf28      	it	cs
 8000c72:	2304      	movcs	r3, #4
 8000c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	2b06      	cmp	r3, #6
 8000c7c:	d902      	bls.n	8000c84 <NVIC_EncodePriority+0x30>
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3b03      	subs	r3, #3
 8000c82:	e000      	b.n	8000c86 <NVIC_EncodePriority+0x32>
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43da      	mvns	r2, r3
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	401a      	ands	r2, r3
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	43d9      	mvns	r1, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cac:	4313      	orrs	r3, r2
         );
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3724      	adds	r7, #36	@ 0x24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr

08000cb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cc8:	d301      	bcc.n	8000cce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e00f      	b.n	8000cee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <SysTick_Config+0x40>)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cd6:	210f      	movs	r1, #15
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cdc:	f7ff ff90 	bl	8000c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce0:	4b05      	ldr	r3, [pc, #20]	@ (8000cf8 <SysTick_Config+0x40>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce6:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <SysTick_Config+0x40>)
 8000ce8:	2207      	movs	r2, #7
 8000cea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	e000e010 	.word	0xe000e010

08000cfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff ff2d 	bl	8000b64 <__NVIC_SetPriorityGrouping>
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b086      	sub	sp, #24
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	4603      	mov	r3, r0
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	607a      	str	r2, [r7, #4]
 8000d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d24:	f7ff ff42 	bl	8000bac <__NVIC_GetPriorityGrouping>
 8000d28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	68b9      	ldr	r1, [r7, #8]
 8000d2e:	6978      	ldr	r0, [r7, #20]
 8000d30:	f7ff ff90 	bl	8000c54 <NVIC_EncodePriority>
 8000d34:	4602      	mov	r2, r0
 8000d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff5f 	bl	8000c00 <__NVIC_SetPriority>
}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	4603      	mov	r3, r0
 8000d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff35 	bl	8000bc8 <__NVIC_EnableIRQ>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffa2 	bl	8000cb8 <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d101      	bne.n	8000d96 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e059      	b.n	8000e4a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000e54 <HAL_DMA_Init+0xd4>)
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d80f      	bhi.n	8000dc2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e58 <HAL_DMA_Init+0xd8>)
 8000daa:	4413      	add	r3, r2
 8000dac:	4a2b      	ldr	r2, [pc, #172]	@ (8000e5c <HAL_DMA_Init+0xdc>)
 8000dae:	fba2 2303 	umull	r2, r3, r2, r3
 8000db2:	091b      	lsrs	r3, r3, #4
 8000db4:	009a      	lsls	r2, r3, #2
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a28      	ldr	r2, [pc, #160]	@ (8000e60 <HAL_DMA_Init+0xe0>)
 8000dbe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dc0:	e00e      	b.n	8000de0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4b26      	ldr	r3, [pc, #152]	@ (8000e64 <HAL_DMA_Init+0xe4>)
 8000dca:	4413      	add	r3, r2
 8000dcc:	4a23      	ldr	r2, [pc, #140]	@ (8000e5c <HAL_DMA_Init+0xdc>)
 8000dce:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd2:	091b      	lsrs	r3, r3, #4
 8000dd4:	009a      	lsls	r2, r3, #2
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4a22      	ldr	r2, [pc, #136]	@ (8000e68 <HAL_DMA_Init+0xe8>)
 8000dde:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2202      	movs	r2, #2
 8000de4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000df6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000dfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	695b      	ldr	r3, [r3, #20]
 8000e16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	40020407 	.word	0x40020407
 8000e58:	bffdfff8 	.word	0xbffdfff8
 8000e5c:	cccccccd 	.word	0xcccccccd
 8000e60:	40020000 	.word	0x40020000
 8000e64:	bffdfbf8 	.word	0xbffdfbf8
 8000e68:	40020400 	.word	0x40020400

08000e6c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d008      	beq.n	8000e96 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2204      	movs	r2, #4
 8000e88:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e020      	b.n	8000ed8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 020e 	bic.w	r2, r2, #14
 8000ea4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f022 0201 	bic.w	r2, r2, #1
 8000eb4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
	...

08000ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000eec:	2300      	movs	r3, #0
 8000eee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d005      	beq.n	8000f08 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2204      	movs	r2, #4
 8000f00:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	73fb      	strb	r3, [r7, #15]
 8000f06:	e0d6      	b.n	80010b6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f022 020e 	bic.w	r2, r2, #14
 8000f16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f022 0201 	bic.w	r2, r2, #1
 8000f26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4b64      	ldr	r3, [pc, #400]	@ (80010c0 <HAL_DMA_Abort_IT+0x1dc>)
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d958      	bls.n	8000fe6 <HAL_DMA_Abort_IT+0x102>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a62      	ldr	r2, [pc, #392]	@ (80010c4 <HAL_DMA_Abort_IT+0x1e0>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d04f      	beq.n	8000fde <HAL_DMA_Abort_IT+0xfa>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a61      	ldr	r2, [pc, #388]	@ (80010c8 <HAL_DMA_Abort_IT+0x1e4>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d048      	beq.n	8000fda <HAL_DMA_Abort_IT+0xf6>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a5f      	ldr	r2, [pc, #380]	@ (80010cc <HAL_DMA_Abort_IT+0x1e8>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d040      	beq.n	8000fd4 <HAL_DMA_Abort_IT+0xf0>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a5e      	ldr	r2, [pc, #376]	@ (80010d0 <HAL_DMA_Abort_IT+0x1ec>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d038      	beq.n	8000fce <HAL_DMA_Abort_IT+0xea>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a5c      	ldr	r2, [pc, #368]	@ (80010d4 <HAL_DMA_Abort_IT+0x1f0>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d030      	beq.n	8000fc8 <HAL_DMA_Abort_IT+0xe4>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a5b      	ldr	r2, [pc, #364]	@ (80010d8 <HAL_DMA_Abort_IT+0x1f4>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d028      	beq.n	8000fc2 <HAL_DMA_Abort_IT+0xde>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a52      	ldr	r2, [pc, #328]	@ (80010c0 <HAL_DMA_Abort_IT+0x1dc>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d020      	beq.n	8000fbc <HAL_DMA_Abort_IT+0xd8>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a57      	ldr	r2, [pc, #348]	@ (80010dc <HAL_DMA_Abort_IT+0x1f8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d019      	beq.n	8000fb8 <HAL_DMA_Abort_IT+0xd4>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a55      	ldr	r2, [pc, #340]	@ (80010e0 <HAL_DMA_Abort_IT+0x1fc>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d012      	beq.n	8000fb4 <HAL_DMA_Abort_IT+0xd0>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a54      	ldr	r2, [pc, #336]	@ (80010e4 <HAL_DMA_Abort_IT+0x200>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00a      	beq.n	8000fae <HAL_DMA_Abort_IT+0xca>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a52      	ldr	r2, [pc, #328]	@ (80010e8 <HAL_DMA_Abort_IT+0x204>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d102      	bne.n	8000fa8 <HAL_DMA_Abort_IT+0xc4>
 8000fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa6:	e01b      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fa8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fac:	e018      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fb2:	e015      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fb4:	2310      	movs	r3, #16
 8000fb6:	e013      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e011      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fc0:	e00e      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fc2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000fc6:	e00b      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fcc:	e008      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd2:	e005      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fd8:	e002      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fda:	2310      	movs	r3, #16
 8000fdc:	e000      	b.n	8000fe0 <HAL_DMA_Abort_IT+0xfc>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	4a42      	ldr	r2, [pc, #264]	@ (80010ec <HAL_DMA_Abort_IT+0x208>)
 8000fe2:	6053      	str	r3, [r2, #4]
 8000fe4:	e057      	b.n	8001096 <HAL_DMA_Abort_IT+0x1b2>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a36      	ldr	r2, [pc, #216]	@ (80010c4 <HAL_DMA_Abort_IT+0x1e0>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d04f      	beq.n	8001090 <HAL_DMA_Abort_IT+0x1ac>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a34      	ldr	r2, [pc, #208]	@ (80010c8 <HAL_DMA_Abort_IT+0x1e4>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d048      	beq.n	800108c <HAL_DMA_Abort_IT+0x1a8>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <HAL_DMA_Abort_IT+0x1e8>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d040      	beq.n	8001086 <HAL_DMA_Abort_IT+0x1a2>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a31      	ldr	r2, [pc, #196]	@ (80010d0 <HAL_DMA_Abort_IT+0x1ec>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d038      	beq.n	8001080 <HAL_DMA_Abort_IT+0x19c>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a30      	ldr	r2, [pc, #192]	@ (80010d4 <HAL_DMA_Abort_IT+0x1f0>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d030      	beq.n	800107a <HAL_DMA_Abort_IT+0x196>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a2e      	ldr	r2, [pc, #184]	@ (80010d8 <HAL_DMA_Abort_IT+0x1f4>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d028      	beq.n	8001074 <HAL_DMA_Abort_IT+0x190>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a26      	ldr	r2, [pc, #152]	@ (80010c0 <HAL_DMA_Abort_IT+0x1dc>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d020      	beq.n	800106e <HAL_DMA_Abort_IT+0x18a>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a2a      	ldr	r2, [pc, #168]	@ (80010dc <HAL_DMA_Abort_IT+0x1f8>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d019      	beq.n	800106a <HAL_DMA_Abort_IT+0x186>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a29      	ldr	r2, [pc, #164]	@ (80010e0 <HAL_DMA_Abort_IT+0x1fc>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d012      	beq.n	8001066 <HAL_DMA_Abort_IT+0x182>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a27      	ldr	r2, [pc, #156]	@ (80010e4 <HAL_DMA_Abort_IT+0x200>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d00a      	beq.n	8001060 <HAL_DMA_Abort_IT+0x17c>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a26      	ldr	r2, [pc, #152]	@ (80010e8 <HAL_DMA_Abort_IT+0x204>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d102      	bne.n	800105a <HAL_DMA_Abort_IT+0x176>
 8001054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001058:	e01b      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 800105a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800105e:	e018      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001064:	e015      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001066:	2310      	movs	r3, #16
 8001068:	e013      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 800106a:	2301      	movs	r3, #1
 800106c:	e011      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 800106e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001072:	e00e      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001074:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001078:	e00b      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 800107a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800107e:	e008      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001080:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001084:	e005      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001086:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800108a:	e002      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 800108c:	2310      	movs	r3, #16
 800108e:	e000      	b.n	8001092 <HAL_DMA_Abort_IT+0x1ae>
 8001090:	2301      	movs	r3, #1
 8001092:	4a17      	ldr	r2, [pc, #92]	@ (80010f0 <HAL_DMA_Abort_IT+0x20c>)
 8001094:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2201      	movs	r2, #1
 800109a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	4798      	blx	r3
    } 
  }
  return status;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40020080 	.word	0x40020080
 80010c4:	40020008 	.word	0x40020008
 80010c8:	4002001c 	.word	0x4002001c
 80010cc:	40020030 	.word	0x40020030
 80010d0:	40020044 	.word	0x40020044
 80010d4:	40020058 	.word	0x40020058
 80010d8:	4002006c 	.word	0x4002006c
 80010dc:	40020408 	.word	0x40020408
 80010e0:	4002041c 	.word	0x4002041c
 80010e4:	40020430 	.word	0x40020430
 80010e8:	40020444 	.word	0x40020444
 80010ec:	40020400 	.word	0x40020400
 80010f0:	40020000 	.word	0x40020000

080010f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	2204      	movs	r2, #4
 8001112:	409a      	lsls	r2, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4013      	ands	r3, r2
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 80f1 	beq.w	8001300 <HAL_DMA_IRQHandler+0x20c>
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	f003 0304 	and.w	r3, r3, #4
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 80eb 	beq.w	8001300 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	2b00      	cmp	r3, #0
 8001136:	d107      	bne.n	8001148 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f022 0204 	bic.w	r2, r2, #4
 8001146:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	461a      	mov	r2, r3
 800114e:	4b5f      	ldr	r3, [pc, #380]	@ (80012cc <HAL_DMA_IRQHandler+0x1d8>)
 8001150:	429a      	cmp	r2, r3
 8001152:	d958      	bls.n	8001206 <HAL_DMA_IRQHandler+0x112>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a5d      	ldr	r2, [pc, #372]	@ (80012d0 <HAL_DMA_IRQHandler+0x1dc>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d04f      	beq.n	80011fe <HAL_DMA_IRQHandler+0x10a>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a5c      	ldr	r2, [pc, #368]	@ (80012d4 <HAL_DMA_IRQHandler+0x1e0>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d048      	beq.n	80011fa <HAL_DMA_IRQHandler+0x106>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a5a      	ldr	r2, [pc, #360]	@ (80012d8 <HAL_DMA_IRQHandler+0x1e4>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d040      	beq.n	80011f4 <HAL_DMA_IRQHandler+0x100>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a59      	ldr	r2, [pc, #356]	@ (80012dc <HAL_DMA_IRQHandler+0x1e8>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d038      	beq.n	80011ee <HAL_DMA_IRQHandler+0xfa>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a57      	ldr	r2, [pc, #348]	@ (80012e0 <HAL_DMA_IRQHandler+0x1ec>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d030      	beq.n	80011e8 <HAL_DMA_IRQHandler+0xf4>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a56      	ldr	r2, [pc, #344]	@ (80012e4 <HAL_DMA_IRQHandler+0x1f0>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d028      	beq.n	80011e2 <HAL_DMA_IRQHandler+0xee>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a4d      	ldr	r2, [pc, #308]	@ (80012cc <HAL_DMA_IRQHandler+0x1d8>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d020      	beq.n	80011dc <HAL_DMA_IRQHandler+0xe8>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a52      	ldr	r2, [pc, #328]	@ (80012e8 <HAL_DMA_IRQHandler+0x1f4>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d019      	beq.n	80011d8 <HAL_DMA_IRQHandler+0xe4>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a50      	ldr	r2, [pc, #320]	@ (80012ec <HAL_DMA_IRQHandler+0x1f8>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d012      	beq.n	80011d4 <HAL_DMA_IRQHandler+0xe0>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a4f      	ldr	r2, [pc, #316]	@ (80012f0 <HAL_DMA_IRQHandler+0x1fc>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d00a      	beq.n	80011ce <HAL_DMA_IRQHandler+0xda>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a4d      	ldr	r2, [pc, #308]	@ (80012f4 <HAL_DMA_IRQHandler+0x200>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d102      	bne.n	80011c8 <HAL_DMA_IRQHandler+0xd4>
 80011c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011c6:	e01b      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80011cc:	e018      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011d2:	e015      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011d4:	2340      	movs	r3, #64	@ 0x40
 80011d6:	e013      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011d8:	2304      	movs	r3, #4
 80011da:	e011      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011dc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80011e0:	e00e      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011e6:	e00b      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011e8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80011ec:	e008      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011f2:	e005      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011f8:	e002      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011fa:	2340      	movs	r3, #64	@ 0x40
 80011fc:	e000      	b.n	8001200 <HAL_DMA_IRQHandler+0x10c>
 80011fe:	2304      	movs	r3, #4
 8001200:	4a3d      	ldr	r2, [pc, #244]	@ (80012f8 <HAL_DMA_IRQHandler+0x204>)
 8001202:	6053      	str	r3, [r2, #4]
 8001204:	e057      	b.n	80012b6 <HAL_DMA_IRQHandler+0x1c2>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a31      	ldr	r2, [pc, #196]	@ (80012d0 <HAL_DMA_IRQHandler+0x1dc>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d04f      	beq.n	80012b0 <HAL_DMA_IRQHandler+0x1bc>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a2f      	ldr	r2, [pc, #188]	@ (80012d4 <HAL_DMA_IRQHandler+0x1e0>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d048      	beq.n	80012ac <HAL_DMA_IRQHandler+0x1b8>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a2e      	ldr	r2, [pc, #184]	@ (80012d8 <HAL_DMA_IRQHandler+0x1e4>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d040      	beq.n	80012a6 <HAL_DMA_IRQHandler+0x1b2>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a2c      	ldr	r2, [pc, #176]	@ (80012dc <HAL_DMA_IRQHandler+0x1e8>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d038      	beq.n	80012a0 <HAL_DMA_IRQHandler+0x1ac>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a2b      	ldr	r2, [pc, #172]	@ (80012e0 <HAL_DMA_IRQHandler+0x1ec>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d030      	beq.n	800129a <HAL_DMA_IRQHandler+0x1a6>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a29      	ldr	r2, [pc, #164]	@ (80012e4 <HAL_DMA_IRQHandler+0x1f0>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d028      	beq.n	8001294 <HAL_DMA_IRQHandler+0x1a0>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a21      	ldr	r2, [pc, #132]	@ (80012cc <HAL_DMA_IRQHandler+0x1d8>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d020      	beq.n	800128e <HAL_DMA_IRQHandler+0x19a>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a25      	ldr	r2, [pc, #148]	@ (80012e8 <HAL_DMA_IRQHandler+0x1f4>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_DMA_IRQHandler+0x196>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <HAL_DMA_IRQHandler+0x1f8>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d012      	beq.n	8001286 <HAL_DMA_IRQHandler+0x192>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a22      	ldr	r2, [pc, #136]	@ (80012f0 <HAL_DMA_IRQHandler+0x1fc>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d00a      	beq.n	8001280 <HAL_DMA_IRQHandler+0x18c>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a21      	ldr	r2, [pc, #132]	@ (80012f4 <HAL_DMA_IRQHandler+0x200>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d102      	bne.n	800127a <HAL_DMA_IRQHandler+0x186>
 8001274:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001278:	e01b      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 800127a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800127e:	e018      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 8001280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001284:	e015      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 8001286:	2340      	movs	r3, #64	@ 0x40
 8001288:	e013      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 800128a:	2304      	movs	r3, #4
 800128c:	e011      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 800128e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001292:	e00e      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 8001294:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001298:	e00b      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 800129a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800129e:	e008      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 80012a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012a4:	e005      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 80012a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012aa:	e002      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 80012ac:	2340      	movs	r3, #64	@ 0x40
 80012ae:	e000      	b.n	80012b2 <HAL_DMA_IRQHandler+0x1be>
 80012b0:	2304      	movs	r3, #4
 80012b2:	4a12      	ldr	r2, [pc, #72]	@ (80012fc <HAL_DMA_IRQHandler+0x208>)
 80012b4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 8136 	beq.w	800152c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80012c8:	e130      	b.n	800152c <HAL_DMA_IRQHandler+0x438>
 80012ca:	bf00      	nop
 80012cc:	40020080 	.word	0x40020080
 80012d0:	40020008 	.word	0x40020008
 80012d4:	4002001c 	.word	0x4002001c
 80012d8:	40020030 	.word	0x40020030
 80012dc:	40020044 	.word	0x40020044
 80012e0:	40020058 	.word	0x40020058
 80012e4:	4002006c 	.word	0x4002006c
 80012e8:	40020408 	.word	0x40020408
 80012ec:	4002041c 	.word	0x4002041c
 80012f0:	40020430 	.word	0x40020430
 80012f4:	40020444 	.word	0x40020444
 80012f8:	40020400 	.word	0x40020400
 80012fc:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	2202      	movs	r2, #2
 8001306:	409a      	lsls	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4013      	ands	r3, r2
 800130c:	2b00      	cmp	r3, #0
 800130e:	f000 80dd 	beq.w	80014cc <HAL_DMA_IRQHandler+0x3d8>
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	f000 80d7 	beq.w	80014cc <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0320 	and.w	r3, r3, #32
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10b      	bne.n	8001344 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 020a 	bic.w	r2, r2, #10
 800133a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2201      	movs	r2, #1
 8001340:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	4b7b      	ldr	r3, [pc, #492]	@ (8001538 <HAL_DMA_IRQHandler+0x444>)
 800134c:	429a      	cmp	r2, r3
 800134e:	d958      	bls.n	8001402 <HAL_DMA_IRQHandler+0x30e>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a79      	ldr	r2, [pc, #484]	@ (800153c <HAL_DMA_IRQHandler+0x448>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d04f      	beq.n	80013fa <HAL_DMA_IRQHandler+0x306>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a78      	ldr	r2, [pc, #480]	@ (8001540 <HAL_DMA_IRQHandler+0x44c>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d048      	beq.n	80013f6 <HAL_DMA_IRQHandler+0x302>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a76      	ldr	r2, [pc, #472]	@ (8001544 <HAL_DMA_IRQHandler+0x450>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d040      	beq.n	80013f0 <HAL_DMA_IRQHandler+0x2fc>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a75      	ldr	r2, [pc, #468]	@ (8001548 <HAL_DMA_IRQHandler+0x454>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d038      	beq.n	80013ea <HAL_DMA_IRQHandler+0x2f6>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a73      	ldr	r2, [pc, #460]	@ (800154c <HAL_DMA_IRQHandler+0x458>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d030      	beq.n	80013e4 <HAL_DMA_IRQHandler+0x2f0>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a72      	ldr	r2, [pc, #456]	@ (8001550 <HAL_DMA_IRQHandler+0x45c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d028      	beq.n	80013de <HAL_DMA_IRQHandler+0x2ea>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a69      	ldr	r2, [pc, #420]	@ (8001538 <HAL_DMA_IRQHandler+0x444>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d020      	beq.n	80013d8 <HAL_DMA_IRQHandler+0x2e4>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a6e      	ldr	r2, [pc, #440]	@ (8001554 <HAL_DMA_IRQHandler+0x460>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d019      	beq.n	80013d4 <HAL_DMA_IRQHandler+0x2e0>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a6c      	ldr	r2, [pc, #432]	@ (8001558 <HAL_DMA_IRQHandler+0x464>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d012      	beq.n	80013d0 <HAL_DMA_IRQHandler+0x2dc>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a6b      	ldr	r2, [pc, #428]	@ (800155c <HAL_DMA_IRQHandler+0x468>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d00a      	beq.n	80013ca <HAL_DMA_IRQHandler+0x2d6>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a69      	ldr	r2, [pc, #420]	@ (8001560 <HAL_DMA_IRQHandler+0x46c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d102      	bne.n	80013c4 <HAL_DMA_IRQHandler+0x2d0>
 80013be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013c2:	e01b      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013c8:	e018      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ce:	e015      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013d0:	2320      	movs	r3, #32
 80013d2:	e013      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013d4:	2302      	movs	r3, #2
 80013d6:	e011      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80013dc:	e00e      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013de:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80013e2:	e00b      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013e8:	e008      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013ee:	e005      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013f4:	e002      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013f6:	2320      	movs	r3, #32
 80013f8:	e000      	b.n	80013fc <HAL_DMA_IRQHandler+0x308>
 80013fa:	2302      	movs	r3, #2
 80013fc:	4a59      	ldr	r2, [pc, #356]	@ (8001564 <HAL_DMA_IRQHandler+0x470>)
 80013fe:	6053      	str	r3, [r2, #4]
 8001400:	e057      	b.n	80014b2 <HAL_DMA_IRQHandler+0x3be>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a4d      	ldr	r2, [pc, #308]	@ (800153c <HAL_DMA_IRQHandler+0x448>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d04f      	beq.n	80014ac <HAL_DMA_IRQHandler+0x3b8>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a4b      	ldr	r2, [pc, #300]	@ (8001540 <HAL_DMA_IRQHandler+0x44c>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d048      	beq.n	80014a8 <HAL_DMA_IRQHandler+0x3b4>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a4a      	ldr	r2, [pc, #296]	@ (8001544 <HAL_DMA_IRQHandler+0x450>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d040      	beq.n	80014a2 <HAL_DMA_IRQHandler+0x3ae>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a48      	ldr	r2, [pc, #288]	@ (8001548 <HAL_DMA_IRQHandler+0x454>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d038      	beq.n	800149c <HAL_DMA_IRQHandler+0x3a8>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a47      	ldr	r2, [pc, #284]	@ (800154c <HAL_DMA_IRQHandler+0x458>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d030      	beq.n	8001496 <HAL_DMA_IRQHandler+0x3a2>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a45      	ldr	r2, [pc, #276]	@ (8001550 <HAL_DMA_IRQHandler+0x45c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d028      	beq.n	8001490 <HAL_DMA_IRQHandler+0x39c>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a3d      	ldr	r2, [pc, #244]	@ (8001538 <HAL_DMA_IRQHandler+0x444>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d020      	beq.n	800148a <HAL_DMA_IRQHandler+0x396>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a41      	ldr	r2, [pc, #260]	@ (8001554 <HAL_DMA_IRQHandler+0x460>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d019      	beq.n	8001486 <HAL_DMA_IRQHandler+0x392>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a40      	ldr	r2, [pc, #256]	@ (8001558 <HAL_DMA_IRQHandler+0x464>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d012      	beq.n	8001482 <HAL_DMA_IRQHandler+0x38e>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a3e      	ldr	r2, [pc, #248]	@ (800155c <HAL_DMA_IRQHandler+0x468>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d00a      	beq.n	800147c <HAL_DMA_IRQHandler+0x388>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a3d      	ldr	r2, [pc, #244]	@ (8001560 <HAL_DMA_IRQHandler+0x46c>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d102      	bne.n	8001476 <HAL_DMA_IRQHandler+0x382>
 8001470:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001474:	e01b      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 8001476:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800147a:	e018      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 800147c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001480:	e015      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 8001482:	2320      	movs	r3, #32
 8001484:	e013      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 8001486:	2302      	movs	r3, #2
 8001488:	e011      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 800148a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800148e:	e00e      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 8001490:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001494:	e00b      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 8001496:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800149a:	e008      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 800149c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014a0:	e005      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 80014a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014a6:	e002      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 80014a8:	2320      	movs	r3, #32
 80014aa:	e000      	b.n	80014ae <HAL_DMA_IRQHandler+0x3ba>
 80014ac:	2302      	movs	r3, #2
 80014ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001568 <HAL_DMA_IRQHandler+0x474>)
 80014b0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d034      	beq.n	800152c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80014ca:	e02f      	b.n	800152c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d0:	2208      	movs	r2, #8
 80014d2:	409a      	lsls	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4013      	ands	r3, r2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d028      	beq.n	800152e <HAL_DMA_IRQHandler+0x43a>
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d023      	beq.n	800152e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 020e 	bic.w	r2, r2, #14
 80014f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014fe:	2101      	movs	r1, #1
 8001500:	fa01 f202 	lsl.w	r2, r1, r2
 8001504:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2201      	movs	r2, #1
 800150a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001520:	2b00      	cmp	r3, #0
 8001522:	d004      	beq.n	800152e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	4798      	blx	r3
    }
  }
  return;
 800152c:	bf00      	nop
 800152e:	bf00      	nop
}
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40020080 	.word	0x40020080
 800153c:	40020008 	.word	0x40020008
 8001540:	4002001c 	.word	0x4002001c
 8001544:	40020030 	.word	0x40020030
 8001548:	40020044 	.word	0x40020044
 800154c:	40020058 	.word	0x40020058
 8001550:	4002006c 	.word	0x4002006c
 8001554:	40020408 	.word	0x40020408
 8001558:	4002041c 	.word	0x4002041c
 800155c:	40020430 	.word	0x40020430
 8001560:	40020444 	.word	0x40020444
 8001564:	40020400 	.word	0x40020400
 8001568:	40020000 	.word	0x40020000

0800156c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800156c:	b480      	push	{r7}
 800156e:	b08b      	sub	sp, #44	@ 0x2c
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001576:	2300      	movs	r3, #0
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800157a:	2300      	movs	r3, #0
 800157c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800157e:	e179      	b.n	8001874 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001580:	2201      	movs	r2, #1
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	69fa      	ldr	r2, [r7, #28]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	429a      	cmp	r2, r3
 800159a:	f040 8168 	bne.w	800186e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	4a96      	ldr	r2, [pc, #600]	@ (80017fc <HAL_GPIO_Init+0x290>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d05e      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
 80015a8:	4a94      	ldr	r2, [pc, #592]	@ (80017fc <HAL_GPIO_Init+0x290>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d875      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015ae:	4a94      	ldr	r2, [pc, #592]	@ (8001800 <HAL_GPIO_Init+0x294>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d058      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
 80015b4:	4a92      	ldr	r2, [pc, #584]	@ (8001800 <HAL_GPIO_Init+0x294>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d86f      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015ba:	4a92      	ldr	r2, [pc, #584]	@ (8001804 <HAL_GPIO_Init+0x298>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d052      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
 80015c0:	4a90      	ldr	r2, [pc, #576]	@ (8001804 <HAL_GPIO_Init+0x298>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d869      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015c6:	4a90      	ldr	r2, [pc, #576]	@ (8001808 <HAL_GPIO_Init+0x29c>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d04c      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
 80015cc:	4a8e      	ldr	r2, [pc, #568]	@ (8001808 <HAL_GPIO_Init+0x29c>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d863      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015d2:	4a8e      	ldr	r2, [pc, #568]	@ (800180c <HAL_GPIO_Init+0x2a0>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d046      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
 80015d8:	4a8c      	ldr	r2, [pc, #560]	@ (800180c <HAL_GPIO_Init+0x2a0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d85d      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015de:	2b12      	cmp	r3, #18
 80015e0:	d82a      	bhi.n	8001638 <HAL_GPIO_Init+0xcc>
 80015e2:	2b12      	cmp	r3, #18
 80015e4:	d859      	bhi.n	800169a <HAL_GPIO_Init+0x12e>
 80015e6:	a201      	add	r2, pc, #4	@ (adr r2, 80015ec <HAL_GPIO_Init+0x80>)
 80015e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ec:	08001667 	.word	0x08001667
 80015f0:	08001641 	.word	0x08001641
 80015f4:	08001653 	.word	0x08001653
 80015f8:	08001695 	.word	0x08001695
 80015fc:	0800169b 	.word	0x0800169b
 8001600:	0800169b 	.word	0x0800169b
 8001604:	0800169b 	.word	0x0800169b
 8001608:	0800169b 	.word	0x0800169b
 800160c:	0800169b 	.word	0x0800169b
 8001610:	0800169b 	.word	0x0800169b
 8001614:	0800169b 	.word	0x0800169b
 8001618:	0800169b 	.word	0x0800169b
 800161c:	0800169b 	.word	0x0800169b
 8001620:	0800169b 	.word	0x0800169b
 8001624:	0800169b 	.word	0x0800169b
 8001628:	0800169b 	.word	0x0800169b
 800162c:	0800169b 	.word	0x0800169b
 8001630:	08001649 	.word	0x08001649
 8001634:	0800165d 	.word	0x0800165d
 8001638:	4a75      	ldr	r2, [pc, #468]	@ (8001810 <HAL_GPIO_Init+0x2a4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d013      	beq.n	8001666 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800163e:	e02c      	b.n	800169a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	623b      	str	r3, [r7, #32]
          break;
 8001646:	e029      	b.n	800169c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	3304      	adds	r3, #4
 800164e:	623b      	str	r3, [r7, #32]
          break;
 8001650:	e024      	b.n	800169c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	68db      	ldr	r3, [r3, #12]
 8001656:	3308      	adds	r3, #8
 8001658:	623b      	str	r3, [r7, #32]
          break;
 800165a:	e01f      	b.n	800169c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	330c      	adds	r3, #12
 8001662:	623b      	str	r3, [r7, #32]
          break;
 8001664:	e01a      	b.n	800169c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d102      	bne.n	8001674 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800166e:	2304      	movs	r3, #4
 8001670:	623b      	str	r3, [r7, #32]
          break;
 8001672:	e013      	b.n	800169c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d105      	bne.n	8001688 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800167c:	2308      	movs	r3, #8
 800167e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69fa      	ldr	r2, [r7, #28]
 8001684:	611a      	str	r2, [r3, #16]
          break;
 8001686:	e009      	b.n	800169c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001688:	2308      	movs	r3, #8
 800168a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	615a      	str	r2, [r3, #20]
          break;
 8001692:	e003      	b.n	800169c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001694:	2300      	movs	r3, #0
 8001696:	623b      	str	r3, [r7, #32]
          break;
 8001698:	e000      	b.n	800169c <HAL_GPIO_Init+0x130>
          break;
 800169a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	2bff      	cmp	r3, #255	@ 0xff
 80016a0:	d801      	bhi.n	80016a6 <HAL_GPIO_Init+0x13a>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	e001      	b.n	80016aa <HAL_GPIO_Init+0x13e>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3304      	adds	r3, #4
 80016aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	2bff      	cmp	r3, #255	@ 0xff
 80016b0:	d802      	bhi.n	80016b8 <HAL_GPIO_Init+0x14c>
 80016b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	e002      	b.n	80016be <HAL_GPIO_Init+0x152>
 80016b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ba:	3b08      	subs	r3, #8
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	210f      	movs	r1, #15
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	43db      	mvns	r3, r3
 80016ce:	401a      	ands	r2, r3
 80016d0:	6a39      	ldr	r1, [r7, #32]
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	fa01 f303 	lsl.w	r3, r1, r3
 80016d8:	431a      	orrs	r2, r3
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80c1 	beq.w	800186e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016ec:	4b49      	ldr	r3, [pc, #292]	@ (8001814 <HAL_GPIO_Init+0x2a8>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a48      	ldr	r2, [pc, #288]	@ (8001814 <HAL_GPIO_Init+0x2a8>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b46      	ldr	r3, [pc, #280]	@ (8001814 <HAL_GPIO_Init+0x2a8>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001704:	4a44      	ldr	r2, [pc, #272]	@ (8001818 <HAL_GPIO_Init+0x2ac>)
 8001706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001708:	089b      	lsrs	r3, r3, #2
 800170a:	3302      	adds	r3, #2
 800170c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001710:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001714:	f003 0303 	and.w	r3, r3, #3
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	220f      	movs	r2, #15
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	4013      	ands	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a3c      	ldr	r2, [pc, #240]	@ (800181c <HAL_GPIO_Init+0x2b0>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d01f      	beq.n	8001770 <HAL_GPIO_Init+0x204>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a3b      	ldr	r2, [pc, #236]	@ (8001820 <HAL_GPIO_Init+0x2b4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d019      	beq.n	800176c <HAL_GPIO_Init+0x200>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a3a      	ldr	r2, [pc, #232]	@ (8001824 <HAL_GPIO_Init+0x2b8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d013      	beq.n	8001768 <HAL_GPIO_Init+0x1fc>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a39      	ldr	r2, [pc, #228]	@ (8001828 <HAL_GPIO_Init+0x2bc>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d00d      	beq.n	8001764 <HAL_GPIO_Init+0x1f8>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a38      	ldr	r2, [pc, #224]	@ (800182c <HAL_GPIO_Init+0x2c0>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d007      	beq.n	8001760 <HAL_GPIO_Init+0x1f4>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a37      	ldr	r2, [pc, #220]	@ (8001830 <HAL_GPIO_Init+0x2c4>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_GPIO_Init+0x1f0>
 8001758:	2305      	movs	r3, #5
 800175a:	e00a      	b.n	8001772 <HAL_GPIO_Init+0x206>
 800175c:	2306      	movs	r3, #6
 800175e:	e008      	b.n	8001772 <HAL_GPIO_Init+0x206>
 8001760:	2304      	movs	r3, #4
 8001762:	e006      	b.n	8001772 <HAL_GPIO_Init+0x206>
 8001764:	2303      	movs	r3, #3
 8001766:	e004      	b.n	8001772 <HAL_GPIO_Init+0x206>
 8001768:	2302      	movs	r3, #2
 800176a:	e002      	b.n	8001772 <HAL_GPIO_Init+0x206>
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <HAL_GPIO_Init+0x206>
 8001770:	2300      	movs	r3, #0
 8001772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001774:	f002 0203 	and.w	r2, r2, #3
 8001778:	0092      	lsls	r2, r2, #2
 800177a:	4093      	lsls	r3, r2
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	4313      	orrs	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001782:	4925      	ldr	r1, [pc, #148]	@ (8001818 <HAL_GPIO_Init+0x2ac>)
 8001784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001786:	089b      	lsrs	r3, r3, #2
 8001788:	3302      	adds	r3, #2
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d006      	beq.n	80017aa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800179c:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 800179e:	689a      	ldr	r2, [r3, #8]
 80017a0:	4924      	ldr	r1, [pc, #144]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	608b      	str	r3, [r1, #8]
 80017a8:	e006      	b.n	80017b8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017aa:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	4920      	ldr	r1, [pc, #128]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d006      	beq.n	80017d2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	491a      	ldr	r1, [pc, #104]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60cb      	str	r3, [r1, #12]
 80017d0:	e006      	b.n	80017e0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017d4:	68da      	ldr	r2, [r3, #12]
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	43db      	mvns	r3, r3
 80017da:	4916      	ldr	r1, [pc, #88]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017dc:	4013      	ands	r3, r2
 80017de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d025      	beq.n	8001838 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017ec:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	4910      	ldr	r1, [pc, #64]	@ (8001834 <HAL_GPIO_Init+0x2c8>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	604b      	str	r3, [r1, #4]
 80017f8:	e025      	b.n	8001846 <HAL_GPIO_Init+0x2da>
 80017fa:	bf00      	nop
 80017fc:	10320000 	.word	0x10320000
 8001800:	10310000 	.word	0x10310000
 8001804:	10220000 	.word	0x10220000
 8001808:	10210000 	.word	0x10210000
 800180c:	10120000 	.word	0x10120000
 8001810:	10110000 	.word	0x10110000
 8001814:	40021000 	.word	0x40021000
 8001818:	40010000 	.word	0x40010000
 800181c:	40010800 	.word	0x40010800
 8001820:	40010c00 	.word	0x40010c00
 8001824:	40011000 	.word	0x40011000
 8001828:	40011400 	.word	0x40011400
 800182c:	40011800 	.word	0x40011800
 8001830:	40011c00 	.word	0x40011c00
 8001834:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001838:	4b15      	ldr	r3, [pc, #84]	@ (8001890 <HAL_GPIO_Init+0x324>)
 800183a:	685a      	ldr	r2, [r3, #4]
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	43db      	mvns	r3, r3
 8001840:	4913      	ldr	r1, [pc, #76]	@ (8001890 <HAL_GPIO_Init+0x324>)
 8001842:	4013      	ands	r3, r2
 8001844:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d006      	beq.n	8001860 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001852:	4b0f      	ldr	r3, [pc, #60]	@ (8001890 <HAL_GPIO_Init+0x324>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	490e      	ldr	r1, [pc, #56]	@ (8001890 <HAL_GPIO_Init+0x324>)
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	600b      	str	r3, [r1, #0]
 800185e:	e006      	b.n	800186e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001860:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <HAL_GPIO_Init+0x324>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	43db      	mvns	r3, r3
 8001868:	4909      	ldr	r1, [pc, #36]	@ (8001890 <HAL_GPIO_Init+0x324>)
 800186a:	4013      	ands	r3, r2
 800186c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001870:	3301      	adds	r3, #1
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187a:	fa22 f303 	lsr.w	r3, r2, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	f47f ae7e 	bne.w	8001580 <HAL_GPIO_Init+0x14>
  }
}
 8001884:	bf00      	nop
 8001886:	bf00      	nop
 8001888:	372c      	adds	r7, #44	@ 0x2c
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr
 8001890:	40010400 	.word	0x40010400

08001894 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	887b      	ldrh	r3, [r7, #2]
 80018a6:	4013      	ands	r3, r2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018ac:	2301      	movs	r3, #1
 80018ae:	73fb      	strb	r3, [r7, #15]
 80018b0:	e001      	b.n	80018b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018b2:	2300      	movs	r3, #0
 80018b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr

080018c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	807b      	strh	r3, [r7, #2]
 80018ce:	4613      	mov	r3, r2
 80018d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018d2:	787b      	ldrb	r3, [r7, #1]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018d8:	887a      	ldrh	r2, [r7, #2]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018de:	e003      	b.n	80018e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018e0:	887b      	ldrh	r3, [r7, #2]
 80018e2:	041a      	lsls	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	611a      	str	r2, [r3, #16]
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b085      	sub	sp, #20
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	460b      	mov	r3, r1
 80018fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001904:	887a      	ldrh	r2, [r7, #2]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4013      	ands	r3, r2
 800190a:	041a      	lsls	r2, r3, #16
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	43d9      	mvns	r1, r3
 8001910:	887b      	ldrh	r3, [r7, #2]
 8001912:	400b      	ands	r3, r1
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	611a      	str	r2, [r3, #16]
}
 800191a:	bf00      	nop
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e272      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 8087 	beq.w	8001a52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001944:	4b92      	ldr	r3, [pc, #584]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 030c 	and.w	r3, r3, #12
 800194c:	2b04      	cmp	r3, #4
 800194e:	d00c      	beq.n	800196a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001950:	4b8f      	ldr	r3, [pc, #572]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d112      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
 800195c:	4b8c      	ldr	r3, [pc, #560]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001968:	d10b      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196a:	4b89      	ldr	r3, [pc, #548]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d06c      	beq.n	8001a50 <HAL_RCC_OscConfig+0x12c>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d168      	bne.n	8001a50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e24c      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800198a:	d106      	bne.n	800199a <HAL_RCC_OscConfig+0x76>
 800198c:	4b80      	ldr	r3, [pc, #512]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a7f      	ldr	r2, [pc, #508]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	e02e      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0x98>
 80019a2:	4b7b      	ldr	r3, [pc, #492]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a7a      	ldr	r2, [pc, #488]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	4b78      	ldr	r3, [pc, #480]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a77      	ldr	r2, [pc, #476]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e01d      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0xbc>
 80019c6:	4b72      	ldr	r3, [pc, #456]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a71      	ldr	r2, [pc, #452]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b6f      	ldr	r3, [pc, #444]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a6e      	ldr	r2, [pc, #440]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e00b      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019e0:	4b6b      	ldr	r3, [pc, #428]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b68      	ldr	r3, [pc, #416]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a67      	ldr	r2, [pc, #412]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a00:	f7ff f882 	bl	8000b08 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a08:	f7ff f87e 	bl	8000b08 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b64      	cmp	r3, #100	@ 0x64
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e200      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b5d      	ldr	r3, [pc, #372]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0xe4>
 8001a26:	e014      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff f86e 	bl	8000b08 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a30:	f7ff f86a 	bl	8000b08 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b64      	cmp	r3, #100	@ 0x64
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e1ec      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a42:	4b53      	ldr	r3, [pc, #332]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x10c>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d063      	beq.n	8001b26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00b      	beq.n	8001a82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a6a:	4b49      	ldr	r3, [pc, #292]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d11c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
 8001a76:	4b46      	ldr	r3, [pc, #280]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	4b43      	ldr	r3, [pc, #268]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e1c0      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4939      	ldr	r1, [pc, #228]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aae:	e03a      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d020      	beq.n	8001afa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab8:	4b36      	ldr	r3, [pc, #216]	@ (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001abe:	f7ff f823 	bl	8000b08 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff f81f 	bl	8000b08 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e1a1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4927      	ldr	r1, [pc, #156]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	e015      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afa:	4b26      	ldr	r3, [pc, #152]	@ (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7ff f802 	bl	8000b08 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b08:	f7fe fffe 	bl	8000b08 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e180      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d03a      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d019      	beq.n	8001b6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b3a:	4b17      	ldr	r3, [pc, #92]	@ (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b40:	f7fe ffe2 	bl	8000b08 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b48:	f7fe ffde 	bl	8000b08 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e160      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 face 	bl	8002108 <RCC_Delay>
 8001b6c:	e01c      	b.n	8001ba8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7fe ffc8 	bl	8000b08 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b7a:	e00f      	b.n	8001b9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7fe ffc4 	bl	8000b08 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d908      	bls.n	8001b9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e146      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000
 8001b94:	42420000 	.word	0x42420000
 8001b98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b9c:	4b92      	ldr	r3, [pc, #584]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1e9      	bne.n	8001b7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80a6 	beq.w	8001d02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bba:	4b8b      	ldr	r3, [pc, #556]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10d      	bne.n	8001be2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	4b88      	ldr	r3, [pc, #544]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	4a87      	ldr	r2, [pc, #540]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd0:	61d3      	str	r3, [r2, #28]
 8001bd2:	4b85      	ldr	r3, [pc, #532]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bde:	2301      	movs	r3, #1
 8001be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be2:	4b82      	ldr	r3, [pc, #520]	@ (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d118      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bee:	4b7f      	ldr	r3, [pc, #508]	@ (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a7e      	ldr	r2, [pc, #504]	@ (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bfa:	f7fe ff85 	bl	8000b08 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c02:	f7fe ff81 	bl	8000b08 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b64      	cmp	r3, #100	@ 0x64
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e103      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c14:	4b75      	ldr	r3, [pc, #468]	@ (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d106      	bne.n	8001c36 <HAL_RCC_OscConfig+0x312>
 8001c28:	4b6f      	ldr	r3, [pc, #444]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	4a6e      	ldr	r2, [pc, #440]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6213      	str	r3, [r2, #32]
 8001c34:	e02d      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10c      	bne.n	8001c58 <HAL_RCC_OscConfig+0x334>
 8001c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	6a1b      	ldr	r3, [r3, #32]
 8001c42:	4a69      	ldr	r2, [pc, #420]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6213      	str	r3, [r2, #32]
 8001c4a:	4b67      	ldr	r3, [pc, #412]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	4a66      	ldr	r2, [pc, #408]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	f023 0304 	bic.w	r3, r3, #4
 8001c54:	6213      	str	r3, [r2, #32]
 8001c56:	e01c      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	2b05      	cmp	r3, #5
 8001c5e:	d10c      	bne.n	8001c7a <HAL_RCC_OscConfig+0x356>
 8001c60:	4b61      	ldr	r3, [pc, #388]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	4a60      	ldr	r2, [pc, #384]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	6213      	str	r3, [r2, #32]
 8001c6c:	4b5e      	ldr	r3, [pc, #376]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	4a5d      	ldr	r2, [pc, #372]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6213      	str	r3, [r2, #32]
 8001c78:	e00b      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	4a5a      	ldr	r2, [pc, #360]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c80:	f023 0301 	bic.w	r3, r3, #1
 8001c84:	6213      	str	r3, [r2, #32]
 8001c86:	4b58      	ldr	r3, [pc, #352]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a57      	ldr	r2, [pc, #348]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 0304 	bic.w	r3, r3, #4
 8001c90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d015      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9a:	f7fe ff35 	bl	8000b08 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca0:	e00a      	b.n	8001cb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca2:	f7fe ff31 	bl	8000b08 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e0b1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0ee      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x37e>
 8001cc4:	e014      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc6:	f7fe ff1f 	bl	8000b08 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7fe ff1b 	bl	8000b08 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e09b      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce4:	4b40      	ldr	r3, [pc, #256]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1ee      	bne.n	8001cce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d105      	bne.n	8001d02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4a3b      	ldr	r2, [pc, #236]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8087 	beq.w	8001e1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d0c:	4b36      	ldr	r3, [pc, #216]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d061      	beq.n	8001ddc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d146      	bne.n	8001dae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d20:	4b33      	ldr	r3, [pc, #204]	@ (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7fe feef 	bl	8000b08 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7fe feeb 	bl	8000b08 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e06d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d40:	4b29      	ldr	r3, [pc, #164]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1f0      	bne.n	8001d2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d54:	d108      	bne.n	8001d68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d56:	4b24      	ldr	r3, [pc, #144]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	4921      	ldr	r1, [pc, #132]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d68:	4b1f      	ldr	r3, [pc, #124]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a19      	ldr	r1, [r3, #32]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	491b      	ldr	r1, [pc, #108]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d80:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7fe febf 	bl	8000b08 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8e:	f7fe febb 	bl	8000b08 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e03d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da0:	4b11      	ldr	r3, [pc, #68]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46a>
 8001dac:	e035      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	4b10      	ldr	r3, [pc, #64]	@ (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7fe fea8 	bl	8000b08 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7fe fea4 	bl	8000b08 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e026      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x498>
 8001dda:	e01e      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d107      	bne.n	8001df4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e019      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <HAL_RCC_OscConfig+0x500>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d001      	beq.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000

08001e28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0d0      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d910      	bls.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b67      	ldr	r3, [pc, #412]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f023 0207 	bic.w	r2, r3, #7
 8001e52:	4965      	ldr	r1, [pc, #404]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	4b63      	ldr	r3, [pc, #396]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d001      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0b8      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d020      	beq.n	8001eba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e84:	4b59      	ldr	r3, [pc, #356]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4a58      	ldr	r2, [pc, #352]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d005      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e9c:	4b53      	ldr	r3, [pc, #332]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a52      	ldr	r2, [pc, #328]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ea6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea8:	4b50      	ldr	r3, [pc, #320]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	494d      	ldr	r1, [pc, #308]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d040      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d107      	bne.n	8001ede <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	4b47      	ldr	r3, [pc, #284]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d115      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e07f      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee6:	4b41      	ldr	r3, [pc, #260]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e073      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e06b      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f06:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f023 0203 	bic.w	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4936      	ldr	r1, [pc, #216]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f18:	f7fe fdf6 	bl	8000b08 <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f20:	f7fe fdf2 	bl	8000b08 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e053      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2d      	ldr	r3, [pc, #180]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 020c 	and.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1eb      	bne.n	8001f20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b27      	ldr	r3, [pc, #156]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d210      	bcs.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b24      	ldr	r3, [pc, #144]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 0207 	bic.w	r2, r3, #7
 8001f5e:	4922      	ldr	r1, [pc, #136]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b20      	ldr	r3, [pc, #128]	@ (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e032      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f84:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4916      	ldr	r1, [pc, #88]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	490e      	ldr	r1, [pc, #56]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fb6:	f000 f821 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	490a      	ldr	r1, [pc, #40]	@ (8001ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc8:	5ccb      	ldrb	r3, [r1, r3]
 8001fca:	fa22 f303 	lsr.w	r3, r2, r3
 8001fce:	4a09      	ldr	r2, [pc, #36]	@ (8001ff4 <HAL_RCC_ClockConfig+0x1cc>)
 8001fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fd2:	4b09      	ldr	r3, [pc, #36]	@ (8001ff8 <HAL_RCC_ClockConfig+0x1d0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fd54 	bl	8000a84 <HAL_InitTick>

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08003cac 	.word	0x08003cac
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	20000004 	.word	0x20000004

08001ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002016:	4b1e      	ldr	r3, [pc, #120]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x94>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b04      	cmp	r3, #4
 8002024:	d002      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x30>
 8002026:	2b08      	cmp	r3, #8
 8002028:	d003      	beq.n	8002032 <HAL_RCC_GetSysClockFreq+0x36>
 800202a:	e027      	b.n	800207c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800202c:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800202e:	613b      	str	r3, [r7, #16]
      break;
 8002030:	e027      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	0c9b      	lsrs	r3, r3, #18
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	4a17      	ldr	r2, [pc, #92]	@ (8002098 <HAL_RCC_GetSysClockFreq+0x9c>)
 800203c:	5cd3      	ldrb	r3, [r2, r3]
 800203e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d010      	beq.n	800206c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800204a:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x94>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	0c5b      	lsrs	r3, r3, #17
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	4a11      	ldr	r2, [pc, #68]	@ (800209c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002056:	5cd3      	ldrb	r3, [r2, r3]
 8002058:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a0d      	ldr	r2, [pc, #52]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800205e:	fb03 f202 	mul.w	r2, r3, r2
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	fbb2 f3f3 	udiv	r3, r2, r3
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	e004      	b.n	8002076 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a0c      	ldr	r2, [pc, #48]	@ (80020a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002070:	fb02 f303 	mul.w	r3, r2, r3
 8002074:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	613b      	str	r3, [r7, #16]
      break;
 800207a:	e002      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800207c:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x98>)
 800207e:	613b      	str	r3, [r7, #16]
      break;
 8002080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002082:	693b      	ldr	r3, [r7, #16]
}
 8002084:	4618      	mov	r0, r3
 8002086:	371c      	adds	r7, #28
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000
 8002094:	007a1200 	.word	0x007a1200
 8002098:	08003cc4 	.word	0x08003cc4
 800209c:	08003cd4 	.word	0x08003cd4
 80020a0:	003d0900 	.word	0x003d0900

080020a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a8:	4b02      	ldr	r3, [pc, #8]	@ (80020b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80020aa:	681b      	ldr	r3, [r3, #0]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	20000000 	.word	0x20000000

080020b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020bc:	f7ff fff2 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020c0:	4602      	mov	r2, r0
 80020c2:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	0a1b      	lsrs	r3, r3, #8
 80020c8:	f003 0307 	and.w	r3, r3, #7
 80020cc:	4903      	ldr	r1, [pc, #12]	@ (80020dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ce:	5ccb      	ldrb	r3, [r1, r3]
 80020d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40021000 	.word	0x40021000
 80020dc:	08003cbc 	.word	0x08003cbc

080020e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020e4:	f7ff ffde 	bl	80020a4 <HAL_RCC_GetHCLKFreq>
 80020e8:	4602      	mov	r2, r0
 80020ea:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	0adb      	lsrs	r3, r3, #11
 80020f0:	f003 0307 	and.w	r3, r3, #7
 80020f4:	4903      	ldr	r1, [pc, #12]	@ (8002104 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020f6:	5ccb      	ldrb	r3, [r1, r3]
 80020f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	08003cbc 	.word	0x08003cbc

08002108 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002110:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <RCC_Delay+0x34>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0a      	ldr	r2, [pc, #40]	@ (8002140 <RCC_Delay+0x38>)
 8002116:	fba2 2303 	umull	r2, r3, r2, r3
 800211a:	0a5b      	lsrs	r3, r3, #9
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	fb02 f303 	mul.w	r3, r2, r3
 8002122:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002124:	bf00      	nop
  }
  while (Delay --);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	1e5a      	subs	r2, r3, #1
 800212a:	60fa      	str	r2, [r7, #12]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f9      	bne.n	8002124 <RCC_Delay+0x1c>
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	20000000 	.word	0x20000000
 8002140:	10624dd3 	.word	0x10624dd3

08002144 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e042      	b.n	80021dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d106      	bne.n	8002170 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7fe fbd0 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2224      	movs	r2, #36	@ 0x24
 8002174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002186:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 fdb7 	bl	8002cfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800219c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2220      	movs	r2, #32
 80021c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	@ 0x28
 80021e8:	af02      	add	r7, sp, #8
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	4613      	mov	r3, r2
 80021f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b20      	cmp	r3, #32
 8002202:	d175      	bne.n	80022f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d002      	beq.n	8002210 <HAL_UART_Transmit+0x2c>
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e06e      	b.n	80022f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2221      	movs	r2, #33	@ 0x21
 800221e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002222:	f7fe fc71 	bl	8000b08 <HAL_GetTick>
 8002226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	88fa      	ldrh	r2, [r7, #6]
 800222c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	88fa      	ldrh	r2, [r7, #6]
 8002232:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800223c:	d108      	bne.n	8002250 <HAL_UART_Transmit+0x6c>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d104      	bne.n	8002250 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	e003      	b.n	8002258 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002258:	e02e      	b.n	80022b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2200      	movs	r2, #0
 8002262:	2180      	movs	r1, #128	@ 0x80
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f000 fb1c 	bl	80028a2 <UART_WaitOnFlagUntilTimeout>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e03a      	b.n	80022f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10b      	bne.n	800229a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002290:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	3302      	adds	r3, #2
 8002296:	61bb      	str	r3, [r7, #24]
 8002298:	e007      	b.n	80022aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	781a      	ldrb	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	3301      	adds	r3, #1
 80022a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022bc:	b29b      	uxth	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1cb      	bne.n	800225a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	9300      	str	r3, [sp, #0]
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2200      	movs	r2, #0
 80022ca:	2140      	movs	r1, #64	@ 0x40
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 fae8 	bl	80028a2 <UART_WaitOnFlagUntilTimeout>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d005      	beq.n	80022e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2220      	movs	r2, #32
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e006      	b.n	80022f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2220      	movs	r2, #32
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	e000      	b.n	80022f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80022f0:	2302      	movs	r3, #2
  }
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3720      	adds	r7, #32
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b084      	sub	sp, #16
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	4613      	mov	r3, r2
 8002306:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b20      	cmp	r3, #32
 8002312:	d112      	bne.n	800233a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <HAL_UART_Receive_IT+0x26>
 800231a:	88fb      	ldrh	r3, [r7, #6]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e00b      	b.n	800233c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800232a:	88fb      	ldrh	r3, [r7, #6]
 800232c:	461a      	mov	r2, r3
 800232e:	68b9      	ldr	r1, [r7, #8]
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 fb0f 	bl	8002954 <UART_Start_Receive_IT>
 8002336:	4603      	mov	r3, r0
 8002338:	e000      	b.n	800233c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800233a:	2302      	movs	r3, #2
  }
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b0ba      	sub	sp, #232	@ 0xe8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800236a:	2300      	movs	r3, #0
 800236c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002370:	2300      	movs	r3, #0
 8002372:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002382:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10f      	bne.n	80023aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800238a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800238e:	f003 0320 	and.w	r3, r3, #32
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HAL_UART_IRQHandler+0x66>
 8002396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 fbec 	bl	8002b80 <UART_Receive_IT>
      return;
 80023a8:	e25b      	b.n	8002862 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 80de 	beq.w	8002570 <HAL_UART_IRQHandler+0x22c>
 80023b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d106      	bne.n	80023ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 80d1 	beq.w	8002570 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <HAL_UART_IRQHandler+0xae>
 80023da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d005      	beq.n	80023f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ea:	f043 0201 	orr.w	r2, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00b      	beq.n	8002416 <HAL_UART_IRQHandler+0xd2>
 80023fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d005      	beq.n	8002416 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240e:	f043 0202 	orr.w	r2, r3, #2
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00b      	beq.n	800243a <HAL_UART_IRQHandler+0xf6>
 8002422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d005      	beq.n	800243a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002432:	f043 0204 	orr.w	r2, r3, #4
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800243a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d011      	beq.n	800246a <HAL_UART_IRQHandler+0x126>
 8002446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800244a:	f003 0320 	and.w	r3, r3, #32
 800244e:	2b00      	cmp	r3, #0
 8002450:	d105      	bne.n	800245e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002462:	f043 0208 	orr.w	r2, r3, #8
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 81f2 	beq.w	8002858 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002478:	f003 0320 	and.w	r3, r3, #32
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_UART_IRQHandler+0x14e>
 8002480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 fb77 	bl	8002b80 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d103      	bne.n	80024be <HAL_UART_IRQHandler+0x17a>
 80024b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d04f      	beq.n	800255e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 fa81 	bl	80029c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d041      	beq.n	8002556 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3314      	adds	r3, #20
 80024d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024e0:	e853 3f00 	ldrex	r3, [r3]
 80024e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80024e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	3314      	adds	r3, #20
 80024fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80024fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002506:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800250a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800250e:	e841 2300 	strex	r3, r2, [r1]
 8002512:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002516:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1d9      	bne.n	80024d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002522:	2b00      	cmp	r3, #0
 8002524:	d013      	beq.n	800254e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800252a:	4a7e      	ldr	r2, [pc, #504]	@ (8002724 <HAL_UART_IRQHandler+0x3e0>)
 800252c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fcd6 	bl	8000ee4 <HAL_DMA_Abort_IT>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d016      	beq.n	800256c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002548:	4610      	mov	r0, r2
 800254a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800254c:	e00e      	b.n	800256c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f993 	bl	800287a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002554:	e00a      	b.n	800256c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f98f 	bl	800287a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800255c:	e006      	b.n	800256c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f98b 	bl	800287a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800256a:	e175      	b.n	8002858 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800256c:	bf00      	nop
    return;
 800256e:	e173      	b.n	8002858 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002574:	2b01      	cmp	r3, #1
 8002576:	f040 814f 	bne.w	8002818 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800257a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 8148 	beq.w	8002818 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800258c:	f003 0310 	and.w	r3, r3, #16
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 8141 	beq.w	8002818 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f000 80b6 	beq.w	8002728 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 8145 	beq.w	800285c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80025d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025da:	429a      	cmp	r2, r3
 80025dc:	f080 813e 	bcs.w	800285c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	f000 8088 	beq.w	8002704 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	330c      	adds	r3, #12
 80025fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002602:	e853 3f00 	ldrex	r3, [r3]
 8002606:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800260a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800260e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002612:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	330c      	adds	r3, #12
 800261c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002620:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002624:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002628:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800262c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002630:	e841 2300 	strex	r3, r2, [r1]
 8002634:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002638:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1d9      	bne.n	80025f4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	3314      	adds	r3, #20
 8002646:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002648:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800264a:	e853 3f00 	ldrex	r3, [r3]
 800264e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002650:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002652:	f023 0301 	bic.w	r3, r3, #1
 8002656:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	3314      	adds	r3, #20
 8002660:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002664:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002668:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800266a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800266c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002670:	e841 2300 	strex	r3, r2, [r1]
 8002674:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002676:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1e1      	bne.n	8002640 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	3314      	adds	r3, #20
 8002682:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002684:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002686:	e853 3f00 	ldrex	r3, [r3]
 800268a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800268c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800268e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002692:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	3314      	adds	r3, #20
 800269c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80026a0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80026a2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80026a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80026a8:	e841 2300 	strex	r3, r2, [r1]
 80026ac:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80026ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1e3      	bne.n	800267c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	330c      	adds	r3, #12
 80026c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026cc:	e853 3f00 	ldrex	r3, [r3]
 80026d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80026d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026d4:	f023 0310 	bic.w	r3, r3, #16
 80026d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	330c      	adds	r3, #12
 80026e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80026e6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80026e8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80026ee:	e841 2300 	strex	r3, r2, [r1]
 80026f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80026f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1e3      	bne.n	80026c2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fe:	4618      	mov	r0, r3
 8002700:	f7fe fbb4 	bl	8000e6c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002712:	b29b      	uxth	r3, r3
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	b29b      	uxth	r3, r3
 8002718:	4619      	mov	r1, r3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f8b6 	bl	800288c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002720:	e09c      	b.n	800285c <HAL_UART_IRQHandler+0x518>
 8002722:	bf00      	nop
 8002724:	08002a8b 	.word	0x08002a8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002730:	b29b      	uxth	r3, r3
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800273c:	b29b      	uxth	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 808e 	beq.w	8002860 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002744:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 8089 	beq.w	8002860 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	330c      	adds	r3, #12
 8002754:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002758:	e853 3f00 	ldrex	r3, [r3]
 800275c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800275e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002760:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002764:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	330c      	adds	r3, #12
 800276e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002772:	647a      	str	r2, [r7, #68]	@ 0x44
 8002774:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800277a:	e841 2300 	strex	r3, r2, [r1]
 800277e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1e3      	bne.n	800274e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3314      	adds	r3, #20
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002790:	e853 3f00 	ldrex	r3, [r3]
 8002794:	623b      	str	r3, [r7, #32]
   return(result);
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	f023 0301 	bic.w	r3, r3, #1
 800279c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	3314      	adds	r3, #20
 80027a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80027aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80027ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027b2:	e841 2300 	strex	r3, r2, [r1]
 80027b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80027b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e3      	bne.n	8002786 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	330c      	adds	r3, #12
 80027d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	e853 3f00 	ldrex	r3, [r3]
 80027da:	60fb      	str	r3, [r7, #12]
   return(result);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 0310 	bic.w	r3, r3, #16
 80027e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	330c      	adds	r3, #12
 80027ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80027f0:	61fa      	str	r2, [r7, #28]
 80027f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027f4:	69b9      	ldr	r1, [r7, #24]
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	e841 2300 	strex	r3, r2, [r1]
 80027fc:	617b      	str	r3, [r7, #20]
   return(result);
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1e3      	bne.n	80027cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2202      	movs	r2, #2
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800280a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800280e:	4619      	mov	r1, r3
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f83b 	bl	800288c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002816:	e023      	b.n	8002860 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800281c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002820:	2b00      	cmp	r3, #0
 8002822:	d009      	beq.n	8002838 <HAL_UART_IRQHandler+0x4f4>
 8002824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f93e 	bl	8002ab2 <UART_Transmit_IT>
    return;
 8002836:	e014      	b.n	8002862 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800283c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00e      	beq.n	8002862 <HAL_UART_IRQHandler+0x51e>
 8002844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f97d 	bl	8002b50 <UART_EndTransmit_IT>
    return;
 8002856:	e004      	b.n	8002862 <HAL_UART_IRQHandler+0x51e>
    return;
 8002858:	bf00      	nop
 800285a:	e002      	b.n	8002862 <HAL_UART_IRQHandler+0x51e>
      return;
 800285c:	bf00      	nop
 800285e:	e000      	b.n	8002862 <HAL_UART_IRQHandler+0x51e>
      return;
 8002860:	bf00      	nop
  }
}
 8002862:	37e8      	adds	r7, #232	@ 0xe8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr

0800287a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr

080028a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b086      	sub	sp, #24
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	603b      	str	r3, [r7, #0]
 80028ae:	4613      	mov	r3, r2
 80028b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028b2:	e03b      	b.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b4:	6a3b      	ldr	r3, [r7, #32]
 80028b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028ba:	d037      	beq.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028bc:	f7fe f924 	bl	8000b08 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	6a3a      	ldr	r2, [r7, #32]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d302      	bcc.n	80028d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e03a      	b.n	800294c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d023      	beq.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b80      	cmp	r3, #128	@ 0x80
 80028e8:	d020      	beq.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b40      	cmp	r3, #64	@ 0x40
 80028ee:	d01d      	beq.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d116      	bne.n	800292c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	617b      	str	r3, [r7, #20]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	617b      	str	r3, [r7, #20]
 8002912:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f856 	bl	80029c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2208      	movs	r2, #8
 800291e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e00f      	b.n	800294c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	4013      	ands	r3, r2
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	429a      	cmp	r2, r3
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	429a      	cmp	r2, r3
 8002948:	d0b4      	beq.n	80028b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	4613      	mov	r3, r2
 8002960:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	88fa      	ldrh	r2, [r7, #6]
 800296c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	88fa      	ldrh	r2, [r7, #6]
 8002972:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2222      	movs	r2, #34	@ 0x22
 800297e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d007      	beq.n	800299a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002998:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695a      	ldr	r2, [r3, #20]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0201 	orr.w	r2, r2, #1
 80029a8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f042 0220 	orr.w	r2, r2, #32
 80029b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr

080029c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b095      	sub	sp, #84	@ 0x54
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	330c      	adds	r3, #12
 80029d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029d8:	e853 3f00 	ldrex	r3, [r3]
 80029dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	330c      	adds	r3, #12
 80029ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80029f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029f6:	e841 2300 	strex	r3, r2, [r1]
 80029fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1e5      	bne.n	80029ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	3314      	adds	r3, #20
 8002a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	e853 3f00 	ldrex	r3, [r3]
 8002a10:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	f023 0301 	bic.w	r3, r3, #1
 8002a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	3314      	adds	r3, #20
 8002a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a2a:	e841 2300 	strex	r3, r2, [r1]
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1e5      	bne.n	8002a02 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d119      	bne.n	8002a72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	330c      	adds	r3, #12
 8002a44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	e853 3f00 	ldrex	r3, [r3]
 8002a4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f023 0310 	bic.w	r3, r3, #16
 8002a54:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	330c      	adds	r3, #12
 8002a5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a5e:	61ba      	str	r2, [r7, #24]
 8002a60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a62:	6979      	ldr	r1, [r7, #20]
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	e841 2300 	strex	r3, r2, [r1]
 8002a6a:	613b      	str	r3, [r7, #16]
   return(result);
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1e5      	bne.n	8002a3e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a80:	bf00      	nop
 8002a82:	3754      	adds	r7, #84	@ 0x54
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr

08002a8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7ff fee8 	bl	800287a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b085      	sub	sp, #20
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b21      	cmp	r3, #33	@ 0x21
 8002ac4:	d13e      	bne.n	8002b44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ace:	d114      	bne.n	8002afa <UART_Transmit_IT+0x48>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d110      	bne.n	8002afa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002aec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	1c9a      	adds	r2, r3, #2
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	621a      	str	r2, [r3, #32]
 8002af8:	e008      	b.n	8002b0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	1c59      	adds	r1, r3, #1
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6211      	str	r1, [r2, #32]
 8002b04:	781a      	ldrb	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	3b01      	subs	r3, #1
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10f      	bne.n	8002b40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b40:	2300      	movs	r3, #0
 8002b42:	e000      	b.n	8002b46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b44:	2302      	movs	r3, #2
  }
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b66:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff fe79 	bl	8002868 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08c      	sub	sp, #48	@ 0x30
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b22      	cmp	r3, #34	@ 0x22
 8002b92:	f040 80ae 	bne.w	8002cf2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b9e:	d117      	bne.n	8002bd0 <UART_Receive_IT+0x50>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d113      	bne.n	8002bd0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc8:	1c9a      	adds	r2, r3, #2
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bce:	e026      	b.n	8002c1e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002be2:	d007      	beq.n	8002bf4 <UART_Receive_IT+0x74>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <UART_Receive_IT+0x82>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d106      	bne.n	8002c02 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e008      	b.n	8002c14 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c12:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	3b01      	subs	r3, #1
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d15d      	bne.n	8002cee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0220 	bic.w	r2, r2, #32
 8002c40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695a      	ldr	r2, [r3, #20]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0201 	bic.w	r2, r2, #1
 8002c60:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d135      	bne.n	8002ce4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	330c      	adds	r3, #12
 8002c84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	e853 3f00 	ldrex	r3, [r3]
 8002c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	f023 0310 	bic.w	r3, r3, #16
 8002c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c9e:	623a      	str	r2, [r7, #32]
 8002ca0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca2:	69f9      	ldr	r1, [r7, #28]
 8002ca4:	6a3a      	ldr	r2, [r7, #32]
 8002ca6:	e841 2300 	strex	r3, r2, [r1]
 8002caa:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1e5      	bne.n	8002c7e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0310 	and.w	r3, r3, #16
 8002cbc:	2b10      	cmp	r3, #16
 8002cbe:	d10a      	bne.n	8002cd6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002cda:	4619      	mov	r1, r3
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff fdd5 	bl	800288c <HAL_UARTEx_RxEventCallback>
 8002ce2:	e002      	b.n	8002cea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fd fbd5 	bl	8000494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002cea:	2300      	movs	r3, #0
 8002cec:	e002      	b.n	8002cf4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e000      	b.n	8002cf4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002cf2:	2302      	movs	r3, #2
  }
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3730      	adds	r7, #48	@ 0x30
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002d36:	f023 030c 	bic.w	r3, r3, #12
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	430b      	orrs	r3, r1
 8002d42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699a      	ldr	r2, [r3, #24]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002e10 <UART_SetConfig+0x114>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d103      	bne.n	8002d6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d64:	f7ff f9bc 	bl	80020e0 <HAL_RCC_GetPCLK2Freq>
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	e002      	b.n	8002d72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d6c:	f7ff f9a4 	bl	80020b8 <HAL_RCC_GetPCLK1Freq>
 8002d70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	009a      	lsls	r2, r3, #2
 8002d7c:	441a      	add	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d88:	4a22      	ldr	r2, [pc, #136]	@ (8002e14 <UART_SetConfig+0x118>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	0119      	lsls	r1, r3, #4
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009a      	lsls	r2, r3, #2
 8002d9c:	441a      	add	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002da8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e14 <UART_SetConfig+0x118>)
 8002daa:	fba3 0302 	umull	r0, r3, r3, r2
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	2064      	movs	r0, #100	@ 0x64
 8002db2:	fb00 f303 	mul.w	r3, r0, r3
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	011b      	lsls	r3, r3, #4
 8002dba:	3332      	adds	r3, #50	@ 0x32
 8002dbc:	4a15      	ldr	r2, [pc, #84]	@ (8002e14 <UART_SetConfig+0x118>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	095b      	lsrs	r3, r3, #5
 8002dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dc8:	4419      	add	r1, r3
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009a      	lsls	r2, r3, #2
 8002dd4:	441a      	add	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <UART_SetConfig+0x118>)
 8002de2:	fba3 0302 	umull	r0, r3, r3, r2
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	2064      	movs	r0, #100	@ 0x64
 8002dea:	fb00 f303 	mul.w	r3, r0, r3
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	3332      	adds	r3, #50	@ 0x32
 8002df4:	4a07      	ldr	r2, [pc, #28]	@ (8002e14 <UART_SetConfig+0x118>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	f003 020f 	and.w	r2, r3, #15
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	440a      	add	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e08:	bf00      	nop
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40013800 	.word	0x40013800
 8002e14:	51eb851f 	.word	0x51eb851f

08002e18 <std>:
 8002e18:	2300      	movs	r3, #0
 8002e1a:	b510      	push	{r4, lr}
 8002e1c:	4604      	mov	r4, r0
 8002e1e:	e9c0 3300 	strd	r3, r3, [r0]
 8002e22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e26:	6083      	str	r3, [r0, #8]
 8002e28:	8181      	strh	r1, [r0, #12]
 8002e2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002e2c:	81c2      	strh	r2, [r0, #14]
 8002e2e:	6183      	str	r3, [r0, #24]
 8002e30:	4619      	mov	r1, r3
 8002e32:	2208      	movs	r2, #8
 8002e34:	305c      	adds	r0, #92	@ 0x5c
 8002e36:	f000 f906 	bl	8003046 <memset>
 8002e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e70 <std+0x58>)
 8002e3c:	6224      	str	r4, [r4, #32]
 8002e3e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002e40:	4b0c      	ldr	r3, [pc, #48]	@ (8002e74 <std+0x5c>)
 8002e42:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e44:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <std+0x60>)
 8002e46:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002e48:	4b0c      	ldr	r3, [pc, #48]	@ (8002e7c <std+0x64>)
 8002e4a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e80 <std+0x68>)
 8002e4e:	429c      	cmp	r4, r3
 8002e50:	d006      	beq.n	8002e60 <std+0x48>
 8002e52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e56:	4294      	cmp	r4, r2
 8002e58:	d002      	beq.n	8002e60 <std+0x48>
 8002e5a:	33d0      	adds	r3, #208	@ 0xd0
 8002e5c:	429c      	cmp	r4, r3
 8002e5e:	d105      	bne.n	8002e6c <std+0x54>
 8002e60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e68:	f000 b966 	b.w	8003138 <__retarget_lock_init_recursive>
 8002e6c:	bd10      	pop	{r4, pc}
 8002e6e:	bf00      	nop
 8002e70:	08002fc1 	.word	0x08002fc1
 8002e74:	08002fe3 	.word	0x08002fe3
 8002e78:	0800301b 	.word	0x0800301b
 8002e7c:	0800303f 	.word	0x0800303f
 8002e80:	20000128 	.word	0x20000128

08002e84 <stdio_exit_handler>:
 8002e84:	4a02      	ldr	r2, [pc, #8]	@ (8002e90 <stdio_exit_handler+0xc>)
 8002e86:	4903      	ldr	r1, [pc, #12]	@ (8002e94 <stdio_exit_handler+0x10>)
 8002e88:	4803      	ldr	r0, [pc, #12]	@ (8002e98 <stdio_exit_handler+0x14>)
 8002e8a:	f000 b869 	b.w	8002f60 <_fwalk_sglue>
 8002e8e:	bf00      	nop
 8002e90:	2000000c 	.word	0x2000000c
 8002e94:	080039cd 	.word	0x080039cd
 8002e98:	2000001c 	.word	0x2000001c

08002e9c <cleanup_stdio>:
 8002e9c:	6841      	ldr	r1, [r0, #4]
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed0 <cleanup_stdio+0x34>)
 8002ea0:	b510      	push	{r4, lr}
 8002ea2:	4299      	cmp	r1, r3
 8002ea4:	4604      	mov	r4, r0
 8002ea6:	d001      	beq.n	8002eac <cleanup_stdio+0x10>
 8002ea8:	f000 fd90 	bl	80039cc <_fflush_r>
 8002eac:	68a1      	ldr	r1, [r4, #8]
 8002eae:	4b09      	ldr	r3, [pc, #36]	@ (8002ed4 <cleanup_stdio+0x38>)
 8002eb0:	4299      	cmp	r1, r3
 8002eb2:	d002      	beq.n	8002eba <cleanup_stdio+0x1e>
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f000 fd89 	bl	80039cc <_fflush_r>
 8002eba:	68e1      	ldr	r1, [r4, #12]
 8002ebc:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <cleanup_stdio+0x3c>)
 8002ebe:	4299      	cmp	r1, r3
 8002ec0:	d004      	beq.n	8002ecc <cleanup_stdio+0x30>
 8002ec2:	4620      	mov	r0, r4
 8002ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ec8:	f000 bd80 	b.w	80039cc <_fflush_r>
 8002ecc:	bd10      	pop	{r4, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000128 	.word	0x20000128
 8002ed4:	20000190 	.word	0x20000190
 8002ed8:	200001f8 	.word	0x200001f8

08002edc <global_stdio_init.part.0>:
 8002edc:	b510      	push	{r4, lr}
 8002ede:	4b0b      	ldr	r3, [pc, #44]	@ (8002f0c <global_stdio_init.part.0+0x30>)
 8002ee0:	4c0b      	ldr	r4, [pc, #44]	@ (8002f10 <global_stdio_init.part.0+0x34>)
 8002ee2:	4a0c      	ldr	r2, [pc, #48]	@ (8002f14 <global_stdio_init.part.0+0x38>)
 8002ee4:	4620      	mov	r0, r4
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	2104      	movs	r1, #4
 8002eea:	2200      	movs	r2, #0
 8002eec:	f7ff ff94 	bl	8002e18 <std>
 8002ef0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	2109      	movs	r1, #9
 8002ef8:	f7ff ff8e 	bl	8002e18 <std>
 8002efc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002f00:	2202      	movs	r2, #2
 8002f02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f06:	2112      	movs	r1, #18
 8002f08:	f7ff bf86 	b.w	8002e18 <std>
 8002f0c:	20000260 	.word	0x20000260
 8002f10:	20000128 	.word	0x20000128
 8002f14:	08002e85 	.word	0x08002e85

08002f18 <__sfp_lock_acquire>:
 8002f18:	4801      	ldr	r0, [pc, #4]	@ (8002f20 <__sfp_lock_acquire+0x8>)
 8002f1a:	f000 b90e 	b.w	800313a <__retarget_lock_acquire_recursive>
 8002f1e:	bf00      	nop
 8002f20:	20000269 	.word	0x20000269

08002f24 <__sfp_lock_release>:
 8002f24:	4801      	ldr	r0, [pc, #4]	@ (8002f2c <__sfp_lock_release+0x8>)
 8002f26:	f000 b909 	b.w	800313c <__retarget_lock_release_recursive>
 8002f2a:	bf00      	nop
 8002f2c:	20000269 	.word	0x20000269

08002f30 <__sinit>:
 8002f30:	b510      	push	{r4, lr}
 8002f32:	4604      	mov	r4, r0
 8002f34:	f7ff fff0 	bl	8002f18 <__sfp_lock_acquire>
 8002f38:	6a23      	ldr	r3, [r4, #32]
 8002f3a:	b11b      	cbz	r3, 8002f44 <__sinit+0x14>
 8002f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f40:	f7ff bff0 	b.w	8002f24 <__sfp_lock_release>
 8002f44:	4b04      	ldr	r3, [pc, #16]	@ (8002f58 <__sinit+0x28>)
 8002f46:	6223      	str	r3, [r4, #32]
 8002f48:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <__sinit+0x2c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1f5      	bne.n	8002f3c <__sinit+0xc>
 8002f50:	f7ff ffc4 	bl	8002edc <global_stdio_init.part.0>
 8002f54:	e7f2      	b.n	8002f3c <__sinit+0xc>
 8002f56:	bf00      	nop
 8002f58:	08002e9d 	.word	0x08002e9d
 8002f5c:	20000260 	.word	0x20000260

08002f60 <_fwalk_sglue>:
 8002f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f64:	4607      	mov	r7, r0
 8002f66:	4688      	mov	r8, r1
 8002f68:	4614      	mov	r4, r2
 8002f6a:	2600      	movs	r6, #0
 8002f6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f70:	f1b9 0901 	subs.w	r9, r9, #1
 8002f74:	d505      	bpl.n	8002f82 <_fwalk_sglue+0x22>
 8002f76:	6824      	ldr	r4, [r4, #0]
 8002f78:	2c00      	cmp	r4, #0
 8002f7a:	d1f7      	bne.n	8002f6c <_fwalk_sglue+0xc>
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f82:	89ab      	ldrh	r3, [r5, #12]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d907      	bls.n	8002f98 <_fwalk_sglue+0x38>
 8002f88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	d003      	beq.n	8002f98 <_fwalk_sglue+0x38>
 8002f90:	4629      	mov	r1, r5
 8002f92:	4638      	mov	r0, r7
 8002f94:	47c0      	blx	r8
 8002f96:	4306      	orrs	r6, r0
 8002f98:	3568      	adds	r5, #104	@ 0x68
 8002f9a:	e7e9      	b.n	8002f70 <_fwalk_sglue+0x10>

08002f9c <iprintf>:
 8002f9c:	b40f      	push	{r0, r1, r2, r3}
 8002f9e:	b507      	push	{r0, r1, r2, lr}
 8002fa0:	4906      	ldr	r1, [pc, #24]	@ (8002fbc <iprintf+0x20>)
 8002fa2:	ab04      	add	r3, sp, #16
 8002fa4:	6808      	ldr	r0, [r1, #0]
 8002fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8002faa:	6881      	ldr	r1, [r0, #8]
 8002fac:	9301      	str	r3, [sp, #4]
 8002fae:	f000 f9e5 	bl	800337c <_vfiprintf_r>
 8002fb2:	b003      	add	sp, #12
 8002fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fb8:	b004      	add	sp, #16
 8002fba:	4770      	bx	lr
 8002fbc:	20000018 	.word	0x20000018

08002fc0 <__sread>:
 8002fc0:	b510      	push	{r4, lr}
 8002fc2:	460c      	mov	r4, r1
 8002fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fc8:	f000 f868 	bl	800309c <_read_r>
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	bfab      	itete	ge
 8002fd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8002fd4:	181b      	addge	r3, r3, r0
 8002fd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002fda:	bfac      	ite	ge
 8002fdc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002fde:	81a3      	strhlt	r3, [r4, #12]
 8002fe0:	bd10      	pop	{r4, pc}

08002fe2 <__swrite>:
 8002fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fe6:	461f      	mov	r7, r3
 8002fe8:	898b      	ldrh	r3, [r1, #12]
 8002fea:	4605      	mov	r5, r0
 8002fec:	05db      	lsls	r3, r3, #23
 8002fee:	460c      	mov	r4, r1
 8002ff0:	4616      	mov	r6, r2
 8002ff2:	d505      	bpl.n	8003000 <__swrite+0x1e>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ffc:	f000 f83c 	bl	8003078 <_lseek_r>
 8003000:	89a3      	ldrh	r3, [r4, #12]
 8003002:	4632      	mov	r2, r6
 8003004:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003008:	81a3      	strh	r3, [r4, #12]
 800300a:	4628      	mov	r0, r5
 800300c:	463b      	mov	r3, r7
 800300e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003016:	f000 b853 	b.w	80030c0 <_write_r>

0800301a <__sseek>:
 800301a:	b510      	push	{r4, lr}
 800301c:	460c      	mov	r4, r1
 800301e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003022:	f000 f829 	bl	8003078 <_lseek_r>
 8003026:	1c43      	adds	r3, r0, #1
 8003028:	89a3      	ldrh	r3, [r4, #12]
 800302a:	bf15      	itete	ne
 800302c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800302e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003032:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003036:	81a3      	strheq	r3, [r4, #12]
 8003038:	bf18      	it	ne
 800303a:	81a3      	strhne	r3, [r4, #12]
 800303c:	bd10      	pop	{r4, pc}

0800303e <__sclose>:
 800303e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003042:	f000 b809 	b.w	8003058 <_close_r>

08003046 <memset>:
 8003046:	4603      	mov	r3, r0
 8003048:	4402      	add	r2, r0
 800304a:	4293      	cmp	r3, r2
 800304c:	d100      	bne.n	8003050 <memset+0xa>
 800304e:	4770      	bx	lr
 8003050:	f803 1b01 	strb.w	r1, [r3], #1
 8003054:	e7f9      	b.n	800304a <memset+0x4>
	...

08003058 <_close_r>:
 8003058:	b538      	push	{r3, r4, r5, lr}
 800305a:	2300      	movs	r3, #0
 800305c:	4d05      	ldr	r5, [pc, #20]	@ (8003074 <_close_r+0x1c>)
 800305e:	4604      	mov	r4, r0
 8003060:	4608      	mov	r0, r1
 8003062:	602b      	str	r3, [r5, #0]
 8003064:	f7fd fbbd 	bl	80007e2 <_close>
 8003068:	1c43      	adds	r3, r0, #1
 800306a:	d102      	bne.n	8003072 <_close_r+0x1a>
 800306c:	682b      	ldr	r3, [r5, #0]
 800306e:	b103      	cbz	r3, 8003072 <_close_r+0x1a>
 8003070:	6023      	str	r3, [r4, #0]
 8003072:	bd38      	pop	{r3, r4, r5, pc}
 8003074:	20000264 	.word	0x20000264

08003078 <_lseek_r>:
 8003078:	b538      	push	{r3, r4, r5, lr}
 800307a:	4604      	mov	r4, r0
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	2200      	movs	r2, #0
 8003082:	4d05      	ldr	r5, [pc, #20]	@ (8003098 <_lseek_r+0x20>)
 8003084:	602a      	str	r2, [r5, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	f7fd fbcf 	bl	800082a <_lseek>
 800308c:	1c43      	adds	r3, r0, #1
 800308e:	d102      	bne.n	8003096 <_lseek_r+0x1e>
 8003090:	682b      	ldr	r3, [r5, #0]
 8003092:	b103      	cbz	r3, 8003096 <_lseek_r+0x1e>
 8003094:	6023      	str	r3, [r4, #0]
 8003096:	bd38      	pop	{r3, r4, r5, pc}
 8003098:	20000264 	.word	0x20000264

0800309c <_read_r>:
 800309c:	b538      	push	{r3, r4, r5, lr}
 800309e:	4604      	mov	r4, r0
 80030a0:	4608      	mov	r0, r1
 80030a2:	4611      	mov	r1, r2
 80030a4:	2200      	movs	r2, #0
 80030a6:	4d05      	ldr	r5, [pc, #20]	@ (80030bc <_read_r+0x20>)
 80030a8:	602a      	str	r2, [r5, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	f7fd fb60 	bl	8000770 <_read>
 80030b0:	1c43      	adds	r3, r0, #1
 80030b2:	d102      	bne.n	80030ba <_read_r+0x1e>
 80030b4:	682b      	ldr	r3, [r5, #0]
 80030b6:	b103      	cbz	r3, 80030ba <_read_r+0x1e>
 80030b8:	6023      	str	r3, [r4, #0]
 80030ba:	bd38      	pop	{r3, r4, r5, pc}
 80030bc:	20000264 	.word	0x20000264

080030c0 <_write_r>:
 80030c0:	b538      	push	{r3, r4, r5, lr}
 80030c2:	4604      	mov	r4, r0
 80030c4:	4608      	mov	r0, r1
 80030c6:	4611      	mov	r1, r2
 80030c8:	2200      	movs	r2, #0
 80030ca:	4d05      	ldr	r5, [pc, #20]	@ (80030e0 <_write_r+0x20>)
 80030cc:	602a      	str	r2, [r5, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	f7fd fb6b 	bl	80007aa <_write>
 80030d4:	1c43      	adds	r3, r0, #1
 80030d6:	d102      	bne.n	80030de <_write_r+0x1e>
 80030d8:	682b      	ldr	r3, [r5, #0]
 80030da:	b103      	cbz	r3, 80030de <_write_r+0x1e>
 80030dc:	6023      	str	r3, [r4, #0]
 80030de:	bd38      	pop	{r3, r4, r5, pc}
 80030e0:	20000264 	.word	0x20000264

080030e4 <__errno>:
 80030e4:	4b01      	ldr	r3, [pc, #4]	@ (80030ec <__errno+0x8>)
 80030e6:	6818      	ldr	r0, [r3, #0]
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	20000018 	.word	0x20000018

080030f0 <__libc_init_array>:
 80030f0:	b570      	push	{r4, r5, r6, lr}
 80030f2:	2600      	movs	r6, #0
 80030f4:	4d0c      	ldr	r5, [pc, #48]	@ (8003128 <__libc_init_array+0x38>)
 80030f6:	4c0d      	ldr	r4, [pc, #52]	@ (800312c <__libc_init_array+0x3c>)
 80030f8:	1b64      	subs	r4, r4, r5
 80030fa:	10a4      	asrs	r4, r4, #2
 80030fc:	42a6      	cmp	r6, r4
 80030fe:	d109      	bne.n	8003114 <__libc_init_array+0x24>
 8003100:	f000 fdc2 	bl	8003c88 <_init>
 8003104:	2600      	movs	r6, #0
 8003106:	4d0a      	ldr	r5, [pc, #40]	@ (8003130 <__libc_init_array+0x40>)
 8003108:	4c0a      	ldr	r4, [pc, #40]	@ (8003134 <__libc_init_array+0x44>)
 800310a:	1b64      	subs	r4, r4, r5
 800310c:	10a4      	asrs	r4, r4, #2
 800310e:	42a6      	cmp	r6, r4
 8003110:	d105      	bne.n	800311e <__libc_init_array+0x2e>
 8003112:	bd70      	pop	{r4, r5, r6, pc}
 8003114:	f855 3b04 	ldr.w	r3, [r5], #4
 8003118:	4798      	blx	r3
 800311a:	3601      	adds	r6, #1
 800311c:	e7ee      	b.n	80030fc <__libc_init_array+0xc>
 800311e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003122:	4798      	blx	r3
 8003124:	3601      	adds	r6, #1
 8003126:	e7f2      	b.n	800310e <__libc_init_array+0x1e>
 8003128:	08003d0c 	.word	0x08003d0c
 800312c:	08003d0c 	.word	0x08003d0c
 8003130:	08003d0c 	.word	0x08003d0c
 8003134:	08003d10 	.word	0x08003d10

08003138 <__retarget_lock_init_recursive>:
 8003138:	4770      	bx	lr

0800313a <__retarget_lock_acquire_recursive>:
 800313a:	4770      	bx	lr

0800313c <__retarget_lock_release_recursive>:
 800313c:	4770      	bx	lr
	...

08003140 <_free_r>:
 8003140:	b538      	push	{r3, r4, r5, lr}
 8003142:	4605      	mov	r5, r0
 8003144:	2900      	cmp	r1, #0
 8003146:	d040      	beq.n	80031ca <_free_r+0x8a>
 8003148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800314c:	1f0c      	subs	r4, r1, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	bfb8      	it	lt
 8003152:	18e4      	addlt	r4, r4, r3
 8003154:	f000 f8de 	bl	8003314 <__malloc_lock>
 8003158:	4a1c      	ldr	r2, [pc, #112]	@ (80031cc <_free_r+0x8c>)
 800315a:	6813      	ldr	r3, [r2, #0]
 800315c:	b933      	cbnz	r3, 800316c <_free_r+0x2c>
 800315e:	6063      	str	r3, [r4, #4]
 8003160:	6014      	str	r4, [r2, #0]
 8003162:	4628      	mov	r0, r5
 8003164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003168:	f000 b8da 	b.w	8003320 <__malloc_unlock>
 800316c:	42a3      	cmp	r3, r4
 800316e:	d908      	bls.n	8003182 <_free_r+0x42>
 8003170:	6820      	ldr	r0, [r4, #0]
 8003172:	1821      	adds	r1, r4, r0
 8003174:	428b      	cmp	r3, r1
 8003176:	bf01      	itttt	eq
 8003178:	6819      	ldreq	r1, [r3, #0]
 800317a:	685b      	ldreq	r3, [r3, #4]
 800317c:	1809      	addeq	r1, r1, r0
 800317e:	6021      	streq	r1, [r4, #0]
 8003180:	e7ed      	b.n	800315e <_free_r+0x1e>
 8003182:	461a      	mov	r2, r3
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	b10b      	cbz	r3, 800318c <_free_r+0x4c>
 8003188:	42a3      	cmp	r3, r4
 800318a:	d9fa      	bls.n	8003182 <_free_r+0x42>
 800318c:	6811      	ldr	r1, [r2, #0]
 800318e:	1850      	adds	r0, r2, r1
 8003190:	42a0      	cmp	r0, r4
 8003192:	d10b      	bne.n	80031ac <_free_r+0x6c>
 8003194:	6820      	ldr	r0, [r4, #0]
 8003196:	4401      	add	r1, r0
 8003198:	1850      	adds	r0, r2, r1
 800319a:	4283      	cmp	r3, r0
 800319c:	6011      	str	r1, [r2, #0]
 800319e:	d1e0      	bne.n	8003162 <_free_r+0x22>
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4408      	add	r0, r1
 80031a6:	6010      	str	r0, [r2, #0]
 80031a8:	6053      	str	r3, [r2, #4]
 80031aa:	e7da      	b.n	8003162 <_free_r+0x22>
 80031ac:	d902      	bls.n	80031b4 <_free_r+0x74>
 80031ae:	230c      	movs	r3, #12
 80031b0:	602b      	str	r3, [r5, #0]
 80031b2:	e7d6      	b.n	8003162 <_free_r+0x22>
 80031b4:	6820      	ldr	r0, [r4, #0]
 80031b6:	1821      	adds	r1, r4, r0
 80031b8:	428b      	cmp	r3, r1
 80031ba:	bf01      	itttt	eq
 80031bc:	6819      	ldreq	r1, [r3, #0]
 80031be:	685b      	ldreq	r3, [r3, #4]
 80031c0:	1809      	addeq	r1, r1, r0
 80031c2:	6021      	streq	r1, [r4, #0]
 80031c4:	6063      	str	r3, [r4, #4]
 80031c6:	6054      	str	r4, [r2, #4]
 80031c8:	e7cb      	b.n	8003162 <_free_r+0x22>
 80031ca:	bd38      	pop	{r3, r4, r5, pc}
 80031cc:	20000270 	.word	0x20000270

080031d0 <sbrk_aligned>:
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	4e0f      	ldr	r6, [pc, #60]	@ (8003210 <sbrk_aligned+0x40>)
 80031d4:	460c      	mov	r4, r1
 80031d6:	6831      	ldr	r1, [r6, #0]
 80031d8:	4605      	mov	r5, r0
 80031da:	b911      	cbnz	r1, 80031e2 <sbrk_aligned+0x12>
 80031dc:	f000 fcb2 	bl	8003b44 <_sbrk_r>
 80031e0:	6030      	str	r0, [r6, #0]
 80031e2:	4621      	mov	r1, r4
 80031e4:	4628      	mov	r0, r5
 80031e6:	f000 fcad 	bl	8003b44 <_sbrk_r>
 80031ea:	1c43      	adds	r3, r0, #1
 80031ec:	d103      	bne.n	80031f6 <sbrk_aligned+0x26>
 80031ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80031f2:	4620      	mov	r0, r4
 80031f4:	bd70      	pop	{r4, r5, r6, pc}
 80031f6:	1cc4      	adds	r4, r0, #3
 80031f8:	f024 0403 	bic.w	r4, r4, #3
 80031fc:	42a0      	cmp	r0, r4
 80031fe:	d0f8      	beq.n	80031f2 <sbrk_aligned+0x22>
 8003200:	1a21      	subs	r1, r4, r0
 8003202:	4628      	mov	r0, r5
 8003204:	f000 fc9e 	bl	8003b44 <_sbrk_r>
 8003208:	3001      	adds	r0, #1
 800320a:	d1f2      	bne.n	80031f2 <sbrk_aligned+0x22>
 800320c:	e7ef      	b.n	80031ee <sbrk_aligned+0x1e>
 800320e:	bf00      	nop
 8003210:	2000026c 	.word	0x2000026c

08003214 <_malloc_r>:
 8003214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003218:	1ccd      	adds	r5, r1, #3
 800321a:	f025 0503 	bic.w	r5, r5, #3
 800321e:	3508      	adds	r5, #8
 8003220:	2d0c      	cmp	r5, #12
 8003222:	bf38      	it	cc
 8003224:	250c      	movcc	r5, #12
 8003226:	2d00      	cmp	r5, #0
 8003228:	4606      	mov	r6, r0
 800322a:	db01      	blt.n	8003230 <_malloc_r+0x1c>
 800322c:	42a9      	cmp	r1, r5
 800322e:	d904      	bls.n	800323a <_malloc_r+0x26>
 8003230:	230c      	movs	r3, #12
 8003232:	6033      	str	r3, [r6, #0]
 8003234:	2000      	movs	r0, #0
 8003236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800323a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003310 <_malloc_r+0xfc>
 800323e:	f000 f869 	bl	8003314 <__malloc_lock>
 8003242:	f8d8 3000 	ldr.w	r3, [r8]
 8003246:	461c      	mov	r4, r3
 8003248:	bb44      	cbnz	r4, 800329c <_malloc_r+0x88>
 800324a:	4629      	mov	r1, r5
 800324c:	4630      	mov	r0, r6
 800324e:	f7ff ffbf 	bl	80031d0 <sbrk_aligned>
 8003252:	1c43      	adds	r3, r0, #1
 8003254:	4604      	mov	r4, r0
 8003256:	d158      	bne.n	800330a <_malloc_r+0xf6>
 8003258:	f8d8 4000 	ldr.w	r4, [r8]
 800325c:	4627      	mov	r7, r4
 800325e:	2f00      	cmp	r7, #0
 8003260:	d143      	bne.n	80032ea <_malloc_r+0xd6>
 8003262:	2c00      	cmp	r4, #0
 8003264:	d04b      	beq.n	80032fe <_malloc_r+0xea>
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	4639      	mov	r1, r7
 800326a:	4630      	mov	r0, r6
 800326c:	eb04 0903 	add.w	r9, r4, r3
 8003270:	f000 fc68 	bl	8003b44 <_sbrk_r>
 8003274:	4581      	cmp	r9, r0
 8003276:	d142      	bne.n	80032fe <_malloc_r+0xea>
 8003278:	6821      	ldr	r1, [r4, #0]
 800327a:	4630      	mov	r0, r6
 800327c:	1a6d      	subs	r5, r5, r1
 800327e:	4629      	mov	r1, r5
 8003280:	f7ff ffa6 	bl	80031d0 <sbrk_aligned>
 8003284:	3001      	adds	r0, #1
 8003286:	d03a      	beq.n	80032fe <_malloc_r+0xea>
 8003288:	6823      	ldr	r3, [r4, #0]
 800328a:	442b      	add	r3, r5
 800328c:	6023      	str	r3, [r4, #0]
 800328e:	f8d8 3000 	ldr.w	r3, [r8]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	bb62      	cbnz	r2, 80032f0 <_malloc_r+0xdc>
 8003296:	f8c8 7000 	str.w	r7, [r8]
 800329a:	e00f      	b.n	80032bc <_malloc_r+0xa8>
 800329c:	6822      	ldr	r2, [r4, #0]
 800329e:	1b52      	subs	r2, r2, r5
 80032a0:	d420      	bmi.n	80032e4 <_malloc_r+0xd0>
 80032a2:	2a0b      	cmp	r2, #11
 80032a4:	d917      	bls.n	80032d6 <_malloc_r+0xc2>
 80032a6:	1961      	adds	r1, r4, r5
 80032a8:	42a3      	cmp	r3, r4
 80032aa:	6025      	str	r5, [r4, #0]
 80032ac:	bf18      	it	ne
 80032ae:	6059      	strne	r1, [r3, #4]
 80032b0:	6863      	ldr	r3, [r4, #4]
 80032b2:	bf08      	it	eq
 80032b4:	f8c8 1000 	streq.w	r1, [r8]
 80032b8:	5162      	str	r2, [r4, r5]
 80032ba:	604b      	str	r3, [r1, #4]
 80032bc:	4630      	mov	r0, r6
 80032be:	f000 f82f 	bl	8003320 <__malloc_unlock>
 80032c2:	f104 000b 	add.w	r0, r4, #11
 80032c6:	1d23      	adds	r3, r4, #4
 80032c8:	f020 0007 	bic.w	r0, r0, #7
 80032cc:	1ac2      	subs	r2, r0, r3
 80032ce:	bf1c      	itt	ne
 80032d0:	1a1b      	subne	r3, r3, r0
 80032d2:	50a3      	strne	r3, [r4, r2]
 80032d4:	e7af      	b.n	8003236 <_malloc_r+0x22>
 80032d6:	6862      	ldr	r2, [r4, #4]
 80032d8:	42a3      	cmp	r3, r4
 80032da:	bf0c      	ite	eq
 80032dc:	f8c8 2000 	streq.w	r2, [r8]
 80032e0:	605a      	strne	r2, [r3, #4]
 80032e2:	e7eb      	b.n	80032bc <_malloc_r+0xa8>
 80032e4:	4623      	mov	r3, r4
 80032e6:	6864      	ldr	r4, [r4, #4]
 80032e8:	e7ae      	b.n	8003248 <_malloc_r+0x34>
 80032ea:	463c      	mov	r4, r7
 80032ec:	687f      	ldr	r7, [r7, #4]
 80032ee:	e7b6      	b.n	800325e <_malloc_r+0x4a>
 80032f0:	461a      	mov	r2, r3
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	42a3      	cmp	r3, r4
 80032f6:	d1fb      	bne.n	80032f0 <_malloc_r+0xdc>
 80032f8:	2300      	movs	r3, #0
 80032fa:	6053      	str	r3, [r2, #4]
 80032fc:	e7de      	b.n	80032bc <_malloc_r+0xa8>
 80032fe:	230c      	movs	r3, #12
 8003300:	4630      	mov	r0, r6
 8003302:	6033      	str	r3, [r6, #0]
 8003304:	f000 f80c 	bl	8003320 <__malloc_unlock>
 8003308:	e794      	b.n	8003234 <_malloc_r+0x20>
 800330a:	6005      	str	r5, [r0, #0]
 800330c:	e7d6      	b.n	80032bc <_malloc_r+0xa8>
 800330e:	bf00      	nop
 8003310:	20000270 	.word	0x20000270

08003314 <__malloc_lock>:
 8003314:	4801      	ldr	r0, [pc, #4]	@ (800331c <__malloc_lock+0x8>)
 8003316:	f7ff bf10 	b.w	800313a <__retarget_lock_acquire_recursive>
 800331a:	bf00      	nop
 800331c:	20000268 	.word	0x20000268

08003320 <__malloc_unlock>:
 8003320:	4801      	ldr	r0, [pc, #4]	@ (8003328 <__malloc_unlock+0x8>)
 8003322:	f7ff bf0b 	b.w	800313c <__retarget_lock_release_recursive>
 8003326:	bf00      	nop
 8003328:	20000268 	.word	0x20000268

0800332c <__sfputc_r>:
 800332c:	6893      	ldr	r3, [r2, #8]
 800332e:	b410      	push	{r4}
 8003330:	3b01      	subs	r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	6093      	str	r3, [r2, #8]
 8003336:	da07      	bge.n	8003348 <__sfputc_r+0x1c>
 8003338:	6994      	ldr	r4, [r2, #24]
 800333a:	42a3      	cmp	r3, r4
 800333c:	db01      	blt.n	8003342 <__sfputc_r+0x16>
 800333e:	290a      	cmp	r1, #10
 8003340:	d102      	bne.n	8003348 <__sfputc_r+0x1c>
 8003342:	bc10      	pop	{r4}
 8003344:	f000 bb6a 	b.w	8003a1c <__swbuf_r>
 8003348:	6813      	ldr	r3, [r2, #0]
 800334a:	1c58      	adds	r0, r3, #1
 800334c:	6010      	str	r0, [r2, #0]
 800334e:	7019      	strb	r1, [r3, #0]
 8003350:	4608      	mov	r0, r1
 8003352:	bc10      	pop	{r4}
 8003354:	4770      	bx	lr

08003356 <__sfputs_r>:
 8003356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003358:	4606      	mov	r6, r0
 800335a:	460f      	mov	r7, r1
 800335c:	4614      	mov	r4, r2
 800335e:	18d5      	adds	r5, r2, r3
 8003360:	42ac      	cmp	r4, r5
 8003362:	d101      	bne.n	8003368 <__sfputs_r+0x12>
 8003364:	2000      	movs	r0, #0
 8003366:	e007      	b.n	8003378 <__sfputs_r+0x22>
 8003368:	463a      	mov	r2, r7
 800336a:	4630      	mov	r0, r6
 800336c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003370:	f7ff ffdc 	bl	800332c <__sfputc_r>
 8003374:	1c43      	adds	r3, r0, #1
 8003376:	d1f3      	bne.n	8003360 <__sfputs_r+0xa>
 8003378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800337c <_vfiprintf_r>:
 800337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003380:	460d      	mov	r5, r1
 8003382:	4614      	mov	r4, r2
 8003384:	4698      	mov	r8, r3
 8003386:	4606      	mov	r6, r0
 8003388:	b09d      	sub	sp, #116	@ 0x74
 800338a:	b118      	cbz	r0, 8003394 <_vfiprintf_r+0x18>
 800338c:	6a03      	ldr	r3, [r0, #32]
 800338e:	b90b      	cbnz	r3, 8003394 <_vfiprintf_r+0x18>
 8003390:	f7ff fdce 	bl	8002f30 <__sinit>
 8003394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003396:	07d9      	lsls	r1, r3, #31
 8003398:	d405      	bmi.n	80033a6 <_vfiprintf_r+0x2a>
 800339a:	89ab      	ldrh	r3, [r5, #12]
 800339c:	059a      	lsls	r2, r3, #22
 800339e:	d402      	bmi.n	80033a6 <_vfiprintf_r+0x2a>
 80033a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033a2:	f7ff feca 	bl	800313a <__retarget_lock_acquire_recursive>
 80033a6:	89ab      	ldrh	r3, [r5, #12]
 80033a8:	071b      	lsls	r3, r3, #28
 80033aa:	d501      	bpl.n	80033b0 <_vfiprintf_r+0x34>
 80033ac:	692b      	ldr	r3, [r5, #16]
 80033ae:	b99b      	cbnz	r3, 80033d8 <_vfiprintf_r+0x5c>
 80033b0:	4629      	mov	r1, r5
 80033b2:	4630      	mov	r0, r6
 80033b4:	f000 fb70 	bl	8003a98 <__swsetup_r>
 80033b8:	b170      	cbz	r0, 80033d8 <_vfiprintf_r+0x5c>
 80033ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033bc:	07dc      	lsls	r4, r3, #31
 80033be:	d504      	bpl.n	80033ca <_vfiprintf_r+0x4e>
 80033c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033c4:	b01d      	add	sp, #116	@ 0x74
 80033c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ca:	89ab      	ldrh	r3, [r5, #12]
 80033cc:	0598      	lsls	r0, r3, #22
 80033ce:	d4f7      	bmi.n	80033c0 <_vfiprintf_r+0x44>
 80033d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033d2:	f7ff feb3 	bl	800313c <__retarget_lock_release_recursive>
 80033d6:	e7f3      	b.n	80033c0 <_vfiprintf_r+0x44>
 80033d8:	2300      	movs	r3, #0
 80033da:	9309      	str	r3, [sp, #36]	@ 0x24
 80033dc:	2320      	movs	r3, #32
 80033de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80033e2:	2330      	movs	r3, #48	@ 0x30
 80033e4:	f04f 0901 	mov.w	r9, #1
 80033e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80033ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003598 <_vfiprintf_r+0x21c>
 80033f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80033f4:	4623      	mov	r3, r4
 80033f6:	469a      	mov	sl, r3
 80033f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033fc:	b10a      	cbz	r2, 8003402 <_vfiprintf_r+0x86>
 80033fe:	2a25      	cmp	r2, #37	@ 0x25
 8003400:	d1f9      	bne.n	80033f6 <_vfiprintf_r+0x7a>
 8003402:	ebba 0b04 	subs.w	fp, sl, r4
 8003406:	d00b      	beq.n	8003420 <_vfiprintf_r+0xa4>
 8003408:	465b      	mov	r3, fp
 800340a:	4622      	mov	r2, r4
 800340c:	4629      	mov	r1, r5
 800340e:	4630      	mov	r0, r6
 8003410:	f7ff ffa1 	bl	8003356 <__sfputs_r>
 8003414:	3001      	adds	r0, #1
 8003416:	f000 80a7 	beq.w	8003568 <_vfiprintf_r+0x1ec>
 800341a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800341c:	445a      	add	r2, fp
 800341e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003420:	f89a 3000 	ldrb.w	r3, [sl]
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 809f 	beq.w	8003568 <_vfiprintf_r+0x1ec>
 800342a:	2300      	movs	r3, #0
 800342c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003430:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003434:	f10a 0a01 	add.w	sl, sl, #1
 8003438:	9304      	str	r3, [sp, #16]
 800343a:	9307      	str	r3, [sp, #28]
 800343c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003440:	931a      	str	r3, [sp, #104]	@ 0x68
 8003442:	4654      	mov	r4, sl
 8003444:	2205      	movs	r2, #5
 8003446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800344a:	4853      	ldr	r0, [pc, #332]	@ (8003598 <_vfiprintf_r+0x21c>)
 800344c:	f000 fb8a 	bl	8003b64 <memchr>
 8003450:	9a04      	ldr	r2, [sp, #16]
 8003452:	b9d8      	cbnz	r0, 800348c <_vfiprintf_r+0x110>
 8003454:	06d1      	lsls	r1, r2, #27
 8003456:	bf44      	itt	mi
 8003458:	2320      	movmi	r3, #32
 800345a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800345e:	0713      	lsls	r3, r2, #28
 8003460:	bf44      	itt	mi
 8003462:	232b      	movmi	r3, #43	@ 0x2b
 8003464:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003468:	f89a 3000 	ldrb.w	r3, [sl]
 800346c:	2b2a      	cmp	r3, #42	@ 0x2a
 800346e:	d015      	beq.n	800349c <_vfiprintf_r+0x120>
 8003470:	4654      	mov	r4, sl
 8003472:	2000      	movs	r0, #0
 8003474:	f04f 0c0a 	mov.w	ip, #10
 8003478:	9a07      	ldr	r2, [sp, #28]
 800347a:	4621      	mov	r1, r4
 800347c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003480:	3b30      	subs	r3, #48	@ 0x30
 8003482:	2b09      	cmp	r3, #9
 8003484:	d94b      	bls.n	800351e <_vfiprintf_r+0x1a2>
 8003486:	b1b0      	cbz	r0, 80034b6 <_vfiprintf_r+0x13a>
 8003488:	9207      	str	r2, [sp, #28]
 800348a:	e014      	b.n	80034b6 <_vfiprintf_r+0x13a>
 800348c:	eba0 0308 	sub.w	r3, r0, r8
 8003490:	fa09 f303 	lsl.w	r3, r9, r3
 8003494:	4313      	orrs	r3, r2
 8003496:	46a2      	mov	sl, r4
 8003498:	9304      	str	r3, [sp, #16]
 800349a:	e7d2      	b.n	8003442 <_vfiprintf_r+0xc6>
 800349c:	9b03      	ldr	r3, [sp, #12]
 800349e:	1d19      	adds	r1, r3, #4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	9103      	str	r1, [sp, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bfbb      	ittet	lt
 80034a8:	425b      	neglt	r3, r3
 80034aa:	f042 0202 	orrlt.w	r2, r2, #2
 80034ae:	9307      	strge	r3, [sp, #28]
 80034b0:	9307      	strlt	r3, [sp, #28]
 80034b2:	bfb8      	it	lt
 80034b4:	9204      	strlt	r2, [sp, #16]
 80034b6:	7823      	ldrb	r3, [r4, #0]
 80034b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80034ba:	d10a      	bne.n	80034d2 <_vfiprintf_r+0x156>
 80034bc:	7863      	ldrb	r3, [r4, #1]
 80034be:	2b2a      	cmp	r3, #42	@ 0x2a
 80034c0:	d132      	bne.n	8003528 <_vfiprintf_r+0x1ac>
 80034c2:	9b03      	ldr	r3, [sp, #12]
 80034c4:	3402      	adds	r4, #2
 80034c6:	1d1a      	adds	r2, r3, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	9203      	str	r2, [sp, #12]
 80034cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80034d0:	9305      	str	r3, [sp, #20]
 80034d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800359c <_vfiprintf_r+0x220>
 80034d6:	2203      	movs	r2, #3
 80034d8:	4650      	mov	r0, sl
 80034da:	7821      	ldrb	r1, [r4, #0]
 80034dc:	f000 fb42 	bl	8003b64 <memchr>
 80034e0:	b138      	cbz	r0, 80034f2 <_vfiprintf_r+0x176>
 80034e2:	2240      	movs	r2, #64	@ 0x40
 80034e4:	9b04      	ldr	r3, [sp, #16]
 80034e6:	eba0 000a 	sub.w	r0, r0, sl
 80034ea:	4082      	lsls	r2, r0
 80034ec:	4313      	orrs	r3, r2
 80034ee:	3401      	adds	r4, #1
 80034f0:	9304      	str	r3, [sp, #16]
 80034f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034f6:	2206      	movs	r2, #6
 80034f8:	4829      	ldr	r0, [pc, #164]	@ (80035a0 <_vfiprintf_r+0x224>)
 80034fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80034fe:	f000 fb31 	bl	8003b64 <memchr>
 8003502:	2800      	cmp	r0, #0
 8003504:	d03f      	beq.n	8003586 <_vfiprintf_r+0x20a>
 8003506:	4b27      	ldr	r3, [pc, #156]	@ (80035a4 <_vfiprintf_r+0x228>)
 8003508:	bb1b      	cbnz	r3, 8003552 <_vfiprintf_r+0x1d6>
 800350a:	9b03      	ldr	r3, [sp, #12]
 800350c:	3307      	adds	r3, #7
 800350e:	f023 0307 	bic.w	r3, r3, #7
 8003512:	3308      	adds	r3, #8
 8003514:	9303      	str	r3, [sp, #12]
 8003516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003518:	443b      	add	r3, r7
 800351a:	9309      	str	r3, [sp, #36]	@ 0x24
 800351c:	e76a      	b.n	80033f4 <_vfiprintf_r+0x78>
 800351e:	460c      	mov	r4, r1
 8003520:	2001      	movs	r0, #1
 8003522:	fb0c 3202 	mla	r2, ip, r2, r3
 8003526:	e7a8      	b.n	800347a <_vfiprintf_r+0xfe>
 8003528:	2300      	movs	r3, #0
 800352a:	f04f 0c0a 	mov.w	ip, #10
 800352e:	4619      	mov	r1, r3
 8003530:	3401      	adds	r4, #1
 8003532:	9305      	str	r3, [sp, #20]
 8003534:	4620      	mov	r0, r4
 8003536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800353a:	3a30      	subs	r2, #48	@ 0x30
 800353c:	2a09      	cmp	r2, #9
 800353e:	d903      	bls.n	8003548 <_vfiprintf_r+0x1cc>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0c6      	beq.n	80034d2 <_vfiprintf_r+0x156>
 8003544:	9105      	str	r1, [sp, #20]
 8003546:	e7c4      	b.n	80034d2 <_vfiprintf_r+0x156>
 8003548:	4604      	mov	r4, r0
 800354a:	2301      	movs	r3, #1
 800354c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003550:	e7f0      	b.n	8003534 <_vfiprintf_r+0x1b8>
 8003552:	ab03      	add	r3, sp, #12
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	462a      	mov	r2, r5
 8003558:	4630      	mov	r0, r6
 800355a:	4b13      	ldr	r3, [pc, #76]	@ (80035a8 <_vfiprintf_r+0x22c>)
 800355c:	a904      	add	r1, sp, #16
 800355e:	f3af 8000 	nop.w
 8003562:	4607      	mov	r7, r0
 8003564:	1c78      	adds	r0, r7, #1
 8003566:	d1d6      	bne.n	8003516 <_vfiprintf_r+0x19a>
 8003568:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800356a:	07d9      	lsls	r1, r3, #31
 800356c:	d405      	bmi.n	800357a <_vfiprintf_r+0x1fe>
 800356e:	89ab      	ldrh	r3, [r5, #12]
 8003570:	059a      	lsls	r2, r3, #22
 8003572:	d402      	bmi.n	800357a <_vfiprintf_r+0x1fe>
 8003574:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003576:	f7ff fde1 	bl	800313c <__retarget_lock_release_recursive>
 800357a:	89ab      	ldrh	r3, [r5, #12]
 800357c:	065b      	lsls	r3, r3, #25
 800357e:	f53f af1f 	bmi.w	80033c0 <_vfiprintf_r+0x44>
 8003582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003584:	e71e      	b.n	80033c4 <_vfiprintf_r+0x48>
 8003586:	ab03      	add	r3, sp, #12
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	462a      	mov	r2, r5
 800358c:	4630      	mov	r0, r6
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <_vfiprintf_r+0x22c>)
 8003590:	a904      	add	r1, sp, #16
 8003592:	f000 f87d 	bl	8003690 <_printf_i>
 8003596:	e7e4      	b.n	8003562 <_vfiprintf_r+0x1e6>
 8003598:	08003cd6 	.word	0x08003cd6
 800359c:	08003cdc 	.word	0x08003cdc
 80035a0:	08003ce0 	.word	0x08003ce0
 80035a4:	00000000 	.word	0x00000000
 80035a8:	08003357 	.word	0x08003357

080035ac <_printf_common>:
 80035ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b0:	4616      	mov	r6, r2
 80035b2:	4698      	mov	r8, r3
 80035b4:	688a      	ldr	r2, [r1, #8]
 80035b6:	690b      	ldr	r3, [r1, #16]
 80035b8:	4607      	mov	r7, r0
 80035ba:	4293      	cmp	r3, r2
 80035bc:	bfb8      	it	lt
 80035be:	4613      	movlt	r3, r2
 80035c0:	6033      	str	r3, [r6, #0]
 80035c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035c6:	460c      	mov	r4, r1
 80035c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80035cc:	b10a      	cbz	r2, 80035d2 <_printf_common+0x26>
 80035ce:	3301      	adds	r3, #1
 80035d0:	6033      	str	r3, [r6, #0]
 80035d2:	6823      	ldr	r3, [r4, #0]
 80035d4:	0699      	lsls	r1, r3, #26
 80035d6:	bf42      	ittt	mi
 80035d8:	6833      	ldrmi	r3, [r6, #0]
 80035da:	3302      	addmi	r3, #2
 80035dc:	6033      	strmi	r3, [r6, #0]
 80035de:	6825      	ldr	r5, [r4, #0]
 80035e0:	f015 0506 	ands.w	r5, r5, #6
 80035e4:	d106      	bne.n	80035f4 <_printf_common+0x48>
 80035e6:	f104 0a19 	add.w	sl, r4, #25
 80035ea:	68e3      	ldr	r3, [r4, #12]
 80035ec:	6832      	ldr	r2, [r6, #0]
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	42ab      	cmp	r3, r5
 80035f2:	dc2b      	bgt.n	800364c <_printf_common+0xa0>
 80035f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80035f8:	6822      	ldr	r2, [r4, #0]
 80035fa:	3b00      	subs	r3, #0
 80035fc:	bf18      	it	ne
 80035fe:	2301      	movne	r3, #1
 8003600:	0692      	lsls	r2, r2, #26
 8003602:	d430      	bmi.n	8003666 <_printf_common+0xba>
 8003604:	4641      	mov	r1, r8
 8003606:	4638      	mov	r0, r7
 8003608:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800360c:	47c8      	blx	r9
 800360e:	3001      	adds	r0, #1
 8003610:	d023      	beq.n	800365a <_printf_common+0xae>
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	6922      	ldr	r2, [r4, #16]
 8003616:	f003 0306 	and.w	r3, r3, #6
 800361a:	2b04      	cmp	r3, #4
 800361c:	bf14      	ite	ne
 800361e:	2500      	movne	r5, #0
 8003620:	6833      	ldreq	r3, [r6, #0]
 8003622:	f04f 0600 	mov.w	r6, #0
 8003626:	bf08      	it	eq
 8003628:	68e5      	ldreq	r5, [r4, #12]
 800362a:	f104 041a 	add.w	r4, r4, #26
 800362e:	bf08      	it	eq
 8003630:	1aed      	subeq	r5, r5, r3
 8003632:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003636:	bf08      	it	eq
 8003638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800363c:	4293      	cmp	r3, r2
 800363e:	bfc4      	itt	gt
 8003640:	1a9b      	subgt	r3, r3, r2
 8003642:	18ed      	addgt	r5, r5, r3
 8003644:	42b5      	cmp	r5, r6
 8003646:	d11a      	bne.n	800367e <_printf_common+0xd2>
 8003648:	2000      	movs	r0, #0
 800364a:	e008      	b.n	800365e <_printf_common+0xb2>
 800364c:	2301      	movs	r3, #1
 800364e:	4652      	mov	r2, sl
 8003650:	4641      	mov	r1, r8
 8003652:	4638      	mov	r0, r7
 8003654:	47c8      	blx	r9
 8003656:	3001      	adds	r0, #1
 8003658:	d103      	bne.n	8003662 <_printf_common+0xb6>
 800365a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800365e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003662:	3501      	adds	r5, #1
 8003664:	e7c1      	b.n	80035ea <_printf_common+0x3e>
 8003666:	2030      	movs	r0, #48	@ 0x30
 8003668:	18e1      	adds	r1, r4, r3
 800366a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003674:	4422      	add	r2, r4
 8003676:	3302      	adds	r3, #2
 8003678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800367c:	e7c2      	b.n	8003604 <_printf_common+0x58>
 800367e:	2301      	movs	r3, #1
 8003680:	4622      	mov	r2, r4
 8003682:	4641      	mov	r1, r8
 8003684:	4638      	mov	r0, r7
 8003686:	47c8      	blx	r9
 8003688:	3001      	adds	r0, #1
 800368a:	d0e6      	beq.n	800365a <_printf_common+0xae>
 800368c:	3601      	adds	r6, #1
 800368e:	e7d9      	b.n	8003644 <_printf_common+0x98>

08003690 <_printf_i>:
 8003690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003694:	7e0f      	ldrb	r7, [r1, #24]
 8003696:	4691      	mov	r9, r2
 8003698:	2f78      	cmp	r7, #120	@ 0x78
 800369a:	4680      	mov	r8, r0
 800369c:	460c      	mov	r4, r1
 800369e:	469a      	mov	sl, r3
 80036a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80036a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80036a6:	d807      	bhi.n	80036b8 <_printf_i+0x28>
 80036a8:	2f62      	cmp	r7, #98	@ 0x62
 80036aa:	d80a      	bhi.n	80036c2 <_printf_i+0x32>
 80036ac:	2f00      	cmp	r7, #0
 80036ae:	f000 80d1 	beq.w	8003854 <_printf_i+0x1c4>
 80036b2:	2f58      	cmp	r7, #88	@ 0x58
 80036b4:	f000 80b8 	beq.w	8003828 <_printf_i+0x198>
 80036b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80036c0:	e03a      	b.n	8003738 <_printf_i+0xa8>
 80036c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80036c6:	2b15      	cmp	r3, #21
 80036c8:	d8f6      	bhi.n	80036b8 <_printf_i+0x28>
 80036ca:	a101      	add	r1, pc, #4	@ (adr r1, 80036d0 <_printf_i+0x40>)
 80036cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036d0:	08003729 	.word	0x08003729
 80036d4:	0800373d 	.word	0x0800373d
 80036d8:	080036b9 	.word	0x080036b9
 80036dc:	080036b9 	.word	0x080036b9
 80036e0:	080036b9 	.word	0x080036b9
 80036e4:	080036b9 	.word	0x080036b9
 80036e8:	0800373d 	.word	0x0800373d
 80036ec:	080036b9 	.word	0x080036b9
 80036f0:	080036b9 	.word	0x080036b9
 80036f4:	080036b9 	.word	0x080036b9
 80036f8:	080036b9 	.word	0x080036b9
 80036fc:	0800383b 	.word	0x0800383b
 8003700:	08003767 	.word	0x08003767
 8003704:	080037f5 	.word	0x080037f5
 8003708:	080036b9 	.word	0x080036b9
 800370c:	080036b9 	.word	0x080036b9
 8003710:	0800385d 	.word	0x0800385d
 8003714:	080036b9 	.word	0x080036b9
 8003718:	08003767 	.word	0x08003767
 800371c:	080036b9 	.word	0x080036b9
 8003720:	080036b9 	.word	0x080036b9
 8003724:	080037fd 	.word	0x080037fd
 8003728:	6833      	ldr	r3, [r6, #0]
 800372a:	1d1a      	adds	r2, r3, #4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6032      	str	r2, [r6, #0]
 8003730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003738:	2301      	movs	r3, #1
 800373a:	e09c      	b.n	8003876 <_printf_i+0x1e6>
 800373c:	6833      	ldr	r3, [r6, #0]
 800373e:	6820      	ldr	r0, [r4, #0]
 8003740:	1d19      	adds	r1, r3, #4
 8003742:	6031      	str	r1, [r6, #0]
 8003744:	0606      	lsls	r6, r0, #24
 8003746:	d501      	bpl.n	800374c <_printf_i+0xbc>
 8003748:	681d      	ldr	r5, [r3, #0]
 800374a:	e003      	b.n	8003754 <_printf_i+0xc4>
 800374c:	0645      	lsls	r5, r0, #25
 800374e:	d5fb      	bpl.n	8003748 <_printf_i+0xb8>
 8003750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003754:	2d00      	cmp	r5, #0
 8003756:	da03      	bge.n	8003760 <_printf_i+0xd0>
 8003758:	232d      	movs	r3, #45	@ 0x2d
 800375a:	426d      	negs	r5, r5
 800375c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003760:	230a      	movs	r3, #10
 8003762:	4858      	ldr	r0, [pc, #352]	@ (80038c4 <_printf_i+0x234>)
 8003764:	e011      	b.n	800378a <_printf_i+0xfa>
 8003766:	6821      	ldr	r1, [r4, #0]
 8003768:	6833      	ldr	r3, [r6, #0]
 800376a:	0608      	lsls	r0, r1, #24
 800376c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003770:	d402      	bmi.n	8003778 <_printf_i+0xe8>
 8003772:	0649      	lsls	r1, r1, #25
 8003774:	bf48      	it	mi
 8003776:	b2ad      	uxthmi	r5, r5
 8003778:	2f6f      	cmp	r7, #111	@ 0x6f
 800377a:	6033      	str	r3, [r6, #0]
 800377c:	bf14      	ite	ne
 800377e:	230a      	movne	r3, #10
 8003780:	2308      	moveq	r3, #8
 8003782:	4850      	ldr	r0, [pc, #320]	@ (80038c4 <_printf_i+0x234>)
 8003784:	2100      	movs	r1, #0
 8003786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800378a:	6866      	ldr	r6, [r4, #4]
 800378c:	2e00      	cmp	r6, #0
 800378e:	60a6      	str	r6, [r4, #8]
 8003790:	db05      	blt.n	800379e <_printf_i+0x10e>
 8003792:	6821      	ldr	r1, [r4, #0]
 8003794:	432e      	orrs	r6, r5
 8003796:	f021 0104 	bic.w	r1, r1, #4
 800379a:	6021      	str	r1, [r4, #0]
 800379c:	d04b      	beq.n	8003836 <_printf_i+0x1a6>
 800379e:	4616      	mov	r6, r2
 80037a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80037a4:	fb03 5711 	mls	r7, r3, r1, r5
 80037a8:	5dc7      	ldrb	r7, [r0, r7]
 80037aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037ae:	462f      	mov	r7, r5
 80037b0:	42bb      	cmp	r3, r7
 80037b2:	460d      	mov	r5, r1
 80037b4:	d9f4      	bls.n	80037a0 <_printf_i+0x110>
 80037b6:	2b08      	cmp	r3, #8
 80037b8:	d10b      	bne.n	80037d2 <_printf_i+0x142>
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	07df      	lsls	r7, r3, #31
 80037be:	d508      	bpl.n	80037d2 <_printf_i+0x142>
 80037c0:	6923      	ldr	r3, [r4, #16]
 80037c2:	6861      	ldr	r1, [r4, #4]
 80037c4:	4299      	cmp	r1, r3
 80037c6:	bfde      	ittt	le
 80037c8:	2330      	movle	r3, #48	@ 0x30
 80037ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80037d2:	1b92      	subs	r2, r2, r6
 80037d4:	6122      	str	r2, [r4, #16]
 80037d6:	464b      	mov	r3, r9
 80037d8:	4621      	mov	r1, r4
 80037da:	4640      	mov	r0, r8
 80037dc:	f8cd a000 	str.w	sl, [sp]
 80037e0:	aa03      	add	r2, sp, #12
 80037e2:	f7ff fee3 	bl	80035ac <_printf_common>
 80037e6:	3001      	adds	r0, #1
 80037e8:	d14a      	bne.n	8003880 <_printf_i+0x1f0>
 80037ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037ee:	b004      	add	sp, #16
 80037f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f4:	6823      	ldr	r3, [r4, #0]
 80037f6:	f043 0320 	orr.w	r3, r3, #32
 80037fa:	6023      	str	r3, [r4, #0]
 80037fc:	2778      	movs	r7, #120	@ 0x78
 80037fe:	4832      	ldr	r0, [pc, #200]	@ (80038c8 <_printf_i+0x238>)
 8003800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	6831      	ldr	r1, [r6, #0]
 8003808:	061f      	lsls	r7, r3, #24
 800380a:	f851 5b04 	ldr.w	r5, [r1], #4
 800380e:	d402      	bmi.n	8003816 <_printf_i+0x186>
 8003810:	065f      	lsls	r7, r3, #25
 8003812:	bf48      	it	mi
 8003814:	b2ad      	uxthmi	r5, r5
 8003816:	6031      	str	r1, [r6, #0]
 8003818:	07d9      	lsls	r1, r3, #31
 800381a:	bf44      	itt	mi
 800381c:	f043 0320 	orrmi.w	r3, r3, #32
 8003820:	6023      	strmi	r3, [r4, #0]
 8003822:	b11d      	cbz	r5, 800382c <_printf_i+0x19c>
 8003824:	2310      	movs	r3, #16
 8003826:	e7ad      	b.n	8003784 <_printf_i+0xf4>
 8003828:	4826      	ldr	r0, [pc, #152]	@ (80038c4 <_printf_i+0x234>)
 800382a:	e7e9      	b.n	8003800 <_printf_i+0x170>
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	f023 0320 	bic.w	r3, r3, #32
 8003832:	6023      	str	r3, [r4, #0]
 8003834:	e7f6      	b.n	8003824 <_printf_i+0x194>
 8003836:	4616      	mov	r6, r2
 8003838:	e7bd      	b.n	80037b6 <_printf_i+0x126>
 800383a:	6833      	ldr	r3, [r6, #0]
 800383c:	6825      	ldr	r5, [r4, #0]
 800383e:	1d18      	adds	r0, r3, #4
 8003840:	6961      	ldr	r1, [r4, #20]
 8003842:	6030      	str	r0, [r6, #0]
 8003844:	062e      	lsls	r6, r5, #24
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	d501      	bpl.n	800384e <_printf_i+0x1be>
 800384a:	6019      	str	r1, [r3, #0]
 800384c:	e002      	b.n	8003854 <_printf_i+0x1c4>
 800384e:	0668      	lsls	r0, r5, #25
 8003850:	d5fb      	bpl.n	800384a <_printf_i+0x1ba>
 8003852:	8019      	strh	r1, [r3, #0]
 8003854:	2300      	movs	r3, #0
 8003856:	4616      	mov	r6, r2
 8003858:	6123      	str	r3, [r4, #16]
 800385a:	e7bc      	b.n	80037d6 <_printf_i+0x146>
 800385c:	6833      	ldr	r3, [r6, #0]
 800385e:	2100      	movs	r1, #0
 8003860:	1d1a      	adds	r2, r3, #4
 8003862:	6032      	str	r2, [r6, #0]
 8003864:	681e      	ldr	r6, [r3, #0]
 8003866:	6862      	ldr	r2, [r4, #4]
 8003868:	4630      	mov	r0, r6
 800386a:	f000 f97b 	bl	8003b64 <memchr>
 800386e:	b108      	cbz	r0, 8003874 <_printf_i+0x1e4>
 8003870:	1b80      	subs	r0, r0, r6
 8003872:	6060      	str	r0, [r4, #4]
 8003874:	6863      	ldr	r3, [r4, #4]
 8003876:	6123      	str	r3, [r4, #16]
 8003878:	2300      	movs	r3, #0
 800387a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800387e:	e7aa      	b.n	80037d6 <_printf_i+0x146>
 8003880:	4632      	mov	r2, r6
 8003882:	4649      	mov	r1, r9
 8003884:	4640      	mov	r0, r8
 8003886:	6923      	ldr	r3, [r4, #16]
 8003888:	47d0      	blx	sl
 800388a:	3001      	adds	r0, #1
 800388c:	d0ad      	beq.n	80037ea <_printf_i+0x15a>
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	079b      	lsls	r3, r3, #30
 8003892:	d413      	bmi.n	80038bc <_printf_i+0x22c>
 8003894:	68e0      	ldr	r0, [r4, #12]
 8003896:	9b03      	ldr	r3, [sp, #12]
 8003898:	4298      	cmp	r0, r3
 800389a:	bfb8      	it	lt
 800389c:	4618      	movlt	r0, r3
 800389e:	e7a6      	b.n	80037ee <_printf_i+0x15e>
 80038a0:	2301      	movs	r3, #1
 80038a2:	4632      	mov	r2, r6
 80038a4:	4649      	mov	r1, r9
 80038a6:	4640      	mov	r0, r8
 80038a8:	47d0      	blx	sl
 80038aa:	3001      	adds	r0, #1
 80038ac:	d09d      	beq.n	80037ea <_printf_i+0x15a>
 80038ae:	3501      	adds	r5, #1
 80038b0:	68e3      	ldr	r3, [r4, #12]
 80038b2:	9903      	ldr	r1, [sp, #12]
 80038b4:	1a5b      	subs	r3, r3, r1
 80038b6:	42ab      	cmp	r3, r5
 80038b8:	dcf2      	bgt.n	80038a0 <_printf_i+0x210>
 80038ba:	e7eb      	b.n	8003894 <_printf_i+0x204>
 80038bc:	2500      	movs	r5, #0
 80038be:	f104 0619 	add.w	r6, r4, #25
 80038c2:	e7f5      	b.n	80038b0 <_printf_i+0x220>
 80038c4:	08003ce7 	.word	0x08003ce7
 80038c8:	08003cf8 	.word	0x08003cf8

080038cc <__sflush_r>:
 80038cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d2:	0716      	lsls	r6, r2, #28
 80038d4:	4605      	mov	r5, r0
 80038d6:	460c      	mov	r4, r1
 80038d8:	d454      	bmi.n	8003984 <__sflush_r+0xb8>
 80038da:	684b      	ldr	r3, [r1, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	dc02      	bgt.n	80038e6 <__sflush_r+0x1a>
 80038e0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	dd48      	ble.n	8003978 <__sflush_r+0xac>
 80038e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80038e8:	2e00      	cmp	r6, #0
 80038ea:	d045      	beq.n	8003978 <__sflush_r+0xac>
 80038ec:	2300      	movs	r3, #0
 80038ee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80038f2:	682f      	ldr	r7, [r5, #0]
 80038f4:	6a21      	ldr	r1, [r4, #32]
 80038f6:	602b      	str	r3, [r5, #0]
 80038f8:	d030      	beq.n	800395c <__sflush_r+0x90>
 80038fa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	0759      	lsls	r1, r3, #29
 8003900:	d505      	bpl.n	800390e <__sflush_r+0x42>
 8003902:	6863      	ldr	r3, [r4, #4]
 8003904:	1ad2      	subs	r2, r2, r3
 8003906:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003908:	b10b      	cbz	r3, 800390e <__sflush_r+0x42>
 800390a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800390c:	1ad2      	subs	r2, r2, r3
 800390e:	2300      	movs	r3, #0
 8003910:	4628      	mov	r0, r5
 8003912:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003914:	6a21      	ldr	r1, [r4, #32]
 8003916:	47b0      	blx	r6
 8003918:	1c43      	adds	r3, r0, #1
 800391a:	89a3      	ldrh	r3, [r4, #12]
 800391c:	d106      	bne.n	800392c <__sflush_r+0x60>
 800391e:	6829      	ldr	r1, [r5, #0]
 8003920:	291d      	cmp	r1, #29
 8003922:	d82b      	bhi.n	800397c <__sflush_r+0xb0>
 8003924:	4a28      	ldr	r2, [pc, #160]	@ (80039c8 <__sflush_r+0xfc>)
 8003926:	40ca      	lsrs	r2, r1
 8003928:	07d6      	lsls	r6, r2, #31
 800392a:	d527      	bpl.n	800397c <__sflush_r+0xb0>
 800392c:	2200      	movs	r2, #0
 800392e:	6062      	str	r2, [r4, #4]
 8003930:	6922      	ldr	r2, [r4, #16]
 8003932:	04d9      	lsls	r1, r3, #19
 8003934:	6022      	str	r2, [r4, #0]
 8003936:	d504      	bpl.n	8003942 <__sflush_r+0x76>
 8003938:	1c42      	adds	r2, r0, #1
 800393a:	d101      	bne.n	8003940 <__sflush_r+0x74>
 800393c:	682b      	ldr	r3, [r5, #0]
 800393e:	b903      	cbnz	r3, 8003942 <__sflush_r+0x76>
 8003940:	6560      	str	r0, [r4, #84]	@ 0x54
 8003942:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003944:	602f      	str	r7, [r5, #0]
 8003946:	b1b9      	cbz	r1, 8003978 <__sflush_r+0xac>
 8003948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800394c:	4299      	cmp	r1, r3
 800394e:	d002      	beq.n	8003956 <__sflush_r+0x8a>
 8003950:	4628      	mov	r0, r5
 8003952:	f7ff fbf5 	bl	8003140 <_free_r>
 8003956:	2300      	movs	r3, #0
 8003958:	6363      	str	r3, [r4, #52]	@ 0x34
 800395a:	e00d      	b.n	8003978 <__sflush_r+0xac>
 800395c:	2301      	movs	r3, #1
 800395e:	4628      	mov	r0, r5
 8003960:	47b0      	blx	r6
 8003962:	4602      	mov	r2, r0
 8003964:	1c50      	adds	r0, r2, #1
 8003966:	d1c9      	bne.n	80038fc <__sflush_r+0x30>
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0c6      	beq.n	80038fc <__sflush_r+0x30>
 800396e:	2b1d      	cmp	r3, #29
 8003970:	d001      	beq.n	8003976 <__sflush_r+0xaa>
 8003972:	2b16      	cmp	r3, #22
 8003974:	d11d      	bne.n	80039b2 <__sflush_r+0xe6>
 8003976:	602f      	str	r7, [r5, #0]
 8003978:	2000      	movs	r0, #0
 800397a:	e021      	b.n	80039c0 <__sflush_r+0xf4>
 800397c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003980:	b21b      	sxth	r3, r3
 8003982:	e01a      	b.n	80039ba <__sflush_r+0xee>
 8003984:	690f      	ldr	r7, [r1, #16]
 8003986:	2f00      	cmp	r7, #0
 8003988:	d0f6      	beq.n	8003978 <__sflush_r+0xac>
 800398a:	0793      	lsls	r3, r2, #30
 800398c:	bf18      	it	ne
 800398e:	2300      	movne	r3, #0
 8003990:	680e      	ldr	r6, [r1, #0]
 8003992:	bf08      	it	eq
 8003994:	694b      	ldreq	r3, [r1, #20]
 8003996:	1bf6      	subs	r6, r6, r7
 8003998:	600f      	str	r7, [r1, #0]
 800399a:	608b      	str	r3, [r1, #8]
 800399c:	2e00      	cmp	r6, #0
 800399e:	ddeb      	ble.n	8003978 <__sflush_r+0xac>
 80039a0:	4633      	mov	r3, r6
 80039a2:	463a      	mov	r2, r7
 80039a4:	4628      	mov	r0, r5
 80039a6:	6a21      	ldr	r1, [r4, #32]
 80039a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80039ac:	47e0      	blx	ip
 80039ae:	2800      	cmp	r0, #0
 80039b0:	dc07      	bgt.n	80039c2 <__sflush_r+0xf6>
 80039b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039be:	81a3      	strh	r3, [r4, #12]
 80039c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c2:	4407      	add	r7, r0
 80039c4:	1a36      	subs	r6, r6, r0
 80039c6:	e7e9      	b.n	800399c <__sflush_r+0xd0>
 80039c8:	20400001 	.word	0x20400001

080039cc <_fflush_r>:
 80039cc:	b538      	push	{r3, r4, r5, lr}
 80039ce:	690b      	ldr	r3, [r1, #16]
 80039d0:	4605      	mov	r5, r0
 80039d2:	460c      	mov	r4, r1
 80039d4:	b913      	cbnz	r3, 80039dc <_fflush_r+0x10>
 80039d6:	2500      	movs	r5, #0
 80039d8:	4628      	mov	r0, r5
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	b118      	cbz	r0, 80039e6 <_fflush_r+0x1a>
 80039de:	6a03      	ldr	r3, [r0, #32]
 80039e0:	b90b      	cbnz	r3, 80039e6 <_fflush_r+0x1a>
 80039e2:	f7ff faa5 	bl	8002f30 <__sinit>
 80039e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f3      	beq.n	80039d6 <_fflush_r+0xa>
 80039ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80039f0:	07d0      	lsls	r0, r2, #31
 80039f2:	d404      	bmi.n	80039fe <_fflush_r+0x32>
 80039f4:	0599      	lsls	r1, r3, #22
 80039f6:	d402      	bmi.n	80039fe <_fflush_r+0x32>
 80039f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039fa:	f7ff fb9e 	bl	800313a <__retarget_lock_acquire_recursive>
 80039fe:	4628      	mov	r0, r5
 8003a00:	4621      	mov	r1, r4
 8003a02:	f7ff ff63 	bl	80038cc <__sflush_r>
 8003a06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a08:	4605      	mov	r5, r0
 8003a0a:	07da      	lsls	r2, r3, #31
 8003a0c:	d4e4      	bmi.n	80039d8 <_fflush_r+0xc>
 8003a0e:	89a3      	ldrh	r3, [r4, #12]
 8003a10:	059b      	lsls	r3, r3, #22
 8003a12:	d4e1      	bmi.n	80039d8 <_fflush_r+0xc>
 8003a14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a16:	f7ff fb91 	bl	800313c <__retarget_lock_release_recursive>
 8003a1a:	e7dd      	b.n	80039d8 <_fflush_r+0xc>

08003a1c <__swbuf_r>:
 8003a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1e:	460e      	mov	r6, r1
 8003a20:	4614      	mov	r4, r2
 8003a22:	4605      	mov	r5, r0
 8003a24:	b118      	cbz	r0, 8003a2e <__swbuf_r+0x12>
 8003a26:	6a03      	ldr	r3, [r0, #32]
 8003a28:	b90b      	cbnz	r3, 8003a2e <__swbuf_r+0x12>
 8003a2a:	f7ff fa81 	bl	8002f30 <__sinit>
 8003a2e:	69a3      	ldr	r3, [r4, #24]
 8003a30:	60a3      	str	r3, [r4, #8]
 8003a32:	89a3      	ldrh	r3, [r4, #12]
 8003a34:	071a      	lsls	r2, r3, #28
 8003a36:	d501      	bpl.n	8003a3c <__swbuf_r+0x20>
 8003a38:	6923      	ldr	r3, [r4, #16]
 8003a3a:	b943      	cbnz	r3, 8003a4e <__swbuf_r+0x32>
 8003a3c:	4621      	mov	r1, r4
 8003a3e:	4628      	mov	r0, r5
 8003a40:	f000 f82a 	bl	8003a98 <__swsetup_r>
 8003a44:	b118      	cbz	r0, 8003a4e <__swbuf_r+0x32>
 8003a46:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003a4a:	4638      	mov	r0, r7
 8003a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	6922      	ldr	r2, [r4, #16]
 8003a52:	b2f6      	uxtb	r6, r6
 8003a54:	1a98      	subs	r0, r3, r2
 8003a56:	6963      	ldr	r3, [r4, #20]
 8003a58:	4637      	mov	r7, r6
 8003a5a:	4283      	cmp	r3, r0
 8003a5c:	dc05      	bgt.n	8003a6a <__swbuf_r+0x4e>
 8003a5e:	4621      	mov	r1, r4
 8003a60:	4628      	mov	r0, r5
 8003a62:	f7ff ffb3 	bl	80039cc <_fflush_r>
 8003a66:	2800      	cmp	r0, #0
 8003a68:	d1ed      	bne.n	8003a46 <__swbuf_r+0x2a>
 8003a6a:	68a3      	ldr	r3, [r4, #8]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	60a3      	str	r3, [r4, #8]
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	6022      	str	r2, [r4, #0]
 8003a76:	701e      	strb	r6, [r3, #0]
 8003a78:	6962      	ldr	r2, [r4, #20]
 8003a7a:	1c43      	adds	r3, r0, #1
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d004      	beq.n	8003a8a <__swbuf_r+0x6e>
 8003a80:	89a3      	ldrh	r3, [r4, #12]
 8003a82:	07db      	lsls	r3, r3, #31
 8003a84:	d5e1      	bpl.n	8003a4a <__swbuf_r+0x2e>
 8003a86:	2e0a      	cmp	r6, #10
 8003a88:	d1df      	bne.n	8003a4a <__swbuf_r+0x2e>
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	4628      	mov	r0, r5
 8003a8e:	f7ff ff9d 	bl	80039cc <_fflush_r>
 8003a92:	2800      	cmp	r0, #0
 8003a94:	d0d9      	beq.n	8003a4a <__swbuf_r+0x2e>
 8003a96:	e7d6      	b.n	8003a46 <__swbuf_r+0x2a>

08003a98 <__swsetup_r>:
 8003a98:	b538      	push	{r3, r4, r5, lr}
 8003a9a:	4b29      	ldr	r3, [pc, #164]	@ (8003b40 <__swsetup_r+0xa8>)
 8003a9c:	4605      	mov	r5, r0
 8003a9e:	6818      	ldr	r0, [r3, #0]
 8003aa0:	460c      	mov	r4, r1
 8003aa2:	b118      	cbz	r0, 8003aac <__swsetup_r+0x14>
 8003aa4:	6a03      	ldr	r3, [r0, #32]
 8003aa6:	b90b      	cbnz	r3, 8003aac <__swsetup_r+0x14>
 8003aa8:	f7ff fa42 	bl	8002f30 <__sinit>
 8003aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ab0:	0719      	lsls	r1, r3, #28
 8003ab2:	d422      	bmi.n	8003afa <__swsetup_r+0x62>
 8003ab4:	06da      	lsls	r2, r3, #27
 8003ab6:	d407      	bmi.n	8003ac8 <__swsetup_r+0x30>
 8003ab8:	2209      	movs	r2, #9
 8003aba:	602a      	str	r2, [r5, #0]
 8003abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ac4:	81a3      	strh	r3, [r4, #12]
 8003ac6:	e033      	b.n	8003b30 <__swsetup_r+0x98>
 8003ac8:	0758      	lsls	r0, r3, #29
 8003aca:	d512      	bpl.n	8003af2 <__swsetup_r+0x5a>
 8003acc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ace:	b141      	cbz	r1, 8003ae2 <__swsetup_r+0x4a>
 8003ad0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ad4:	4299      	cmp	r1, r3
 8003ad6:	d002      	beq.n	8003ade <__swsetup_r+0x46>
 8003ad8:	4628      	mov	r0, r5
 8003ada:	f7ff fb31 	bl	8003140 <_free_r>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ae2:	89a3      	ldrh	r3, [r4, #12]
 8003ae4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ae8:	81a3      	strh	r3, [r4, #12]
 8003aea:	2300      	movs	r3, #0
 8003aec:	6063      	str	r3, [r4, #4]
 8003aee:	6923      	ldr	r3, [r4, #16]
 8003af0:	6023      	str	r3, [r4, #0]
 8003af2:	89a3      	ldrh	r3, [r4, #12]
 8003af4:	f043 0308 	orr.w	r3, r3, #8
 8003af8:	81a3      	strh	r3, [r4, #12]
 8003afa:	6923      	ldr	r3, [r4, #16]
 8003afc:	b94b      	cbnz	r3, 8003b12 <__swsetup_r+0x7a>
 8003afe:	89a3      	ldrh	r3, [r4, #12]
 8003b00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b08:	d003      	beq.n	8003b12 <__swsetup_r+0x7a>
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	f000 f85c 	bl	8003bca <__smakebuf_r>
 8003b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b16:	f013 0201 	ands.w	r2, r3, #1
 8003b1a:	d00a      	beq.n	8003b32 <__swsetup_r+0x9a>
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	60a2      	str	r2, [r4, #8]
 8003b20:	6962      	ldr	r2, [r4, #20]
 8003b22:	4252      	negs	r2, r2
 8003b24:	61a2      	str	r2, [r4, #24]
 8003b26:	6922      	ldr	r2, [r4, #16]
 8003b28:	b942      	cbnz	r2, 8003b3c <__swsetup_r+0xa4>
 8003b2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003b2e:	d1c5      	bne.n	8003abc <__swsetup_r+0x24>
 8003b30:	bd38      	pop	{r3, r4, r5, pc}
 8003b32:	0799      	lsls	r1, r3, #30
 8003b34:	bf58      	it	pl
 8003b36:	6962      	ldrpl	r2, [r4, #20]
 8003b38:	60a2      	str	r2, [r4, #8]
 8003b3a:	e7f4      	b.n	8003b26 <__swsetup_r+0x8e>
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	e7f7      	b.n	8003b30 <__swsetup_r+0x98>
 8003b40:	20000018 	.word	0x20000018

08003b44 <_sbrk_r>:
 8003b44:	b538      	push	{r3, r4, r5, lr}
 8003b46:	2300      	movs	r3, #0
 8003b48:	4d05      	ldr	r5, [pc, #20]	@ (8003b60 <_sbrk_r+0x1c>)
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	4608      	mov	r0, r1
 8003b4e:	602b      	str	r3, [r5, #0]
 8003b50:	f7fc fe78 	bl	8000844 <_sbrk>
 8003b54:	1c43      	adds	r3, r0, #1
 8003b56:	d102      	bne.n	8003b5e <_sbrk_r+0x1a>
 8003b58:	682b      	ldr	r3, [r5, #0]
 8003b5a:	b103      	cbz	r3, 8003b5e <_sbrk_r+0x1a>
 8003b5c:	6023      	str	r3, [r4, #0]
 8003b5e:	bd38      	pop	{r3, r4, r5, pc}
 8003b60:	20000264 	.word	0x20000264

08003b64 <memchr>:
 8003b64:	4603      	mov	r3, r0
 8003b66:	b510      	push	{r4, lr}
 8003b68:	b2c9      	uxtb	r1, r1
 8003b6a:	4402      	add	r2, r0
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	d101      	bne.n	8003b76 <memchr+0x12>
 8003b72:	2000      	movs	r0, #0
 8003b74:	e003      	b.n	8003b7e <memchr+0x1a>
 8003b76:	7804      	ldrb	r4, [r0, #0]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	428c      	cmp	r4, r1
 8003b7c:	d1f6      	bne.n	8003b6c <memchr+0x8>
 8003b7e:	bd10      	pop	{r4, pc}

08003b80 <__swhatbuf_r>:
 8003b80:	b570      	push	{r4, r5, r6, lr}
 8003b82:	460c      	mov	r4, r1
 8003b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b88:	4615      	mov	r5, r2
 8003b8a:	2900      	cmp	r1, #0
 8003b8c:	461e      	mov	r6, r3
 8003b8e:	b096      	sub	sp, #88	@ 0x58
 8003b90:	da0c      	bge.n	8003bac <__swhatbuf_r+0x2c>
 8003b92:	89a3      	ldrh	r3, [r4, #12]
 8003b94:	2100      	movs	r1, #0
 8003b96:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b9a:	bf14      	ite	ne
 8003b9c:	2340      	movne	r3, #64	@ 0x40
 8003b9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	6031      	str	r1, [r6, #0]
 8003ba6:	602b      	str	r3, [r5, #0]
 8003ba8:	b016      	add	sp, #88	@ 0x58
 8003baa:	bd70      	pop	{r4, r5, r6, pc}
 8003bac:	466a      	mov	r2, sp
 8003bae:	f000 f849 	bl	8003c44 <_fstat_r>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	dbed      	blt.n	8003b92 <__swhatbuf_r+0x12>
 8003bb6:	9901      	ldr	r1, [sp, #4]
 8003bb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003bbc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003bc0:	4259      	negs	r1, r3
 8003bc2:	4159      	adcs	r1, r3
 8003bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bc8:	e7eb      	b.n	8003ba2 <__swhatbuf_r+0x22>

08003bca <__smakebuf_r>:
 8003bca:	898b      	ldrh	r3, [r1, #12]
 8003bcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bce:	079d      	lsls	r5, r3, #30
 8003bd0:	4606      	mov	r6, r0
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	d507      	bpl.n	8003be6 <__smakebuf_r+0x1c>
 8003bd6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003bda:	6023      	str	r3, [r4, #0]
 8003bdc:	6123      	str	r3, [r4, #16]
 8003bde:	2301      	movs	r3, #1
 8003be0:	6163      	str	r3, [r4, #20]
 8003be2:	b003      	add	sp, #12
 8003be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003be6:	466a      	mov	r2, sp
 8003be8:	ab01      	add	r3, sp, #4
 8003bea:	f7ff ffc9 	bl	8003b80 <__swhatbuf_r>
 8003bee:	9f00      	ldr	r7, [sp, #0]
 8003bf0:	4605      	mov	r5, r0
 8003bf2:	4639      	mov	r1, r7
 8003bf4:	4630      	mov	r0, r6
 8003bf6:	f7ff fb0d 	bl	8003214 <_malloc_r>
 8003bfa:	b948      	cbnz	r0, 8003c10 <__smakebuf_r+0x46>
 8003bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c00:	059a      	lsls	r2, r3, #22
 8003c02:	d4ee      	bmi.n	8003be2 <__smakebuf_r+0x18>
 8003c04:	f023 0303 	bic.w	r3, r3, #3
 8003c08:	f043 0302 	orr.w	r3, r3, #2
 8003c0c:	81a3      	strh	r3, [r4, #12]
 8003c0e:	e7e2      	b.n	8003bd6 <__smakebuf_r+0xc>
 8003c10:	89a3      	ldrh	r3, [r4, #12]
 8003c12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c1a:	81a3      	strh	r3, [r4, #12]
 8003c1c:	9b01      	ldr	r3, [sp, #4]
 8003c1e:	6020      	str	r0, [r4, #0]
 8003c20:	b15b      	cbz	r3, 8003c3a <__smakebuf_r+0x70>
 8003c22:	4630      	mov	r0, r6
 8003c24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c28:	f000 f81e 	bl	8003c68 <_isatty_r>
 8003c2c:	b128      	cbz	r0, 8003c3a <__smakebuf_r+0x70>
 8003c2e:	89a3      	ldrh	r3, [r4, #12]
 8003c30:	f023 0303 	bic.w	r3, r3, #3
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	81a3      	strh	r3, [r4, #12]
 8003c3a:	89a3      	ldrh	r3, [r4, #12]
 8003c3c:	431d      	orrs	r5, r3
 8003c3e:	81a5      	strh	r5, [r4, #12]
 8003c40:	e7cf      	b.n	8003be2 <__smakebuf_r+0x18>
	...

08003c44 <_fstat_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	2300      	movs	r3, #0
 8003c48:	4d06      	ldr	r5, [pc, #24]	@ (8003c64 <_fstat_r+0x20>)
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	4611      	mov	r1, r2
 8003c50:	602b      	str	r3, [r5, #0]
 8003c52:	f7fc fdd1 	bl	80007f8 <_fstat>
 8003c56:	1c43      	adds	r3, r0, #1
 8003c58:	d102      	bne.n	8003c60 <_fstat_r+0x1c>
 8003c5a:	682b      	ldr	r3, [r5, #0]
 8003c5c:	b103      	cbz	r3, 8003c60 <_fstat_r+0x1c>
 8003c5e:	6023      	str	r3, [r4, #0]
 8003c60:	bd38      	pop	{r3, r4, r5, pc}
 8003c62:	bf00      	nop
 8003c64:	20000264 	.word	0x20000264

08003c68 <_isatty_r>:
 8003c68:	b538      	push	{r3, r4, r5, lr}
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	4d05      	ldr	r5, [pc, #20]	@ (8003c84 <_isatty_r+0x1c>)
 8003c6e:	4604      	mov	r4, r0
 8003c70:	4608      	mov	r0, r1
 8003c72:	602b      	str	r3, [r5, #0]
 8003c74:	f7fc fdcf 	bl	8000816 <_isatty>
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	d102      	bne.n	8003c82 <_isatty_r+0x1a>
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	b103      	cbz	r3, 8003c82 <_isatty_r+0x1a>
 8003c80:	6023      	str	r3, [r4, #0]
 8003c82:	bd38      	pop	{r3, r4, r5, pc}
 8003c84:	20000264 	.word	0x20000264

08003c88 <_init>:
 8003c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8a:	bf00      	nop
 8003c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8e:	bc08      	pop	{r3}
 8003c90:	469e      	mov	lr, r3
 8003c92:	4770      	bx	lr

08003c94 <_fini>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	bf00      	nop
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr
