--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml pr2.twx
pr2.ncd pr2.pcf

Design file:              pr2.ncd
Physical constraint file: pr2.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Rx          |    3.342(R)|   -1.221(R)|Clk_BUFGP         |   0.000|
Sw<0>       |    1.450(R)|   -0.495(R)|Clk_BUFGP         |   0.000|
Sw<1>       |    1.717(R)|   -0.709(R)|Clk_BUFGP         |   0.000|
Sw<2>       |    1.134(R)|   -0.185(R)|Clk_BUFGP         |   0.000|
leds<0>     |    0.204(R)|    0.600(R)|Clk_BUFGP         |   0.000|
leds<1>     |    1.418(R)|   -0.463(R)|Clk_BUFGP         |   0.000|
leds<2>     |    0.491(R)|    0.348(R)|Clk_BUFGP         |   0.000|
leds<3>     |    1.035(R)|   -0.078(R)|Clk_BUFGP         |   0.000|
leds<4>     |    0.642(R)|    0.192(R)|Clk_BUFGP         |   0.000|
leds<5>     |    0.829(R)|    0.064(R)|Clk_BUFGP         |   0.000|
leds<6>     |    1.513(R)|   -0.555(R)|Clk_BUFGP         |   0.000|
leds<7>     |    0.889(R)|   -0.006(R)|Clk_BUFGP         |   0.000|
reset       |    6.020(R)|   -0.751(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
-------------------------------+------------+------------------+--------+
                               | clk (edge) |                  | Clock  |
Destination                    |   to PAD   |Internal Clock(s) | Phase  |
-------------------------------+------------+------------------+--------+
Tx                             |    6.868(R)|Clk_BUFGP         |   0.000|
altavoz_0_sonido_pin           |    9.898(R)|Clk_BUFGP         |   0.000|
banner_0_reset2_out_pin        |   11.067(R)|Clk_BUFGP         |   0.000|
banner_0_reset_out_pin         |   10.321(R)|Clk_BUFGP         |   0.000|
banner_0_row_clk_pin           |    6.494(R)|Clk_BUFGP         |   0.000|
banner_0_row_serial_out_pin    |   15.168(R)|Clk_BUFGP         |   0.000|
leds<0>                        |    9.819(R)|Clk_BUFGP         |   0.000|
leds<1>                        |    8.797(R)|Clk_BUFGP         |   0.000|
leds<2>                        |    9.368(R)|Clk_BUFGP         |   0.000|
leds<3>                        |    9.379(R)|Clk_BUFGP         |   0.000|
leds<4>                        |    8.896(R)|Clk_BUFGP         |   0.000|
leds<5>                        |    8.839(R)|Clk_BUFGP         |   0.000|
leds<6>                        |    9.067(R)|Clk_BUFGP         |   0.000|
leds<7>                        |    9.290(R)|Clk_BUFGP         |   0.000|
ledsrgb_0_blue_pin             |   11.779(R)|Clk_BUFGP         |   0.000|
ledsrgb_0_green_pin            |   11.715(R)|Clk_BUFGP         |   0.000|
ledsrgb_0_red_pin              |   12.054(R)|Clk_BUFGP         |   0.000|
motor_hw_0_control_motor_pin<0>|   11.695(R)|Clk_BUFGP         |   0.000|
motor_hw_0_control_motor_pin<1>|   12.986(R)|Clk_BUFGP         |   0.000|
motor_hw_0_control_motor_pin<2>|   13.273(R)|Clk_BUFGP         |   0.000|
motor_hw_0_control_motor_pin<3>|   13.064(R)|Clk_BUFGP         |   0.000|
-------------------------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.845|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 30 12:31:04 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4578 MB



