I 000049 55 944           1467588679482 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467588679483 2016.07.03 20:31:19)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 7b7d7d7a7f2c7a6d797e6a202e7d7e7d2e7d7a7d78)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000055 55 812           1467588680412 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467588680413 2016.07.03 20:31:20)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 15131f12464214021040044f401343121713171343)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000059 55 828           1467588680357 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467588680358 2016.07.03 20:31:20)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code e6e0edb5b6b1e7f1e3b3f7bcb3e0b0e1e4e0efe0b3)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000064 55 1359          1467588679776 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467588679777 2016.07.03 20:31:19)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code a4a2a6f3a5f2f3b2a6f4e2fef6a2f2a2f0a2a6a2a0)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000064 55 1356          1467568716331 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568716332 2016.07.03 14:58:36)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 67676b67653130713534213d356163616260646134)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000053 55 1353          1467588680927 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467588680928 2016.07.03 20:31:20)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 191f4f1e154f4e0f4f1e5f434b1c4f1e1a1f111f18)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000049 55 762           1467588679256 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467588679257 2016.07.03 20:31:19)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code a0a6a0f7a5f6f7b6f2a6e6faf2a6a1a6a4a6f6a7a2)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467588679542 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467588679543 2016.07.03 20:31:19)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code babcbbeeeeecedace8e9fce0e8bcbbbcbebcecbdb8)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000052 55 1718          1467517482308 DualRegFile
(_unit VHDL (dualregfile 0 25(dualregfile 0 41))
	(_version vd0)
	(_time 1467517482309 2016.07.03 00:44:42)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 87d0808885d0d291d7d195ddd381808181818e81d4)
	(_ent
		(_time 1467514540947)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 32(_ent(_in))))
		(_port (_int dadoinb 0 0 33(_ent(_in))))
		(_port (_int enda 0 0 34(_ent(_in))))
		(_port (_int endb 0 0 35(_ent(_in))))
		(_port (_int dadoouta 0 0 36(_ent(_out))))
		(_port (_int dadooutb 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -2 ((_dto i 4 i 0)))))
		(_type (_int ram_type 0 44(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 51(_arch(_uni))))
		(_sig (_int endb_reg 3 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs (_simple)(_trgt(7)(8)(9))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(5))(_sens(7)(8))(_mon))))
			(line__76(_arch 2 0 76(_assignment (_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 3 -1)
)
I 000049 55 8782          1467588679899 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 60))
	(_version vd0)
	(_time 1467588679900 2016.07.03 20:31:19)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 21272324237771377472367b792777222327242622)
	(_ent
		(_time 1467582433251)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 66(_ent (_in))))
				(_port (_int saida 2 0 67(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 79(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 80(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 84(_ent (_in))))
				(_port (_int dadoinb 4 0 85(_ent (_in))))
				(_port (_int enda 4 0 86(_ent (_in))))
				(_port (_int endb 4 0 87(_ent (_in))))
				(_port (_int reset -1 0 88(_ent (_in))))
				(_port (_int we -1 0 89(_ent (_in))))
				(_port (_int dadoouta 4 0 90(_ent (_out))))
				(_port (_int dadooutb 4 0 91(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 103(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 106(_ent (_in))))
				(_port (_int ctrlULA -1 0 107(_ent (_in))))
				(_port (_int entrada32bits 5 0 108(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 109(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 110(_ent (_in))))
				(_port (_int entradaPC 5 0 111(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 112(_ent (_in))))
				(_port (_int ex -1 0 113(_ent (_in))))
				(_port (_int m -1 0 114(_ent (_in))))
				(_port (_int wb -1 0 115(_ent (_in))))
				(_port (_int exsaida -1 0 116(_ent (_out))))
				(_port (_int msaida -1 0 117(_ent (_out))))
				(_port (_int saida2016 6 0 118(_ent (_out))))
				(_port (_int saida2521 6 0 119(_ent (_out))))
				(_port (_int saida32bits 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 126(_ent (_out))))
				(_port (_int sctrlULA -1 0 127(_ent (_out))))
				(_port (_int wbsaida -1 0 128(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 96(_ent (_in))))
				(_port (_int S -1 0 97(_ent (_in))))
				(_port (_int O -1 0 98(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 133(_ent (_in))))
				(_port (_int B 7 0 134(_ent (_in))))
				(_port (_int C 7 0 135(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 72(_ent (_in))))
				(_port (_int saida 3 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 183(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 212(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 219(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 226(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 108(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 109(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 141(_arch(_uni))))
		(_sig (_int NET51 -1 0 142(_arch(_uni))))
		(_sig (_int NET71 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 144(_arch(_uni))))
		(_sig (_int BUS417 8 0 145(_arch(_uni))))
		(_sig (_int BUS439 8 0 146(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 147(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 147(_arch(_uni))))
		(_sig (_int BUS715 9 0 148(_arch(_uni))))
		(_sig (_int C 8 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(28))(_sens(0)(7)))))
			(line__236(_arch 1 0 236(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(27))(_sens(1)))))
			(line__237(_arch 2 0 237(_assignment (_alias((B)(entradaPC)))(_trgt(30))(_sens(13)))))
			(line__240(_arch 3 0 240(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000049 55 9222          1467591104085 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467591104086 2016.07.03 21:11:44)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 9c9a9d92cccacc8acb998bc6c49aca9f9f9a999b9f)
	(_ent
		(_time 1467591104070)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 184(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 191(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 200(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 208(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 227(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 235(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 241(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int p1 14 0 150(_arch(_uni))))
		(_sig (_int p2 14 0 151(_arch(_uni))))
		(_sig (_int p3 14 0 152(_arch(_uni))))
		(_sig (_int Q3 14 0 153(_arch(_uni))))
		(_sig (_int Q4 14 0 154(_arch(_uni))))
		(_sig (_int Q5 15 0 155(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(38))(_sens(10)))))
			(line__255(_arch 1 0 255(_assignment (_alias((p1)(gpr2521)))(_trgt(37))(_sens(15)))))
			(line__256(_arch 2 0 256(_assignment (_alias((p3)(muxEstagio5)))(_trgt(39))(_sens(18)))))
			(line__259(_arch 3 0 259(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(42)))))
			(line__260(_arch 4 0 260(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(41)))))
			(line__261(_arch 5 0 261(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 3044          1467588680468 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467588680469 2016.07.03 20:31:20)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 53555f5153050345545244090b5505505655565450)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 2180          1467588680180 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467588680181 2016.07.03 20:31:20)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 3a3c353e6b6c6c2c39382a61693c3d3d3a3d383c3d)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
V 000048 55 658           1467568716528 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467568716529 2016.07.03 14:58:36)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 32326f3635646e21326620686a353634663537353a)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000048 55 661           1467588680015 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467588680016 2016.07.03 20:31:20)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 8e88dd81ded8d29d8eda9cd4d6898a8d8c89868d8f)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000049 55 663           1467566378434 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467566378435 2016.07.03 14:19:38)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 04500303055258170453165e5c0300030c02500301)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000053 55 752           1467588680710 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467588680711 2016.07.03 20:31:20)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 4d4b484e1c1b115e4e1b55121d481b4e484b4f4b44)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000051 55 625           1467588680125 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467588680126 2016.07.03 20:31:20)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code fcfaafadaaaaa0efffaae4a3acfbadfaf9fbfefaaa)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 955           1467588679334 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588679335 2016.07.03 20:31:19)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code eee8bebcbeb8b2fdecebfcb4bde8e7e9eae9ede8ba)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000044 55 913           1467588680763 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588680764 2016.07.03 20:31:20)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 7c7a797c2a2a206f7e7d64232c7a287b797b747f7f)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000044 55 759           1467588680530 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588680531 2016.07.03 20:31:20)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 9294cf9c95c4ce81969080c8ca9596959194c69597)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000045 55 931           1467568716990 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467568716991 2016.07.03 14:58:36)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code f7f7f2a6f5a1abe4f3f7e5adaff0f3f0f4f1a3f0f2)
	(_ent
		(_time 1467568716988)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 962           1467588680991 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467588680992 2016.07.03 20:31:20)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 6761616665313b746367753d3f6063606464646131)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 934           1467588680817 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467588680818 2016.07.03 20:31:20)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code abadaefdfcfdf7b8afabb9f1f3acafaca8a8a8aca3)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000049 55 740           1467568716927 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467568716928 2016.07.03 14:58:36)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code b9b9bcecb5efe5aabdeeabe3e1bebdbeb1bfedbebc)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
V 000054 55 395           1467588679889 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467588679890 2016.07.03 20:31:19)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 11161616194745071442524b491744171416151747)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 694           1467588681044 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588681045 2016.07.03 20:31:21)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 9691c69995c1c58595c384ccc5909f919291959093)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
V 000044 55 714           1467568717128 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467568717129 2016.07.03 14:58:37)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 8485d48a85d3d79281d594ded68386828182838281)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 894           1467588679833 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467588679834 2016.07.03 20:31:19)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code d3d4d781d58480c5d785c08886d5d2d5d4d5dad585)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 2084          1467591180227 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467591180228 2016.07.03 21:13:00)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 090c5e0f055e5a1f0f081a525c0f080f0e0f000f5f)
	(_ent
		(_time 1467591180225)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_20_16))(12(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000044 55 1337          1467588680869 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467588680870 2016.07.03 20:31:20)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code eaedb9b9bebdb9fcede8f9b1bfecebecedece3ecbc)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 1119          1467588680296 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467588680297 2016.07.03 20:31:20)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code a8afa2ffa5fffbbeacf9bbf3fdaea9aeafaea1aefe)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000044 55 706           1467588679720 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467588679721 2016.07.03 20:31:19)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 65626165653236726460763e366360636262656366)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000051 55 743           1467588680072 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467588680073 2016.07.03 20:31:20)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code cdcac998cf9acddbcdcfde929ecbcfcbc4cac9cace)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000048 55 781           1467588679666 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467588679667 2016.07.03 20:31:19)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 37303232666037213730276d653433303431613163)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000047 55 4399          1467588679607 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467588679608 2016.07.03 20:31:19)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code f8fff9a8f5aeafeffbf7eda3aafffcfefdfffbfffc)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000049 55 1063          1467588679406 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467588679407 2016.07.03 20:31:19)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 2d2a2d292a7a783a297d6e777d2a282b7e2b2c2a28)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 1622          1467589420458 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467589420459 2016.07.03 20:43:40)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code e4e6e2b7b5b3b9f2e8e0f5beb1e2e1e2e7e2b2e2b1)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 8858          1467591228351 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467591228352 2016.07.03 21:13:48)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code f6a5faa7f3a0a6e0a2f0e1acaef0a0f5f4f0f3f1f5)
	(_ent
		(_time 1467591228349)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida2016 6 0 119(_ent (_out))))
				(_port (_int saida2521 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 184(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 214(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 221(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 228(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000049 55 762           1467591233177 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467591233178 2016.07.03 21:13:53)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code d3838481d58584c581d5958981d5d2d5d7d585d4d1)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467591233216 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591233217 2016.07.03 21:13:53)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 0151010605575d120304135b520708060506020755)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 1063          1467591233241 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467591233242 2016.07.03 21:13:53)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 11404016434644061541524b411614174217101614)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467591233288 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467591233289 2016.07.03 21:13:53)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 40101742161741564245511b154645461546414643)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467591233326 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467591233327 2016.07.03 21:13:53)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 6f3f3f6f3c3938793d3c29353d696e696b6939686d)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467591233372 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467591233373 2016.07.03 21:13:53)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 9ecfce91cec8c9899d918bc5cc999a989b999d999a)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467591233404 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467591233405 2016.07.03 21:13:53)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code bdeceae9bfeabdabbdbaade7efbeb9babebbebbbe9)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467591233441 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467591233442 2016.07.03 21:13:53)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code dc8d8a8e8a8b8fcbddd9cf878fdad9dadbdbdcdadf)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467591233491 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467591233492 2016.07.03 21:13:53)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 0b5b5a0d5c5d5c1d095b4d51590d5d0d5f0d090d0f)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467591233530 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467591233531 2016.07.03 21:13:53)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 3a6b6d3f6e6d692c3e6c29616f3c3b3c3d3c333c6c)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467591233575 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467591233576 2016.07.03 21:13:53)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 69383c69693f3d7f6c3a2a33316f3c6f6c6e6d6f3f)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8858          1467591233581 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467591233582 2016.07.03 21:13:53)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 69393968633f397f3d6f7e33316f3f6a6b6f6c6e6a)
	(_ent
		(_time 1467591228348)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida2016 6 0 119(_ent (_out))))
				(_port (_int saida2521 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 184(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 214(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 221(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 228(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000045 55 2084          1467591233623 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467591233624 2016.07.03 21:13:53)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 98c9cf9795cfcb8e9e998bc3cd9e999e9f9e919ece)
	(_ent
		(_time 1467591180224)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_20_16))(12(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467591233665 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467591233666 2016.07.03 21:13:53)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code c797c693c5919bd4c793d59d9fc0c3c4c5c0cfc4c6)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467591233694 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467591233695 2016.07.03 21:13:53)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code d68780848681d6c0d6d4c58985d0d4d0dfd1d2d1d5)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467591233734 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467591233735 2016.07.03 21:13:53)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 055507020553591606531d5a550254030002070353)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467591233761 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467591233762 2016.07.03 21:13:53)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 24747521207272322726347f772223232423262223)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467591233808 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467591233809 2016.07.03 21:13:53)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 5303005153050345575044090b5505505055565450)
	(_ent
		(_time 1467591233806)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467591233844 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467591233845 2016.07.03 21:13:53)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 7223267375252164762361292774737475747b7424)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467591233875 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467591233876 2016.07.03 21:13:53)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 92c2c79dc6c5938597c783c8c794c49590949b94c7)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467591233906 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467591233907 2016.07.03 21:13:53)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code b1e1e4e5e6e6b0a6b4e4a0ebe4b7e7b6b3b7b3b7e7)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467591233941 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467591233942 2016.07.03 21:13:53)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code d0808383d38680c6d7d1c78a88d686d3d5d6d5d7d3)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467591233988 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591233989 2016.07.03 21:13:53)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code ffaffdaeaca9a3ecfbfdeda5a7f8fbf8fcf9abf8fa)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 1622          1467591234024 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467591234025 2016.07.03 21:13:54)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code 2e292b2a2e797338792b3f747b282b282d2878287b)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 9222          1467591234071 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467591234072 2016.07.03 21:13:54)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 5d5b585f0a0b0d4b0a584a07055b0b5e5e5b585a5e)
	(_ent
		(_time 1467591234069)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 184(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 191(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 200(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 208(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 227(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 235(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 241(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int p1 14 0 150(_arch(_uni))))
		(_sig (_int p2 14 0 151(_arch(_uni))))
		(_sig (_int p3 14 0 152(_arch(_uni))))
		(_sig (_int Q3 14 0 153(_arch(_uni))))
		(_sig (_int Q4 14 0 154(_arch(_uni))))
		(_sig (_int Q5 15 0 155(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(38))(_sens(10)))))
			(line__255(_arch 1 0 255(_assignment (_alias((p1)(gpr2521)))(_trgt(37))(_sens(15)))))
			(line__256(_arch 2 0 256(_assignment (_alias((p3)(muxEstagio5)))(_trgt(39))(_sens(18)))))
			(line__259(_arch 3 0 259(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(42)))))
			(line__260(_arch 4 0 260(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(41)))))
			(line__261(_arch 5 0 261(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000053 55 752           1467591234103 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467591234104 2016.07.03 21:13:54)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 7c7a287c2a2a206f7f2a64232c792a7f797a7e7a75)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467591234151 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591234152 2016.07.03 21:13:54)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code abadfffdfcfdf7b8a9aab3f4fbadffacaeaca3a8a8)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467591234178 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467591234179 2016.07.03 21:13:54)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code bbbdefeeecede7a8bfbba9e1e3bcbfbcb8b8b8bcb3)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1337          1467591234224 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467591234225 2016.07.03 21:13:54)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code e9eeebbae5bebaffeeebfab2bcefe8efeeefe0efbf)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467591234256 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467591234257 2016.07.03 21:13:54)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 090f0c0f055f5e1f5f0e4f535b0c5f0e0a0f010f08)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467591234303 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467591234304 2016.07.03 21:13:54)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 383e6d3c356e642b3c382a62603f3c3f3b3b3b3e6e)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467591234344 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591234345 2016.07.03 21:13:54)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 66616566653135756533743c35606f616261656063)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 1622          1467591651748 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467591651749 2016.07.03 21:20:51)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code e5e7b6b6b5b2b8f3b2e0f4bfb0e3e0e3e6e3b3e3b0)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000045 55 2084          1467592183535 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467592183536 2016.07.03 21:29:43)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 2a2a7c2e7e7d793c2c2b39717f2c2b2c2d2c232c7c)
	(_ent
		(_time 1467592183520)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida1511 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_15_11))(12(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000049 55 762           1467592248884 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467592248885 2016.07.03 21:30:48)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 79782e78752f2e6f2b7f3f232b7f787f7d7f2f7e7b)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467592248922 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592248923 2016.07.03 21:30:48)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 99989e9795cfc58a9b9c8bc3ca9f909e9d9e9a9fcd)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 1063          1467592248969 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467592248970 2016.07.03 21:30:48)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code c7c79192939092d0c397849d97c0c2c194c1c6c0c2)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467592249006 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467592249007 2016.07.03 21:30:49)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code e7e6b7b4b6b0e6f1e5e2f6bcb2e1e2e1b2e1e6e1e4)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467592249038 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467592249039 2016.07.03 21:30:49)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 06075600055051105455405c540007000200500104)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467592249085 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467592249086 2016.07.03 21:30:49)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 3535653035636222363a206e673231333032363231)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467592249122 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467592249123 2016.07.03 21:30:49)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 64643364363364726463743e366760636762326230)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467592249154 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467592249155 2016.07.03 21:30:49)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 8383d58d85d4d094828690d8d08586858484838580)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467592249204 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467592249205 2016.07.03 21:30:49)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code b2b3e2e6b5e4e5a4b0e2f4e8e0b4e4b4e6b4b0b4b6)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467592249238 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467592249239 2016.07.03 21:30:49)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code d1d18783d58682c7d587c28a84d7d0d7d6d7d8d787)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467592249269 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467592249270 2016.07.03 21:30:49)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code f0f0a4a0f9a6a4e6f5a3b3aaa8f6a5f6f5f7f4f6a6)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8858          1467592249283 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467592249284 2016.07.03 21:30:49)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 00015007035650165406175a580656030206050703)
	(_ent
		(_time 1467592249273)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida1511 6 0 119(_ent (_out))))
				(_port (_int saida2016 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 184(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 191(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 198(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 204(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida1511 0 0 51(_ent(_out))))
		(_port (_int saida2016 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000045 55 2084          1467592249323 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467592249324 2016.07.03 21:30:49)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 2f2f782b7c787c39292e3c747a292e292829262979)
	(_ent
		(_time 1467592183519)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida1511 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_15_11))(12(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467592249354 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467592249355 2016.07.03 21:30:49)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 4e4f4f4d1e18125d4e1a5c1416494a4d4c49464d4f)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467592249385 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467592249386 2016.07.03 21:30:49)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 6d6d3b6d6f3a6d7b6d6f7e323e6b6f6b646a696a6e)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467592249425 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467592249426 2016.07.03 21:30:49)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 8d8c8c82dcdbd19e8edb95d2dd8adc8b888a8f8bdb)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467592249472 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467592249473 2016.07.03 21:30:49)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code bbbae9eee9ededadb8b9abe0e8bdbcbcbbbcb9bdbc)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467592249507 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467592249508 2016.07.03 21:30:49)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code dbda8b888a8d8bcddfd8cc8183dd8dd8d8dddedcd8)
	(_ent
		(_time 1467592249505)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467592249538 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467592249539 2016.07.03 21:30:49)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code fafaadaaaeada9ecfeabe9a1affcfbfcfdfcf3fcac)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467592249585 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467592249586 2016.07.03 21:30:49)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 29287c2d767e283e2c7c38737c2f7f2e2b2f202f7c)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467592249628 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467592249629 2016.07.03 21:30:49)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 58590d5b060f594f5d0d49020d5e0e5f5a5e5a5e0e)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467592249666 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467592249667 2016.07.03 21:30:49)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 8786d48883d1d791808690dddf81d1848281828084)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467592249702 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592249703 2016.07.03 21:30:49)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code a6a7a4f0a5f0fab5a2a4b4fcfea1a2a1a5a0f2a1a3)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 1622          1467592249739 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467592249740 2016.07.03 21:30:49)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code c5c59690959298d392c6d49f90c3c0c3c6c393c390)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 9222          1467592249786 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467592249787 2016.07.03 21:30:49)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code f4f5a7a5f3a2a4e2a3f1e3aeacf2a2f7f7f2f1f3f7)
	(_ent
		(_time 1467592249784)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 184(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 191(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 200(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 208(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 227(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 235(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 241(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int p1 14 0 150(_arch(_uni))))
		(_sig (_int p2 14 0 151(_arch(_uni))))
		(_sig (_int p3 14 0 152(_arch(_uni))))
		(_sig (_int Q3 14 0 153(_arch(_uni))))
		(_sig (_int Q4 14 0 154(_arch(_uni))))
		(_sig (_int Q5 15 0 155(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(38))(_sens(10)))))
			(line__255(_arch 1 0 255(_assignment (_alias((p1)(gpr2521)))(_trgt(37))(_sens(15)))))
			(line__256(_arch 2 0 256(_assignment (_alias((p3)(muxEstagio5)))(_trgt(39))(_sens(18)))))
			(line__259(_arch 3 0 259(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(42)))))
			(line__260(_arch 4 0 260(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(41)))))
			(line__261(_arch 5 0 261(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000053 55 752           1467592249823 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467592249824 2016.07.03 21:30:49)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 232d772625757f3020753b7c73267520262521252a)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467592249855 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592249856 2016.07.03 21:30:49)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 424c164145141e5140435a1d1244164547454a4141)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467592249886 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467592249887 2016.07.03 21:30:49)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 616f356065373d726561733b396665666262626669)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1337          1467592249924 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467592249925 2016.07.03 21:30:49)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 818e838f85d6d297868392dad487808786878887d7)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467592249970 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467592249971 2016.07.03 21:30:49)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code afa1abf8fcf9f8b9f9a8e9f5fdaaf9a8aca9a7a9ae)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467592250008 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467592250009 2016.07.03 21:30:50)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code ded08a8d8e8882cddadecc8486d9dad9ddddddd888)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467592250039 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592250040 2016.07.03 21:30:50)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code fef1fcaeaea9adedfdabeca4adf8f7f9faf9fdf8fb)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 9482          1467592312186 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467592312187 2016.07.03 21:31:52)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code babbbcefe8eceaacedbbade0e2bcecb9b9bcbfbdb9)
	(_ent
		(_time 1467592312184)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 163(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 170(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 177(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 186(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 193(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 202(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 210(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 229(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 237(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 46(_ent(_in))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int In1 15 0 150(_arch(_uni))))
		(_sig (_int In2 15 0 151(_arch(_uni))))
		(_sig (_int p1 14 0 152(_arch(_uni))))
		(_sig (_int p2 14 0 153(_arch(_uni))))
		(_sig (_int p3 14 0 154(_arch(_uni))))
		(_sig (_int Q3 14 0 155(_arch(_uni))))
		(_sig (_int Q4 14 0 156(_arch(_uni))))
		(_sig (_int Q5 15 0 157(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(40))(_sens(10)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2521)))(_trgt(39))(_sens(15)))))
			(line__258(_arch 2 0 258(_assignment (_alias((In2)(i1511)))(_trgt(38))(_sens(16)))))
			(line__259(_arch 3 0 259(_assignment (_alias((In1)(i2016)))(_trgt(37))(_sens(17)))))
			(line__260(_arch 4 0 260(_assignment (_alias((p3)(muxEstagio5)))(_trgt(41))(_sens(18)))))
			(line__263(_arch 5 0 263(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(44)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(43)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(42)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 8 -1)
)
I 000044 55 1005          1467592558256 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592558257 2016.07.03 21:35:58)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code e9ecb9bbe5bfb5faebe2fbb3baefe0eeedeeeaefbd)
	(_ent
		(_time 1467592558254)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(771)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000047 55 4624          1467592619021 testes
(_unit VHDL (testes 0 28(testes 0 44))
	(_version vd0)
	(_time 1467592619022 2016.07.03 21:36:59)
	(_source (\./../compile/estagio1.vhd\))
	(_parameters tan)
	(_code 46434044451011514515531d144142404341454142)
	(_ent
		(_time 1467592619019)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 4 0 71(_ent (_in))))
				(_port (_int C 4 0 72(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 0 61(_ent((i 32)))))
				(_port (_int D 3 0 64(_ent (_in))))
				(_port (_int hazardctrl -1 0 65(_ent (_in))))
				(_port (_int Q 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 77(_ent (_in))))
				(_port (_int e2 5 0 78(_ent (_in))))
				(_port (_int e3 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 2 0 50(_ent (_in))))
				(_port (_int D2 2 0 51(_ent (_in))))
				(_port (_int UCctrl -1 0 52(_ent (_in))))
				(_port (_int clock -1 0 53(_ent (_in))))
				(_port (_int hazardctrl -1 0 54(_ent (_in))))
				(_port (_int Q1 2 0 55(_ent (_out))))
				(_port (_int Q2 2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 0 106(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 0 113(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((e3)(e3))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 122(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_port (_int entradaJR 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 37(_ent(_in))))
		(_port (_int endereco 0 0 38(_ent(_out))))
		(_port (_int instrucao 0 0 39(_ent(_out))))
		(_port (_int saidaCache 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 87(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 0 87(_arch(_uni))))
		(_sig (_int BUS269 7 0 88(_arch(_uni))))
		(_sig (_int BUS332 7 0 89(_arch(_uni))))
		(_sig (_int D2 7 0 90(_arch(_uni))))
		(_sig (_int e2 7 0 91(_arch(_uni))))
		(_sig (_int e3 7 0 92(_arch(_uni))))
		(_sig (_int Q1 7 0 93(_arch(_uni))))
		(_sig (_int Q2 7 0 94(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment (_alias((e2)(entEstagio2)))(_trgt(15))(_sens(4)))))
			(line__138(_arch 1 0 138(_assignment (_alias((D2)(entradaCache)))(_trgt(14))(_sens(5)))))
			(line__139(_arch 2 0 139(_assignment (_alias((e3)(entradaJR)))(_trgt(16))(_sens(6)))))
			(line__142(_arch 3 0 142(_assignment (_alias((endereco)(Q1)))(_trgt(8))(_sens(17)))))
			(line__143(_arch 4 0 143(_assignment (_alias((instrucao)(Q2)))(_trgt(9))(_sens(18)))))
			(line__144(_arch 5 0 144(_assignment (_alias((saidaCache)(A)))(_trgt(10))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 6 -1)
)
I 000049 55 762           1467592767308 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467592767309 2016.07.03 21:39:27)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 8f8f8e81dcd9d899dd89c9d5dd898e898b89d9888d)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 1005          1467592767340 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592767341 2016.07.03 21:39:27)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code aeaefff8fef8f2bdaca5bcf4fda8a7a9aaa9ada8fa)
	(_ent
		(_time 1467592558253)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(771)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 1063          1467592767386 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467592767387 2016.07.03 21:39:27)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code dddcdd8fda8a88cad98d9e878ddad8db8edbdcdad8)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467592767425 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467592767426 2016.07.03 21:39:27)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code fdfdfbadffaafcebfff8eca6a8fbf8fba8fbfcfbfe)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467592767483 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467592767484 2016.07.03 21:39:27)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 3b3b393e6c6d6c2d69687d61693d3a3d3f3d6d3c39)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4624          1467592767524 testes
(_unit VHDL (testes 0 28(testes 0 44))
	(_version vd0)
	(_time 1467592767525 2016.07.03 21:39:27)
	(_source (\./../compile/estagio1.vhd\))
	(_parameters tan)
	(_code 6a6b686a3e3c3d7d69397f31386d6e6c6f6d696d6e)
	(_ent
		(_time 1467592619018)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 4 0 71(_ent (_in))))
				(_port (_int C 4 0 72(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 0 61(_ent((i 32)))))
				(_port (_int D 3 0 64(_ent (_in))))
				(_port (_int hazardctrl -1 0 65(_ent (_in))))
				(_port (_int Q 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 77(_ent (_in))))
				(_port (_int e2 5 0 78(_ent (_in))))
				(_port (_int e3 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 2 0 50(_ent (_in))))
				(_port (_int D2 2 0 51(_ent (_in))))
				(_port (_int UCctrl -1 0 52(_ent (_in))))
				(_port (_int clock -1 0 53(_ent (_in))))
				(_port (_int hazardctrl -1 0 54(_ent (_in))))
				(_port (_int Q1 2 0 55(_ent (_out))))
				(_port (_int Q2 2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 0 106(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 0 113(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((e3)(e3))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 122(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_port (_int entradaJR 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 37(_ent(_in))))
		(_port (_int endereco 0 0 38(_ent(_out))))
		(_port (_int instrucao 0 0 39(_ent(_out))))
		(_port (_int saidaCache 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 87(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 0 87(_arch(_uni))))
		(_sig (_int BUS269 7 0 88(_arch(_uni))))
		(_sig (_int BUS332 7 0 89(_arch(_uni))))
		(_sig (_int D2 7 0 90(_arch(_uni))))
		(_sig (_int e2 7 0 91(_arch(_uni))))
		(_sig (_int e3 7 0 92(_arch(_uni))))
		(_sig (_int Q1 7 0 93(_arch(_uni))))
		(_sig (_int Q2 7 0 94(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment (_alias((e2)(entEstagio2)))(_trgt(15))(_sens(4)))))
			(line__138(_arch 1 0 138(_assignment (_alias((D2)(entradaCache)))(_trgt(14))(_sens(5)))))
			(line__139(_arch 2 0 139(_assignment (_alias((e3)(entradaJR)))(_trgt(16))(_sens(6)))))
			(line__142(_arch 3 0 142(_assignment (_alias((endereco)(Q1)))(_trgt(8))(_sens(17)))))
			(line__143(_arch 4 0 143(_assignment (_alias((instrucao)(Q2)))(_trgt(9))(_sens(18)))))
			(line__144(_arch 5 0 144(_assignment (_alias((saidaCache)(A)))(_trgt(10))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 6 -1)
)
I 000048 55 781           1467592767571 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467592767572 2016.07.03 21:39:27)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 99989c96c6ce998f999e89c3cb9a9d9e9a9fcf9fcd)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467592767609 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467592767610 2016.07.03 21:39:27)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code b8b9bcecb5efebafb9bdabe3ebbebdbebfbfb8bebb)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467592767640 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467592767641 2016.07.03 21:39:27)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code d7d7d585d58180c1d587918d85d181d183d1d5d1d3)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467592767687 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467592767688 2016.07.03 21:39:27)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 06070300055155100250155d5300070001000f0050)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467592767724 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467592767725 2016.07.03 21:39:27)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 25242221297371332076667f7d2370232022212373)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8858          1467592767730 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467592767731 2016.07.03 21:39:27)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 25252720237375337123327f7d2373262723202226)
	(_ent
		(_time 1467592249272)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida1511 6 0 119(_ent (_out))))
				(_port (_int saida2016 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 184(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 191(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 198(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 204(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida1511 0 0 51(_ent(_out))))
		(_port (_int saida2016 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000045 55 2084          1467592767756 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467592767757 2016.07.03 21:39:27)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 45444047451216534344561e1043444342434c4313)
	(_ent
		(_time 1467592183519)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida1511 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_15_11))(12(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467592767806 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467592767807 2016.07.03 21:39:27)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 8383d08c85d5df9083d791d9db84878081848b8082)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467592767840 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467592767841 2016.07.03 21:39:27)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code a2a3a6f5f6f5a2b4a2a0b1fdf1a4a0a4aba5a6a5a1)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467592767872 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467592767873 2016.07.03 21:39:27)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code c2c29196c5949ed1c194da9d92c593c4c7c5c0c494)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467592767909 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467592767910 2016.07.03 21:39:27)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code e1e1e1b3e0b7b7f7e2e3f1bab2e7e6e6e1e6e3e7e6)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467592767941 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467592767942 2016.07.03 21:39:27)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 00000d07035650160403175a580656030306050703)
	(_ent
		(_time 1467592767939)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467592767987 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467592767988 2016.07.03 21:39:27)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 2f2e252b7c787c392b7e3c747a292e292829262979)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467592768025 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467592768026 2016.07.03 21:39:28)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 5e5e555d5d095f495b0b4f040b5808595c5857580b)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467592768056 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467592768057 2016.07.03 21:39:28)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 7d7d767c7f2a7c6a78286c27287b2b7a7f7b7f7b2b)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467592768102 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467592768103 2016.07.03 21:39:28)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code acaca1fafcfafcbaabadbbf6f4aafaafa9aaa9abaf)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467592768132 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592768133 2016.07.03 21:39:28)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code bcbce0e9eaeae0afb8beaee6e4bbb8bbbfbae8bbb9)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 1622          1467592768176 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467592768177 2016.07.03 21:39:28)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code ebeae6b8ecbcb6fdbce8fab1beedeeede8edbdedbe)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 10934         1467592768210 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467592768211 2016.07.03 21:39:28)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 0a0a060d585c5a1c0b0d0f0e13500d09090c0f0d090d0e)
	(_ent
		(_time 1467592768208)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 133(_ent (_in))))
				(_port (_int p1 13 0 134(_ent (_in))))
				(_port (_int p2 13 0 135(_ent (_in))))
				(_port (_int p3 13 0 136(_ent (_in))))
				(_port (_int saida 13 0 137(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 115(_ent (_in))))
				(_port (_int e_2521 9 0 116(_ent (_in))))
				(_port (_int s_op0 -1 0 117(_ent (_in))))
				(_port (_int OVF -1 0 118(_ent (_out))))
				(_port (_int saida 9 0 119(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 10 0 124(_ent (_in))))
				(_port (_int e2 10 0 125(_ent (_in))))
				(_port (_int e3 10 0 126(_ent (_in))))
				(_port (_int op 11 0 127(_ent (_in))))
				(_port (_int saida 10 0 128(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 96(_ent (_in))))
				(_port (_int D2 -1 0 97(_ent (_in))))
				(_port (_int D3 7 0 98(_ent (_in))))
				(_port (_int D4 7 0 99(_ent (_in))))
				(_port (_int D5 8 0 100(_ent (_in))))
				(_port (_int UCctrl -1 0 101(_ent (_in))))
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 103(_ent (_in))))
				(_port (_int hazardctrl -1 0 104(_ent (_in))))
				(_port (_int Q1 -1 0 105(_ent (_out))))
				(_port (_int Q2 -1 0 106(_ent (_out))))
				(_port (_int Q3 7 0 107(_ent (_out))))
				(_port (_int Q4 7 0 108(_ent (_out))))
				(_port (_int Q5 8 0 109(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 110(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 6 0 90(_ent (_in))))
				(_port (_int saidaepc 6 0 91(_ent (_out))))
			)
		)
	)
	(_inst U10 0 170(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 177(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 184(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 193(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 200(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 209(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((e3(31))(Dangling_Input_Signal))
			((e3(30))(Dangling_Input_Signal))
			((e3(29))(Dangling_Input_Signal))
			((e3(28))(Dangling_Input_Signal))
			((e3(27))(Dangling_Input_Signal))
			((e3(26))(Dangling_Input_Signal))
			((e3(25))(Dangling_Input_Signal))
			((e3(24))(Dangling_Input_Signal))
			((e3(23))(Dangling_Input_Signal))
			((e3(22))(Dangling_Input_Signal))
			((e3(21))(Dangling_Input_Signal))
			((e3(20))(Dangling_Input_Signal))
			((e3(19))(Dangling_Input_Signal))
			((e3(18))(Dangling_Input_Signal))
			((e3(17))(Dangling_Input_Signal))
			((e3(16))(Dangling_Input_Signal))
			((e3(15))(Dangling_Input_Signal))
			((e3(14))(Dangling_Input_Signal))
			((e3(13))(Dangling_Input_Signal))
			((e3(12))(Dangling_Input_Signal))
			((e3(11))(Dangling_Input_Signal))
			((e3(10))(Dangling_Input_Signal))
			((e3(9))(Dangling_Input_Signal))
			((e3(8))(Dangling_Input_Signal))
			((e3(7))(Dangling_Input_Signal))
			((e3(6))(Dangling_Input_Signal))
			((e3(5))(Dangling_Input_Signal))
			((e3(4))(Dangling_Input_Signal))
			((e3(3))(Dangling_Input_Signal))
			((e3(2))(Dangling_Input_Signal))
			((e3(1))(Dangling_Input_Signal))
			((e3(0))(Dangling_Input_Signal))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 249(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 268(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 276(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 282(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 46(_ent(_in))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 100(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 115(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 124(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 127(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 133(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 134(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 142(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 146(_arch(_uni))))
		(_sig (_int NET2509 -1 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 148(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 149(_arch(_uni))))
		(_sig (_int BUS2843 14 0 150(_arch(_uni))))
		(_sig (_int BUS2954 14 0 151(_arch(_uni))))
		(_sig (_int BUS2989 14 0 152(_arch(_uni))))
		(_sig (_int BUS3024 14 0 153(_arch(_uni))))
		(_sig (_int In1 15 0 154(_arch(_uni))))
		(_sig (_int In2 15 0 155(_arch(_uni))))
		(_sig (_int p1 14 0 156(_arch(_uni))))
		(_sig (_int p2 14 0 157(_arch(_uni))))
		(_sig (_int p3 14 0 158(_arch(_uni))))
		(_sig (_int Q3 14 0 159(_arch(_uni))))
		(_sig (_int Q4 14 0 160(_arch(_uni))))
		(_sig (_int Q5 15 0 161(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 164(_arch(_uni))))
		(_prcs
			(line__295(_arch 0 0 295(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(40))(_sens(10)))))
			(line__296(_arch 1 0 296(_assignment (_alias((p1)(gpr2521)))(_trgt(39))(_sens(15)))))
			(line__297(_arch 2 0 297(_assignment (_alias((In2)(i1511)))(_trgt(38))(_sens(16)))))
			(line__298(_arch 3 0 298(_assignment (_alias((In1)(i2016)))(_trgt(37))(_sens(17)))))
			(line__299(_arch 4 0 299(_assignment (_alias((p3)(muxEstagio5)))(_trgt(41))(_sens(18)))))
			(line__302(_arch 5 0 302(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(44)))))
			(line__303(_arch 6 0 303(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(43)))))
			(line__304(_arch 7 0 304(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(42)))))
			(line__309(_arch 8 0 309(_assignment (_trgt(45)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 9 -1)
)
I 000053 55 752           1467592768256 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467592768257 2016.07.03 21:39:28)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 3939643d356f652a3a6f2166693c6f3a3c3f3b3f30)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467592768288 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592768289 2016.07.03 21:39:28)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 5858055a550e044b5a594007085e0c5f5d5f505b5b)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467592768326 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467592768327 2016.07.03 21:39:28)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 8787da8885d1db94838795dddf808380848484808f)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1337          1467592768357 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467592768358 2016.07.03 21:39:28)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code a6a7adf1a5f1f5b0a1a4b5fdf3a0a7a0a1a0afa0f0)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467592768408 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467592768409 2016.07.03 21:39:28)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code d5d5d887d58382c383d2938f87d083d2d6d3ddd3d4)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467592768448 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467592768449 2016.07.03 21:39:28)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 04040103055258170004165e5c0300030707070252)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467592768492 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467592768493 2016.07.03 21:39:28)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 23227027257470302076317970252a242724202526)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 1671          1467593350103 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 23))
	(_version vd0)
	(_time 1467593350104 2016.07.03 21:49:10)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code 1c1f481b1a4b410a4c190d46491a191a1f1a4a1a49)
	(_ent
		(_time 1467593350101)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_port (_int MuxMEM -1 0 19(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000045 55 1216          1467594326173 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467594326174 2016.07.03 22:05:26)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code dbde8c898c8c88cddf8ac8808edddadddcddd2dd8d)
	(_ent
		(_time 1467594326171)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaVemDocache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 1 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saidaImed 1 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000044 55 767           1467594621213 bev
(_unit VHDL (mux32bitsx2 0 4(bev 0 11))
	(_version vd0)
	(_time 1467594621214 2016.07.03 22:10:21)
	(_source (\./../src/mux32bitsX2.vhd\))
	(_parameters tan)
	(_code 6136636065373d726366733b326768666566626669)
	(_ent
		(_time 1467594621211)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 3961          1467595157760 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467595157761 2016.07.03 22:19:17)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 44161747431214524341531e1c4212474742414347)
	(_ent
		(_time 1467595157758)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000049 55 3961          1467595342117 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467595342118 2016.07.03 22:22:22)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 5c0b0f5e0c0a0c4a5b594b06045a0a5f5f5a595b5f)
	(_ent
		(_time 1467595157757)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000049 55 762           1467595354694 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467595354695 2016.07.03 22:22:34)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 7e2d7a7f2e2829682c7838242c787f787a7828797c)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 1005          1467595354737 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467595354738 2016.07.03 22:22:34)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code adfef9fbfcfbf1beafa6bff7feaba4aaa9aaaeabf9)
	(_ent
		(_time 1467592558253)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(771)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 1063          1467595354775 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467595354776 2016.07.03 22:22:34)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code dc8ed98edc8b89cbd88c9f868cdbd9da8fdadddbd9)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467595354815 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467595354816 2016.07.03 22:22:34)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code fba8f8abffacfaedf9feeaa0aefdfefdaefdfafdf8)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467595354849 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467595354850 2016.07.03 22:22:34)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 1a491f1d4e4c4d0c48495c40481c1b1c1e1c4c1d18)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4624          1467595354896 testes
(_unit VHDL (testes 0 28(testes 0 44))
	(_version vd0)
	(_time 1467595354897 2016.07.03 22:22:34)
	(_source (\./../compile/estagio1.vhd\))
	(_parameters tan)
	(_code 491b4c4b451f1e5e4a1a5c121b4e4d4f4c4e4a4e4d)
	(_ent
		(_time 1467592619018)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 4 0 71(_ent (_in))))
				(_port (_int C 4 0 72(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 0 61(_ent((i 32)))))
				(_port (_int D 3 0 64(_ent (_in))))
				(_port (_int hazardctrl -1 0 65(_ent (_in))))
				(_port (_int Q 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 77(_ent (_in))))
				(_port (_int e2 5 0 78(_ent (_in))))
				(_port (_int e3 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 2 0 50(_ent (_in))))
				(_port (_int D2 2 0 51(_ent (_in))))
				(_port (_int UCctrl -1 0 52(_ent (_in))))
				(_port (_int clock -1 0 53(_ent (_in))))
				(_port (_int hazardctrl -1 0 54(_ent (_in))))
				(_port (_int Q1 2 0 55(_ent (_out))))
				(_port (_int Q2 2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 0 106(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 0 113(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((e3)(e3))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 122(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_port (_int entradaJR 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 37(_ent(_in))))
		(_port (_int endereco 0 0 38(_ent(_out))))
		(_port (_int instrucao 0 0 39(_ent(_out))))
		(_port (_int saidaCache 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 87(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 0 87(_arch(_uni))))
		(_sig (_int BUS269 7 0 88(_arch(_uni))))
		(_sig (_int BUS332 7 0 89(_arch(_uni))))
		(_sig (_int D2 7 0 90(_arch(_uni))))
		(_sig (_int e2 7 0 91(_arch(_uni))))
		(_sig (_int e3 7 0 92(_arch(_uni))))
		(_sig (_int Q1 7 0 93(_arch(_uni))))
		(_sig (_int Q2 7 0 94(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment (_alias((e2)(entEstagio2)))(_trgt(15))(_sens(4)))))
			(line__138(_arch 1 0 138(_assignment (_alias((D2)(entradaCache)))(_trgt(14))(_sens(5)))))
			(line__139(_arch 2 0 139(_assignment (_alias((e3)(entradaJR)))(_trgt(16))(_sens(6)))))
			(line__142(_arch 3 0 142(_assignment (_alias((endereco)(Q1)))(_trgt(8))(_sens(17)))))
			(line__143(_arch 4 0 143(_assignment (_alias((instrucao)(Q2)))(_trgt(9))(_sens(18)))))
			(line__144(_arch 5 0 144(_assignment (_alias((saidaCache)(A)))(_trgt(10))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 6 -1)
)
I 000048 55 781           1467595354934 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467595354935 2016.07.03 22:22:34)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 782a7a79262f786e787f68222a7b7c7f7b7e2e7e2c)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467595354965 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467595354966 2016.07.03 22:22:34)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 97c5949895c0c480969284ccc49192919090979194)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467595355012 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467595355013 2016.07.03 22:22:35)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code c695c393c59091d0c496809c94c090c092c0c4c0c2)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467595355049 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467595355050 2016.07.03 22:22:35)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code e6b4e5b5e5b1b5f0e2b0f5bdb3e0e7e0e1e0efe0b0)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467595355094 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467595355095 2016.07.03 22:22:35)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 14461613194240021147574e4c1241121113101242)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8858          1467595355100 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467595355101 2016.07.03 22:22:35)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 14471312134244024012034e4c1242171612111317)
	(_ent
		(_time 1467592249272)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida1511 6 0 119(_ent (_out))))
				(_port (_int saida2016 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 184(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 191(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 198(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 204(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida1511 0 0 51(_ent(_out))))
		(_port (_int saida2016 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000045 55 2084          1467595355135 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467595355136 2016.07.03 22:22:35)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 4311434145141055454250181645424544454a4515)
	(_ent
		(_time 1467592183519)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida1511 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_15_11))(12(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467595355167 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467595355168 2016.07.03 22:22:35)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 6330356265353f70633771393b64676061646b6062)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467595355216 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467595355217 2016.07.03 22:22:35)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 91c3909ec6c69187919382cec29793979896959692)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467595355257 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467595355258 2016.07.03 22:22:35)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code b1e2e7e4b5e7eda2b2e7a9eee1b6e0b7b4b6b3b7e7)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467595355287 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467595355288 2016.07.03 22:22:35)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code d083d583d08686c6d3d2c08b83d6d7d7d0d7d2d6d7)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3961          1467595355334 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467595355335 2016.07.03 22:22:35)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code ffacf8aeaaa9afe9f8fae8a5a7f9a9fcfcf9faf8fc)
	(_ent
		(_time 1467595157757)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000045 55 1216          1467595355365 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467595355366 2016.07.03 22:22:35)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 1e4c1f194e494d081a4f0d454b181f181918171848)
	(_ent
		(_time 1467594326170)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaVemDocache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 1 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saidaImed 1 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467595355414 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467595355415 2016.07.03 22:22:35)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 5d0e5d5e5f0a5c4a58084c07085b0b5a5f5b545b08)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467595355449 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467595355450 2016.07.03 22:22:35)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 7c2f7c7d792b7d6b79296d26297a2a7b7e7a7e7a2a)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467595355481 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467595355482 2016.07.03 22:22:35)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 9bc89d95cacdcb8d9c9a8cc1c39dcd989e9d9e9c98)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467595355532 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467595355533 2016.07.03 22:22:35)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code ca999d9e9e9c96d9cec8d89092cdcecdc9cc9ecdcf)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 1680          1467595355565 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 23))
	(_version vd0)
	(_time 1467595355566 2016.07.03 22:22:35)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code e9bbefbab5beb4ffb9ebf8b3bcefecefeaefbfefbc)
	(_ent
		(_time 1467593350100)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_port (_int MuxMEM -1 0 19(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(771)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 10934         1467595355617 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467595355618 2016.07.03 22:22:35)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 287b292d237e783e292f2d2c31722f2b2b2e2d2f2b2f2c)
	(_ent
		(_time 1467595355614)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 133(_ent (_in))))
				(_port (_int p1 13 0 134(_ent (_in))))
				(_port (_int p2 13 0 135(_ent (_in))))
				(_port (_int p3 13 0 136(_ent (_in))))
				(_port (_int saida 13 0 137(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 115(_ent (_in))))
				(_port (_int e_2521 9 0 116(_ent (_in))))
				(_port (_int s_op0 -1 0 117(_ent (_in))))
				(_port (_int OVF -1 0 118(_ent (_out))))
				(_port (_int saida 9 0 119(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 10 0 124(_ent (_in))))
				(_port (_int e2 10 0 125(_ent (_in))))
				(_port (_int e3 10 0 126(_ent (_in))))
				(_port (_int op 11 0 127(_ent (_in))))
				(_port (_int saida 10 0 128(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 96(_ent (_in))))
				(_port (_int D2 -1 0 97(_ent (_in))))
				(_port (_int D3 7 0 98(_ent (_in))))
				(_port (_int D4 7 0 99(_ent (_in))))
				(_port (_int D5 8 0 100(_ent (_in))))
				(_port (_int UCctrl -1 0 101(_ent (_in))))
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 103(_ent (_in))))
				(_port (_int hazardctrl -1 0 104(_ent (_in))))
				(_port (_int Q1 -1 0 105(_ent (_out))))
				(_port (_int Q2 -1 0 106(_ent (_out))))
				(_port (_int Q3 7 0 107(_ent (_out))))
				(_port (_int Q4 7 0 108(_ent (_out))))
				(_port (_int Q5 8 0 109(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 110(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 6 0 90(_ent (_in))))
				(_port (_int saidaepc 6 0 91(_ent (_out))))
			)
		)
	)
	(_inst U10 0 170(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 177(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 184(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 193(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 200(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 209(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((e3(31))(Dangling_Input_Signal))
			((e3(30))(Dangling_Input_Signal))
			((e3(29))(Dangling_Input_Signal))
			((e3(28))(Dangling_Input_Signal))
			((e3(27))(Dangling_Input_Signal))
			((e3(26))(Dangling_Input_Signal))
			((e3(25))(Dangling_Input_Signal))
			((e3(24))(Dangling_Input_Signal))
			((e3(23))(Dangling_Input_Signal))
			((e3(22))(Dangling_Input_Signal))
			((e3(21))(Dangling_Input_Signal))
			((e3(20))(Dangling_Input_Signal))
			((e3(19))(Dangling_Input_Signal))
			((e3(18))(Dangling_Input_Signal))
			((e3(17))(Dangling_Input_Signal))
			((e3(16))(Dangling_Input_Signal))
			((e3(15))(Dangling_Input_Signal))
			((e3(14))(Dangling_Input_Signal))
			((e3(13))(Dangling_Input_Signal))
			((e3(12))(Dangling_Input_Signal))
			((e3(11))(Dangling_Input_Signal))
			((e3(10))(Dangling_Input_Signal))
			((e3(9))(Dangling_Input_Signal))
			((e3(8))(Dangling_Input_Signal))
			((e3(7))(Dangling_Input_Signal))
			((e3(6))(Dangling_Input_Signal))
			((e3(5))(Dangling_Input_Signal))
			((e3(4))(Dangling_Input_Signal))
			((e3(3))(Dangling_Input_Signal))
			((e3(2))(Dangling_Input_Signal))
			((e3(1))(Dangling_Input_Signal))
			((e3(0))(Dangling_Input_Signal))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 249(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 268(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 276(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 282(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 46(_ent(_in))))
		(_port (_int i2016 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 100(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 115(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 124(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 127(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 133(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 134(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 142(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 146(_arch(_uni))))
		(_sig (_int NET2509 -1 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 148(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 149(_arch(_uni))))
		(_sig (_int BUS2843 14 0 150(_arch(_uni))))
		(_sig (_int BUS2954 14 0 151(_arch(_uni))))
		(_sig (_int BUS2989 14 0 152(_arch(_uni))))
		(_sig (_int BUS3024 14 0 153(_arch(_uni))))
		(_sig (_int In1 15 0 154(_arch(_uni))))
		(_sig (_int In2 15 0 155(_arch(_uni))))
		(_sig (_int p1 14 0 156(_arch(_uni))))
		(_sig (_int p2 14 0 157(_arch(_uni))))
		(_sig (_int p3 14 0 158(_arch(_uni))))
		(_sig (_int Q3 14 0 159(_arch(_uni))))
		(_sig (_int Q4 14 0 160(_arch(_uni))))
		(_sig (_int Q5 15 0 161(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 164(_arch(_uni))))
		(_prcs
			(line__295(_arch 0 0 295(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(40))(_sens(10)))))
			(line__296(_arch 1 0 296(_assignment (_alias((p1)(gpr2521)))(_trgt(39))(_sens(15)))))
			(line__297(_arch 2 0 297(_assignment (_alias((In2)(i1511)))(_trgt(38))(_sens(16)))))
			(line__298(_arch 3 0 298(_assignment (_alias((In1)(i2016)))(_trgt(37))(_sens(17)))))
			(line__299(_arch 4 0 299(_assignment (_alias((p3)(muxEstagio5)))(_trgt(41))(_sens(18)))))
			(line__302(_arch 5 0 302(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(44)))))
			(line__303(_arch 6 0 303(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(43)))))
			(line__304(_arch 7 0 304(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(42)))))
			(line__309(_arch 8 0 309(_assignment (_trgt(45)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 9 -1)
)
I 000053 55 752           1467595355650 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467595355651 2016.07.03 22:22:35)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 4714174445111b5444115f1817421144424145414e)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467595355696 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467595355697 2016.07.03 22:22:35)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 7625267675202a6574776e292670227173717e7575)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467595355737 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467595355738 2016.07.03 22:22:35)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 95c6c59b95c3c986919587cfcd929192969696929d)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1337          1467595355774 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467595355775 2016.07.03 22:22:35)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code c496c291c59397d2c3c6d79f91c2c5c2c3c2cdc292)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467595355804 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467595355805 2016.07.03 22:22:35)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code d487d486d58283c282d3928e86d182d3d7d2dcd2d5)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467595355851 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467595355852 2016.07.03 22:22:35)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 0251530505545e11060210585a0506050101010454)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467595355898 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467595355899 2016.07.03 22:22:35)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 41134643451612524214531b124748464546424744)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 767           1467595355934 bev
(_unit VHDL (mux32bitsx2 0 4(bev 0 11))
	(_version vd0)
	(_time 1467595355935 2016.07.03 22:22:35)
	(_source (\./../src/mux32bitsX2.vhd\))
	(_parameters tan)
	(_code 6033316165363c736267723a336669676467636768)
	(_ent
		(_time 1467594621210)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000045 55 2189          1467595690082 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 37))
	(_version vd0)
	(_time 1467595690083 2016.07.03 22:28:10)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 9dccca92cccace8b9b938ec6c89b9c9b9a9b949bcb)
	(_ent
		(_time 1467595683024)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 13(_ent(_in))))
		(_port (_int clock -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 15(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 17(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 18(_ent(_in))))
		(_port (_int entrada32bits 0 0 19(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 20(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 21(_ent(_out))))
		(_port (_int saida1511 1 0 22(_ent(_out))))
		(_port (_int saida2016 1 0 23(_ent(_out))))
		(_port (_int saidaPC 0 0 24(_ent(_out))))
		(_port (_int saidaShamt 1 0 25(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 26(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 27(_ent(_out))))
		(_port (_int sctrlULA -1 0 28(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 29(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 30(_ent(_out))))
		(_port (_int wbsaida -1 0 31(_ent(_out))))
		(_port (_int msaida -1 0 32(_ent(_out))))
		(_port (_int exsaida -1 0 33(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 39(_prcs (_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(8)(0)(1)(2)(3)(4)(5)(6)(7)(9)(11)(12)(13(d_10_6))(13(d_15_11))(13(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000049 55 9194          1467595781248 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 63))
	(_version vd0)
	(_time 1467595781249 2016.07.03 22:29:41)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code c1c1c695c39791d795c1d69b99c797c2c3c7c4c6c2)
	(_ent
		(_time 1467595781232)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 69(_ent (_in))))
				(_port (_int saida 2 0 70(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 82(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 83(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 87(_ent (_in))))
				(_port (_int dadoinb 4 0 88(_ent (_in))))
				(_port (_int enda 4 0 89(_ent (_in))))
				(_port (_int endb 4 0 90(_ent (_in))))
				(_port (_int reset -1 0 91(_ent (_in))))
				(_port (_int we -1 0 92(_ent (_in))))
				(_port (_int dadoouta 4 0 93(_ent (_out))))
				(_port (_int dadooutb 4 0 94(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 107(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 108(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 109(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 110(_ent (_in))))
				(_port (_int ctrlULA -1 0 111(_ent (_in))))
				(_port (_int entrada32bits 5 0 112(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 113(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 114(_ent (_in))))
				(_port (_int entradaPC 5 0 115(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 116(_ent (_in))))
				(_port (_int ex -1 0 117(_ent (_in))))
				(_port (_int m -1 0 118(_ent (_in))))
				(_port (_int wb -1 0 119(_ent (_in))))
				(_port (_int exsaida -1 0 120(_ent (_out))))
				(_port (_int msaida -1 0 121(_ent (_out))))
				(_port (_int saida1511 6 0 122(_ent (_out))))
				(_port (_int saida2016 6 0 123(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 124(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 125(_ent (_out))))
				(_port (_int saidaPC 5 0 126(_ent (_out))))
				(_port (_int saidaShamt 6 0 127(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 128(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 129(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 130(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 131(_ent (_out))))
				(_port (_int sctrlULA -1 0 132(_ent (_out))))
				(_port (_int wbsaida -1 0 133(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 99(_ent (_in))))
				(_port (_int S -1 0 100(_ent (_in))))
				(_port (_int O -1 0 101(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 138(_ent (_in))))
				(_port (_int B 7 0 139(_ent (_in))))
				(_port (_int C 7 0 140(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 75(_ent (_in))))
				(_port (_int saida 3 0 76(_ent (_out))))
			)
		)
	)
	(_inst U1 0 160(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 168(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 188(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 220(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 227(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 234(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 36(_ent(_in))))
		(_port (_int ctrlULA -1 0 37(_ent(_in))))
		(_port (_int hazardCtrl -1 0 38(_ent(_in))))
		(_port (_int reset -1 0 39(_ent(_in))))
		(_port (_int we -1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 41(_ent(_in))))
		(_port (_int dadoinb 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 43(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 43(_ent(_in))))
		(_port (_int entradaPC 1 0 44(_ent(_in))))
		(_port (_int exsaida -1 0 45(_ent(_out))))
		(_port (_int msaida -1 0 46(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 48(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 49(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 50(_ent(_out))))
		(_port (_int sctrlULA -1 0 51(_ent(_out))))
		(_port (_int wbsaida -1 0 52(_ent(_out))))
		(_port (_int saida1511 0 0 53(_ent(_out))))
		(_port (_int saida2016 0 0 54(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 55(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 56(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 57(_ent(_out))))
		(_port (_int saidaPC 1 0 58(_ent(_out))))
		(_port (_int saidaShamt 0 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 75(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 112(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 138(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 146(_arch(_uni))))
		(_sig (_int NET51 -1 0 147(_arch(_uni))))
		(_sig (_int NET71 -1 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 149(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 149(_arch(_uni))))
		(_sig (_int BUS417 8 0 150(_arch(_uni))))
		(_sig (_int BUS439 8 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 152(_arch(_uni))))
		(_sig (_int BUS715 9 0 153(_arch(_uni))))
		(_sig (_int C 8 0 154(_arch(_uni))))
		(_prcs
			(line__166(_arch 0 0 166(_assignment (_trgt(31))(_sens(0)(8)))))
			(line__244(_arch 1 0 244(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(30))(_sens(1)))))
			(line__245(_arch 2 0 245(_assignment (_alias((B)(entradaPC)))(_trgt(33))(_sens(14)))))
			(line__248(_arch 3 0 248(_assignment (_alias((saidaEstagio2)(C)))(_trgt(25))(_sens(38)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000049 55 3961          1467595790510 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467595790511 2016.07.03 22:29:50)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code f2fcf1a3f3a4a2e4f5f7e5a8aaf4a4f1f1f4f7f5f1)
	(_ent
		(_time 1467595790508)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000044 55 1443          1467596043144 reg
(_unit VHDL (regestagio3 0 4(reg 0 26))
	(_version vd0)
	(_time 1467596043145 2016.07.03 22:34:03)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code c3c2c096c59490d5c4ccd09896c5c2c5c4c5cac595)
	(_ent
		(_time 1467596043142)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int ctrlMuxMEM -1 0 11(_ent(_in))))
		(_port (_int sctrlMuxMEM -1 0 12(_ent(_out))))
		(_port (_int D1 -1 0 13(_ent(_in))))
		(_port (_int Q1 -1 0 14(_ent(_out))))
		(_port (_int D2 -1 0 15(_ent(_in))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 17(_ent(_in))))
		(_port (_int Q3 0 0 18(_ent(_out))))
		(_port (_int D4 0 0 19(_ent(_in))))
		(_port (_int Q4 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 21(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 21(_ent(_in))))
		(_port (_int Q5 1 0 22(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 28(_prcs (_trgt(6)(8)(10)(12)(14)(16))(_sens(0)(1)(2)(5)(7)(9)(11)(13)(15))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000049 55 9357          1467596178439 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 64))
	(_version vd0)
	(_time 1467596178440 2016.07.03 22:36:18)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 44454347431214521347531e1c4212474742414347)
	(_ent
		(_time 1467596178437)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 77(_ent (_in))))
				(_port (_int S -1 0 78(_ent (_in))))
				(_port (_int O -1 0 79(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 6 0 92(_ent (_in))))
				(_port (_int e2 6 0 93(_ent (_in))))
				(_port (_int op -1 0 94(_ent (_in))))
				(_port (_int saida 6 0 95(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 11 0 136(_ent (_in))))
				(_port (_int p1 12 0 137(_ent (_in))))
				(_port (_int p2 12 0 138(_ent (_in))))
				(_port (_int p3 12 0 139(_ent (_in))))
				(_port (_int saida 12 0 140(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 70(_ent (_in))))
				(_port (_int shamt 4 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 10 0 127(_ent (_in))))
				(_port (_int e_2521 10 0 128(_ent (_in))))
				(_port (_int s_op0 -1 0 129(_ent (_in))))
				(_port (_int OVF -1 0 130(_ent (_out))))
				(_port (_int saida 10 0 131(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 84(_ent (_in))))
				(_port (_int In2 5 0 85(_ent (_in))))
				(_port (_int S -1 0 86(_ent (_in))))
				(_port (_int O 5 0 87(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 7 0 100(_ent (_in))))
				(_port (_int saidaepc 7 0 101(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 106(_ent (_in))))
				(_port (_int D2 -1 0 107(_ent (_in))))
				(_port (_int D3 8 0 108(_ent (_in))))
				(_port (_int D4 8 0 109(_ent (_in))))
				(_port (_int D5 9 0 110(_ent (_in))))
				(_port (_int UCctrl -1 0 111(_ent (_in))))
				(_port (_int clock -1 0 112(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 113(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 114(_ent (_in))))
				(_port (_int hazardctrl -1 0 115(_ent (_in))))
				(_port (_int Q1 -1 0 116(_ent (_out))))
				(_port (_int Q2 -1 0 117(_ent (_out))))
				(_port (_int Q3 8 0 118(_ent (_out))))
				(_port (_int Q4 8 0 119(_ent (_out))))
				(_port (_int Q5 9 0 120(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 121(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 122(_ent (_out))))
			)
		)
	)
	(_inst U10 0 164(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 171(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U12 0 178(_comp mux32bitsX2)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U14 0 186(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 195(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 202(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U6 0 211(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 219(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U8 0 225(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(saidaULA))
			((Q4)(saidaMux))
			((Q5)(saidaImediato))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 246(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 34(_ent(_in))))
		(_port (_int hazardctrl -1 0 35(_ent(_in))))
		(_port (_int m_ctrl -1 0 36(_ent(_in))))
		(_port (_int m_in -1 0 37(_ent(_in))))
		(_port (_int muxctrl -1 0 38(_ent(_in))))
		(_port (_int ula_ctrl -1 0 39(_ent(_in))))
		(_port (_int wb_ctrl -1 0 40(_ent(_in))))
		(_port (_int wb_in -1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 42(_ent(_in))))
		(_port (_int entradaepc 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 44(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 45(_ent(_in))))
		(_port (_int gpr2016 0 0 46(_ent(_in))))
		(_port (_int gpr2521 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 48(_ent(_in))))
		(_port (_int i2016 2 0 49(_ent(_in))))
		(_port (_int muxEstagio5 0 0 50(_ent(_in))))
		(_port (_int shamt 2 0 51(_ent(_in))))
		(_port (_int OVF -1 0 52(_ent(_out))))
		(_port (_int m_out -1 0 53(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 54(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 55(_ent(_out))))
		(_port (_int wb_out -1 0 56(_ent(_out))))
		(_port (_int saidaImediato 2 0 57(_ent(_out))))
		(_port (_int saidaMux 0 0 58(_ent(_out))))
		(_port (_int saidaULA 0 0 59(_ent(_out))))
		(_port (_int saidaepc 0 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 100(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 108(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 127(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 136(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 137(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 146(_arch(_uni))))
		(_sig (_int NET2509 -1 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 148(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 13 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 14 0 149(_arch(_uni))))
		(_sig (_int BUS2843 13 0 150(_arch(_uni))))
		(_sig (_int BUS2954 13 0 151(_arch(_uni))))
		(_sig (_int BUS2989 13 0 152(_arch(_uni))))
		(_sig (_int BUS3024 13 0 153(_arch(_uni))))
		(_sig (_int In1 14 0 154(_arch(_uni))))
		(_sig (_int In2 14 0 155(_arch(_uni))))
		(_sig (_int p1 13 0 156(_arch(_uni))))
		(_sig (_int p2 13 0 157(_arch(_uni))))
		(_sig (_int p3 13 0 158(_arch(_uni))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(42))(_sens(12)))))
			(line__260(_arch 1 0 260(_assignment (_alias((p1)(gpr2521)))(_trgt(41))(_sens(17)))))
			(line__261(_arch 2 0 261(_assignment (_alias((In2)(i1511)))(_trgt(40))(_sens(18)))))
			(line__262(_arch 3 0 262(_assignment (_alias((In1)(i2016)))(_trgt(39))(_sens(19)))))
			(line__263(_arch 4 0 263(_assignment (_alias((p3)(muxEstagio5)))(_trgt(43))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 5 -1)
)
I 000049 55 762           1467596182337 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467596182338 2016.07.03 22:36:22)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 8688838885d0d190d480c0dcd48087808280d08184)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 1005          1467596182385 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596182386 2016.07.03 22:36:22)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code b5bbe0e0b5e3e9a6b7bea7efe6b3bcb2b1b2b6b3e1)
	(_ent
		(_time 1467592558253)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(771)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 1063          1467596182423 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467596182424 2016.07.03 22:36:22)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code d5dad187838280c2d185968f85d2d0d386d3d4d2d0)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467596182455 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467596182456 2016.07.03 22:36:22)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code f4faf6a4a6a3f5e2f6f1e5afa1f2f1f2a1f2f5f2f7)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467596182504 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467596182505 2016.07.03 22:36:22)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 232d25272575743571706579712522252725752421)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4624          1467596182551 testes
(_unit VHDL (testes 0 28(testes 0 44))
	(_version vd0)
	(_time 1467596182552 2016.07.03 22:36:22)
	(_source (\./../compile/estagio1.vhd\))
	(_parameters tan)
	(_code 525d54515504054551014709005556545755515556)
	(_ent
		(_time 1467592619018)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 4 0 71(_ent (_in))))
				(_port (_int C 4 0 72(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 0 61(_ent((i 32)))))
				(_port (_int D 3 0 64(_ent (_in))))
				(_port (_int hazardctrl -1 0 65(_ent (_in))))
				(_port (_int Q 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 77(_ent (_in))))
				(_port (_int e2 5 0 78(_ent (_in))))
				(_port (_int e3 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 2 0 50(_ent (_in))))
				(_port (_int D2 2 0 51(_ent (_in))))
				(_port (_int UCctrl -1 0 52(_ent (_in))))
				(_port (_int clock -1 0 53(_ent (_in))))
				(_port (_int hazardctrl -1 0 54(_ent (_in))))
				(_port (_int Q1 2 0 55(_ent (_out))))
				(_port (_int Q2 2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 0 106(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 0 113(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((e3)(e3))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 122(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_port (_int entradaJR 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 37(_ent(_in))))
		(_port (_int endereco 0 0 38(_ent(_out))))
		(_port (_int instrucao 0 0 39(_ent(_out))))
		(_port (_int saidaCache 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 87(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 0 87(_arch(_uni))))
		(_sig (_int BUS269 7 0 88(_arch(_uni))))
		(_sig (_int BUS332 7 0 89(_arch(_uni))))
		(_sig (_int D2 7 0 90(_arch(_uni))))
		(_sig (_int e2 7 0 91(_arch(_uni))))
		(_sig (_int e3 7 0 92(_arch(_uni))))
		(_sig (_int Q1 7 0 93(_arch(_uni))))
		(_sig (_int Q2 7 0 94(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment (_alias((e2)(entEstagio2)))(_trgt(15))(_sens(4)))))
			(line__138(_arch 1 0 138(_assignment (_alias((D2)(entradaCache)))(_trgt(14))(_sens(5)))))
			(line__139(_arch 2 0 139(_assignment (_alias((e3)(entradaJR)))(_trgt(16))(_sens(6)))))
			(line__142(_arch 3 0 142(_assignment (_alias((endereco)(Q1)))(_trgt(8))(_sens(17)))))
			(line__143(_arch 4 0 143(_assignment (_alias((instrucao)(Q2)))(_trgt(9))(_sens(18)))))
			(line__144(_arch 5 0 144(_assignment (_alias((saidaCache)(A)))(_trgt(10))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 6 -1)
)
I 000048 55 781           1467596182590 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467596182591 2016.07.03 22:36:22)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 808f818ed6d78096808790dad28384878386d686d4)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467596182622 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467596182623 2016.07.03 22:36:22)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code a0afa0f7a5f7f3b7a1a5b3fbf3a6a5a6a7a7a0a6a3)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1359          1467596182666 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467596182667 2016.07.03 22:36:22)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code cfc1c99a9c9998d9cd9f89959dc999c99bc9cdc9cb)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467596182705 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467596182706 2016.07.03 22:36:22)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code eee1eebdbeb9bdf8eab8fdb5bbe8efe8e9e8e7e8b8)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467596182738 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467596182739 2016.07.03 22:36:22)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 0d020e0b505b591b085e4e57550b580b080a090b5b)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 9194          1467596182744 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 63))
	(_version vd0)
	(_time 1467596182745 2016.07.03 22:36:22)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 0d030b0a5a5b5d1b590d1a57550b5b0e0f0b080a0e)
	(_ent
		(_time 1467595781231)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 69(_ent (_in))))
				(_port (_int saida 2 0 70(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 82(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 83(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 87(_ent (_in))))
				(_port (_int dadoinb 4 0 88(_ent (_in))))
				(_port (_int enda 4 0 89(_ent (_in))))
				(_port (_int endb 4 0 90(_ent (_in))))
				(_port (_int reset -1 0 91(_ent (_in))))
				(_port (_int we -1 0 92(_ent (_in))))
				(_port (_int dadoouta 4 0 93(_ent (_out))))
				(_port (_int dadooutb 4 0 94(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 107(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 108(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 109(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 110(_ent (_in))))
				(_port (_int ctrlULA -1 0 111(_ent (_in))))
				(_port (_int entrada32bits 5 0 112(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 113(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 114(_ent (_in))))
				(_port (_int entradaPC 5 0 115(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 116(_ent (_in))))
				(_port (_int ex -1 0 117(_ent (_in))))
				(_port (_int m -1 0 118(_ent (_in))))
				(_port (_int wb -1 0 119(_ent (_in))))
				(_port (_int exsaida -1 0 120(_ent (_out))))
				(_port (_int msaida -1 0 121(_ent (_out))))
				(_port (_int saida1511 6 0 122(_ent (_out))))
				(_port (_int saida2016 6 0 123(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 124(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 125(_ent (_out))))
				(_port (_int saidaPC 5 0 126(_ent (_out))))
				(_port (_int saidaShamt 6 0 127(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 128(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 129(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 130(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 131(_ent (_out))))
				(_port (_int sctrlULA -1 0 132(_ent (_out))))
				(_port (_int wbsaida -1 0 133(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 99(_ent (_in))))
				(_port (_int S -1 0 100(_ent (_in))))
				(_port (_int O -1 0 101(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 138(_ent (_in))))
				(_port (_int B 7 0 139(_ent (_in))))
				(_port (_int C 7 0 140(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 75(_ent (_in))))
				(_port (_int saida 3 0 76(_ent (_out))))
			)
		)
	)
	(_inst U1 0 160(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 168(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 188(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 220(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 227(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 234(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 36(_ent(_in))))
		(_port (_int ctrlULA -1 0 37(_ent(_in))))
		(_port (_int hazardCtrl -1 0 38(_ent(_in))))
		(_port (_int reset -1 0 39(_ent(_in))))
		(_port (_int we -1 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 41(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 41(_ent(_in))))
		(_port (_int dadoinb 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 43(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 43(_ent(_in))))
		(_port (_int entradaPC 1 0 44(_ent(_in))))
		(_port (_int exsaida -1 0 45(_ent(_out))))
		(_port (_int msaida -1 0 46(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 48(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 49(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 50(_ent(_out))))
		(_port (_int sctrlULA -1 0 51(_ent(_out))))
		(_port (_int wbsaida -1 0 52(_ent(_out))))
		(_port (_int saida1511 0 0 53(_ent(_out))))
		(_port (_int saida2016 0 0 54(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 55(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 56(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 57(_ent(_out))))
		(_port (_int saidaPC 1 0 58(_ent(_out))))
		(_port (_int saidaShamt 0 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 75(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 112(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 138(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 146(_arch(_uni))))
		(_sig (_int NET51 -1 0 147(_arch(_uni))))
		(_sig (_int NET71 -1 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 149(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 149(_arch(_uni))))
		(_sig (_int BUS417 8 0 150(_arch(_uni))))
		(_sig (_int BUS439 8 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 152(_arch(_uni))))
		(_sig (_int BUS715 9 0 153(_arch(_uni))))
		(_sig (_int C 8 0 154(_arch(_uni))))
		(_prcs
			(line__166(_arch 0 0 166(_assignment (_trgt(31))(_sens(0)(8)))))
			(line__244(_arch 1 0 244(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(30))(_sens(1)))))
			(line__245(_arch 2 0 245(_assignment (_alias((B)(entradaPC)))(_trgt(33))(_sens(14)))))
			(line__248(_arch 3 0 248(_assignment (_alias((saidaEstagio2)(C)))(_trgt(25))(_sens(38)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000045 55 2189          1467596182791 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 37))
	(_version vd0)
	(_time 1467596182792 2016.07.03 22:36:22)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 4c434d4e1a1b1f5a4a425f17194a4d4a4b4a454a1a)
	(_ent
		(_time 1467595683024)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 13(_ent(_in))))
		(_port (_int clock -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 15(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 17(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 18(_ent(_in))))
		(_port (_int entrada32bits 0 0 19(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 20(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 21(_ent(_out))))
		(_port (_int saida1511 1 0 22(_ent(_out))))
		(_port (_int saida2016 1 0 23(_ent(_out))))
		(_port (_int saidaPC 0 0 24(_ent(_out))))
		(_port (_int saidaShamt 1 0 25(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 26(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 27(_ent(_out))))
		(_port (_int sctrlULA -1 0 28(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 29(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 30(_ent(_out))))
		(_port (_int wbsaida -1 0 31(_ent(_out))))
		(_port (_int msaida -1 0 32(_ent(_out))))
		(_port (_int exsaida -1 0 33(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 39(_prcs (_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(8)(0)(1)(2)(3)(4)(5)(6)(7)(9)(11)(12)(13(d_10_6))(13(d_15_11))(13(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 661           1467596182822 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467596182823 2016.07.03 22:36:22)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 6b653c6a3c3d37786b3f7931336c6f68696c63686a)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467596182869 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467596182870 2016.07.03 22:36:22)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 9a959a959dcd9a8c9a9889c5c99c989c939d9e9d99)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467596182919 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467596182920 2016.07.03 22:36:22)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code c9c79e9dc59f95daca9fd19699ce98cfcccecbcf9f)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467596182954 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467596182955 2016.07.03 22:36:22)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code e8e6ecbae0bebefeebeaf8b3bbeeefefe8efeaeeef)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3961          1467596182991 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467596182992 2016.07.03 22:36:22)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 07090600035157110002105d5f0151040401020004)
	(_ent
		(_time 1467596182989)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
I 000045 55 1216          1467596183038 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467596183039 2016.07.03 22:36:23)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 36393033356165203267256d6330373031303f3060)
	(_ent
		(_time 1467594326170)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaVemDocache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 1 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saidaImed 1 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467596183069 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467596183070 2016.07.03 22:36:23)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 555b5256060254425000440f0053035257535c5300)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467596183107 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467596183108 2016.07.03 22:36:23)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 848a838ad6d3859381d195ded182d28386828682d2)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 3044          1467596183154 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467596183155 2016.07.03 22:36:23)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code b3bdb2e6b3e5e3a5b4b2a4e9ebb5e5b0b6b5b6b4b0)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 759           1467596183191 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596183192 2016.07.03 22:36:23)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code d2dc8281d5848ec1d6d0c0888ad5d6d5d1d486d5d7)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 1680          1467596183231 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 23))
	(_version vd0)
	(_time 1467596183232 2016.07.03 22:36:23)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code 010e010755565c175103105b540704070207570754)
	(_ent
		(_time 1467593350100)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_port (_int MuxMEM -1 0 19(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(771)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 9357          1467596183269 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 64))
	(_version vd0)
	(_time 1467596183270 2016.07.03 22:36:23)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 202e2025237670367723377a782676232326252723)
	(_ent
		(_time 1467596183267)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 77(_ent (_in))))
				(_port (_int S -1 0 78(_ent (_in))))
				(_port (_int O -1 0 79(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 6 0 92(_ent (_in))))
				(_port (_int e2 6 0 93(_ent (_in))))
				(_port (_int op -1 0 94(_ent (_in))))
				(_port (_int saida 6 0 95(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 11 0 136(_ent (_in))))
				(_port (_int p1 12 0 137(_ent (_in))))
				(_port (_int p2 12 0 138(_ent (_in))))
				(_port (_int p3 12 0 139(_ent (_in))))
				(_port (_int saida 12 0 140(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 70(_ent (_in))))
				(_port (_int shamt 4 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 10 0 127(_ent (_in))))
				(_port (_int e_2521 10 0 128(_ent (_in))))
				(_port (_int s_op0 -1 0 129(_ent (_in))))
				(_port (_int OVF -1 0 130(_ent (_out))))
				(_port (_int saida 10 0 131(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 84(_ent (_in))))
				(_port (_int In2 5 0 85(_ent (_in))))
				(_port (_int S -1 0 86(_ent (_in))))
				(_port (_int O 5 0 87(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 7 0 100(_ent (_in))))
				(_port (_int saidaepc 7 0 101(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 106(_ent (_in))))
				(_port (_int D2 -1 0 107(_ent (_in))))
				(_port (_int D3 8 0 108(_ent (_in))))
				(_port (_int D4 8 0 109(_ent (_in))))
				(_port (_int D5 9 0 110(_ent (_in))))
				(_port (_int UCctrl -1 0 111(_ent (_in))))
				(_port (_int clock -1 0 112(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 113(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 114(_ent (_in))))
				(_port (_int hazardctrl -1 0 115(_ent (_in))))
				(_port (_int Q1 -1 0 116(_ent (_out))))
				(_port (_int Q2 -1 0 117(_ent (_out))))
				(_port (_int Q3 8 0 118(_ent (_out))))
				(_port (_int Q4 8 0 119(_ent (_out))))
				(_port (_int Q5 9 0 120(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 121(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 122(_ent (_out))))
			)
		)
	)
	(_inst U10 0 164(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 171(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U12 0 178(_comp mux32bitsX2)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U14 0 186(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 195(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 202(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U6 0 211(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 219(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U8 0 225(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(saidaULA))
			((Q4)(saidaMux))
			((Q5)(saidaImediato))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 246(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 34(_ent(_in))))
		(_port (_int hazardctrl -1 0 35(_ent(_in))))
		(_port (_int m_ctrl -1 0 36(_ent(_in))))
		(_port (_int m_in -1 0 37(_ent(_in))))
		(_port (_int muxctrl -1 0 38(_ent(_in))))
		(_port (_int ula_ctrl -1 0 39(_ent(_in))))
		(_port (_int wb_ctrl -1 0 40(_ent(_in))))
		(_port (_int wb_in -1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 42(_ent(_in))))
		(_port (_int entradaepc 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 44(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 45(_ent(_in))))
		(_port (_int gpr2016 0 0 46(_ent(_in))))
		(_port (_int gpr2521 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 48(_ent(_in))))
		(_port (_int i2016 2 0 49(_ent(_in))))
		(_port (_int muxEstagio5 0 0 50(_ent(_in))))
		(_port (_int shamt 2 0 51(_ent(_in))))
		(_port (_int OVF -1 0 52(_ent(_out))))
		(_port (_int m_out -1 0 53(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 54(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 55(_ent(_out))))
		(_port (_int wb_out -1 0 56(_ent(_out))))
		(_port (_int saidaImediato 2 0 57(_ent(_out))))
		(_port (_int saidaMux 0 0 58(_ent(_out))))
		(_port (_int saidaULA 0 0 59(_ent(_out))))
		(_port (_int saidaepc 0 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 100(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 108(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 127(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 136(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 137(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 146(_arch(_uni))))
		(_sig (_int NET2509 -1 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 148(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 13 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 14 0 149(_arch(_uni))))
		(_sig (_int BUS2843 13 0 150(_arch(_uni))))
		(_sig (_int BUS2954 13 0 151(_arch(_uni))))
		(_sig (_int BUS2989 13 0 152(_arch(_uni))))
		(_sig (_int BUS3024 13 0 153(_arch(_uni))))
		(_sig (_int In1 14 0 154(_arch(_uni))))
		(_sig (_int In2 14 0 155(_arch(_uni))))
		(_sig (_int p1 13 0 156(_arch(_uni))))
		(_sig (_int p2 13 0 157(_arch(_uni))))
		(_sig (_int p3 13 0 158(_arch(_uni))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(42))(_sens(12)))))
			(line__260(_arch 1 0 260(_assignment (_alias((p1)(gpr2521)))(_trgt(41))(_sens(17)))))
			(line__261(_arch 2 0 261(_assignment (_alias((In2)(i1511)))(_trgt(40))(_sens(18)))))
			(line__262(_arch 3 0 262(_assignment (_alias((In1)(i2016)))(_trgt(39))(_sens(19)))))
			(line__263(_arch 4 0 263(_assignment (_alias((p3)(muxEstagio5)))(_trgt(43))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 5 -1)
)
I 000053 55 752           1467596183308 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467596183309 2016.07.03 22:36:23)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 4f411e4c1c19135c4c1957101f4a194c4a494d4946)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 913           1467596183354 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596183355 2016.07.03 22:36:23)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 7e702f7e2e28226d7c7f66212e782a797b79767d7d)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 934           1467596183392 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467596183393 2016.07.03 22:36:23)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 9d93cc93cccbc18e999d8fc7c59a999a9e9e9e9a95)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1443          1467596183424 reg
(_unit VHDL (regestagio3 0 4(reg 0 26))
	(_version vd0)
	(_time 1467596183425 2016.07.03 22:36:23)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code bdb2bae9eceaeeabbab2aee6e8bbbcbbbabbb4bbeb)
	(_ent
		(_time 1467596043141)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int ctrlMuxMEM -1 0 11(_ent(_in))))
		(_port (_int sctrlMuxMEM -1 0 12(_ent(_out))))
		(_port (_int D1 -1 0 13(_ent(_in))))
		(_port (_int Q1 -1 0 14(_ent(_out))))
		(_port (_int D2 -1 0 15(_ent(_in))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 17(_ent(_in))))
		(_port (_int Q3 0 0 18(_ent(_out))))
		(_port (_int D4 0 0 19(_ent(_in))))
		(_port (_int Q4 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 21(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 21(_ent(_in))))
		(_port (_int Q5 1 0 22(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 28(_prcs (_trgt(6)(8)(10)(12)(14)(16))(_sens(0)(1)(2)(5)(7)(9)(11)(13)(15))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467596183471 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467596183472 2016.07.03 22:36:23)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code ebe5eab8bcbdbcfdbdecadb1b9eebdece8ede3edea)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467596183508 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467596183509 2016.07.03 22:36:23)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 0b05590c5c5d57180f0b1951530c0f0c0808080d5d)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 694           1467596183555 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596183556 2016.07.03 22:36:23)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 3a353e3f6e6d6929396f2860693c333d3e3d393c3f)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 767           1467596183593 bev
(_unit VHDL (mux32bitsx2 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596183594 2016.07.03 22:36:23)
	(_source (\./../src/mux32bitsX2.vhd\))
	(_parameters tan)
	(_code 68663a69653e347b6a6f7a323b6e616f6c6f6b6f60)
	(_ent
		(_time 1467594621210)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000044 55 2372          1467596492479 gpr
(_unit VHDL (gpr 0 25(gpr 0 44))
	(_version vd0)
	(_time 1467596492480 2016.07.03 22:41:32)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 030650040055551500561358500504040304010504)
	(_ent
		(_time 1467596492477)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int ctrlJal -2 0 31(_ent(_in))))
		(_port (_int we -2 0 32(_ent(_in))))
		(_port (_int reset -2 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -2 ((_dto i 31 i 0)))))
		(_port (_int pcin 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 1 0 35(_ent(_in))))
		(_port (_int dadoinb 1 0 36(_ent(_in))))
		(_port (_int enda 1 0 37(_ent(_in))))
		(_port (_int endb 1 0 38(_ent(_in))))
		(_port (_int dadoouta 1 0 39(_ent(_out))))
		(_port (_int dadooutb 1 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 47(_array 2 ((_to i 0 i 31)))))
		(_sig (_int ram 3 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 4 0 54(_arch(_uni))))
		(_sig (_int endb_reg 4 0 55(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 61(_prcs (_simple)(_trgt(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(10(7))(10)(11)(12))(_sens(1)(2))(_mon)(_read(0)(3)(4)(5)(6)(7)))))
			(line__91(_arch 1 0 91(_assignment (_trgt(8))(_sens(10)(11))(_mon))))
			(line__93(_arch 2 0 93(_assignment (_trgt(9))(_sens(10)(12))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (10)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 9509          1467596664865 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 64))
	(_version vd0)
	(_time 1467596664866 2016.07.03 22:44:24)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 5a080a58080c0a4c0e0e4d00025c0c59585c5f5d59)
	(_ent
		(_time 1467596664850)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 70(_ent (_in))))
				(_port (_int saida 2 0 71(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 110(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 111(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 112(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 113(_ent (_in))))
				(_port (_int ctrlULA -1 0 114(_ent (_in))))
				(_port (_int entrada32bits 6 0 115(_ent (_in))))
				(_port (_int entradaGPR2016 7 0 116(_ent (_in))))
				(_port (_int entradaGPR2521 7 0 117(_ent (_in))))
				(_port (_int entradaPC 6 0 118(_ent (_in))))
				(_port (_int entradaSignExtend 6 0 119(_ent (_in))))
				(_port (_int ex -1 0 120(_ent (_in))))
				(_port (_int m -1 0 121(_ent (_in))))
				(_port (_int wb -1 0 122(_ent (_in))))
				(_port (_int exsaida -1 0 123(_ent (_out))))
				(_port (_int msaida -1 0 124(_ent (_out))))
				(_port (_int saida1511 7 0 125(_ent (_out))))
				(_port (_int saida2016 7 0 126(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 127(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 128(_ent (_out))))
				(_port (_int saidaPC 6 0 129(_ent (_out))))
				(_port (_int saidaShamt 7 0 130(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 131(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 132(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 133(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 134(_ent (_out))))
				(_port (_int sctrlULA -1 0 135(_ent (_out))))
				(_port (_int wbsaida -1 0 136(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 102(_ent (_in))))
				(_port (_int S -1 0 103(_ent (_in))))
				(_port (_int O -1 0 104(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 8 0 141(_ent (_in))))
				(_port (_int B 8 0 142(_ent (_in))))
				(_port (_int C 8 0 143(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 76(_ent (_in))))
				(_port (_int saida 3 0 77(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 83(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 84(_ent((ns 4617315517961601024)))))
				(_port (_int ctrlJal -1 0 88(_ent (_in))))
				(_port (_int dadoina 4 0 89(_ent (_in))))
				(_port (_int dadoinb 4 0 90(_ent (_in))))
				(_port (_int enda 4 0 91(_ent (_in))))
				(_port (_int endb 4 0 92(_ent (_in))))
				(_port (_int pcin 5 0 93(_ent (_in))))
				(_port (_int reset -1 0 94(_ent (_in))))
				(_port (_int we -1 0 95(_ent (_in))))
				(_port (_int dadoouta 4 0 96(_ent (_out))))
				(_port (_int dadooutb 4 0 97(_ent (_out))))
			)
		)
	)
	(_inst U1 0 163(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U4 0 171(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 203(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp gpr)
		(_port
			((ctrlJal)(ctrlJal))
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((pcin)(B))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((ctrlJal)(ctrlJal))
				((we)(we))
				((reset)(reset))
				((pcin)(pcin))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlJal -1 0 33(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 35(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 36(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 37(_ent(_in))))
		(_port (_int ctrlULA -1 0 38(_ent(_in))))
		(_port (_int hazardCtrl -1 0 39(_ent(_in))))
		(_port (_int reset -1 0 40(_ent(_in))))
		(_port (_int we -1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 42(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 42(_ent(_in))))
		(_port (_int dadoinb 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 44(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 44(_ent(_in))))
		(_port (_int entradaPC 1 0 45(_ent(_in))))
		(_port (_int exsaida -1 0 46(_ent(_out))))
		(_port (_int msaida -1 0 47(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 48(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 49(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 50(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 51(_ent(_out))))
		(_port (_int sctrlULA -1 0 52(_ent(_out))))
		(_port (_int wbsaida -1 0 53(_ent(_out))))
		(_port (_int saida1511 0 0 54(_ent(_out))))
		(_port (_int saida2016 0 0 55(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 56(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 57(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 58(_ent(_out))))
		(_port (_int saidaPC 1 0 59(_ent(_out))))
		(_port (_int saidaShamt 0 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 76(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 93(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 115(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 116(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 149(_arch(_uni))))
		(_sig (_int NET51 -1 0 150(_arch(_uni))))
		(_sig (_int NET71 -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 152(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 9 0 152(_arch(_uni))))
		(_sig (_int BUS417 9 0 153(_arch(_uni))))
		(_sig (_int BUS439 9 0 154(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 155(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 10 0 155(_arch(_uni))))
		(_sig (_int BUS715 10 0 156(_arch(_uni))))
		(_sig (_int C 9 0 157(_arch(_uni))))
		(_prcs
			(line__169(_arch 0 0 169(_assignment (_trgt(32))(_sens(0)(9)))))
			(line__249(_arch 1 0 249(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(31))(_sens(1)))))
			(line__250(_arch 2 0 250(_assignment (_alias((B)(entradaPC)))(_trgt(34))(_sens(15)))))
			(line__253(_arch 3 0 253(_assignment (_alias((saidaEstagio2)(C)))(_trgt(26))(_sens(39)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
V 000049 55 762           1467596713569 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467596713570 2016.07.03 22:45:13)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 9996ce9695cfce8fcb9fdfc3cb9f989f9d9fcf9e9b)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000044 55 1005          1467596713619 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596713620 2016.07.03 22:45:13)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code d8d7df8bd58e84cbdad3ca828bded1dfdcdfdbde8c)
	(_ent
		(_time 1467592558253)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(771)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
V 000049 55 1063          1467596713654 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467596713655 2016.07.03 22:45:13)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code f7f9a1a7a3a0a2e0f3a7b4ada7f0f2f1a4f1f6f0f2)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000049 55 944           1467596713697 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467596713698 2016.07.03 22:45:13)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 26297122767127302423377d732023207320272025)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
V 000064 55 1388          1467596713738 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467596713739 2016.07.03 22:45:13)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 454a1547451312531716031f174344434143134247)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000047 55 4624          1467596713784 testes
(_unit VHDL (testes 0 28(testes 0 44))
	(_version vd0)
	(_time 1467596713785 2016.07.03 22:45:13)
	(_source (\./../compile/estagio1.vhd\))
	(_parameters tan)
	(_code 747a2475752223637727612f267370727173777370)
	(_ent
		(_time 1467592619018)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 4 0 71(_ent (_in))))
				(_port (_int C 4 0 72(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 0 61(_ent((i 32)))))
				(_port (_int D 3 0 64(_ent (_in))))
				(_port (_int hazardctrl -1 0 65(_ent (_in))))
				(_port (_int Q 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 77(_ent (_in))))
				(_port (_int e2 5 0 78(_ent (_in))))
				(_port (_int e3 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 2 0 50(_ent (_in))))
				(_port (_int D2 2 0 51(_ent (_in))))
				(_port (_int UCctrl -1 0 52(_ent (_in))))
				(_port (_int clock -1 0 53(_ent (_in))))
				(_port (_int hazardctrl -1 0 54(_ent (_in))))
				(_port (_int Q1 2 0 55(_ent (_out))))
				(_port (_int Q2 2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 0 106(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 0 113(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((e3)(e3))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((e3)(e3))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 122(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_port (_int entradaJR 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 37(_ent(_in))))
		(_port (_int endereco 0 0 38(_ent(_out))))
		(_port (_int instrucao 0 0 39(_ent(_out))))
		(_port (_int saidaCache 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 87(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 0 87(_arch(_uni))))
		(_sig (_int BUS269 7 0 88(_arch(_uni))))
		(_sig (_int BUS332 7 0 89(_arch(_uni))))
		(_sig (_int D2 7 0 90(_arch(_uni))))
		(_sig (_int e2 7 0 91(_arch(_uni))))
		(_sig (_int e3 7 0 92(_arch(_uni))))
		(_sig (_int Q1 7 0 93(_arch(_uni))))
		(_sig (_int Q2 7 0 94(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment (_alias((e2)(entEstagio2)))(_trgt(15))(_sens(4)))))
			(line__138(_arch 1 0 138(_assignment (_alias((D2)(entradaCache)))(_trgt(14))(_sens(5)))))
			(line__139(_arch 2 0 139(_assignment (_alias((e3)(entradaJR)))(_trgt(16))(_sens(6)))))
			(line__142(_arch 3 0 142(_assignment (_alias((endereco)(Q1)))(_trgt(8))(_sens(17)))))
			(line__143(_arch 4 0 143(_assignment (_alias((instrucao)(Q2)))(_trgt(9))(_sens(18)))))
			(line__144(_arch 5 0 144(_assignment (_alias((saidaCache)(A)))(_trgt(10))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 6 -1)
)
V 000048 55 781           1467596713822 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467596713823 2016.07.03 22:45:13)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code a3adf4f4f6f4a3b5a3a4b3f9f1a0a7a4a0a5f5a5f7)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
V 000044 55 706           1467596713853 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467596713854 2016.07.03 22:45:13)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code c2cc9497c59591d5c3c7d19991c4c7c4c5c5c2c4c1)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000064 55 1359          1467596713891 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467596713892 2016.07.03 22:45:13)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code e1eeb1b2e5b7b6f7e3b1a7bbb3e7b7e7b5e7e3e7e5)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000044 55 894           1467596713938 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467596713939 2016.07.03 22:45:13)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 101e4717154743061446034b451611161716191646)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467596713969 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467596713970 2016.07.03 22:45:13)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 2f217a2b70797b392a7c6c7577297a292a282b2979)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000049 55 9509          1467596713983 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 64))
	(_version vd0)
	(_time 1467596713984 2016.07.03 22:45:13)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 3f306f3b6a696f296b6b28656739693c3d393a383c)
	(_ent
		(_time 1467596664849)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 70(_ent (_in))))
				(_port (_int saida 2 0 71(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 110(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 111(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 112(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 113(_ent (_in))))
				(_port (_int ctrlULA -1 0 114(_ent (_in))))
				(_port (_int entrada32bits 6 0 115(_ent (_in))))
				(_port (_int entradaGPR2016 7 0 116(_ent (_in))))
				(_port (_int entradaGPR2521 7 0 117(_ent (_in))))
				(_port (_int entradaPC 6 0 118(_ent (_in))))
				(_port (_int entradaSignExtend 6 0 119(_ent (_in))))
				(_port (_int ex -1 0 120(_ent (_in))))
				(_port (_int m -1 0 121(_ent (_in))))
				(_port (_int wb -1 0 122(_ent (_in))))
				(_port (_int exsaida -1 0 123(_ent (_out))))
				(_port (_int msaida -1 0 124(_ent (_out))))
				(_port (_int saida1511 7 0 125(_ent (_out))))
				(_port (_int saida2016 7 0 126(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 127(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 128(_ent (_out))))
				(_port (_int saidaPC 6 0 129(_ent (_out))))
				(_port (_int saidaShamt 7 0 130(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 131(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 132(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 133(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 134(_ent (_out))))
				(_port (_int sctrlULA -1 0 135(_ent (_out))))
				(_port (_int wbsaida -1 0 136(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 102(_ent (_in))))
				(_port (_int S -1 0 103(_ent (_in))))
				(_port (_int O -1 0 104(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 8 0 141(_ent (_in))))
				(_port (_int B 8 0 142(_ent (_in))))
				(_port (_int C 8 0 143(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 76(_ent (_in))))
				(_port (_int saida 3 0 77(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 83(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 84(_ent((ns 4617315517961601024)))))
				(_port (_int ctrlJal -1 0 88(_ent (_in))))
				(_port (_int dadoina 4 0 89(_ent (_in))))
				(_port (_int dadoinb 4 0 90(_ent (_in))))
				(_port (_int enda 4 0 91(_ent (_in))))
				(_port (_int endb 4 0 92(_ent (_in))))
				(_port (_int pcin 5 0 93(_ent (_in))))
				(_port (_int reset -1 0 94(_ent (_in))))
				(_port (_int we -1 0 95(_ent (_in))))
				(_port (_int dadoouta 4 0 96(_ent (_out))))
				(_port (_int dadooutb 4 0 97(_ent (_out))))
			)
		)
	)
	(_inst U1 0 163(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U4 0 171(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida1511)(saida1511))
			((saida2016)(saida2016))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida1511)(saida1511))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 203(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp gpr)
		(_port
			((ctrlJal)(ctrlJal))
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((pcin)(B))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((ctrlJal)(ctrlJal))
				((we)(we))
				((reset)(reset))
				((pcin)(pcin))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlJal -1 0 33(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 35(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 36(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 37(_ent(_in))))
		(_port (_int ctrlULA -1 0 38(_ent(_in))))
		(_port (_int hazardCtrl -1 0 39(_ent(_in))))
		(_port (_int reset -1 0 40(_ent(_in))))
		(_port (_int we -1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 42(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 42(_ent(_in))))
		(_port (_int dadoinb 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 44(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 44(_ent(_in))))
		(_port (_int entradaPC 1 0 45(_ent(_in))))
		(_port (_int exsaida -1 0 46(_ent(_out))))
		(_port (_int msaida -1 0 47(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 48(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 49(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 50(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 51(_ent(_out))))
		(_port (_int sctrlULA -1 0 52(_ent(_out))))
		(_port (_int wbsaida -1 0 53(_ent(_out))))
		(_port (_int saida1511 0 0 54(_ent(_out))))
		(_port (_int saida2016 0 0 55(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 56(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 57(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 58(_ent(_out))))
		(_port (_int saidaPC 1 0 59(_ent(_out))))
		(_port (_int saidaShamt 0 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 76(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 93(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 115(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 116(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 149(_arch(_uni))))
		(_sig (_int NET51 -1 0 150(_arch(_uni))))
		(_sig (_int NET71 -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 152(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 9 0 152(_arch(_uni))))
		(_sig (_int BUS417 9 0 153(_arch(_uni))))
		(_sig (_int BUS439 9 0 154(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 155(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 10 0 155(_arch(_uni))))
		(_sig (_int BUS715 10 0 156(_arch(_uni))))
		(_sig (_int C 9 0 157(_arch(_uni))))
		(_prcs
			(line__169(_arch 0 0 169(_assignment (_trgt(32))(_sens(0)(9)))))
			(line__249(_arch 1 0 249(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(31))(_sens(1)))))
			(line__250(_arch 2 0 250(_assignment (_alias((B)(entradaPC)))(_trgt(34))(_sens(15)))))
			(line__253(_arch 3 0 253(_assignment (_alias((saidaEstagio2)(C)))(_trgt(26))(_sens(39)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
V 000045 55 2189          1467596714022 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 37))
	(_version vd0)
	(_time 1467596714023 2016.07.03 22:45:14)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 5e50095d0e090d4858504d050b585f585958575808)
	(_ent
		(_time 1467595683024)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 13(_ent(_in))))
		(_port (_int clock -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 15(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 17(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 18(_ent(_in))))
		(_port (_int entrada32bits 0 0 19(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 20(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 21(_ent(_out))))
		(_port (_int saida1511 1 0 22(_ent(_out))))
		(_port (_int saida2016 1 0 23(_ent(_out))))
		(_port (_int saidaPC 0 0 24(_ent(_out))))
		(_port (_int saidaShamt 1 0 25(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 26(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 27(_ent(_out))))
		(_port (_int sctrlULA -1 0 28(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 29(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 30(_ent(_out))))
		(_port (_int wbsaida -1 0 31(_ent(_out))))
		(_port (_int msaida -1 0 32(_ent(_out))))
		(_port (_int exsaida -1 0 33(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 39(_prcs (_trgt(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(8)(0)(1)(2)(3)(4)(5)(6)(7)(9)(11)(12)(13(d_10_6))(13(d_15_11))(13(d_20_16)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
V 000048 55 661           1467596714054 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467596714055 2016.07.03 22:45:14)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 7e717f7e2e28226d7e2a6c2426797a7d7c79767d7f)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000051 55 743           1467596714100 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467596714101 2016.07.03 22:45:14)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code aca2fafba9fbacbaacaebff3ffaaaeaaa5aba8abaf)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
V 000051 55 625           1467596714138 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467596714139 2016.07.03 22:45:14)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code dbd4da888c8d87c8d88dc3848bdc8adddedcd9dd8d)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
V 000044 55 2372          1467596714170 gpr
(_unit VHDL (gpr 0 25(gpr 0 44))
	(_version vd0)
	(_time 1467596714171 2016.07.03 22:45:14)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code fbf4a9aaa9adadedf8aeeba0a8fdfcfcfbfcf9fdfc)
	(_ent
		(_time 1467596492476)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int ctrlJal -2 0 31(_ent(_in))))
		(_port (_int we -2 0 32(_ent(_in))))
		(_port (_int reset -2 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -2 ((_dto i 31 i 0)))))
		(_port (_int pcin 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 1 0 35(_ent(_in))))
		(_port (_int dadoinb 1 0 36(_ent(_in))))
		(_port (_int enda 1 0 37(_ent(_in))))
		(_port (_int endb 1 0 38(_ent(_in))))
		(_port (_int dadoouta 1 0 39(_ent(_out))))
		(_port (_int dadooutb 1 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 47(_array 2 ((_to i 0 i 31)))))
		(_sig (_int ram 3 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 4 0 54(_arch(_uni))))
		(_sig (_int endb_reg 4 0 55(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 61(_prcs (_simple)(_trgt(10(6))(10(5))(10(4))(10(3))(10(2))(10(1))(10(0))(10(7))(10)(11)(12))(_sens(1)(2))(_mon)(_read(0)(3)(4)(5)(6)(7)))))
			(line__91(_arch 1 0 91(_assignment (_trgt(8))(_sens(10)(11))(_mon))))
			(line__93(_arch 2 0 93(_assignment (_trgt(9))(_sens(10)(12))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (10)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3961          1467596714223 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467596714224 2016.07.03 22:45:14)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 29267a2c237f793f2e2c3e73712f7f2a2a2f2c2e2a)
	(_ent
		(_time 1467596714221)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 62(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 63(_ent (_in))))
				(_port (_int entradaImed 3 0 64(_ent (_in))))
				(_port (_int entradaResULA 4 0 65(_ent (_in))))
				(_port (_int entradaVemDocache 4 0 66(_ent (_in))))
				(_port (_int wb -1 0 67(_ent (_in))))
				(_port (_int saidaImed 3 0 68(_ent (_out))))
				(_port (_int saidaResULA 4 0 69(_ent (_out))))
				(_port (_int saidacache 4 0 70(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 71(_ent (_out))))
				(_port (_int wbsaida -1 0 72(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 2 0 54(_ent (_in))))
				(_port (_int e2 2 0 55(_ent (_in))))
				(_port (_int op -1 0 56(_ent (_in))))
				(_port (_int saida 2 0 57(_ent (_out))))
			)
		)
	)
	(_inst U1 0 86(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entradaImed)(entradaImed))
			((entradaResULA)(entradaResULA))
			((entradaVemDocache)(entradaVemDocache))
			((wb)(wb))
			((saidaImed)(saidaImed))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradaVemDocache)(entradaVemDocache))
				((entradaResULA)(entradaResULA))
				((entradaImed)(entradaImed))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saidaImed)(saidaImed))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_inst U4 0 101(_comp mux32bitsX2)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlmuxMEM))
			((saida)(saida))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int ctrlmuxMEM -1 0 32(_ent(_in))))
		(_port (_int wb -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 0 0 34(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 35(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaResULA 1 0 35(_ent(_in))))
		(_port (_int entradaVemDocache 1 0 36(_ent(_in))))
		(_port (_int muxest2 1 0 37(_ent(_in))))
		(_port (_int resULA 1 0 38(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 39(_ent(_out))))
		(_port (_int wbsaida -1 0 40(_ent(_out))))
		(_port (_int saidaImed 0 0 41(_ent(_out))))
		(_port (_int saidaParaCache 1 0 42(_ent(_out))))
		(_port (_int saidaResULA 1 0 43(_ent(_out))))
		(_port (_int saidacache 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int e1 5 0 78(_arch(_uni))))
		(_sig (_int e2 5 0 79(_arch(_uni))))
		(_sig (_int saida 5 0 80(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment (_alias((e2)(muxest2)))(_trgt(16))(_sens(7)))))
			(line__114(_arch 1 0 114(_assignment (_alias((e1)(resULA)))(_trgt(15))(_sens(8)))))
			(line__117(_arch 2 0 117(_assignment (_alias((saidaParaCache)(saida)))(_trgt(12))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 3 -1)
)
V 000045 55 1216          1467596714254 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467596714255 2016.07.03 22:45:14)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 49471d4b451e1a5f4d185a121c4f484f4e4f404f1f)
	(_ent
		(_time 1467594326170)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaVemDocache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaImed 1 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saidaImed 1 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
V 000059 55 828           1467596714301 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467596714302 2016.07.03 22:45:14)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 78772d79262f796f7d2d69222d7e2e7f7a7e717e2d)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
V 000055 55 812           1467596714352 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467596714353 2016.07.03 22:45:14)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code b6b9e3e2e6e1b7a1b3e3a7ece3b0e0b1b4b0b4b0e0)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
V 000049 55 3044          1467596714401 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467596714402 2016.07.03 22:45:14)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code e5eab6b7e3b3b5f3e2e4f2bfbde3b3e6e0e3e0e2e6)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
V 000044 55 759           1467596714453 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596714454 2016.07.03 22:45:14)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 14434012154248071016064e4c1310131712401311)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000049 55 1680          1467596714506 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 23))
	(_version vd0)
	(_time 1467596714507 2016.07.03 22:45:14)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code 4315464115141e5513415219164546454045154516)
	(_ent
		(_time 1467593350100)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_port (_int MuxMEM -1 0 19(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(771)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
V 000049 55 9357          1467596714555 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 64))
	(_version vd0)
	(_time 1467596714556 2016.07.03 22:45:14)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 7225777273242264257165282a7424717174777571)
	(_ent
		(_time 1467596714553)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 77(_ent (_in))))
				(_port (_int S -1 0 78(_ent (_in))))
				(_port (_int O -1 0 79(_ent (_out))))
			)
		)
		(mux32bitsX2
			(_object
				(_port (_int e1 6 0 92(_ent (_in))))
				(_port (_int e2 6 0 93(_ent (_in))))
				(_port (_int op -1 0 94(_ent (_in))))
				(_port (_int saida 6 0 95(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 11 0 136(_ent (_in))))
				(_port (_int p1 12 0 137(_ent (_in))))
				(_port (_int p2 12 0 138(_ent (_in))))
				(_port (_int p3 12 0 139(_ent (_in))))
				(_port (_int saida 12 0 140(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 70(_ent (_in))))
				(_port (_int shamt 4 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 10 0 127(_ent (_in))))
				(_port (_int e_2521 10 0 128(_ent (_in))))
				(_port (_int s_op0 -1 0 129(_ent (_in))))
				(_port (_int OVF -1 0 130(_ent (_out))))
				(_port (_int saida 10 0 131(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 84(_ent (_in))))
				(_port (_int In2 5 0 85(_ent (_in))))
				(_port (_int S -1 0 86(_ent (_in))))
				(_port (_int O 5 0 87(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 7 0 100(_ent (_in))))
				(_port (_int saidaepc 7 0 101(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 106(_ent (_in))))
				(_port (_int D2 -1 0 107(_ent (_in))))
				(_port (_int D3 8 0 108(_ent (_in))))
				(_port (_int D4 8 0 109(_ent (_in))))
				(_port (_int D5 9 0 110(_ent (_in))))
				(_port (_int UCctrl -1 0 111(_ent (_in))))
				(_port (_int clock -1 0 112(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 113(_ent (_in))))
				(_port (_int ctrlMuxMEM -1 0 114(_ent (_in))))
				(_port (_int hazardctrl -1 0 115(_ent (_in))))
				(_port (_int Q1 -1 0 116(_ent (_out))))
				(_port (_int Q2 -1 0 117(_ent (_out))))
				(_port (_int Q3 8 0 118(_ent (_out))))
				(_port (_int Q4 8 0 119(_ent (_out))))
				(_port (_int Q5 9 0 120(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 121(_ent (_out))))
				(_port (_int sctrlMuxMEM -1 0 122(_ent (_out))))
			)
		)
	)
	(_inst U10 0 164(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 171(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U12 0 178(_comp mux32bitsX2)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bitsX2)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U14 0 186(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 195(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 202(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U6 0 211(_comp mux2x1_5bits)
		(_port
			((In1)(In1))
			((In2)(In2))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 219(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U8 0 225(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((ctrlMuxMEM)(ctrlMuxMEM))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(saidaULA))
			((Q4)(saidaMux))
			((Q5)(saidaImediato))
			((sctrlMux5)(sctrlMux5))
			((sctrlMuxMEM)(sctrlMuxMEM))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((ctrlMuxMEM)(ctrlMuxMEM))
				((sctrlMuxMEM)(sctrlMuxMEM))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 246(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int ctrlMuxMEM -1 0 34(_ent(_in))))
		(_port (_int hazardctrl -1 0 35(_ent(_in))))
		(_port (_int m_ctrl -1 0 36(_ent(_in))))
		(_port (_int m_in -1 0 37(_ent(_in))))
		(_port (_int muxctrl -1 0 38(_ent(_in))))
		(_port (_int ula_ctrl -1 0 39(_ent(_in))))
		(_port (_int wb_ctrl -1 0 40(_ent(_in))))
		(_port (_int wb_in -1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 42(_ent(_in))))
		(_port (_int entradaepc 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 44(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 45(_ent(_in))))
		(_port (_int gpr2016 0 0 46(_ent(_in))))
		(_port (_int gpr2521 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i1511 2 0 48(_ent(_in))))
		(_port (_int i2016 2 0 49(_ent(_in))))
		(_port (_int muxEstagio5 0 0 50(_ent(_in))))
		(_port (_int shamt 2 0 51(_ent(_in))))
		(_port (_int OVF -1 0 52(_ent(_out))))
		(_port (_int m_out -1 0 53(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 54(_ent(_out))))
		(_port (_int sctrlMuxMEM -1 0 55(_ent(_out))))
		(_port (_int wb_out -1 0 56(_ent(_out))))
		(_port (_int saidaImediato 2 0 57(_ent(_out))))
		(_port (_int saidaMux 0 0 58(_ent(_out))))
		(_port (_int saidaULA 0 0 59(_ent(_out))))
		(_port (_int saidaepc 0 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 100(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 108(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 127(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 136(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 137(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 146(_arch(_uni))))
		(_sig (_int NET2509 -1 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 148(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 13 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 14 0 149(_arch(_uni))))
		(_sig (_int BUS2843 13 0 150(_arch(_uni))))
		(_sig (_int BUS2954 13 0 151(_arch(_uni))))
		(_sig (_int BUS2989 13 0 152(_arch(_uni))))
		(_sig (_int BUS3024 13 0 153(_arch(_uni))))
		(_sig (_int In1 14 0 154(_arch(_uni))))
		(_sig (_int In2 14 0 155(_arch(_uni))))
		(_sig (_int p1 13 0 156(_arch(_uni))))
		(_sig (_int p2 13 0 157(_arch(_uni))))
		(_sig (_int p3 13 0 158(_arch(_uni))))
		(_prcs
			(line__259(_arch 0 0 259(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(42))(_sens(12)))))
			(line__260(_arch 1 0 260(_assignment (_alias((p1)(gpr2521)))(_trgt(41))(_sens(17)))))
			(line__261(_arch 2 0 261(_assignment (_alias((In2)(i1511)))(_trgt(40))(_sens(18)))))
			(line__262(_arch 3 0 262(_assignment (_alias((In1)(i2016)))(_trgt(39))(_sens(19)))))
			(line__263(_arch 4 0 263(_assignment (_alias((p3)(muxEstagio5)))(_trgt(43))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 5 -1)
)
V 000053 55 752           1467596714602 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467596714603 2016.07.03 22:45:14)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code a0f7f4f6a5f6fcb3a3f6b8fff0a5f6a3a5a6a2a6a9)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
V 000044 55 913           1467596714639 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596714640 2016.07.03 22:45:14)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code cf989b9b9c9993dccdced7909fc99bc8cac8c7cccc)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
V 000045 55 934           1467596714671 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467596714672 2016.07.03 22:45:14)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code efb8bbbdbcb9b3fcebeffdb5b7e8ebe8ececece8e7)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 1443          1467596714702 reg
(_unit VHDL (regestagio3 0 4(reg 0 26))
	(_version vd0)
	(_time 1467596714703 2016.07.03 22:45:14)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 0e580d085e595d1809011d555b080f080908070858)
	(_ent
		(_time 1467596043141)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int ctrlMuxMEM -1 0 11(_ent(_in))))
		(_port (_int sctrlMuxMEM -1 0 12(_ent(_out))))
		(_port (_int D1 -1 0 13(_ent(_in))))
		(_port (_int Q1 -1 0 14(_ent(_out))))
		(_port (_int D2 -1 0 15(_ent(_in))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 17(_ent(_in))))
		(_port (_int Q3 0 0 18(_ent(_out))))
		(_port (_int D4 0 0 19(_ent(_in))))
		(_port (_int Q4 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 21(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 21(_ent(_in))))
		(_port (_int Q5 1 0 22(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 28(_prcs (_trgt(6)(8)(10)(12)(14)(16))(_sens(0)(1)(2)(5)(7)(9)(11)(13)(15))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000053 55 1353          1467596714752 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467596714753 2016.07.03 22:45:14)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 3d6a38386c6b6a2b6b3a7b676f386b3a3e3b353b3c)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
V 000045 55 962           1467596714786 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467596714787 2016.07.03 22:45:14)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 5c0b095e0a0a004f585c4e06045b585b5f5f5f5a0a)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 694           1467596714824 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596714825 2016.07.03 22:45:14)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 8bdd8885dcdcd89888de99d1d88d828c8f8c888d8e)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
V 000044 55 767           1467596714863 bev
(_unit VHDL (mux32bitsx2 0 4(bev 0 11))
	(_version vd0)
	(_time 1467596714864 2016.07.03 22:45:14)
	(_source (\./../src/mux32bitsX2.vhd\))
	(_parameters tan)
	(_code aafdfffcfefcf6b9a8adb8f0f9aca3adaeada9ada2)
	(_ent
		(_time 1467594621210)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
