Date: Sun, 4 Aug 2002 17:32:45 +0200
From: Sebastian Droege <>
Subject: Re: [PATCH] [RFC] [2.5 i386] GCC 3.1 -march support, PPRO_FENCE reduction, prefetch fixes and other CPU-related changes
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2002/8/4/65

On 04 Aug 2002 16:27:16 +0200
Luca Barbieri <ldb@ldb.ods.org> wrote:
[...]
>  if [ "$CONFIG_MK7" = "y" ]; then
>     define_int  CONFIG_X86_L1_CACHE_SHIFT 6
> @@ -115,6 +144,26 @@
>     define_bool CONFIG_X86_GOOD_APIC y
>     define_bool CONFIG_X86_USE_3DNOW y
>     define_bool CONFIG_X86_USE_PPRO_CHECKSUM y
> +   define_bool CONFIG_X86_686 y
> +   define_bool CONFIG_X86_MMX y
> +   define_bool CONFIG_X86_MMXEXT y
> +   define_bool CONFIG_X86_3DNOW y
> +   define_bool CONFIG_X86_3DNOWEXT y
> +   define_bool CONFIG_X86_USE_SSE_PREFETCH y
> +fi
Hi,
is there really support for SSE prefetch in athlons _without_ SSE?!
I don't know but this seems wrong...
Bye[unhandled content-type:application/pgp-signature]