
---------- Begin Simulation Statistics ----------
final_tick                                86007164500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47565                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969832                       # Number of bytes of host memory used
host_op_rate                                    95701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2102.38                       # Real time elapsed on the host
host_tick_rate                               40909417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086007                       # Number of seconds simulated
sim_ticks                                 86007164500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 105570280                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 62105793                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.720143                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.720143                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3424226                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1687344                       # number of floating regfile writes
system.cpu.idleCycles                        10840883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3198511                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24851564                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.469952                       # Inst execution rate
system.cpu.iew.exec_refs                     55535459                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20283597                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9817452                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38538928                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3712                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            196681                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22424317                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           276932599                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              35251862                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4477993                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             252852869                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44143                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1826995                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2774971                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1883199                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          31570                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2520824                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         677687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 271609638                       # num instructions consuming a value
system.cpu.iew.wb_count                     250428923                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.639855                       # average fanout of values written-back
system.cpu.iew.wb_producers                 173790848                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.455861                       # insts written-back per cycle
system.cpu.iew.wb_sent                      251399782                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                383902122                       # number of integer regfile reads
system.cpu.int_regfile_writes               201537507                       # number of integer regfile writes
system.cpu.ipc                               0.581347                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.581347                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3849599      1.50%      1.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             194949706     75.76%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283967      0.11%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                153865      0.06%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              125678      0.05%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24500      0.01%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               408279      0.16%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               127920      0.05%     77.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377605      0.15%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              13975      0.01%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35474275     13.79%     91.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19361301      7.52%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          732069      0.28%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1447789      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              257330866                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3534609                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6927725                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3155550                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4921175                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3456723                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2949270     85.32%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28576      0.83%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    426      0.01%     86.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   953      0.03%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  376      0.01%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 201743      5.84%     92.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                122837      3.55%     95.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             49911      1.44%     97.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           102626      2.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              253403381                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          672746887                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    247273373                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         347773471                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  276911329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 257330866                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21270                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        75731920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            382714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13443                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     83849916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     161173447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.596608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.245657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            91136614     56.55%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11636807      7.22%     63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12366505      7.67%     71.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11556650      7.17%     78.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10483874      6.50%     85.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8703121      5.40%     90.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8425232      5.23%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4628546      2.87%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2236098      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       161173447                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.495985                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1139232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1974713                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38538928                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22424317                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               109943003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        172014330                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1588593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        387929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        55827                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          139                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5077927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10157507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3061                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                32761389                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22627101                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3280819                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14028950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11046961                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             78.744033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2850337                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39693                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1460724                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             483228                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           977496                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       395099                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        75339970                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2736593                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    149974774                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.341563                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.310269                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        94442508     62.97%     62.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13339555      8.89%     71.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8789262      5.86%     77.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13408106      8.94%     86.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4311892      2.88%     89.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2348863      1.57%     91.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2125129      1.42%     92.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1360077      0.91%     93.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9849382      6.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    149974774                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9849382                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     47584762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47584762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47621572                       # number of overall hits
system.cpu.dcache.overall_hits::total        47621572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1469317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1469317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1471954                       # number of overall misses
system.cpu.dcache.overall_misses::total       1471954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36090062479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36090062479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36090062479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36090062479                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49054079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49054079                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49093526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49093526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029983                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24562.475272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24562.475272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24518.471691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24518.471691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       235766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.493539                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   168.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       546783                       # number of writebacks
system.cpu.dcache.writebacks::total            546783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       502528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       502528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       502528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       502528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       966789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       966789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       968075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       968075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21994053482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21994053482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22049689982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22049689982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019709                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019709                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019719                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019719                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22749.590119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22749.590119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22776.840619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22776.840619                       # average overall mshr miss latency
system.cpu.dcache.replacements                 967043                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31165426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31165426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1218768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1218768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26802253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26802253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32384194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32384194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21991.267821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21991.267821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       499936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       499936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       718832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       718832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13017101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13017101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18108.683948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18108.683948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16419336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16419336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       250549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       250549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9287808979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9287808979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37069.830568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37069.830568                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2592                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2592                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       247957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       247957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8976951982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8976951982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36203.664272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36203.664272                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36810                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36810                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2637                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2637                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39447                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39447                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066849                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066849                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     55636500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     55636500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032601                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032601                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43263.219285                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43263.219285                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.810959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48589808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            967555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.219169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.810959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99154607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99154607                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 91552859                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              21441113                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  43263284                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2141220                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2774971                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11097430                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                562067                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              296820012                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2561445                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35253356                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20288131                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        352453                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         53358                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           96851446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      154746420                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32761389                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14380526                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60944809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6648206                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         86                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6453                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         45119                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1405                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24239363                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1989776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          161173447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.925526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.189365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                112709408     69.93%     69.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2485254      1.54%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2699843      1.68%     73.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2298559      1.43%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3122329      1.94%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3454334      2.14%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3164838      1.96%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3098048      1.92%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 28140834     17.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            161173447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190457                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.899614                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19701811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19701811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19701811                       # number of overall hits
system.cpu.icache.overall_hits::total        19701811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4537545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4537545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4537545                       # number of overall misses
system.cpu.icache.overall_misses::total       4537545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  59893312444                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  59893312444                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  59893312444                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  59893312444                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24239356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24239356                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24239356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24239356                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.187197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.187197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.187197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.187197                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13199.497183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13199.497183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13199.497183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13199.497183                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19459                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1453                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.392292                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4110668                       # number of writebacks
system.cpu.icache.writebacks::total           4110668                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       425826                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       425826                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       425826                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       425826                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4111719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4111719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4111719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4111719                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  52598866453                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  52598866453                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  52598866453                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  52598866453                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.169630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.169630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.169630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.169630                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12792.427316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12792.427316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12792.427316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12792.427316                       # average overall mshr miss latency
system.cpu.icache.replacements                4110668                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19701811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19701811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4537545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4537545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  59893312444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  59893312444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24239356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24239356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.187197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.187197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13199.497183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13199.497183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       425826                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       425826                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4111719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4111719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  52598866453                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  52598866453                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.169630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.169630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12792.427316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12792.427316                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.614099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23813530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4111719                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.791624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.614099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52590431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52590431                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24247746                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        443379                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2731128                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                10476640                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25553                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               31570                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5758753                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                61884                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  86007164500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2774971                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 93207106                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                13597855                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4464                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  43592514                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7996537                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              290191467                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                116945                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 653170                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 310983                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6753072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           308485901                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   716008985                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                452208774                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4136483                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 93905623                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  78                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4844532                       # count of insts added to the skid buffer
system.cpu.rob.reads                        416493176                       # The number of ROB reads
system.cpu.rob.writes                       564368697                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              4068177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               812287                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4880464                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4068177                       # number of overall hits
system.l2.overall_hits::.cpu.data              812287                       # number of overall hits
system.l2.overall_hits::total                 4880464                       # number of overall hits
system.l2.demand_misses::.cpu.inst              42808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155268                       # number of demand (read+write) misses
system.l2.demand_misses::total                 198076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             42808                       # number of overall misses
system.l2.overall_misses::.cpu.data            155268                       # number of overall misses
system.l2.overall_misses::total                198076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3333318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11847079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15180397000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3333318000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11847079000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15180397000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4110985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           967555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5078540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4110985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          967555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5078540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.160475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.160475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77866.707158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76300.841126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76639.254630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77866.707158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76300.841126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76639.254630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108200                       # number of writebacks
system.l2.writebacks::total                    108200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         42795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            198063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        42795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           198063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2896483750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10268160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13164643750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2896483750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10268160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13164643750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.160475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.160475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67682.760837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66131.849447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66466.951172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67682.760837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66131.849447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66466.951172                       # average overall mshr miss latency
system.l2.replacements                         191902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       546783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           546783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       546783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       546783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4108119                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4108119                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4108119                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4108119                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              520                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  520                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            154337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                154337                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6886141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6886141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        247936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            247936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.377513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73570.673832                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73570.673832                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5932899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5932899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.377513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63386.350282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63386.350282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4068177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4068177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        42808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3333318000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3333318000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4110985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4110985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77866.707158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77866.707158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        42795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2896483750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2896483750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67682.760837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67682.760837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        657950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            657950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4960937500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4960937500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       719619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        719619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.085697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80444.591286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80444.591286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4335261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4335261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70298.869772                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70298.869772                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.497308                       # Cycle average of tags in use
system.l2.tags.total_refs                    10151232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.732316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.020625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3170.680661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4807.796022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.387046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.586889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3312                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81415134                       # Number of tag accesses
system.l2.tags.data_accesses                 81415134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    108199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     42795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000512995750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              516413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101894                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      198063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    198063                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108200                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    370                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                198063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.991847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.809121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.824273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6375     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.959392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.927232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3395     53.23%     53.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      1.18%     54.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2708     42.46%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.73%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.38%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12676032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6924800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    147.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   86006178000                       # Total gap between requests
system.mem_ctrls.avgGap                     280824.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2738880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9913472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6922688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31844788.930345449597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 115263327.859157592058                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80489666.648642972112                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        42795                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       155268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       108200                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1484198500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5147584250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2037825915750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34681.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33152.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18833880.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2738880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9937152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12676032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2738880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2738880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6924800                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6924800                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        42795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       155268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         198063                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       108200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        108200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31844789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    115538654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        147383443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31844789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31844789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80514223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80514223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80514223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31844789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    115538654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       227897665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               197693                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              108167                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7772                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2925039000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             988465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6631782750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14795.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33545.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110595                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56247                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.809392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.652543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.770000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        80520     57.92%     57.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39436     28.37%     86.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10246      7.37%     93.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3423      2.46%     96.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1564      1.13%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          762      0.55%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          495      0.36%     98.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          319      0.23%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2253      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12652352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6922688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              147.108117                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.489667                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       500942400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       266257200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      718326840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277923240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6789313440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28797349620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8776351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46126464420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.309558                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22536714750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2871947000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  60598502750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       491646120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       261316110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      693201180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286708500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6789313440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28831187100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8747861760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46101234210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.016208                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22458381250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2871933250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  60676850000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108200                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93599                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       585992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       585992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 585992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19600832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19600832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19600832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              198065                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           205182250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247578750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4831338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       654983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4110668                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          503962                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             522                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           247936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          247936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4111719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       719619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12333372                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2903197                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15236569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    526185792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     96917632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              623103424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          192636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6971776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5271698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105534                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5212739     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58820      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    139      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5271698                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  86007164500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9736204500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6169569510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1452686310                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
