// Seed: 150989392
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10
    , id_69,
    output tri1 id_11,
    input tri id_12,
    output wire id_13,
    output supply1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    output wor id_17,
    input wire id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    output supply1 id_22,
    output tri1 id_23,
    output tri0 id_24,
    output supply0 id_25,
    input uwire id_26,
    output tri id_27,
    output tri1 id_28,
    input supply1 id_29,
    output wire id_30,
    input tri1 id_31,
    input uwire id_32,
    input wand id_33,
    input supply0 id_34,
    input tri0 id_35,
    input tri id_36,
    input uwire id_37,
    input tri1 id_38,
    output tri1 id_39,
    input supply1 id_40,
    output wire id_41,
    output wand id_42,
    input tri id_43,
    input supply1 id_44,
    input wor id_45,
    input wire id_46,
    output wire id_47,
    input wire id_48,
    input supply1 id_49,
    output tri0 id_50,
    input tri1 id_51,
    output tri id_52,
    input wire id_53,
    input wire id_54,
    input tri1 id_55,
    output tri id_56,
    output tri0 id_57,
    input tri id_58,
    input supply1 id_59,
    output tri id_60,
    output uwire id_61,
    output wire id_62,
    input uwire id_63,
    input wor id_64,
    input uwire id_65,
    input wor id_66,
    input supply0 id_67
);
  always @(negedge (id_15));
  assign id_17 = 1;
  wire id_70;
  assign id_30 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_1,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign id_0 = id_2 ? 1 : 1'o0 ? id_2 : 1;
endmodule
