{"vcs1":{"timestamp_begin":1747827326.986487012, "rt":8.84, "ut":9.01, "st":0.56}}
{"vcselab":{"timestamp_begin":1747827335.905255860, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747827336.364273006, "rt":0.40, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827326.347524984}
{"VCS_COMP_START_TIME": 1747827326.347524984}
{"VCS_COMP_END_TIME": 1747827336.905213070}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488664}}
{"vcselab": {"peak_mem": 183892}}
