Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 23 18:56:35 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 980 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.679   -16416.037                   2647                 3986        0.106        0.000                      0                 3986        2.633        0.000                       0                  1331  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
cpuclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 6.250}        12.500          80.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 25.000}       50.000          20.000          
fpga_clk             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         -5.272    -4344.647                   1239                 2479        0.145        0.000                      0                 2479        5.750        0.000                       0                  1154  
  clk_out2_cpuclk         92.602        0.000                      0                  301        0.106        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                      2.633        0.000                       0                     3  
fpga_clk                   8.623        0.000                      0                    1        0.449        0.000                      0                    1        4.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk        4.070        0.000                      0                  328        0.294        0.000                      0                  328  
fpga_clk         clk_out1_cpuclk      -10.679    -2826.526                    328                  328        1.495        0.000                      0                  328  
fpga_clk         clk_out2_cpuclk       -5.673     -415.116                     83                   83        7.057        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           clk_out1_cpuclk         -8.713    -9161.387                   1120                 1120        2.392        0.000                      0                 1120  
**async_default**  fpga_clk           clk_out2_cpuclk         -5.598     -265.964                     52                   52        7.140        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         1239  Failing Endpoints,  Worst Slack       -5.272ns,  Total Violation    -4344.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.272ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.495ns  (logic 2.727ns (14.745%)  route 15.768ns (85.255%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 10.609 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.361    12.653    programrom/ram_i_77_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.777 r  programrom/ram_i_41/O
                         net (fo=4, routed)           1.807    14.584    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.911    10.609    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    10.032    
                         clock uncertainty           -0.147     9.885    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573     9.312    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -5.272    

Slack (VIOLATED) :        -5.266ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.489ns  (logic 2.727ns (14.749%)  route 15.762ns (85.251%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 10.609 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.375    12.666    programrom/ram_i_77_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  programrom/ram_i_43/O
                         net (fo=4, routed)           1.788    14.578    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.911    10.609    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    10.032    
                         clock uncertainty           -0.147     9.885    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.312    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -5.266    

Slack (VIOLATED) :        -5.255ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.394ns  (logic 2.727ns (14.825%)  route 15.667ns (85.175%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 10.526 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.330    12.622    programrom/ram_i_77_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.746 r  programrom/ram_i_45/O
                         net (fo=1, routed)           1.738    14.484    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.828    10.526    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577     9.949    
                         clock uncertainty           -0.147     9.802    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.229    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 -5.255    

Slack (VIOLATED) :        -5.216ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.688ns  (logic 2.727ns (14.592%)  route 15.961ns (85.408%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 10.858 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.215    12.506    programrom/ram_i_77_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.630 r  programrom/ram_i_42/O
                         net (fo=4, routed)           2.147    14.777    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.160    10.858    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    10.281    
                         clock uncertainty           -0.147    10.134    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.573     9.561    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                 -5.216    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 2.727ns (14.610%)  route 15.938ns (85.390%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 10.858 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.375    12.666    programrom/ram_i_77_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  programrom/ram_i_43/O
                         net (fo=4, routed)           1.963    14.754    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.160    10.858    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    10.281    
                         clock uncertainty           -0.147    10.134    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.561    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.147ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.449ns  (logic 2.727ns (14.781%)  route 15.722ns (85.219%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 10.688 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.537    12.828    programrom/ram_i_77_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  programrom/ram_i_48/O
                         net (fo=1, routed)           1.586    14.538    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.991    10.688    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.577    10.112    
                         clock uncertainty           -0.147     9.964    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.391    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                 -5.147    

Slack (VIOLATED) :        -5.146ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.617ns  (logic 2.727ns (14.648%)  route 15.890ns (85.352%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 10.858 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.361    12.653    programrom/ram_i_77_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.777 r  programrom/ram_i_41/O
                         net (fo=4, routed)           1.930    14.707    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.160    10.858    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    10.281    
                         clock uncertainty           -0.147    10.134    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573     9.561    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -5.146    

Slack (VIOLATED) :        -5.142ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 2.727ns (14.966%)  route 15.495ns (85.034%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 10.466 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.432    12.724    programrom/ram_i_77_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.848 r  programrom/ram_i_46/O
                         net (fo=1, routed)           1.463    14.311    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.768    10.466    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577     9.889    
                         clock uncertainty           -0.147     9.742    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.573     9.169    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                 -5.142    

Slack (VIOLATED) :        -5.116ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.171ns  (logic 2.727ns (15.007%)  route 15.444ns (84.993%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 10.441 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.361    12.653    programrom/ram_i_77_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.777 r  programrom/ram_i_41/O
                         net (fo=4, routed)           1.484    14.260    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.744    10.441    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577     9.864    
                         clock uncertainty           -0.147     9.717    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573     9.144    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -5.116    

Slack (VIOLATED) :        -5.083ns  (required time - arrival time)
  Source:                 decoder/dut1/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.138ns  (logic 2.727ns (15.035%)  route 15.411ns (84.965%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 10.441 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.565    -3.911    decoder/dut1/clk_out1
    SLICE_X48Y35         FDCE                                         r  decoder/dut1/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  decoder/dut1/registers_reg[4][8]/Q
                         net (fo=2, routed)           2.432    -1.060    decoder/dut1/registers_reg[4]_3[8]
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.297    -0.763 f  decoder/dut1/registers[1][11]_i_79/O
                         net (fo=1, routed)           0.000    -0.763    decoder/dut1/registers[1][11]_i_79_n_0
    SLICE_X44Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.518 f  decoder/dut1/registers_reg[1][11]_i_48/O
                         net (fo=1, routed)           0.000    -0.518    decoder/dut1/registers_reg[1][11]_i_48_n_0
    SLICE_X44Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.414 f  decoder/dut1/registers_reg[1][11]_i_32/O
                         net (fo=1, routed)           0.965     0.552    decoder/dut1/registers_reg[1][11]_i_32_n_0
    SLICE_X36Y25         LUT5 (Prop_lut5_I3_O)        0.316     0.868 f  decoder/dut1/registers[1][11]_i_14/O
                         net (fo=17, routed)          1.199     2.066    decoder/dut1/DI[0]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.190 f  decoder/dut1/registers[1][8]_i_11/O
                         net (fo=3, routed)           0.953     3.143    decoder/dut1/registers[1][8]_i_11_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.267 f  decoder/dut1/registers[1][4]_i_12/O
                         net (fo=4, routed)           0.914     4.181    decoder/dut1/registers[1][4]_i_12_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.305 f  decoder/dut1/registers[1][1]_i_12/O
                         net (fo=1, routed)           0.635     4.940    programrom/pc_reg[27]_0[1]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.064 f  programrom/registers[1][1]_i_8/O
                         net (fo=1, routed)           0.296     5.360    programrom/registers[1][1]_i_8_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.484 f  programrom/registers[1][1]_i_6/O
                         net (fo=54, routed)          2.499     7.983    programrom/address[1]
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.150     8.133 f  programrom/registers[1][6]_i_7/O
                         net (fo=8, routed)           1.065     9.198    programrom/registers[1][6]_i_7_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.328     9.526 r  programrom/ram_i_102/O
                         net (fo=1, routed)           1.641    11.168    programrom/ram_i_102_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.292 r  programrom/ram_i_77/O
                         net (fo=8, routed)           1.375    12.666    programrom/ram_i_77_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  programrom/ram_i_43/O
                         net (fo=4, routed)           1.436    14.227    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.744    10.441    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577     9.864    
                         clock uncertainty           -0.147     9.717    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.144    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                 -5.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_state/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cpu_state/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.129%)  route 0.079ns (35.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.552    -0.804    cpu_state/CLK
    SLICE_X44Y26         FDCE                                         r  cpu_state/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.663 r  cpu_state/FSM_onehot_state_reg[1]/Q
                         net (fo=33, routed)          0.079    -0.584    cpu_state/out[0]
    SLICE_X44Y26         FDCE                                         r  cpu_state/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.819    -0.763    cpu_state/CLK
    SLICE_X44Y26         FDCE                                         r  cpu_state/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.041    -0.804    
    SLICE_X44Y26         FDCE (Hold_fdce_C_D)         0.075    -0.729    cpu_state/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.557%)  route 0.068ns (20.443%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.551    -0.805    ifetch/clk_out1
    SLICE_X37Y26         FDCE                                         r  ifetch/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.664 r  ifetch/pc_reg[12]/Q
                         net (fo=4, routed)           0.068    -0.596    ifetch/pc[12]
    SLICE_X37Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.472 r  ifetch/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.472    ifetch/pc_reg[12]_i_1_n_6
    SLICE_X37Y26         FDCE                                         r  ifetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.817    -0.765    ifetch/clk_out1
    SLICE_X37Y26         FDCE                                         r  ifetch/pc_reg[13]/C
                         clock pessimism             -0.040    -0.805    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.105    -0.700    ifetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.265ns (79.238%)  route 0.069ns (20.762%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.553    -0.803    ifetch/clk_out1
    SLICE_X37Y28         FDCE                                         r  ifetch/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  ifetch/pc_reg[20]/Q
                         net (fo=3, routed)           0.069    -0.592    ifetch/pc[20]
    SLICE_X37Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.468 r  ifetch/pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.468    ifetch/pc_reg[20]_i_1_n_6
    SLICE_X37Y28         FDCE                                         r  ifetch/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.820    -0.762    ifetch/clk_out1
    SLICE_X37Y28         FDCE                                         r  ifetch/pc_reg[21]/C
                         clock pessimism             -0.041    -0.803    
    SLICE_X37Y28         FDCE (Hold_fdce_C_D)         0.105    -0.698    ifetch/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.551    -0.805    ifetch/clk_out1
    SLICE_X37Y23         FDCE                                         r  ifetch/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.664 r  ifetch/pc_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.585    ifetch/pc[0]
    SLICE_X37Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.461 r  ifetch/pc_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.461    ifetch/pc_reg[0]_i_1_n_6
    SLICE_X37Y23         FDCE                                         r  ifetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.817    -0.765    ifetch/clk_out1
    SLICE_X37Y23         FDCE                                         r  ifetch/pc_reg[1]/C
                         clock pessimism             -0.040    -0.805    
    SLICE_X37Y23         FDCE (Hold_fdce_C_D)         0.105    -0.700    ifetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.555    -0.801    ifetch/clk_out1
    SLICE_X37Y30         FDCE                                         r  ifetch/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  ifetch/pc_reg[28]/Q
                         net (fo=3, routed)           0.079    -0.581    ifetch/pc[28]
    SLICE_X37Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.457 r  ifetch/pc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.457    ifetch/pc_reg[28]_i_1_n_6
    SLICE_X37Y30         FDCE                                         r  ifetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.822    -0.760    ifetch/clk_out1
    SLICE_X37Y30         FDCE                                         r  ifetch/pc_reg[29]/C
                         clock pessimism             -0.041    -0.801    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.105    -0.696    ifetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.553    -0.803    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  ifetch/pc_reg[16]/Q
                         net (fo=3, routed)           0.079    -0.583    ifetch/pc[16]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.459 r  ifetch/pc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.459    ifetch/pc_reg[16]_i_1_n_6
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.819    -0.763    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[17]/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.105    -0.698    ifetch/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.554    -0.802    ifetch/clk_out1
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  ifetch/pc_reg[24]/Q
                         net (fo=3, routed)           0.081    -0.579    ifetch/pc[24]
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.455 r  ifetch/pc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.455    ifetch/pc_reg[24]_i_1_n_6
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.821    -0.761    ifetch/clk_out1
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[25]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105    -0.697    ifetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.550    -0.806    ifetch/clk_out1
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.665 r  ifetch/pc_reg[4]/Q
                         net (fo=4, routed)           0.081    -0.583    ifetch/pc[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.459 r  ifetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.459    ifetch/pc_reg[4]_i_1_n_6
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.816    -0.766    ifetch/clk_out1
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[5]/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.105    -0.701    ifetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.554    -0.802    ifetch/clk_out1
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.661 r  ifetch/pc_reg[26]/Q
                         net (fo=3, routed)           0.079    -0.582    ifetch/pc[26]
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.455 r  ifetch/pc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.455    ifetch/pc_reg[24]_i_1_n_4
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.821    -0.761    ifetch/clk_out1
    SLICE_X37Y29         FDCE                                         r  ifetch/pc_reg[27]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105    -0.697    ifetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ifetch/pc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ifetch/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.553    -0.803    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  ifetch/pc_reg[18]/Q
                         net (fo=3, routed)           0.079    -0.583    ifetch/pc[18]
    SLICE_X37Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.456 r  ifetch/pc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.456    ifetch/pc_reg[16]_i_1_n_4
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.819    -0.763    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[19]/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.105    -0.698    ifetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y4     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y4     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y7     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y7     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y5     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y5     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y11    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y11    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y5     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y5     dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X47Y29    decoder/dut1/registers_reg[12][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y29    decoder/dut1/registers_reg[12][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y29    decoder/dut1/registers_reg[12][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X46Y29    decoder/dut1/registers_reg[12][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X47Y29    decoder/dut1/registers_reg[12][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X47Y29    decoder/dut1/registers_reg[12][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X47Y29    decoder/dut1/registers_reg[12][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X46Y29    decoder/dut1/registers_reg[12][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X51Y26    decoder/dut1/registers_reg[31][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X45Y29    decoder/dut1/registers_reg[13][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y26    cpu_state/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y26    cpu_state/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y26    cpu_state/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35    decoder/dut1/registers_reg[12][27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35    decoder/dut1/registers_reg[12][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35    decoder/dut1/registers_reg[12][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35    decoder/dut1/registers_reg[12][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35    decoder/dut1/registers_reg[12][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X40Y35    decoder/dut1/registers_reg[31][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X55Y32    decoder/dut1/registers_reg[13][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       92.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.602ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 1.320ns (19.016%)  route 5.622ns (80.984%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.515     3.031    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.443    96.544    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.497    96.047    
                         clock uncertainty           -0.210    95.837    
    SLICE_X36Y40         FDCE (Setup_fdce_C_CE)      -0.205    95.632    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.632    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 92.602    

Slack (MET) :             92.762ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.320ns (19.458%)  route 5.464ns (80.542%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.358     2.873    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y43         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    96.546    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.497    96.049    
                         clock uncertainty           -0.210    95.839    
    SLICE_X37Y43         FDCE (Setup_fdce_C_CE)      -0.205    95.634    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.634    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 92.762    

Slack (MET) :             93.081ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.320ns (20.308%)  route 5.180ns (79.692%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 96.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.074     2.589    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    96.545    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.497    96.048    
                         clock uncertainty           -0.210    95.838    
    SLICE_X38Y41         FDCE (Setup_fdce_C_CE)      -0.169    95.669    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.669    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 93.081    

Slack (MET) :             93.156ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.320ns (20.532%)  route 5.109ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.003     2.518    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.458    96.089    
                         clock uncertainty           -0.210    95.879    
    SLICE_X43Y41         FDCE (Setup_fdce_C_CE)      -0.205    95.674    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.674    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 93.156    

Slack (MET) :             93.156ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.320ns (20.532%)  route 5.109ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.003     2.518    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.458    96.089    
                         clock uncertainty           -0.210    95.879    
    SLICE_X43Y41         FDCE (Setup_fdce_C_CE)      -0.205    95.674    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.674    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 93.156    

Slack (MET) :             93.156ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.320ns (20.532%)  route 5.109ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.840     1.391    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.124     1.515 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.003     2.518    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.458    96.089    
                         clock uncertainty           -0.210    95.879    
    SLICE_X43Y41         FDCE (Setup_fdce_C_CE)      -0.205    95.674    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.674    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 93.156    

Slack (MET) :             93.158ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.320ns (20.657%)  route 5.070ns (79.343%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.876     1.427    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.928     2.479    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.497    96.052    
                         clock uncertainty           -0.210    95.842    
    SLICE_X51Y37         FDRE (Setup_fdre_C_CE)      -0.205    95.637    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.637    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 93.158    

Slack (MET) :             93.304ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.320ns (21.131%)  route 4.927ns (78.869%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.876     1.427    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.784     2.336    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.497    96.054    
                         clock uncertainty           -0.210    95.844    
    SLICE_X51Y39         FDRE (Setup_fdre_C_CE)      -0.205    95.639    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.639    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                 93.304    

Slack (MET) :             93.304ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.320ns (21.131%)  route 4.927ns (78.869%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.876     1.427    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.784     2.336    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.497    96.054    
                         clock uncertainty           -0.210    95.844    
    SLICE_X51Y39         FDRE (Setup_fdre_C_CE)      -0.205    95.639    uart_inst/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.639    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                 93.304    

Slack (MET) :             93.304ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.320ns (21.131%)  route 4.927ns (78.869%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.911ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565    -3.911    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -3.492 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.907    -2.585    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.325    -2.260 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.799    -1.461    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.328    -1.133 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.560     0.427    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.124     0.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.876     1.427    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.784     2.336    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.497    96.054    
                         clock uncertainty           -0.210    95.844    
    SLICE_X51Y39         FDRE (Setup_fdre_C_CE)      -0.205    95.639    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.639    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                 93.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X61Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.054    -0.567    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X60Y43         LUT3 (Prop_lut3_I2_O)        0.045    -0.522 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.522    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X60Y43         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864    -0.718    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y43         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.031    -0.749    
    SLICE_X60Y43         FDSE (Hold_fdse_C_D)         0.121    -0.628    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.102    -0.550    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X52Y37         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y37         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.029    -0.778    
    SLICE_X52Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.669    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y36         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.568    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X63Y36         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861    -0.721    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y36         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.044    -0.765    
    SLICE_X63Y36         FDRE (Hold_fdre_C_D)         0.075    -0.690    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/RCS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.087%)  route 0.164ns (46.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566    -0.790    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.649 r  uart_inst/inst/upg_inst/RCS_reg[2]/Q
                         net (fo=9, routed)           0.164    -0.484    uart_inst/inst/upg_inst/RCS_reg_n_0_[2]
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  uart_inst/inst/upg_inst/RCS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    uart_inst/inst/upg_inst/RCS[1]_i_1_n_0
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
                         clock pessimism             -0.008    -0.753    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.120    -0.633    uart_inst/inst/upg_inst/RCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.899%)  route 0.094ns (31.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/Q
                         net (fo=7, routed)           0.094    -0.503    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.045    -0.458 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel[2]_i_1_n_0
    SLICE_X61Y43         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864    -0.718    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X61Y43         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
                         clock pessimism             -0.031    -0.749    
    SLICE_X61Y43         FDSE (Hold_fdse_C_D)         0.092    -0.657    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.593    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/Q
                         net (fo=2, routed)           0.128    -0.493    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C
                         clock pessimism             -0.044    -0.763    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.071    -0.692    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.598 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/Q
                         net (fo=8, routed)           0.096    -0.501    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read
    SLICE_X61Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.456 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_i_1/O
                         net (fo=1, routed)           0.000    -0.456    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits0
    SLICE_X61Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864    -0.718    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X61Y43         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.031    -0.749    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.092    -0.657    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.579%)  route 0.143ns (43.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.791    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.650 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=5, routed)           0.143    -0.507    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3]
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.462 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000    -0.462    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X57Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836    -0.746    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.008    -0.754    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.091    -0.663    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.593    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.635 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.068    -0.567    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism             -0.044    -0.763    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)        -0.007    -0.770    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.593    -0.763    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.635 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.069    -0.566    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X59Y42         LUT6 (Prop_lut6_I4_O)        0.099    -0.467 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.467    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X59Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism             -0.044    -0.763    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.091    -0.672    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X50Y44    uart_inst/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X38Y41    uart_inst/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y40    uart_inst/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X37Y43    uart_inst/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X43Y41    uart_inst/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X43Y41    uart_inst/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X43Y41    uart_inst/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X42Y41    uart_inst/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y37    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y37    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y36    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y38    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X52Y36    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk fall@15.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.376ns  (logic 0.583ns (42.372%)  route 0.793ns (57.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 18.646 - 15.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 9.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612     9.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459     9.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.793    10.342    upg_rst
    SLICE_X57Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.466 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    10.466    upg_rst_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                     15.000    15.000 f  
    P17                                               0.000    15.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    15.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    16.408 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.238    18.646    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism              0.445    19.090    
                         clock uncertainty           -0.035    19.055    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)        0.034    19.089    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  8.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@5.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.548ns  (logic 0.191ns (34.860%)  route 0.357ns (65.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 6.709 - 5.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.357     6.853    upg_rst
    SLICE_X57Y40         LUT3 (Prop_lut3_I1_O)        0.045     6.898 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000     6.898    upg_rst_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.275     6.709    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.359     6.350    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.099     6.449    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           6.898    
  -------------------------------------------------------------------
                         slack                                  0.449    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40  upg_rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40  upg_rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40  upg_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40  upg_rst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40  upg_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 0.890ns (9.764%)  route 8.225ns (90.236%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 10.839 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.559     3.024    programrom/ram_i_53_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.148 r  programrom/ram_i_20/O
                         net (fo=4, routed)           2.059     5.207    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    10.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.179    
                         clock uncertainty           -0.330     9.850    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573     9.277    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.890ns (9.805%)  route 8.187ns (90.195%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 10.839 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.599     3.064    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  programrom/ram_i_21/O
                         net (fo=4, routed)           1.982     5.170    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    10.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.179    
                         clock uncertainty           -0.330     9.850    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.573     9.277    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 0.890ns (10.073%)  route 7.945ns (89.927%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 10.609 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.449     2.914    programrom/ram_i_53_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.038 r  programrom/ram_i_40/O
                         net (fo=4, routed)           1.889     4.927    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.911    10.609    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660     9.949    
                         clock uncertainty           -0.330     9.619    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573     9.046    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.890ns (9.619%)  route 8.362ns (90.381%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 11.038 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.811     3.276    programrom/ram_i_53_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.400 r  programrom/ram_i_32/O
                         net (fo=4, routed)           1.944     5.344    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.340    11.038    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.378    
                         clock uncertainty           -0.330    10.048    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573     9.475    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 0.890ns (9.750%)  route 8.238ns (90.250%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.811     3.276    programrom/ram_i_53_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.400 r  programrom/ram_i_32/O
                         net (fo=4, routed)           1.820     5.220    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    10.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.265    
                         clock uncertainty           -0.330     9.936    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573     9.363    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 0.890ns (9.642%)  route 8.340ns (90.358%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 11.038 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.790     3.255    programrom/ram_i_53_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.379 r  programrom/ram_i_34/O
                         net (fo=4, routed)           1.943     5.322    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.340    11.038    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.378    
                         clock uncertainty           -0.330    10.048    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.475    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 0.890ns (9.796%)  route 8.195ns (90.204%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.790     3.255    programrom/ram_i_53_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.379 r  programrom/ram_i_34/O
                         net (fo=4, routed)           1.798     5.177    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    10.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.265    
                         clock uncertainty           -0.330     9.936    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.363    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.890ns (9.907%)  route 8.093ns (90.093%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 10.839 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.474     2.939    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.063 r  programrom/ram_i_25/O
                         net (fo=4, routed)           2.013     5.076    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    10.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.179    
                         clock uncertainty           -0.330     9.850    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573     9.277    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.890ns (9.826%)  route 8.167ns (90.174%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.539     3.004    programrom/ram_i_53_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.128 r  programrom/ram_i_31/O
                         net (fo=4, routed)           2.022     5.150    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    10.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    10.265    
                         clock uncertainty           -0.330     9.936    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573     9.363    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_cpuclk rise@12.500ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 0.890ns (10.165%)  route 7.865ns (89.835%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 10.626 - 12.500 ) 
    Source Clock Delay      (SCD):    -3.908ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568    -3.908    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518    -3.390 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          3.245    -0.145    dataMem/upg_done_o
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.021 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362     1.341    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.599     3.064    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.188 r  programrom/ram_i_21/O
                         net (fo=4, routed)           1.660     4.847    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     12.500    12.500 r  
    P17                  IBUF                         0.000    12.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    13.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     5.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     7.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979     9.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118     9.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.929    10.626    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660     9.966    
                         clock uncertainty           -0.330     9.637    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.573     9.064    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  4.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.209ns (10.976%)  route 1.695ns (89.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.080ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.354     0.726    programrom/upg_done_o
    SLICE_X55Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.771 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.342     1.112    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X50Y43         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.494     0.080    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y43         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.275     0.355    
                         clock uncertainty            0.330     0.685    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     0.819    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.209ns (9.709%)  route 1.944ns (90.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.198ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.354     0.726    programrom/upg_done_o
    SLICE_X55Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.771 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.590     1.361    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.612     0.198    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.472    
                         clock uncertainty            0.330     0.802    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265     1.067    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.209ns (8.232%)  route 2.330ns (91.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.515     0.887    programrom/upg_done_o
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.932 r  programrom/ram_i_9/O
                         net (fo=15, routed)          0.815     1.747    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.937     0.522    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.797    
                         clock uncertainty            0.330     1.127    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.265     1.392    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.209ns (9.929%)  route 1.896ns (90.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.055ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.354     0.726    programrom/upg_done_o
    SLICE_X55Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.771 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.542     1.313    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.469     0.055    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.330    
                         clock uncertainty            0.330     0.660    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265     0.925    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.096%)  route 2.373ns (91.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.522ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.667     1.039    programrom/upg_done_o
    SLICE_X43Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.084 r  programrom/ram_i_13/O
                         net (fo=15, routed)          0.706     1.790    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.937     0.522    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.797    
                         clock uncertainty            0.330     1.127    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.265     1.392    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.209ns (8.648%)  route 2.208ns (91.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.515     0.887    programrom/upg_done_o
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.932 r  programrom/ram_i_9/O
                         net (fo=15, routed)          0.692     1.625    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.751     0.337    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.611    
                         clock uncertainty            0.330     0.941    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.265     1.206    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.209ns (9.165%)  route 2.071ns (90.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.198ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.539     0.911    programrom/upg_done_o
    SLICE_X58Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.956 r  programrom/ram_i_4/O
                         net (fo=8, routed)           0.533     1.489    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.612     0.198    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.472    
                         clock uncertainty            0.330     0.802    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.265     1.067    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.209ns (8.472%)  route 2.258ns (91.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.655     1.027    programrom/upg_done_o
    SLICE_X43Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.072 r  programrom/ram_i_8/O
                         net (fo=15, routed)          0.603     1.675    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.795     0.380    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.655    
                         clock uncertainty            0.330     0.985    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     1.250    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.209ns (7.988%)  route 2.407ns (92.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.515     0.887    programrom/upg_done_o
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.932 r  programrom/ram_i_9/O
                         net (fo=15, routed)          0.892     1.825    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.944     0.530    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.805    
                         clock uncertainty            0.330     1.134    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.265     1.399    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.209ns (7.963%)  route 2.416ns (92.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.792    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.628 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=64, routed)          1.655     1.027    programrom/upg_done_o
    SLICE_X43Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.072 r  programrom/ram_i_8/O
                         net (fo=15, routed)          0.761     1.833    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    -0.469    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    -0.414 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.944     0.530    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.805    
                         clock uncertainty            0.330     1.134    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     1.399    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :          328  Failing Endpoints,  Worst Slack      -10.679ns,  Total Violation    -2826.526ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.679ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.400ns  (logic 0.831ns (12.983%)  route 5.569ns (87.017%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 35.839 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.559    43.308    programrom/ram_i_53_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124    43.432 r  programrom/ram_i_20/O
                         net (fo=4, routed)           2.059    45.491    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    35.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.839    
                         clock uncertainty           -0.454    35.385    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.573    34.812    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.812    
                         arrival time                         -45.491    
  -------------------------------------------------------------------
                         slack                                -10.679    

Slack (VIOLATED) :        -10.641ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.363ns  (logic 0.831ns (13.059%)  route 5.532ns (86.941%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 35.839 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.599    43.348    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124    43.472 r  programrom/ram_i_21/O
                         net (fo=4, routed)           1.982    45.453    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    35.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.839    
                         clock uncertainty           -0.454    35.385    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.573    34.812    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.812    
                         arrival time                         -45.453    
  -------------------------------------------------------------------
                         slack                                -10.641    

Slack (VIOLATED) :        -10.629ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.121ns  (logic 0.831ns (13.576%)  route 5.290ns (86.424%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 35.609 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.449    43.198    programrom/ram_i_53_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124    43.322 r  programrom/ram_i_40/O
                         net (fo=4, routed)           1.889    45.211    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.911    35.609    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.609    
                         clock uncertainty           -0.454    35.155    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573    34.582    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.582    
                         arrival time                         -45.211    
  -------------------------------------------------------------------
                         slack                                -10.629    

Slack (VIOLATED) :        -10.618ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.538ns  (logic 0.831ns (12.710%)  route 5.707ns (87.290%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 36.038 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.811    43.560    programrom/ram_i_53_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    43.684 r  programrom/ram_i_32/O
                         net (fo=4, routed)           1.944    45.628    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.340    36.038    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    36.038    
                         clock uncertainty           -0.454    35.584    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573    35.011    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.011    
                         arrival time                         -45.628    
  -------------------------------------------------------------------
                         slack                                -10.618    

Slack (VIOLATED) :        -10.606ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.414ns  (logic 0.831ns (12.956%)  route 5.583ns (87.044%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 35.926 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.811    43.560    programrom/ram_i_53_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    43.684 r  programrom/ram_i_32/O
                         net (fo=4, routed)           1.820    45.504    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    35.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.926    
                         clock uncertainty           -0.454    35.471    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.573    34.898    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.898    
                         arrival time                         -45.504    
  -------------------------------------------------------------------
                         slack                                -10.606    

Slack (VIOLATED) :        -10.595ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.516ns  (logic 0.831ns (12.753%)  route 5.685ns (87.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 36.038 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.790    43.539    programrom/ram_i_53_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    43.663 r  programrom/ram_i_34/O
                         net (fo=4, routed)           1.943    45.606    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.340    36.038    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    36.038    
                         clock uncertainty           -0.454    35.584    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573    35.011    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.011    
                         arrival time                         -45.606    
  -------------------------------------------------------------------
                         slack                                -10.595    

Slack (VIOLATED) :        -10.563ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.371ns  (logic 0.831ns (13.044%)  route 5.540ns (86.956%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 35.926 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.790    43.539    programrom/ram_i_53_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    43.663 r  programrom/ram_i_34/O
                         net (fo=4, routed)           1.798    45.461    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    35.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.926    
                         clock uncertainty           -0.454    35.471    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573    34.898    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.898    
                         arrival time                         -45.461    
  -------------------------------------------------------------------
                         slack                                -10.563    

Slack (VIOLATED) :        -10.547ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.269ns  (logic 0.831ns (13.255%)  route 5.438ns (86.745%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 35.839 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.474    43.223    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124    43.347 r  programrom/ram_i_25/O
                         net (fo=4, routed)           2.013    45.359    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.142    35.839    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.839    
                         clock uncertainty           -0.454    35.385    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.573    34.812    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.812    
                         arrival time                         -45.359    
  -------------------------------------------------------------------
                         slack                                -10.547    

Slack (VIOLATED) :        -10.535ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.343ns  (logic 0.831ns (13.101%)  route 5.512ns (86.899%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 35.926 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.539    43.288    programrom/ram_i_53_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    43.412 r  programrom/ram_i_31/O
                         net (fo=4, routed)           2.022    45.433    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          1.228    35.926    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.926    
                         clock uncertainty           -0.454    35.471    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.573    34.898    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.898    
                         arrival time                         -45.433    
  -------------------------------------------------------------------
                         slack                                -10.535    

Slack (VIOLATED) :        -10.532ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        6.041ns  (logic 0.831ns (13.756%)  route 5.210ns (86.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -5.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 35.626 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.590    40.139    dataMem/upg_rst
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.263 r  dataMem/ram_i_51/O
                         net (fo=36, routed)          1.362    41.625    programrom/kickOff
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    41.749 r  programrom/ram_i_53/O
                         net (fo=24, routed)          1.599    43.348    programrom/ram_i_53_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124    43.472 r  programrom/ram_i_21/O
                         net (fo=4, routed)           1.660    45.131    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.979    34.580    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.118    34.698 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.929    35.626    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    35.626    
                         clock uncertainty           -0.454    35.172    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.573    34.599    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.599    
                         arrival time                         -45.131    
  -------------------------------------------------------------------
                         slack                                -10.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.813ns  (logic 0.191ns (23.490%)  route 0.622ns (76.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.080ns = ( 25.080 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.280    26.777    programrom/upg_rst
    SLICE_X55Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.822 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.342    27.163    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X50Y43         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.494    25.080    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y43         FDRE                                         r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000    25.080    
                         clock uncertainty            0.454    25.535    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134    25.669    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                        -25.669    
                         arrival time                          27.163    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.062ns  (logic 0.191ns (17.993%)  route 0.871ns (82.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.198ns = ( 25.198 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.280    26.777    programrom/upg_rst
    SLICE_X55Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.822 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.590    27.412    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.612    25.198    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    25.198    
                         clock uncertainty            0.454    25.652    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265    25.917    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -25.917    
                         arrival time                          27.412    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.191ns (17.089%)  route 0.927ns (82.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.198ns = ( 25.198 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.394    26.890    programrom/upg_rst
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.045    26.935 r  programrom/ram_i_4/O
                         net (fo=8, routed)           0.533    27.468    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.612    25.198    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    25.198    
                         clock uncertainty            0.454    25.652    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.265    25.917    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -25.917    
                         arrival time                          27.468    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.999ns  (logic 0.191ns (19.124%)  route 0.808ns (80.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 25.055 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.394    26.890    programrom/upg_rst
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.045    26.935 r  programrom/ram_i_4/O
                         net (fo=8, routed)           0.414    27.349    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.469    25.055    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.055    
                         clock uncertainty            0.454    25.510    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265    25.775    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.775    
                         arrival time                          27.349    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.014ns  (logic 0.191ns (18.837%)  route 0.823ns (81.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 25.055 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.280    26.777    programrom/upg_rst
    SLICE_X55Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.822 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.542    27.364    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.469    25.055    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.055    
                         clock uncertainty            0.454    25.510    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265    25.775    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.775    
                         arrival time                          27.364    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.089ns  (logic 0.191ns (17.545%)  route 0.898ns (82.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.102ns = ( 25.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.394    26.890    programrom/upg_rst
    SLICE_X58Y40         LUT4 (Prop_lut4_I1_O)        0.045    26.935 r  programrom/ram_i_4/O
                         net (fo=8, routed)           0.504    27.439    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.516    25.102    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.102    
                         clock uncertainty            0.454    25.557    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265    25.822    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.822    
                         arrival time                          27.439    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.527ns  (logic 0.191ns (12.509%)  route 1.336ns (87.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 25.530 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.603    27.099    programrom/upg_rst
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.045    27.144 r  programrom/ram_i_12/O
                         net (fo=15, routed)          0.733    27.877    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.944    25.530    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.530    
                         clock uncertainty            0.454    25.984    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265    26.249    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -26.249    
                         arrival time                          27.877    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.120ns  (logic 0.191ns (17.054%)  route 0.929ns (82.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.102ns = ( 25.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.280    26.777    programrom/upg_rst
    SLICE_X55Y39         LUT4 (Prop_lut4_I1_O)        0.045    26.822 r  programrom/ram_i_3/O
                         net (fo=8, routed)           0.648    27.470    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.516    25.102    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.102    
                         clock uncertainty            0.454    25.557    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265    25.822    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -25.822    
                         arrival time                          27.470    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.366ns  (logic 0.191ns (13.981%)  route 1.175ns (86.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 25.337 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.603    27.099    programrom/upg_rst
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.045    27.144 r  programrom/ram_i_12/O
                         net (fo=15, routed)          0.572    27.716    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.751    25.337    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.337    
                         clock uncertainty            0.454    25.791    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265    26.056    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -26.056    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        1.421ns  (logic 0.191ns (13.443%)  route 1.230ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 25.370 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.603    27.099    programrom/upg_rst
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.045    27.144 r  programrom/ram_i_12/O
                         net (fo=15, routed)          0.627    27.771    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.112    24.531    dataMem/clk_out1
    SLICE_X56Y40         LUT4 (Prop_lut4_I0_O)        0.055    24.586 r  dataMem/ram_i_1/O
                         net (fo=32, routed)          0.784    25.370    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.370    
                         clock uncertainty            0.454    25.824    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265    26.089    dataMem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -26.089    
                         arrival time                          27.771    
  -------------------------------------------------------------------
                         slack                                  1.682    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :           83  Failing Endpoints,  Worst Slack       -5.673ns,  Total Violation     -415.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.188ns  (logic 0.583ns (26.642%)  route 1.605ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.721   100.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.124   100.394 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.885   101.278    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.000    96.551    
                         clock uncertainty           -0.517    96.034    
    SLICE_X53Y40         FDSE (Setup_fdse_C_S)       -0.429    95.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                        -101.278    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.188ns  (logic 0.583ns (26.642%)  route 1.605ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.721   100.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.124   100.394 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.885   101.278    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.000    96.551    
                         clock uncertainty           -0.517    96.034    
    SLICE_X53Y40         FDSE (Setup_fdse_C_S)       -0.429    95.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                        -101.278    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.188ns  (logic 0.583ns (26.642%)  route 1.605ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.721   100.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.124   100.394 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.885   101.278    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.000    96.551    
                         clock uncertainty           -0.517    96.034    
    SLICE_X53Y40         FDSE (Setup_fdse_C_S)       -0.429    95.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                        -101.278    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.188ns  (logic 0.583ns (26.642%)  route 1.605ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.721   100.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.124   100.394 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.885   101.278    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X53Y40         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.000    96.551    
                         clock uncertainty           -0.517    96.034    
    SLICE_X53Y40         FDSE (Setup_fdse_C_S)       -0.429    95.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                        -101.278    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.188ns  (logic 0.583ns (26.642%)  route 1.605ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.721   100.270    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y41         LUT2 (Prop_lut2_I1_O)        0.124   100.394 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.885   101.278    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/TX_FIFO_Reset
    SLICE_X53Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.450    96.551    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X53Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.000    96.551    
                         clock uncertainty           -0.517    96.034    
    SLICE_X53Y40         FDRE (Setup_fdre_C_R)       -0.429    95.605    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         95.605    
                         arrival time                        -101.278    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.622ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.359ns  (logic 0.583ns (24.719%)  route 1.776ns (75.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.848   100.397    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X58Y40         LUT6 (Prop_lut6_I1_O)        0.124   100.521 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.928   101.449    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.000    96.549    
                         clock uncertainty           -0.517    96.032    
    SLICE_X51Y37         FDRE (Setup_fdre_C_CE)      -0.205    95.827    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.827    
                         arrival time                        -101.449    
  -------------------------------------------------------------------
                         slack                                 -5.622    

Slack (VIOLATED) :        -5.521ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.034ns  (logic 0.583ns (28.663%)  route 1.451ns (71.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.808   100.357    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X51Y39         LUT5 (Prop_lut5_I1_O)        0.124   100.481 r  uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.643   101.124    uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.000    96.549    
                         clock uncertainty           -0.517    96.032    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.429    95.603    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.603    
                         arrival time                        -101.124    
  -------------------------------------------------------------------
                         slack                                 -5.521    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        1.999ns  (logic 0.583ns (29.169%)  route 1.416ns (70.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 96.616 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.874   100.424    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.124   100.548 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.541   101.089    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    96.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.000    96.616    
                         clock uncertainty           -0.517    96.099    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.524    95.575    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         95.575    
                         arrival time                        -101.089    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        1.999ns  (logic 0.583ns (29.169%)  route 1.416ns (70.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 96.616 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.874   100.424    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.124   100.548 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.541   101.089    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    96.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.000    96.616    
                         clock uncertainty           -0.517    96.099    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.524    95.575    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         95.575    
                         arrival time                        -101.089    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        1.999ns  (logic 0.583ns (29.169%)  route 1.416ns (70.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 96.616 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.874   100.424    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.124   100.548 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.541   101.089    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    96.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y38         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.000    96.616    
                         clock uncertainty           -0.517    96.099    
    SLICE_X60Y38         FDSE (Setup_fdse_C_S)       -0.524    95.575    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         95.575    
                         arrival time                        -101.089    
  -------------------------------------------------------------------
                         slack                                 -5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.057ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.191ns (30.582%)  route 0.434ns (69.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.434     6.930    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X60Y40         LUT5 (Prop_lut5_I3_O)        0.045     6.975 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=1, routed)           0.000     6.975    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_2_out
    SLICE_X60Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X60Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.120    -0.082    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           6.975    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.065ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.634ns  (logic 0.191ns (30.136%)  route 0.443ns (69.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.443     6.939    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aresetn
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.045     6.984 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.984    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X60Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X60Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.121    -0.081    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           6.984    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.078ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.617ns  (logic 0.191ns (30.934%)  route 0.426ns (69.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.426     6.922    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X61Y41         LUT5 (Prop_lut5_I3_O)        0.045     6.967 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.967    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X61Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X61Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.092    -0.110    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           6.968    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.085ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.608ns  (logic 0.146ns (24.029%)  route 0.462ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.462     6.958    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X61Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y42         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.075    -0.127    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           6.958    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/SR[0]
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/SR[0]
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/SR[0]
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/SR[0]
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.980%)  route 0.416ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.416     6.912    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.863    -0.719    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y40         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                         clock pessimism              0.000    -0.719    
                         clock uncertainty            0.517    -0.202    
    SLICE_X61Y40         FDRE (Hold_fdre_C_R)        -0.018    -0.220    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  7.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out1_cpuclk

Setup :         1120  Failing Endpoints,  Worst Slack       -8.713ns,  Total Violation    -9161.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.713ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[5][19]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.801ns  (logic 0.583ns (20.817%)  route 2.218ns (79.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 34.037 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.774    41.891    decoder/dut1/registers_reg[1][31]_0
    SLICE_X40Y29         FDCE                                         f  decoder/dut1/registers_reg[5][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.436    34.037    decoder/dut1/clk_out1
    SLICE_X40Y29         FDCE                                         r  decoder/dut1/registers_reg[5][19]/C
                         clock pessimism              0.000    34.037    
                         clock uncertainty           -0.454    33.583    
    SLICE_X40Y29         FDCE (Recov_fdce_C_CLR)     -0.405    33.178    decoder/dut1/registers_reg[5][19]
  -------------------------------------------------------------------
                         required time                         33.178    
                         arrival time                         -41.891    
  -------------------------------------------------------------------
                         slack                                 -8.713    

Slack (VIOLATED) :        -8.713ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[5][21]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.801ns  (logic 0.583ns (20.817%)  route 2.218ns (79.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 34.037 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.774    41.891    decoder/dut1/registers_reg[1][31]_0
    SLICE_X40Y29         FDCE                                         f  decoder/dut1/registers_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.436    34.037    decoder/dut1/clk_out1
    SLICE_X40Y29         FDCE                                         r  decoder/dut1/registers_reg[5][21]/C
                         clock pessimism              0.000    34.037    
                         clock uncertainty           -0.454    33.583    
    SLICE_X40Y29         FDCE (Recov_fdce_C_CLR)     -0.405    33.178    decoder/dut1/registers_reg[5][21]
  -------------------------------------------------------------------
                         required time                         33.178    
                         arrival time                         -41.891    
  -------------------------------------------------------------------
                         slack                                 -8.713    

Slack (VIOLATED) :        -8.711ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.794ns  (logic 0.583ns (20.870%)  route 2.211ns (79.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 34.032 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.767    41.884    ifetch/upg_rst_reg
    SLICE_X37Y27         FDCE                                         f  ifetch/pc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.431    34.032    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[16]/C
                         clock pessimism              0.000    34.032    
                         clock uncertainty           -0.454    33.578    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.405    33.173    ifetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         33.173    
                         arrival time                         -41.884    
  -------------------------------------------------------------------
                         slack                                 -8.711    

Slack (VIOLATED) :        -8.711ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.794ns  (logic 0.583ns (20.870%)  route 2.211ns (79.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 34.032 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.767    41.884    ifetch/upg_rst_reg
    SLICE_X37Y27         FDCE                                         f  ifetch/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.431    34.032    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[17]/C
                         clock pessimism              0.000    34.032    
                         clock uncertainty           -0.454    33.578    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.405    33.173    ifetch/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         33.173    
                         arrival time                         -41.884    
  -------------------------------------------------------------------
                         slack                                 -8.711    

Slack (VIOLATED) :        -8.711ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.794ns  (logic 0.583ns (20.870%)  route 2.211ns (79.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 34.032 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.767    41.884    ifetch/upg_rst_reg
    SLICE_X37Y27         FDCE                                         f  ifetch/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.431    34.032    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[18]/C
                         clock pessimism              0.000    34.032    
                         clock uncertainty           -0.454    33.578    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.405    33.173    ifetch/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         33.173    
                         arrival time                         -41.884    
  -------------------------------------------------------------------
                         slack                                 -8.711    

Slack (VIOLATED) :        -8.711ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.794ns  (logic 0.583ns (20.870%)  route 2.211ns (79.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 34.032 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.767    41.884    ifetch/upg_rst_reg
    SLICE_X37Y27         FDCE                                         f  ifetch/pc_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.431    34.032    ifetch/clk_out1
    SLICE_X37Y27         FDCE                                         r  ifetch/pc_reg[19]/C
                         clock pessimism              0.000    34.032    
                         clock uncertainty           -0.454    33.578    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.405    33.173    ifetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         33.173    
                         arrival time                         -41.884    
  -------------------------------------------------------------------
                         slack                                 -8.711    

Slack (VIOLATED) :        -8.709ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.796ns  (logic 0.583ns (20.850%)  route 2.213ns (79.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 34.037 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.770    41.886    decoder/dut1/registers_reg[1][31]_0
    SLICE_X41Y29         FDCE                                         f  decoder/dut1/registers_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.436    34.037    decoder/dut1/clk_out1
    SLICE_X41Y29         FDCE                                         r  decoder/dut1/registers_reg[1][28]/C
                         clock pessimism              0.000    34.037    
                         clock uncertainty           -0.454    33.583    
    SLICE_X41Y29         FDCE (Recov_fdce_C_CLR)     -0.405    33.178    decoder/dut1/registers_reg[1][28]
  -------------------------------------------------------------------
                         required time                         33.178    
                         arrival time                         -41.886    
  -------------------------------------------------------------------
                         slack                                 -8.709    

Slack (VIOLATED) :        -8.666ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.745ns  (logic 0.583ns (21.236%)  route 2.162ns (78.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 34.029 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.719    41.836    ifetch/upg_rst_reg
    SLICE_X37Y24         FDCE                                         f  ifetch/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.428    34.029    ifetch/clk_out1
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[4]/C
                         clock pessimism              0.000    34.029    
                         clock uncertainty           -0.454    33.575    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405    33.170    ifetch/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         33.170    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                 -8.666    

Slack (VIOLATED) :        -8.666ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.745ns  (logic 0.583ns (21.236%)  route 2.162ns (78.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 34.029 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.719    41.836    ifetch/upg_rst_reg
    SLICE_X37Y24         FDCE                                         f  ifetch/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.428    34.029    ifetch/clk_out1
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[5]/C
                         clock pessimism              0.000    34.029    
                         clock uncertainty           -0.454    33.575    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405    33.170    ifetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         33.170    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                 -8.666    

Slack (VIOLATED) :        -8.666ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_cpuclk rise@37.500ns - fpga_clk fall@35.000ns)
  Data Path Delay:        2.745ns  (logic 0.583ns (21.236%)  route 2.162ns (78.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 34.029 - 37.500 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 39.090 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     35.000    35.000 f  
    P17                                               0.000    35.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    35.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    36.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    39.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    39.549 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.443    39.992    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.124    40.116 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        1.719    41.836    ifetch/upg_rst_reg
    SLICE_X37Y24         FDCE                                         f  ifetch/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     37.500    37.500 r  
    P17                  IBUF                         0.000    37.500 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    38.681    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    30.927 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    32.509    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.600 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        1.428    34.029    ifetch/clk_out1
    SLICE_X37Y24         FDCE                                         r  ifetch/pc_reg[6]/C
                         clock pessimism              0.000    34.029    
                         clock uncertainty           -0.454    33.575    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405    33.170    ifetch/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         33.170    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                 -8.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[28][22]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.683ns  (logic 0.191ns (27.962%)  route 0.492ns (72.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.233    27.033    decoder/dut1/registers_reg[1][31]_0
    SLICE_X56Y42         FDCE                                         f  decoder/dut1/registers_reg[28][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X56Y42         FDCE                                         r  decoder/dut1/registers_reg[28][22]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X56Y42         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[28][22]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.033    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[22][15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.783ns  (logic 0.191ns (24.404%)  route 0.592ns (75.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.332    27.133    decoder/dut1/registers_reg[1][31]_0
    SLICE_X54Y42         FDCE                                         f  decoder/dut1/registers_reg[22][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X54Y42         FDCE                                         r  decoder/dut1/registers_reg[22][15]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[22][15]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.133    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[13][21]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.783ns  (logic 0.191ns (24.404%)  route 0.592ns (75.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.332    27.133    decoder/dut1/registers_reg[1][31]_0
    SLICE_X55Y42         FDCE                                         f  decoder/dut1/registers_reg[13][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X55Y42         FDCE                                         r  decoder/dut1/registers_reg[13][21]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X55Y42         FDCE (Remov_fdce_C_CLR)     -0.092    24.616    decoder/dut1/registers_reg[13][21]
  -------------------------------------------------------------------
                         required time                        -24.616    
                         arrival time                          27.133    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[13][2]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.783ns  (logic 0.191ns (24.404%)  route 0.592ns (75.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.332    27.133    decoder/dut1/registers_reg[1][31]_0
    SLICE_X55Y42         FDCE                                         f  decoder/dut1/registers_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X55Y42         FDCE                                         r  decoder/dut1/registers_reg[13][2]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X55Y42         FDCE (Remov_fdce_C_CLR)     -0.092    24.616    decoder/dut1/registers_reg[13][2]
  -------------------------------------------------------------------
                         required time                        -24.616    
                         arrival time                          27.133    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.533ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][24]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.825ns  (logic 0.191ns (23.144%)  route 0.634ns (76.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 24.255 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.375    27.175    decoder/dut1/registers_reg[1][31]_0
    SLICE_X52Y43         FDCE                                         f  decoder/dut1/registers_reg[7][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.837    24.255    decoder/dut1/clk_out1
    SLICE_X52Y43         FDCE                                         r  decoder/dut1/registers_reg[7][24]/C
                         clock pessimism              0.000    24.255    
                         clock uncertainty            0.454    24.709    
    SLICE_X52Y43         FDCE (Remov_fdce_C_CLR)     -0.067    24.642    decoder/dut1/registers_reg[7][24]
  -------------------------------------------------------------------
                         required time                        -24.642    
                         arrival time                          27.175    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][31]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.825ns  (logic 0.191ns (23.144%)  route 0.634ns (76.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 24.255 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.375    27.175    decoder/dut1/registers_reg[1][31]_0
    SLICE_X52Y43         FDCE                                         f  decoder/dut1/registers_reg[7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.837    24.255    decoder/dut1/clk_out1
    SLICE_X52Y43         FDCE                                         r  decoder/dut1/registers_reg[7][31]/C
                         clock pessimism              0.000    24.255    
                         clock uncertainty            0.454    24.709    
    SLICE_X52Y43         FDCE (Remov_fdce_C_CLR)     -0.067    24.642    decoder/dut1/registers_reg[7][31]
  -------------------------------------------------------------------
                         required time                        -24.642    
                         arrival time                          27.175    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.553ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][19]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.633%)  route 0.653ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.394    27.194    decoder/dut1/registers_reg[1][31]_0
    SLICE_X54Y40         FDCE                                         f  decoder/dut1/registers_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X54Y40         FDCE                                         r  decoder/dut1/registers_reg[7][19]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X54Y40         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[7][19]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.194    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][30]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.633%)  route 0.653ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.394    27.194    decoder/dut1/registers_reg[1][31]_0
    SLICE_X54Y40         FDCE                                         f  decoder/dut1/registers_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X54Y40         FDCE                                         r  decoder/dut1/registers_reg[7][30]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X54Y40         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[7][30]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.194    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][3]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.633%)  route 0.653ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.394    27.194    decoder/dut1/registers_reg[1][31]_0
    SLICE_X54Y40         FDCE                                         f  decoder/dut1/registers_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X54Y40         FDCE                                         r  decoder/dut1/registers_reg[7][3]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X54Y40         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[7][3]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.194    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dut1/registers_reg[7][6]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@25.000ns - fpga_clk fall@25.000ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.633%)  route 0.653ns (77.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 24.254 - 25.000 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 26.350 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    25.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104    26.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146    26.496 r  upg_rst_reg/Q
                         net (fo=387, routed)         0.259    26.755    decoder/dut1/upg_rst
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.045    26.800 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=1131, routed)        0.394    27.194    decoder/dut1/registers_reg[1][31]_0
    SLICE_X54Y40         FDCE                                         f  decoder/dut1/registers_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     25.000    25.000 r  
    P17                  IBUF                         0.000    25.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    22.840 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    23.390    cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1121, routed)        0.836    24.254    decoder/dut1/clk_out1
    SLICE_X54Y40         FDCE                                         r  decoder/dut1/registers_reg[7][6]/C
                         clock pessimism              0.000    24.254    
                         clock uncertainty            0.454    24.708    
    SLICE_X54Y40         FDCE (Remov_fdce_C_CLR)     -0.067    24.641    decoder/dut1/registers_reg[7][6]
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          27.194    
  -------------------------------------------------------------------
                         slack                                  2.553    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  clk_out2_cpuclk

Setup :           52  Failing Endpoints,  Worst Slack       -5.598ns,  Total Violation     -265.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[12]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[13]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[2]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[3]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[5]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[6]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[8]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        2.134ns  (logic 0.459ns (21.508%)  route 1.675ns (78.492%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.675   101.224    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y43         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[9]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.224    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.451ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        1.987ns  (logic 0.459ns (23.104%)  route 1.528ns (76.896%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.528   101.077    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y44         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[10]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.077    
  -------------------------------------------------------------------
                         slack                                 -5.451    

Slack (VIOLATED) :        -5.451ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/wwait_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_cpuclk rise@100.000ns - fpga_clk fall@95.000ns)
  Data Path Delay:        1.987ns  (logic 0.459ns (23.104%)  route 1.528ns (76.896%))
  Logic Levels:           0  
  Clock Path Skew:        -7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 99.090 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                     95.000    95.000 f  
    P17                                               0.000    95.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    95.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    96.478 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           2.612    99.090    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.459    99.549 f  upg_rst_reg/Q
                         net (fo=387, routed)         1.528   101.077    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X28Y44         FDCE                                         f  uart_inst/inst/upg_inst/wwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.447    96.548    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  uart_inst/inst/upg_inst/wwait_cnt_reg[11]/C
                         clock pessimism              0.000    96.548    
                         clock uncertainty           -0.517    96.031    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.405    95.626    uart_inst/inst/upg_inst/wwait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         95.626    
                         arrival time                        -101.077    
  -------------------------------------------------------------------
                         slack                                 -5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/upg_done_o_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.620%)  route 0.347ns (70.380%))
  Logic Levels:           0  
  Clock Path Skew:        -2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.347     6.843    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X54Y38         FDCE                                         f  uart_inst/inst/upg_inst/upg_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835    -0.747    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y38         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism              0.000    -0.747    
                         clock uncertainty            0.517    -0.230    
    SLICE_X54Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    uart_inst/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           6.843    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.159ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.514ns  (logic 0.146ns (28.397%)  route 0.368ns (71.603%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.368     6.864    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X52Y44         FDCE                                         f  uart_inst/inst/upg_inst/WCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y44         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X52Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.159ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.514ns  (logic 0.146ns (28.397%)  route 0.368ns (71.603%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.368     6.864    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X52Y44         FDCE                                         f  uart_inst/inst/upg_inst/WCS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y44         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X52Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.198ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.421%)  route 0.407ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X50Y44         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[1]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X50Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/RCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/initFlag_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.421%)  route 0.407ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X50Y44         FDCE                                         f  uart_inst/inst/upg_inst/initFlag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/initFlag_reg/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X50Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/initFlag_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/oldInitF_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.421%)  route 0.407ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X50Y44         FDCE                                         f  uart_inst/inst/upg_inst/oldInitF_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X50Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/statReg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.421%)  route 0.407ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X50Y44         FDCE                                         f  uart_inst/inst/upg_inst/statReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  uart_inst/inst/upg_inst/statReg_reg[0]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X50Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    uart_inst/inst/upg_inst/statReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.199ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_wen_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.383%)  route 0.407ns (73.617%))
  Logic Levels:           0  
  Clock Path Skew:        -2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X58Y39         FDCE                                         f  uart_inst/inst/upg_inst/uart_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862    -0.720    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  uart_inst/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.000    -0.720    
                         clock uncertainty            0.517    -0.203    
    SLICE_X58Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.295    uart_inst/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.219ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/RCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.146ns (26.607%)  route 0.403ns (73.393%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.403     6.899    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X53Y43         FDCE                                         f  uart_inst/inst/upg_inst/RCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y43         FDCE                                         r  uart_inst/inst/upg_inst/RCS_reg[0]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X53Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    uart_inst/inst/upg_inst/RCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           6.899    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.223ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_out2_cpuclk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.146ns (26.421%)  route 0.407ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    1.350ns = ( 6.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.517ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           1.104     6.350    fpga_clk_IBUF
    SLICE_X57Y40         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.146     6.496 f  upg_rst_reg/Q
                         net (fo=387, routed)         0.407     6.903    uart_inst/inst/upg_inst/upg_rst_i
    SLICE_X51Y44         FDCE                                         f  uart_inst/inst/upg_inst/WCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    cpuclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  cpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.745    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            0.517    -0.228    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    uart_inst/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  7.223    





