/* RV32I Base Instruction Set */
/* conforming to the instructions specified in chapter 2 of the unprivileged
 * specification version 20191213.
 */

/* This file establishes a low-level instruction execution abstraction layer,
 * crucial for both the interpreter's instruction dispatching and the
 * execution of native functions written to memory. The JIT compiler currently
 * supports only x86-64 (x64) and Aarch64 (Arm64) architectures, which
 * simplifies the process due to their abundant registers and register-based
 * calling conventions. It effectively navigates the limitations associated
 * with self-modifying code.
 *
 * To accommodate the specific needs of these platforms, a highly selective
 * approach in practices and design is adopted. The file is designed as a
 * foundational template for code generation in both the interpreter and JIT
 * contexts. To facilitate this, a domain-specific language (DSL) is utilized,
 * augmented by a C macro named 'RVOP'. Furthermore, a Python script is employed
 * to convert code templates efficiently, enabling automatic generation of the
 * JIT code generator and thus eliminating the need for repetitive manual
 * coding.
 *
 * Example:
 *
 * RVOP(
 *   addi,
 *   { rv->X[ir->rd] = (int32_t) (rv->X[ir->rs1]) + ir->imm; },
 *   GEN({
 *       rald, VR0, rs1;
 *       map, VR1, rd;
 *       cond, regneq;
 *       mov, VR0, VR1;
 *       end;
 *       alu32imm, 32, 0x81, 0, VR1, imm;
 *   }))
 *
 * VR0, VR1, VR2 are host registers for storing calculated value
 * during execution. TMP are host registers for storing temporary calculated
 * value or memory address during execution. The block defined as 'GEN' is
 * mapped to the generic C code used in the interpreter. The following
 * instructions will be generated by JIT compiler:
 * - Load X->rs1 (target field) from the rv data structure to VR0
 * (destination register), if X->rs1 has been loaded to the host register, the
 * host register number would be assigned to VR0.
 * - Map the host register to VM register X->rd.
 * - Move the register value of VR0 (X->rs1) into VR1 (X->rd) if the
 * VR0 (X->rs1) is not equal to VR1 (X->rd).
 * - Add imm to VR1 (X->rd)
 *
 * The sequence of host instructions generated during dynamic binary translation
 * for the addi instruction:
 *     mov VR0, [memory address of (rv->X + rs1)]
 *     mov VR1, VR0
 *     add VR1, imm
 *
 * The parameter of x64 or arm64 instruction API
 * - size: size of data
 * - op: opcode
 * - src: source register
 * - dst: destination register
 * - pc: program counter
 *
 * Here is the mnemonic listing for the DSL.
 *
 * | Mnemonic                       | Meaning                                |
 * |--------------------------------+----------------------------------------|
 * | alu[32|64]imm, size, op,       | Do ALU operation on src and imm and    |
 * |                 src, dst, imm; | store the result into dst.             |
 * | alu[32|64], op, src, dst;      | Do ALU operation on src and dst and    |
 * |                                | store the result into dst.             |
 * | ldimm, dst, imm;               | Load immediate into dst.               |
 * | lds, size, src, dst,           | Load data of a specified size from     |
 * |          offset;               | memory and sign-extend it into the dst,|
 * |                                | using the memory address calculated as |
 * |                                | the sum of the src and the specified   |
 * |                                | offset.                                |
 * | rald, dst, field               | Map VM register to host register, and  |
 * |                                | load the target field from rv data     |
 * |                                | if needed.                             |
 * | rald2, field1, field2          | Map 2 VM register to 2 host register,  |
 * |                                | and load the target fields from rv data|
 * |                                | respectively if needed.                |
 * | rald2s, field1, field2         | Map 2 VM register to 2 host register,  |
 * |                                | and load the target fields from rv data|
 * |                                | and sign-extend it respectively.       |
 * | map, dst, field                | Map VM register to host register.      |
 * | ld, size, dst, member, field;  | load the target field from rv data     |
 * |                                | structure to dst.                      |
 * | st, size, src, member, field;  | store src value to the target field of |
 * |                                | rv data structure.                     |
 * | cmp, src, dst;                 | compare the value between src and dst. |
 * | cmpimm, src, imm;              | compare the value of src and imm.      |
 * | jmp, pc, imm;                  | jump to the program counter of pc + imm|
 * | jcc, op;                       | jump with condition.                   |
 * | setjmpoff;                     | set the location of jump with condition|
 * |                                | instruction.                           |
 * | jmpoff;                        | set the jump target of jump with       |
 * |                                | condition instruction.                 |
 * | mem;                           | get memory base.                       |
 * | call, handler;                 | call function handler stored in rv->io |
 * | exit;                          | exit machine code execution.           |
 * | mul, op, src, dst, imm;        | Do mul operation on src and dst and    |
 * |                                | store the result into dst.             |
 * | div, op, src, dst, imm;        | Do div operation on src and dst and    |
 * |                                | store the result into dst.             |
 * | mod, op, src, dst, imm;        | Do mod operation on src and dst and    |
 * |                                | store the result into dst.             |
 * | cond, src;                     | set condition if (src)                 |
 * | end;                           | set the end of condition if (src)      |
 * | predict;                       | parse the branch table of indirect     |
 * |                                | jump and search the jump target with   |
 * |                                | maximal frequency. Then, comparing    |
 * |                                | and jumping to the target if the       |
 * |                                | program counter matches.               |
 * | break;                         | In the end of a basic block, we need   |
 * |                                | to store all VM register value to rv   |
 * |                                | data, because the register allocation  |
 * |                                | is only applied on a basic block.      |
 */

/* Internal */
RVOP(nop, { rv->X[rv_reg_zero] = 0; }, GEN({/* no operation */}))

/* LUI is used to build 32-bit constants and uses the U-type format. LUI
 * places the U-immediate value in the top 20 bits of the destination
 * register rd, filling in the lowest 12 bits with zeros. The 32-bit
 * result is sign-extended to 64 bits.
 */
RVOP(
    lui,
    { rv->X[ir->rd] = ir->imm; },
    GEN({
        map, VR0, rd;
        ldimm, VR0, imm;
    }))

/* AUIPC is used to build pc-relative addresses and uses the U-type format.
 * AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the
 * lowest 12 bits with zeros, adds this offset to the address of the AUIPC
 * instruction, then places the result in register rd.
 */
RVOP(
    auipc,
    { rv->X[ir->rd] = ir->imm + PC; },
    GEN({
        map, VR0, rd;
        ldimm, VR0, pc, imm;
    }))

/* JAL: Jump and Link
 * store successor instruction address into rd.
 * add next J imm (offset) to pc.
 */
RVOP(
    jal,
    {
        const uint32_t pc = PC;
        /* Jump */
        PC += ir->imm;
        /* link with return address */
        if (ir->rd)
            rv->X[ir->rd] = pc + 4;
        /* check instruction misaligned */
#if !RV32_HAS(EXT_C)
        RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0);
#endif
        struct rv_insn *taken = ir->branch_taken;
        if (taken) {
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC, true);
            if (!set_add(&pc_set, PC))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC))
                goto end_op;
#endif
            last_pc = PC;
            MUST_TAIL return taken->impl(rv, taken, cycle, PC);
        }
        goto end_op;
    },
    GEN({
        cond, rd;
        map, VR0, rd;
        ldimm, VR0, pc, 4;
        end;
        break;
        jmp, pc, imm;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* The branch history table records historical data pertaining to indirect jump
 * targets. This functionality alleviates the need to invoke block_find() and
 * incurs overhead only when the indirect jump targets are not previously
 * recorded. Additionally, the C code generator can reference the branch history
 * table to link he indirect jump targets.
 */
#if !RV32_HAS(JIT)
#define LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE()                               \
    /* lookup branch history table */                                         \
    for (int i = 0; i < HISTORY_SIZE; i++) {                                  \
        if (ir->branch_table->PC[i] == PC) {                                  \
            MUST_TAIL return ir->branch_table->target[i]->impl(               \
                rv, ir->branch_table->target[i], cycle, PC);                  \
        }                                                                     \
    }                                                                         \
    block_t *block = block_find(&rv->block_map, PC);                          \
    if (block) {                                                              \
        /* update branch history table */                                     \
        ir->branch_table->PC[ir->branch_table->idx] = PC;                     \
        ir->branch_table->target[ir->branch_table->idx] = block->ir_head;     \
        ir->branch_table->idx = (ir->branch_table->idx + 1) % HISTORY_SIZE;   \
        MUST_TAIL return block->ir_head->impl(rv, block->ir_head, cycle, PC); \
    }
#else
#define LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE()                               \
    block_t *block = cache_get(rv->block_cache, PC, true);                    \
    if (block) {                                                              \
        for (int i = 0; i < HISTORY_SIZE; i++) {                              \
            if (ir->branch_table->PC[i] == PC) {                              \
                ir->branch_table->times[i]++;                                 \
                if (cache_hot(rv->block_cache, PC))                           \
                    goto end_op;                                              \
            }                                                                 \
        }                                                                     \
        /* update branch history table */                                     \
        int min_idx = 0;                                                      \
        for (int i = 0; i < HISTORY_SIZE; i++) {                              \
            if (!ir->branch_table->times[i]) {                                \
                min_idx = i;                                                  \
                break;                                                        \
            } else if (ir->branch_table->times[min_idx] >                     \
                       ir->branch_table->times[i]) {                          \
                min_idx = i;                                                  \
            }                                                                 \
        }                                                                     \
        ir->branch_table->times[min_idx] = 1;                                 \
        ir->branch_table->PC[min_idx] = PC;                                   \
        if (cache_hot(rv->block_cache, PC))                                   \
            goto end_op;                                                      \
        MUST_TAIL return block->ir_head->impl(rv, block->ir_head, cycle, PC); \
    }
#endif

/* The indirect jump instruction JALR uses the I-type encoding. The target
 * address is obtained by adding the sign-extended 12-bit I-immediate to the
 * register rs1, then setting the least-significant bit of the result to zero.
 * The address of the instruction following the jump (pc+4) is written to
 * register rd. Register x0 can be used as the destination if the result is
 * not required.
 */
RVOP(
    jalr,
    {
        const uint32_t pc = PC;
        /* jump */
        PC = (rv->X[ir->rs1] + ir->imm) & ~1U;
        /* link */
        if (ir->rd)
            rv->X[ir->rd] = pc + 4;
        /* check instruction misaligned */
#if !RV32_HAS(EXT_C)
        RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0);
#endif
        LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE();
        goto end_op;
    },
    GEN({
        cond, rd;
        map, VR0, rd;
        ldimm, VR0, pc, 4;
        end;
        rald, VR1, rs1;
        mov, VR1, TMP;
        alu32imm, 32, 0x81, 0, TMP, imm;
        alu32imm, 32, 0x81, 4, TMP, ~1U;
        break;
        predict;
        st, S32, TMP, PC;
        exit;
    }))

/* clang-format off */
#define BRANCH_COND(type, x, y, cond) \
    (type) x cond (type) y
/* clang-format on */

#define BRANCH_FUNC(type, cond)                                    \
    IIF(RV32_HAS(EXT_C))(, const uint32_t pc = PC;);               \
    if (BRANCH_COND(type, rv->X[ir->rs1], rv->X[ir->rs2], cond)) { \
        is_branch_taken = false;                                   \
        struct rv_insn *untaken = ir->branch_untaken;              \
        if (!untaken)                                              \
            goto nextop;                                           \
        IIF(RV32_HAS(JIT))                                         \
        (                                                          \
            {                                                      \
                cache_get(rv->block_cache, PC + 4, true);          \
                if (!set_add(&pc_set, PC + 4))                     \
                    has_loops = true;                              \
                if (cache_hot(rv->block_cache, PC + 4))            \
                    goto nextop;                                   \
            }, );                                                  \
        PC += 4;                                                   \
        last_pc = PC;                                              \
        MUST_TAIL return untaken->impl(rv, untaken, cycle, PC);    \
    }                                                              \
    is_branch_taken = true;                                        \
    PC += ir->imm;                                                 \
    /* check instruction misaligned */                             \
    IIF(RV32_HAS(EXT_C))                                           \
    (, RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0););              \
    struct rv_insn *taken = ir->branch_taken;                      \
    if (taken) {                                                   \
        IIF(RV32_HAS(JIT))                                         \
        (                                                          \
            {                                                      \
                cache_get(rv->block_cache, PC, true);              \
                if (!set_add(&pc_set, PC))                         \
                    has_loops = true;                              \
                if (cache_hot(rv->block_cache, PC))                \
                    goto end_op;                                   \
            }, );                                                  \
        last_pc = PC;                                              \
        MUST_TAIL return taken->impl(rv, taken, cycle, PC);        \
    }                                                              \
    goto end_op;

/* In RV32I and RV64I, if the branch is taken, set pc = pc + offset, where
 * offset is a multiple of two; else do nothing. The offset is 13 bits long.
 *
 * The condition for branch taken depends on the value in mnemonic, which is
 * one of:
 * - "beq": src1 == src2
 * - "bne": src1 != src2
 * - "blt": src1 < src2 as signed integers
 * - "bge": src1 >= src2 as signed integers
 * - "bltu": src1 < src2 as unsigned integers
 * - "bgeu": src1 >= src2 as unsigned integers
 *
 * On branch taken, an instruction-address-misaligned exception is generated
 * if the target pc is not 4-byte aligned.
 */

/* BEQ: Branch if Equal */
RVOP(
    beq,
    { BRANCH_FUNC(uint32_t, !=); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x84;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* BNE: Branch if Not Equal */
RVOP(
    bne,
    { BRANCH_FUNC(uint32_t, ==); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x85;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* BLT: Branch if Less Than */
RVOP(
    blt,
    { BRANCH_FUNC(int32_t, >=); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x8c;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* BGE: Branch if Greater Than */
RVOP(
    bge,
    { BRANCH_FUNC(int32_t, <); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x8d;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* BLTU: Branch if Less Than Unsigned */
RVOP(
    bltu,
    { BRANCH_FUNC(uint32_t, >=); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x82;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* BGEU: Branch if Greater Than Unsigned */
RVOP(
    bgeu,
    { BRANCH_FUNC(uint32_t, <); },
    GEN({
        rald2, rs1, rs2;
        cmp, VR1, VR0;
        break;
        setjmpoff;
        jcc, 0x83;
        cond, branch_untaken;
        jmp, pc, 4;
        end;
        ldimm, TMP, pc, 4;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* There are 5 types of loads: two for byte and halfword sizes, and one for word
 * size. Two instructions are required for byte and halfword loads because they
 * can be either zero-extended or sign-extended to fill the register. However,
 * for word-sized loads, an entire register's worth of data is read from memory,
 * and no extension is needed.
 */

/* LB: Load Byte */
RVOP(
    lb,
    {
        rv->X[ir->rd] =
            sign_extend_b(rv->io.mem_read_b(rv->X[ir->rs1] + ir->imm));
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        lds, S8, TMP, VR1, 0;
    }))

/* LH: Load Halfword */
RVOP(
    lh,
    {
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(1, load, false, 1);
        rv->X[ir->rd] = sign_extend_h(rv->io.mem_read_s(addr));
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        lds, S16, TMP, VR1, 0;
    }))

/* LW: Load Word */
RVOP(
    lw,
    {
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        rv->X[ir->rd] = rv->io.mem_read_w(addr);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        ld, S32, TMP, VR1, 0;
    }))

/* LBU: Load Byte Unsigned */
RVOP(
    lbu,
    { rv->X[ir->rd] = rv->io.mem_read_b(rv->X[ir->rs1] + ir->imm); },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        ld, S8, TMP, VR1, 0;
    }))

/* LHU: Load Halfword Unsigned */
RVOP(
    lhu,
    {
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(1, load, false, 1);
        rv->X[ir->rd] = rv->io.mem_read_s(addr);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        ld, S16, TMP, VR1, 0;
    }))

/* There are 3 types of stores: byte, halfword, and word-sized. Unlike loads,
 * there are no signed or unsigned variants, as stores to memory write exactly
 * the number of bytes specified, and there is no sign or zero extension
 * involved.
 */

/* SB: Store Byte */
RVOP(
    sb,
    { rv->io.mem_write_b(rv->X[ir->rs1] + ir->imm, rv->X[ir->rs2]); },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        rald, VR1, rs2;
        st, S8, VR1, TMP, 0;
    }))

/* SH: Store Halfword */
RVOP(
    sh,
    {
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(1, store, false, 1);
        rv->io.mem_write_s(addr, rv->X[ir->rs2]);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        rald, VR1, rs2;
        st, S16, VR1, TMP, 0;
    }))

/* SW: Store Word */
RVOP(
    sw,
    {
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, false, 1);
        rv->io.mem_write_w(addr, rv->X[ir->rs2]);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        rald, VR1, rs2;
        st, S32, VR1, TMP, 0;
    }))

/* ADDI adds the sign-extended 12-bit immediate to register rs1. Arithmetic
 * overflow is ignored and the result is simply the low XLEN bits of the
 * result. ADDI rd, rs1, 0 is used to implement the MV rd, rs1 assembler
 * pseudo-instruction.
 */
RVOP(
    addi,
    { rv->X[ir->rd] = rv->X[ir->rs1] + ir->imm; },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 32, 0x81, 0, VR1, imm;
    }))

/* SLTI place the value 1 in register rd if register rs1 is less than the
 * signextended immediate when both are treated as signed numbers, else 0 is
 * written to rd.
 */
RVOP(
    slti,
    { rv->X[ir->rd] = ((int32_t) (rv->X[ir->rs1]) < ir->imm) ? 1 : 0; },
    GEN({
        rald, VR0, rs1;
        cmpimm, VR0, imm;
        map, VR1, rd;
        ldimm, VR1, 1;
        setjmpoff;
        jcc, 0x8c;
        ldimm, VR1, 0;
        jmpoff;
    }))

/* SLTIU places the value 1 in register rd if register rs1 is less than the
 * immediate when both are treated as unsigned numbers, else 0 is written to rd.
 */
RVOP(
    sltiu,
    { rv->X[ir->rd] = (rv->X[ir->rs1] < (uint32_t) ir->imm) ? 1 : 0; },
    GEN({
        rald, VR0, rs1;
        cmpimm, VR0, imm;
        map, VR1, rd;
        ldimm, VR1, 1;
        setjmpoff;
        jcc, 0x82;
        ldimm, VR1, 0;
        jmpoff;
    }))

/* XORI: Exclusive OR Immediate */
RVOP(
    xori,
    { rv->X[ir->rd] = rv->X[ir->rs1] ^ ir->imm; },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 32, 0x81, 6, VR1, imm;
    }))

/* ORI: OR Immediate */
RVOP(
    ori,
    { rv->X[ir->rd] = rv->X[ir->rs1] | ir->imm; },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 32, 0x81, 1, VR1, imm;
    }))

/* ANDI performs bitwise AND on register rs1 and the sign-extended 12-bit
 * immediate and place the result in rd.
 */
RVOP(
    andi,
    { rv->X[ir->rd] = rv->X[ir->rs1] & ir->imm; },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 32, 0x81, 4, VR1, imm;
    }))

FORCE_INLINE void shift_func(riscv_t *rv, const rv_insn_t *ir)
{
    switch (ir->opcode) {
    case rv_insn_slli:
        rv->X[ir->rd] = rv->X[ir->rs1] << (ir->imm & 0x1f);
        break;
    case rv_insn_srli:
        rv->X[ir->rd] = rv->X[ir->rs1] >> (ir->imm & 0x1f);
        break;
    case rv_insn_srai:
        rv->X[ir->rd] = ((int32_t) rv->X[ir->rs1]) >> (ir->imm & 0x1f);
        break;
    default:
        __UNREACHABLE;
        break;
    }
};

/* SLLI performs logical left shift on the value in register rs1 by the shift
 * amount held in the lower 5 bits of the immediate.
 */
RVOP(
    slli,
    { shift_func(rv, ir); },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 8, 0xc1, 4, VR1, imm, 0x1f;
    }))

/* SRLI performs logical right shift on the value in register rs1 by the shift
 * amount held in the lower 5 bits of the immediate.
 */
RVOP(
    srli,
    { shift_func(rv, ir); },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 8, 0xc1, 5, VR1, imm, 0x1f;
    }))

/* SRAI performs arithmetic right shift on the value in register rs1 by the
 * shift amount held in the lower 5 bits of the immediate.
 */
RVOP(
    srai,
    { shift_func(rv, ir); },
    GEN({
        rald, VR0, rs1;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 8, 0xc1, 7, VR1, imm, 0x1f;
    }))

/* ADD */
RVOP(
    add,
    { rv->X[ir->rd] = rv->X[ir->rs1] + rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x01, TMP, VR2;
    }))

/* SUB: Subtract */
RVOP(
    sub,
    { rv->X[ir->rd] = rv->X[ir->rs1] - rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x29, TMP, VR2;
    }))

/* SLL: Shift Left Logical */
RVOP(
    sll,
    { rv->X[ir->rd] = rv->X[ir->rs1] << (rv->X[ir->rs2] & 0x1f); },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32imm, 32, 0x81, 4, TMP, 0x1f;
        alu32, 0xd3, 4, VR2;
    }))

/* SLT: Set on Less Than */
RVOP(
    slt,
    {
        rv->X[ir->rd] =
            ((int32_t) (rv->X[ir->rs1]) < (int32_t) (rv->X[ir->rs2])) ? 1 : 0;
    },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        cmp, VR1, VR0;
        ldimm, VR2, 1;
        setjmpoff;
        jcc, 0x8c;
        ldimm, VR2, 0;
        jmpoff;
    }))

/* SLTU: Set on Less Than Unsigned */
RVOP(
    sltu,
    { rv->X[ir->rd] = (rv->X[ir->rs1] < rv->X[ir->rs2]) ? 1 : 0; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        cmp, VR1, VR0;
        ldimm, VR2, 1;
        setjmpoff;
        jcc, 0x82;
        ldimm, VR2, 0;
        jmpoff;
    }))

/* XOR: Exclusive OR */
RVOP(
    xor,
    {
      rv->X[ir->rd] = rv->X[ir->rs1] ^ rv->X[ir->rs2];
    },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x31, TMP, VR2;
    }))

/* SRL: Shift Right Logical */
RVOP(
    srl,
    { rv->X[ir->rd] = rv->X[ir->rs1] >> (rv->X[ir->rs2] & 0x1f); },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32imm, 32, 0x81, 4, TMP, 0x1f;
        alu32, 0xd3, 5, VR2;
    }))

/* SRA: Shift Right Arithmetic */
RVOP(
    sra,
    { rv->X[ir->rd] = ((int32_t) rv->X[ir->rs1]) >> (rv->X[ir->rs2] & 0x1f); },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32imm, 32, 0x81, 4, TMP, 0x1f;
        alu32, 0xd3, 7, VR2;
    }))

/* OR */
RVOP(
    or
    ,
    { rv->X[ir->rd] = rv->X[ir->rs1] | rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x09, TMP, VR2;
    }))

/* AND */
/* clang-format off */
RVOP(
     and,
     { rv->X[ir->rd] = rv->X[ir->rs1] & rv->X[ir->rs2]; },
     GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x21, TMP, VR2;
     }))
/* clang-format on */

/*
 * FENCE: order device I/O and memory accesses as viewed by other
 * RISC-V harts and external devices or coprocessors
 */
RVOP(
    fence,
    {
        PC += 4;
        /* FIXME: fill real implementations */
        goto end_op;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* ECALL: Environment Call */
RVOP(
    ecall,
    {
        rv->compressed = false;
        rv->csr_cycle = cycle;
        rv->PC = PC;
        rv->io.on_ecall(rv);
        return true;
    },
    GEN({
        break;
        ldimm, TMP, pc;
        st, S32, TMP, PC;
        call, ecall;
        exit;
    }))

/* EBREAK: Environment Break */
RVOP(
    ebreak,
    {
        rv->compressed = false;
        rv->csr_cycle = cycle;
        rv->PC = PC;
        rv->io.on_ebreak(rv);
        return true;
    },
    GEN({
        break;
        ldimm, TMP, pc;
        st, S32, TMP, PC;
        call, ebreak;
        exit;
    }))

/* WFI: Wait for Interrupt */
RVOP(
    wfi,
    {
        /* FIXME: Implement */
        return false;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* URET: return from traps in U-mode */
RVOP(
    uret,
    {
        /* FIXME: Implement */
        return false;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* SRET: return from traps in S-mode */
RVOP(
    sret,
    {
        /* FIXME: Implement */
        return false;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* HRET: return from traps in H-mode */
RVOP(
    hret,
    {
        /* FIXME: Implement */
        return false;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* MRET: return from traps in U-mode */
RVOP(
    mret,
    {
        rv->csr_mstatus = MSTATUS_MPIE;
        rv->PC = rv->csr_mepc;
        return true;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* SFENCE.VMA: synchronize updates to in-memory memory-management data
 * structures with current execution
 */
RVOP(
    sfencevma,
    {
        PC += 4;
        /* FIXME: fill real implementations */
        goto end_op;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

#if RV32_HAS(Zifencei) /* RV32 Zifencei Standard Extension */
RVOP(
    fencei,
    {
        PC += 4;
        /* FIXME: fill real implementations */
        rv->csr_cycle = cycle;
        rv->PC = PC;
        return true;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))
#endif

#if RV32_HAS(Zicsr) /* RV32 Zicsr Standard Extension */
/* CSRRW: Atomic Read/Write CSR */
RVOP(
    csrrw,
    {
        uint32_t tmp = csr_csrrw(rv, ir->imm, rv->X[ir->rs1]);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* CSRRS: Atomic Read and Set Bits in CSR */
/* The initial value in integer register rs1 is treated as a bit mask that
 * specifies the bit positions to be set in the CSR. Any bit that is set in
 * rs1 will result in the corresponding bit being set in the CSR, provided
 * that the CSR bit is writable. Other bits in the CSR remain unaffected,
 * although some CSRs might exhibit side effects when written to.
 *
 * See Page 56 of the RISC-V Unprivileged Specification.
 */
RVOP(
    csrrs,
    {
        uint32_t tmp = csr_csrrs(
            rv, ir->imm, (ir->rs1 == rv_reg_zero) ? 0U : rv->X[ir->rs1]);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* CSRRC: Atomic Read and Clear Bits in CSR */
RVOP(
    csrrc,
    {
        uint32_t tmp = csr_csrrc(
            rv, ir->imm, (ir->rs1 == rv_reg_zero) ? 0U : rv->X[ir->rs1]);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* CSRRWI */
RVOP(
    csrrwi,
    {
        uint32_t tmp = csr_csrrw(rv, ir->imm, ir->rs1);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* CSRRSI */
RVOP(
    csrrsi,
    {
        uint32_t tmp = csr_csrrs(rv, ir->imm, ir->rs1);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* CSRRCI */
RVOP(
    csrrci,
    {
        uint32_t tmp = csr_csrrc(rv, ir->imm, ir->rs1);
        rv->X[ir->rd] = ir->rd ? tmp : rv->X[ir->rd];
    },
    GEN({
        assert; /* FIXME: Implement */
    }))
#endif

/* RV32M Standard Extension */

#if RV32_HAS(EXT_M)
/* MUL: Multiply */
RVOP(
    mul,
    {
        const int64_t multiplicand = (int32_t) rv->X[ir->rs1];
        const int64_t multiplier = (int32_t) rv->X[ir->rs2];
        rv->X[ir->rd] =
            ((uint64_t) (multiplicand * multiplier)) & ((1ULL << 32) - 1);
    },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        mul, 0x28, TMP, VR2, 0;
    }))

/* MULH: Multiply High Signed Signed */
/* It is important to first cast rs1 and rs2 to i32 so that the subsequent
 * cast to i64 sign-extends the register values.
 */
RVOP(
    mulh,
    {
        const int64_t multiplicand = (int32_t) rv->X[ir->rs1];
        const int64_t multiplier = (int32_t) rv->X[ir->rs2];
        rv->X[ir->rd] = ((uint64_t) (multiplicand * multiplier)) >> 32;
    },
    GEN({
        rald2s, rs1, rs2, true, true;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        mul, 0x2f, TMP, VR2, 0;
        alu64imm, 8, 0xc1, 5, VR2, 32;
    }))

/* MULHSU: Multiply High Signed Unsigned */
/* It is essential to perform an initial cast of rs1 to i32, ensuring that the
 * subsequent cast to i64 results in sign extension of the register value.
 * Additionally, rs2 should not undergo sign extension.
 */
RVOP(
    mulhsu,
    {
        const int64_t multiplicand = (int32_t) rv->X[ir->rs1];
        const uint64_t umultiplier = rv->X[ir->rs2];
        rv->X[ir->rd] = ((uint64_t) (multiplicand * umultiplier)) >> 32;
    },
    GEN({
        rald2s, rs1, rs2, true, false;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        mul, 0x2f, TMP, VR2, 0;
        alu64imm, 8, 0xc1, 5, VR2, 32;
    }))

/* MULHU: Multiply High Unsigned Unsigned */
RVOP(
    mulhu,
    {
        rv->X[ir->rd] =
            ((uint64_t) rv->X[ir->rs1] * (uint64_t) rv->X[ir->rs2]) >> 32;
    },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        mul, 0x2f, TMP, VR2, 0;
        alu64imm, 8, 0xc1, 5, VR2, 32;
    }))

/* DIV: Divide Signed */
/* +------------------------+-----------+----------+-----------+
 * |       Condition        |  Dividend |  Divisor |   DIV[W]  |
 * +------------------------+-----------+----------+-----------+
 * | Division by zero       |  x        |  0       |  −1       |
 * | Overflow (signed only) |  −2^{L−1} |  −1      |  −2^{L−1} |
 * +------------------------+-----------+----------+-----------+
 */
RVOP(
    div,
    {
        const int32_t dividend = (int32_t) rv->X[ir->rs1];
        const int32_t divisor = (int32_t) rv->X[ir->rs2];
        rv->X[ir->rd] = !divisor ? ~0U
                        : (divisor == -1 && rv->X[ir->rs1] == 0x80000000U)
                            ? rv->X[ir->rs1] /* overflow */
                            : (unsigned int) (dividend / divisor);
    },
    GEN({
        rald2s, rs1, rs2, true, true;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        div, 0x38, TMP, VR2, 1;
        /* FIXME: handle overflow */
    }))

/* DIVU: Divide Unsigned */
/* +------------------------+-----------+----------+----------+
 * |       Condition        |  Dividend |  Divisor |  DIVU[W] |
 * +------------------------+-----------+----------+----------+
 * | Division by zero       |  x        |  0       |  2^L − 1 |
 * +------------------------+-----------+----------+----------+
 */
RVOP(
    divu,
    {
        const uint32_t udividend = rv->X[ir->rs1];
        const uint32_t udivisor = rv->X[ir->rs2];
        rv->X[ir->rd] = !udivisor ? ~0U : udividend / udivisor;
    },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        div, 0x38, TMP, VR2, 0;
    }))

/* clang-format off */
/* REM: Remainder Signed */
/* +------------------------+-----------+----------+---------+
 * |       Condition        |  Dividend |  Divisor |  REM[W] |
 * +------------------------+-----------+----------+---------+
 * | Division by zero       |  x        |  0       |  x      |
 * | Overflow (signed only) |  −2^{L−1} |  −1      |  0      |
 * +------------------------+-----------+----------+---------+
 */
RVOP(rem, {
    const int32_t dividend = rv->X[ir->rs1];
    const int32_t divisor = rv->X[ir->rs2];
    rv->X[ir->rd] = !divisor ? dividend
                    : (divisor == -1 && rv->X[ir->rs1] == 0x80000000U)
                        ? 0  : (dividend
                        % divisor);
},
GEN({
    rald2s, rs1, rs2, true, true;
    map, VR2, rd;
    mov, VR1, TMP;
    mov, VR0, VR2;
    mod, 0x98, TMP, VR2, 1;
    /* FIXME: handle overflow */
}))

/* REMU: Remainder Unsigned */
/* +------------------------+-----------+----------+----------+
 * |       Condition        |  Dividend |  Divisor |  REMU[W] |
 * +------------------------+-----------+----------+----------+
 * | Division by zero       |  x        |  0       |  x       |
 * +------------------------+-----------+----------+----------+
 */
RVOP(remu, {
    const uint32_t udividend = rv->X[ir->rs1];
    const uint32_t udivisor = rv->X[ir->rs2];
    rv->X[ir->rd] = !udivisor ? udividend : udividend
    % udivisor;
},
GEN({
    rald2, rs1, rs2;
    map, VR2, rd;
    mov, VR1, TMP;
    mov, VR0, VR2;
    mod, 0x98, TMP, VR2, 0;
}))
/* clang-format on */
#endif

/* RV32A Standard Extension */

#if RV32_HAS(EXT_A)
/* The Atomic Memory Operation (AMO) instructions execute read-modify-write
 * operations to synchronize multiple processors and are encoded in an R-type
 * instruction format.
 *
 * These AMO instructions guarantee atomicity when loading a data value from
 * the memory address stored in the register rs1. The loaded value is then
 * transferred to the register rd, where a binary operator is applied to this
 * value and the original value stored in the register rs2. Finally, the
 * resulting value is stored back to the memory address in rs1, ensuring
 * atomicity.
 *
 * AMOs support the manipulation of 64-bit words exclusively in RV64, whereas
 * both 64-bit and 32-bit words can be manipulated in other systems. In RV64,
 * when performing 32-bit AMOs, the value placed in the register rd is always
 * sign-extended.
 *
 * At present, AMO is not implemented atomically because the emulated RISC-V
 * core just runs on single thread, and no out-of-order execution happens.
 * In addition, rl/aq are not handled.
 */

/* LR.W: Load Reserved */
RVOP(
    lrw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        if (ir->rd)
            rv->X[ir->rd] = rv->io.mem_read_w(addr);
        /* skip registration of the 'reservation set'
         * FIXME: unimplemented
         */
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* SC.W: Store Conditional */
RVOP(
    scw,
    {
        /* assume the 'reservation set' is valid
         * FIXME: unimplemented
         */
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, store, false, 1);
        rv->io.mem_write_w(addr, rv->X[ir->rs2]);
        rv->X[ir->rd] = 0;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOSWAP.W: Atomic Swap */
RVOP(
    amoswapw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        rv->io.mem_write_w(addr, value2);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOADD.W: Atomic ADD */
RVOP(
    amoaddw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t res = value1 + value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOXOR.W: Atomic XOR */
RVOP(
    amoxorw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t res = value1 ^ value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOAND.W: Atomic AND */
RVOP(
    amoandw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t res = value1 & value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOOR.W: Atomic OR */
RVOP(
    amoorw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t res = value1 | value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOMIN.W: Atomic MIN */
RVOP(
    amominw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const int32_t a = value1;
        const int32_t b = value2;
        const uint32_t res = a < b ? value1 : value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOMAX.W: Atomic MAX */
RVOP(
    amomaxw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const int32_t a = value1;
        const int32_t b = value2;
        const uint32_t res = a > b ? value1 : value2;
        rv->io.mem_write_w(addr, res);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOMINU.W */
RVOP(
    amominuw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t ures = value1 < value2 ? value1 : value2;
        rv->io.mem_write_w(addr, ures);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* AMOMAXU.W */
RVOP(
    amomaxuw,
    {
        const uint32_t addr = rv->X[ir->rs1];
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        const uint32_t value1 = rv->io.mem_read_w(addr);
        const uint32_t value2 = rv->X[ir->rs2];
        if (ir->rd)
            rv->X[ir->rd] = value1;
        const uint32_t ures = value1 > value2 ? value1 : value2;
        rv->io.mem_write_w(addr, ures);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))
#endif /* RV32_HAS(EXT_A) */

/* RV32F Standard Extension */

#if RV32_HAS(EXT_F)
/* FLW */
RVOP(
    flw,
    {
        /* copy into the float register */
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        rv->F[ir->rd].v = rv->io.mem_read_w(addr);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSW */
RVOP(
    fsw,
    {
        /* copy from float registers */
        const uint32_t addr = rv->X[ir->rs1] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, false, 1);
        rv->io.mem_write_w(addr, rv->F[ir->rs2].v);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMADD.S */
RVOP(
    fmadds,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] =
            f32_mulAdd(rv->F[ir->rs1], rv->F[ir->rs2], rv->F[ir->rs3]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMSUB.S */
RVOP(
    fmsubs,
    {
        set_rounding_mode(rv, ir->rm);
        riscv_float_t tmp = rv->F[ir->rs3];
        tmp.v ^= FMASK_SIGN;
        rv->F[ir->rd] = f32_mulAdd(rv->F[ir->rs1], rv->F[ir->rs2], tmp);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FNMSUB.S */
RVOP(
    fnmsubs,
    {
        set_rounding_mode(rv, ir->rm);
        riscv_float_t tmp = rv->F[ir->rs1];
        tmp.v ^= FMASK_SIGN;
        rv->F[ir->rd] = f32_mulAdd(tmp, rv->F[ir->rs2], rv->F[ir->rs3]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FNMADD.S */
RVOP(
    fnmadds,
    {
        set_rounding_mode(rv, ir->rm);
        riscv_float_t tmp1 = rv->F[ir->rs1];
        riscv_float_t tmp2 = rv->F[ir->rs3];
        tmp1.v ^= FMASK_SIGN;
        tmp2.v ^= FMASK_SIGN;
        rv->F[ir->rd] = f32_mulAdd(tmp1, rv->F[ir->rs2], tmp2);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FADD.S */
RVOP(
    fadds,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = f32_add(rv->F[ir->rs1], rv->F[ir->rs2]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSUB.S */
RVOP(
    fsubs,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = f32_sub(rv->F[ir->rs1], rv->F[ir->rs2]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMUL.S */
RVOP(
    fmuls,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = f32_mul(rv->F[ir->rs1], rv->F[ir->rs2]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FDIV.S */
RVOP(
    fdivs,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = f32_div(rv->F[ir->rs1], rv->F[ir->rs2]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSQRT.S */
RVOP(
    fsqrts,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = f32_sqrt(rv->F[ir->rs1]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSGNJ.S */
RVOP(
    fsgnjs,
    {
        rv->F[ir->rd].v =
            (rv->F[ir->rs1].v & ~FMASK_SIGN) | (rv->F[ir->rs2].v & FMASK_SIGN);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSGNJN.S */
RVOP(
    fsgnjns,
    {
        rv->F[ir->rd].v =
            (rv->F[ir->rs1].v & ~FMASK_SIGN) | (~rv->F[ir->rs2].v & FMASK_SIGN);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FSGNJX.S */
RVOP(
    fsgnjxs,
    { rv->F[ir->rd].v = rv->F[ir->rs1].v ^ (rv->F[ir->rs2].v & FMASK_SIGN); },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMIN.S
 * In IEEE754-201x, fmin(x, y) return
 * - min(x,y) if both numbers are not NaN
 * - if one is NaN and another is a number, return the number
 * - if both are NaN, return NaN
 * When input is signaling NaN, raise invalid operation
 */
RVOP(
    fmins,
    {
        if (f32_isSignalingNaN(rv->F[ir->rs1]) ||
            f32_isSignalingNaN(rv->F[ir->rs2]))
            rv->csr_fcsr |= FFLAG_INVALID_OP;
        bool less = f32_lt_quiet(rv->F[ir->rs1], rv->F[ir->rs2]) ||
                    (f32_eq(rv->F[ir->rs1], rv->F[ir->rs2]) &&
                     (rv->F[ir->rs1].v & FMASK_SIGN));
        if (is_nan(rv->F[ir->rs1].v) && is_nan(rv->F[ir->rs2].v))
            rv->F[ir->rd].v = RV_NAN;
        else
            rv->F[ir->rd] = (less || is_nan(rv->F[ir->rs2].v) ? rv->F[ir->rs1]
                                                              : rv->F[ir->rs2]);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMAX.S */
RVOP(
    fmaxs,
    {
        if (f32_isSignalingNaN(rv->F[ir->rs1]) ||
            f32_isSignalingNaN(rv->F[ir->rs2]))
            rv->csr_fcsr |= FFLAG_INVALID_OP;
        bool greater = f32_lt_quiet(rv->F[ir->rs2], rv->F[ir->rs1]) ||
                       (f32_eq(rv->F[ir->rs1], rv->F[ir->rs2]) &&
                        (rv->F[ir->rs2].v & FMASK_SIGN));
        if (is_nan(rv->F[ir->rs1].v) && is_nan(rv->F[ir->rs2].v))
            rv->F[ir->rd].v = RV_NAN;
        else
            rv->F[ir->rd] =
                (greater || is_nan(rv->F[ir->rs2].v) ? rv->F[ir->rs1]
                                                     : rv->F[ir->rs2]);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FCVT.W.S and FCVT.WU.S convert a floating point number to an integer,
 * the rounding mode is specified in rm field.
 */

/* FCVT.W.S */
RVOP(
    fcvtws,
    {
        set_rounding_mode(rv, ir->rm);
        uint32_t ret = f32_to_i32(rv->F[ir->rs1], softfloat_roundingMode, true);
        if (ir->rd)
            rv->X[ir->rd] = ret;
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FCVT.WU.S */
RVOP(
    fcvtwus,
    {
        set_rounding_mode(rv, ir->rm);
        uint32_t ret =
            f32_to_ui32(rv->F[ir->rs1], softfloat_roundingMode, true);
        if (ir->rd)
            rv->X[ir->rd] = ret;
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMV.X.W */
RVOP(
    fmvxw,
    {
        if (ir->rd)
            rv->X[ir->rd] = rv->F[ir->rs1].v;
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FEQ.S performs a quiet comparison: it only sets the invalid operation
 * exception flag if either input is a signaling NaN.
 */
RVOP(
    feqs,
    {
        uint32_t ret = f32_eq(rv->F[ir->rs1], rv->F[ir->rs2]);
        if (ir->rd)
            rv->X[ir->rd] = ret;
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FLT.S and FLE.S perform what the IEEE 754-2008 standard refers to as
 * signaling comparisons: that is, they set the invalid operation exception
 * flag if either input is NaN.
 */
RVOP(
    flts,
    {
        uint32_t ret = f32_lt(rv->F[ir->rs1], rv->F[ir->rs2]);
        if (ir->rd)
            rv->X[ir->rd] = ret;
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

RVOP(
    fles,
    {
        uint32_t ret = f32_le(rv->F[ir->rs1], rv->F[ir->rs2]);
        if (ir->rd)
            rv->X[ir->rd] = ret;
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FCLASS.S */
RVOP(
    fclasss,
    {
        if (ir->rd)
            rv->X[ir->rd] = calc_fclass(rv->F[ir->rs1].v);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FCVT.S.W */
RVOP(
    fcvtsw,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = i32_to_f32(rv->X[ir->rs1]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FCVT.S.WU */
RVOP(
    fcvtswu,
    {
        set_rounding_mode(rv, ir->rm);
        rv->F[ir->rd] = ui32_to_f32(rv->X[ir->rs1]);
        set_fflag(rv);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* FMV.W.X */
RVOP(
    fmvwx,
    { rv->F[ir->rd].v = rv->X[ir->rs1]; },
    GEN({
        assert; /* FIXME: Implement */
    }))
#endif

/* RV32C Standard Extension */

#if RV32_HAS(EXT_C)
/* C.ADDI4SPN is a CIW-format instruction that adds a zero-extended non-zero
 * immediate, scaledby 4, to the stack pointer, x2, and writes the result to
 * rd'.
 * This instruction is used to generate pointers to stack-allocated variables,
 * and expands to addi rd', x2, nzuimm[9:2].
 */
RVOP(
    caddi4spn,
    { rv->X[ir->rd] = rv->X[rv_reg_sp] + (uint16_t) ir->imm; },
    GEN({
        rald, VR0, rv_reg_sp;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        end;
        alu32imm, 32, 0x81, 0, VR1, uint, 16, imm;
    }))

/* C.LW loads a 32-bit value from memory into register rd'. It computes an
 * effective address by adding the zero-extended offset, scaled by 4, to the
 * base address in register rs1'. It expands to lw rd', offset[6:2](rs1').
 */
RVOP(
    clw,
    {
        const uint32_t addr = rv->X[ir->rs1] + (uint32_t) ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, true, 1);
        rv->X[ir->rd] = rv->io.mem_read_w(addr);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        ld, S32, TMP, VR1, 0;
    }))

/* C.SW stores a 32-bit value in register rs2' to memory. It computes an
 * effective address by adding the zero-extended offset, scaled by 4, to the
 * base address in register rs1'.
 * It expands to sw rs2', offset[6:2](rs1').
 */
RVOP(
    csw,
    {
        const uint32_t addr = rv->X[ir->rs1] + (uint32_t) ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, true, 1);
        rv->io.mem_write_w(addr, rv->X[ir->rs2]);
    },
    GEN({
        mem;
        rald, VR0, rs1;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        rald, VR1, rs2;
        st, S32, VR1, TMP, 0;
    }))

/* C.NOP */
RVOP(cnop, {/* no operation */}, GEN({/* no operation */}))

/* C.ADDI adds the non-zero sign-extended 6-bit immediate to the value in
 * register rd then writes the result to rd. C.ADDI expands into
 * addi rd, rd, nzimm[5:0]. C.ADDI is only valid when rd'=x0. The code point
 * with both rd=x0 and nzimm=0 encodes the C.NOP instruction; the remaining
 * code points with either rd=x0 or nzimm=0 encode HINTs.
 */
RVOP(
    caddi,
    { rv->X[ir->rd] += (int16_t) ir->imm; },
    GEN({
        rald, VR0, rd;
        alu32imm, 32, 0x81, 0, VR0, int, 16, imm;
    }))

/* C.JAL */
RVOP(
    cjal,
    {
        rv->X[rv_reg_ra] = PC + 2;
        PC += ir->imm;
        struct rv_insn *taken = ir->branch_taken;
        if (taken) {
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC, true);
            if (!set_add(&pc_set, PC))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC))
                goto end_op;
#endif
            last_pc = PC;
            MUST_TAIL return taken->impl(rv, taken, cycle, PC);
        }
        goto end_op;
    },
    GEN({
        map, VR0, rv_reg_ra;
        ldimm, VR0, pc, 2;
        break;
        jmp, pc, imm;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* C.LI loads the sign-extended 6-bit immediate, imm, into register rd.
 * C.LI expands into addi rd, x0, imm[5:0].
 * C.LI is only valid when rd=x0; the code points with rd=x0 encode HINTs.
 */
RVOP(
    cli,
    { rv->X[ir->rd] = ir->imm; },
    GEN({
        map, VR0, rd;
        ldimm, VR0, imm;
    }))

/* C.ADDI16SP is used to adjust the stack pointer in procedure prologues
 * and epilogues. It expands into addi x2, x2, nzimm[9:4].
 * C.ADDI16SP is only valid when nzimm'=0; the code point with nzimm=0 is
 * reserved.
 */
RVOP(
    caddi16sp,
    { rv->X[ir->rd] += ir->imm; },
    GEN({
        rald, VR0, rd;
        alu32imm, 32, 0x81, 0, VR0, imm;
    }))

/* C.LUI loads the non-zero 6-bit immediate field into bits 17–12 of the
 * destination register, clears the bottom 12 bits, and sign-extends bit
 * 17 into all higher bits of the destination.
 * C.LUI expands into lui rd, nzimm[17:12].
 * C.LUI is only valid when rd'={x0, x2}, and when the immediate is not equal
 * to zero.
 */
RVOP(
    clui,
    { rv->X[ir->rd] = ir->imm; },
    GEN({
        map, VR0, rd;
        ldimm, VR0, imm;
    }))

/* C.SRLI is a CB-format instruction that performs a logical right shift
 * of the value in register rd' then writes the result to rd'. The shift
 * amount is encoded in the shamt field. C.SRLI expands into srli rd',
 * rd', shamt[5:0].
 */
RVOP(
    csrli,
    { rv->X[ir->rs1] >>= ir->shamt; },
    GEN({
        rald, VR0, rs1;
        alu32imm, 8, 0xc1, 5, VR0, shamt;
    }))

/* C.SRAI is defined analogously to C.SRLI, but instead performs an
 * arithmetic right shift. C.SRAI expands to srai rd', rd', shamt[5:0].
 */
RVOP(
    csrai,
    {
        const uint32_t mask = 0x80000000 & rv->X[ir->rs1];
        rv->X[ir->rs1] >>= ir->shamt;
        for (unsigned int i = 0; i < ir->shamt; ++i)
            rv->X[ir->rs1] |= mask >> i;
    },
    GEN({
        rald, VR0, rs1;
        alu32imm, 8, 0xc1, 7, VR0, shamt;
        /* FIXME: Incomplete */
    }))

/* C.ANDI is a CB-format instruction that computes the bitwise AND of the
 * value in register rd' and the sign-extended 6-bit immediate, then writes
 * the result to rd'. C.ANDI expands to andi rd', rd', imm[5:0].
 */
RVOP(
    candi,
    { rv->X[ir->rs1] &= ir->imm; },
    GEN({
        rald, VR0, rs1;
        alu32imm, 32, 0x81, 4, VR0, imm;
    }))

/* C.SUB */
RVOP(
    csub,
    { rv->X[ir->rd] = rv->X[ir->rs1] - rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x29, TMP, VR2;
    }))

/* C.XOR */
RVOP(
    cxor,
    { rv->X[ir->rd] = rv->X[ir->rs1] ^ rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x31, TMP, VR2;
    }))

RVOP(
    cor,
    { rv->X[ir->rd] = rv->X[ir->rs1] | rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x09, TMP, VR2;
    }))

RVOP(
    cand,
    { rv->X[ir->rd] = rv->X[ir->rs1] & rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x21, TMP, VR2;
    }))

/* C.J performs an unconditional control transfer. The offset is sign-extended
 * and added to the pc to form the jump target address.
 * C.J can therefore target a ±2 KiB range.
 * C.J expands to jal x0, offset[11:1].
 */
RVOP(
    cj,
    {
        PC += ir->imm;
        struct rv_insn *taken = ir->branch_taken;
        if (taken) {
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC, true);
            if (!set_add(&pc_set, PC))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC))
                goto end_op;
#endif
            last_pc = PC;
            MUST_TAIL return taken->impl(rv, taken, cycle, PC);
        }
        goto end_op;
    },
    GEN({
        break;
        jmp, pc, imm;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* C.BEQZ performs conditional control transfers. The offset is sign-extended
 * and added to the pc to form the branch target address.
 * It can therefore target a ±256 B range. C.BEQZ takes the branch if the
 * value in register rs1' is zero. It expands to beq rs1', x0, offset[8:1].
 */
RVOP(
    cbeqz,
    {
        if (rv->X[ir->rs1]) {
            is_branch_taken = false;
            struct rv_insn *untaken = ir->branch_untaken;
            if (!untaken)
                goto nextop;
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC + 2, true);
            if (!set_add(&pc_set, PC + 2))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC + 2))
                goto nextop;
#endif
            PC += 2;
            last_pc = PC;
            MUST_TAIL return untaken->impl(rv, untaken, cycle, PC);
        }
        is_branch_taken = true;
        PC += ir->imm;
        struct rv_insn *taken = ir->branch_taken;
        if (taken) {
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC, true);
            if (!set_add(&pc_set, PC))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC))
                goto end_op;
#endif
            last_pc = PC;
            MUST_TAIL return taken->impl(rv, taken, cycle, PC);
        }
        goto end_op;
    },
    GEN({
        rald, VR0, rs1;
        cmpimm, VR0, 0;
        break;
        setjmpoff;
        jcc, 0x84;
        cond, branch_untaken;
        jmp, pc, 2;
        end;
        ldimm, TMP, pc, 2;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* C.BEQZ */
RVOP(
    cbnez,
    {
        if (!rv->X[ir->rs1]) {
            is_branch_taken = false;
            struct rv_insn *untaken = ir->branch_untaken;
            if (!untaken)
                goto nextop;
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC + 2, true);
            if (!set_add(&pc_set, PC + 2))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC + 2))
                goto nextop;
#endif
            PC += 2;
            last_pc = PC;
            MUST_TAIL return untaken->impl(rv, untaken, cycle, PC);
        }
        is_branch_taken = true;
        PC += ir->imm;
        struct rv_insn *taken = ir->branch_taken;
        if (taken) {
#if RV32_HAS(JIT)
            cache_get(rv->block_cache, PC, true);
            if (!set_add(&pc_set, PC))
                has_loops = true;
            if (cache_hot(rv->block_cache, PC))
                goto end_op;
#endif
            last_pc = PC;
            MUST_TAIL return taken->impl(rv, taken, cycle, PC);
        }
        goto end_op;
    },
    GEN({
        rald, VR0, rs1;
        cmpimm, VR0, 0;
        break;
        setjmpoff;
        jcc, 0x85;
        cond, branch_untaken;
        jmp, pc, 2;
        end;
        ldimm, TMP, pc, 2;
        st, S32, TMP, PC;
        exit;
        jmpoff;
        cond, branch_taken;
        jmp, pc, imm;
        end;
        ldimm, TMP, pc, imm;
        st, S32, TMP, PC;
        exit;
    }))

/* C.SLLI is a CI-format instruction that performs a logical left shift of
 * the value in register rd then writes the result to rd. The shift amount
 * is encoded in the shamt field. C.SLLI expands into slli rd, rd, shamt[5:0].
 */
RVOP(
    cslli,
    { rv->X[ir->rd] <<= (uint8_t) ir->imm; },
    GEN({
        rald, VR0, rd;
        alu32imm, 8, 0xc1, 4, VR0, uint, 8, imm;
    }))

/* C.LWSP */
RVOP(
    clwsp,
    {
        const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, true, 1);
        rv->X[ir->rd] = rv->io.mem_read_w(addr);
    },
    GEN({
        mem;
        rald, VR0, rv_reg_sp;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        map, VR1, rd;
        ld, S32, TMP, VR1, 0;
    }))

/* C.JR */
RVOP(
    cjr,
    {
        PC = rv->X[ir->rs1];
        LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE();
        goto end_op;
    },
    GEN({
        rald, VR0, rs1;
        mov, VR0, TMP;
        break;
        predict;
        st, S32, TMP, PC;
        exit;
    }))

/* C.MV */
RVOP(
    cmv,
    { rv->X[ir->rd] = rv->X[ir->rs2]; },
    GEN({
        rald, VR0, rs2;
        map, VR1, rd;
        cond, regneq;
        mov, VR0, VR1;
        else;
        pollute, VR1;
        end;
    }))

/* C.EBREAK */
RVOP(
    cebreak,
    {
        rv->compressed = true;
        rv->csr_cycle = cycle;
        rv->PC = PC;
        rv->io.on_ebreak(rv);
        return true;
    },
    GEN({
        break;
        ldimm, TMP, pc;
        st, S32, TMP, PC;
        call, ebreak;
        exit;
    }))

/* C.JALR */
RVOP(
    cjalr,
    {
        /* Unconditional jump and store PC+2 to ra */
        const int32_t jump_to = rv->X[ir->rs1];
        rv->X[rv_reg_ra] = PC + 2;
        PC = jump_to;
        LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE();
        goto end_op;
    },
    GEN({
        map, VR0, rv_reg_ra;
        ldimm, VR0, pc, 2;
        rald, VR1, rs1;
        mov, VR1, TMP;
        break;
        predict;
        st, S32, TMP, PC;
        exit;
    }))

/* C.ADD adds the values in registers rd and rs2 and writes the result to
 * register rd.
 * C.ADD expands into add rd, rd, rs2.
 * C.ADD is only valid when rs2=x0; the code points with rs2=x0 correspond to
 * the C.JALR and C.EBREAK instructions. The code points with rs2=x0 and rd=x0
 * are HINTs.
 */
RVOP(
    cadd,
    { rv->X[ir->rd] = rv->X[ir->rs1] + rv->X[ir->rs2]; },
    GEN({
        rald2, rs1, rs2;
        map, VR2, rd;
        mov, VR1, TMP;
        mov, VR0, VR2;
        alu32, 0x01, TMP, VR2;
    }))

/* C.SWSP */
RVOP(
    cswsp,
    {
        const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, true, 1);
        rv->io.mem_write_w(addr, rv->X[ir->rs2]);
    },
    GEN({
        mem;
        rald, VR0, rv_reg_sp;
        ldimm, TMP, mem;
        alu64, 0x01, VR0, TMP;
        rald, VR1, rs2;
        st, S32, VR1, TMP, 0;
    }))
#endif

#if RV32_HAS(EXT_C) && RV32_HAS(EXT_F)
/* C.FLWSP */
RVOP(
    cflwsp,
    {
        const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        rv->F[ir->rd].v = rv->io.mem_read_w(addr);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* C.FSWSP */
RVOP(
    cfswsp,
    {
        const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, false, 1);
        rv->io.mem_write_w(addr, rv->F[ir->rs2].v);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* C.FLW */
RVOP(
    cflw,
    {
        const uint32_t addr = rv->X[ir->rs1] + (uint32_t) ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, load, false, 1);
        rv->F[ir->rd].v = rv->io.mem_read_w(addr);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))

/* C.FSW */
RVOP(
    cfsw,
    {
        const uint32_t addr = rv->X[ir->rs1] + (uint32_t) ir->imm;
        RV_EXC_MISALIGN_HANDLER(3, store, false, 1);
        rv->io.mem_write_w(addr, rv->F[ir->rs2].v);
    },
    GEN({
        assert; /* FIXME: Implement */
    }))
#endif
