<strong>verilog-sk-signal</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
Documentation:<br/>
Not documented as a variable.