-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_dilate_0_0_1024_1024_2_3_3_1_1_2_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mat_ero1_data333_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_ero1_data333_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero1_data333_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero1_data333_empty_n : IN STD_LOGIC;
    mat_ero1_data333_read : OUT STD_LOGIC;
    mat_lap1_data335_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_lap1_data335_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap1_data335_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap1_data335_full_n : IN STD_LOGIC;
    mat_lap1_data335_write : OUT STD_LOGIC );
end;


architecture behav of reversi_accel_dilate_0_0_1024_1024_2_3_3_1_1_2_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal imgheight_fu_54_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgheight_reg_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgwidth_fu_59_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgwidth_reg_69 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_idle : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_ready : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_lap_data337_read : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_write : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call6 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_lap_data337_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_lap_data337_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_empty_n : IN STD_LOGIC;
        mat_lap_data337_read : OUT STD_LOGIC;
        mat_dil_b_data338_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_full_n : IN STD_LOGIC;
        mat_dil_b_data338_write : OUT STD_LOGIC;
        img_height : IN STD_LOGIC_VECTOR (15 downto 0);
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36 : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start,
        ap_done => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done,
        ap_idle => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_idle,
        ap_ready => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_ready,
        mat_lap_data337_dout => mat_ero1_data333_dout,
        mat_lap_data337_num_data_valid => ap_const_lv2_0,
        mat_lap_data337_fifo_cap => ap_const_lv2_0,
        mat_lap_data337_empty_n => mat_ero1_data333_empty_n,
        mat_lap_data337_read => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_lap_data337_read,
        mat_dil_b_data338_din => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_din,
        mat_dil_b_data338_num_data_valid => ap_const_lv2_0,
        mat_dil_b_data338_fifo_cap => ap_const_lv2_0,
        mat_dil_b_data338_full_n => mat_lap1_data335_full_n,
        mat_dil_b_data338_write => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_write,
        img_height => imgheight_reg_64,
        img_width => imgwidth_reg_69,
        p_read => ap_const_lv1_0,
        p_read2 => ap_const_lv1_0,
        p_read6 => ap_const_lv1_0,
        p_read8 => ap_const_lv1_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_ready = ap_const_logic_1)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                imgheight_reg_64 <= imgheight_fu_54_p1;
                imgwidth_reg_69 <= imgwidth_fu_59_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done)
    begin
        if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call6_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call6 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_ap_start_reg;
    imgheight_fu_54_p1 <= p_read(16 - 1 downto 0);
    imgwidth_fu_59_p1 <= p_read1(16 - 1 downto 0);

    mat_ero1_data333_read_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_lap_data337_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mat_ero1_data333_read <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_lap_data337_read;
        else 
            mat_ero1_data333_read <= ap_const_logic_0;
        end if; 
    end process;

    mat_lap1_data335_din <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_din;

    mat_lap1_data335_write_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mat_lap1_data335_write <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s_fu_36_mat_dil_b_data338_write;
        else 
            mat_lap1_data335_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
