{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638454447713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638454447729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 08:14:07 2021 " "Processing started: Thu Dec 02 08:14:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638454447729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454447729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454447729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638454448166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638454448166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454452743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454452743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638454452899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1.bdf 1 1 " "Using design file mux8to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/mux8to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454453055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638454453055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:inst9 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:inst9\"" {  } { { "regfile.bdf" "inst9" { Schematic "U:/CPRE281/lab12/lab12step3/regfile.bdf" { { 632 384 576 840 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX mux8to1:inst9\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "mux8to1.bdf" "inst9" { Schematic "U:/CPRE281/lab12/lab12step3/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux8to1:inst9\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux8to1:inst9\|BUSMUX:inst9 " "Instantiated megafunction \"mux8to1:inst9\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638454453227 ""}  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638454453227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000 mux8to1:inst9\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "mux8to1.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE281/lab12/lab12step3/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454453446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454453446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4b.bdf 1 1 " "Using design file reg4b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454453790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638454453790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b reg4b:inst7 " "Elaborating entity \"reg4b\" for hierarchy \"reg4b:inst7\"" {  } { { "regfile.bdf" "inst7" { Schematic "U:/CPRE281/lab12/lab12step3/regfile.bdf" { { 256 2160 2304 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454453961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638454453961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg4b:inst7\|register:inst3 " "Elaborating entity \"register\" for hierarchy \"reg4b:inst7\|register:inst3\"" {  } { { "reg4b.bdf" "inst3" { Schematic "U:/CPRE281/lab12/lab12step3/reg4b.bdf" { { 272 968 1064 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454453961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "register.bdf" "inst3" { Schematic "U:/CPRE281/lab12/lab12step3/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Instantiated megafunction \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638454454102 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638454454102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/lab12/lab12step3/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454454274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454454274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec3to8.bdf 1 1 " "Using design file dec3to8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.bdf" "" { Schematic "U:/CPRE281/lab12/lab12step3/dec3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638454454477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638454454477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:inst8 " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CPRE281/lab12/lab12step3/regfile.bdf" { { 96 88 184 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454454477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638454455664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638454456320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638454456320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638454456664 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638454456664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638454456664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638454456664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638454456789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 08:14:16 2021 " "Processing ended: Thu Dec 02 08:14:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638454456789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638454456789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638454456789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638454456789 ""}
