// Seed: 726662993
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9
    , id_13,
    output wire id_10,
    output tri1 id_11
    , id_14
);
  assign id_14 = id_9;
  assign id_13 = 1'd0 <= id_7;
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0
    , id_6,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4
);
  id_7(
      .id_0(id_0), .id_1(1), .id_2("")
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.type_17 = 0;
  wire id_8;
endmodule
