{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518792779018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518792779021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 15:52:58 2018 " "Processing started: Fri Feb 16 15:52:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518792779021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518792779021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off irda -c IrDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off irda -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518792779022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518792779248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IrDA-test_IrDA " "Found design unit 1: IrDA-test_IrDA" {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779620 ""} { "Info" "ISGN_ENTITY_NAME" "1 IrDA " "Found entity 1: IrDA" {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tickgen-desc_tickgen " "Found design unit 1: tickgen-desc_tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779623 ""} { "Info" "ISGN_ENTITY_NAME" "1 tickgen " "Found entity 1: tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779626 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Manchester_Generator-Behavioral " "Found design unit 1: Manchester_Generator-Behavioral" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Manchester_Generator " "Found entity 1: Manchester_Generator" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_emission-desc_MAE_emission " "Found design unit 1: MAE_emission-desc_MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779633 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_emission " "Found entity 1: MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_demanchester-arch_MAE_demanchester " "Found design unit 1: MAE_demanchester-arch_MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779636 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_demanchester " "Found entity 1: MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_Decoder-Behavioral " "Found design unit 1: MAE_Decoder-Behavioral" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779639 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_Decoder " "Found entity 1: MAE_Decoder" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_deburst-desc_MAE_deburst " "Found design unit 1: MAE_deburst-desc_MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779643 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_deburst " "Found entity 1: MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-Behavioral " "Found design unit 1: Encoder-Behavioral" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_decoder " "Found design unit 1: decoder-arch_decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779649 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Burst_Generator-Behavioral " "Found design unit 1: Burst_Generator-Behavioral" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779652 ""} { "Info" "ISGN_ENTITY_NAME" "1 Burst_Generator " "Found entity 1: Burst_Generator" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518792779652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518792779652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDA " "Elaborating entity \"IrDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518792779716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:encoder A:behavioral " "Elaborating entity \"Encoder\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\"" {  } { { "../Source/IrDA.vhd" "encoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Manchester_Generator Encoder:encoder\|Manchester_Generator:ManchesterGenerator A:behavioral " "Elaborating entity \"Manchester_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Manchester_Generator:ManchesterGenerator\"" {  } { { "../Source/Encoder.vhd" "ManchesterGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Burst_Generator Encoder:encoder\|Burst_Generator:BurstGenerator A:behavioral " "Elaborating entity \"Burst_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Burst_Generator:BurstGenerator\"" {  } { { "../Source/Encoder.vhd" "BurstGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Burst_Generator.vhd(20) " "VHDL Process Statement warning at Burst_Generator.vhd(20): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518792779724 "|IrDA|Encoder:encoder|Burst_Generator:BurstGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tick Burst_Generator.vhd(22) " "VHDL Process Statement warning at Burst_Generator.vhd(22): signal \"Tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518792779724 "|IrDA|Encoder:encoder|Burst_Generator:BurstGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tickgen Encoder:encoder\|tickgen:TickGenerator A:desc_tickgen " "Elaborating entity \"tickgen\" using architecture \"A:desc_tickgen\" for hierarchy \"Encoder:encoder\|tickgen:TickGenerator\"" {  } { { "../Source/Encoder.vhd" "TickGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_emission Encoder:encoder\|MAE_emission:MAE_emission A:desc_mae_emission " "Elaborating entity \"MAE_emission\" using architecture \"A:desc_mae_emission\" for hierarchy \"Encoder:encoder\|MAE_emission:MAE_emission\"" {  } { { "../Source/Encoder.vhd" "MAE_emission" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:decoder A:arch_decoder " "Elaborating entity \"decoder\" using architecture \"A:arch_decoder\" for hierarchy \"decoder:decoder\"" {  } { { "../Source/IrDA.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_trame Decoder.vhd(16) " "Verilog HDL or VHDL warning at Decoder.vhd(16): object \"tick_trame\" assigned a value but never read" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1518792779729 "|IrDA|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_Decoder decoder:decoder\|MAE_Decoder:decoder A:behavioral " "Elaborating entity \"MAE_Decoder\" using architecture \"A:behavioral\" for hierarchy \"decoder:decoder\|MAE_Decoder:decoder\"" {  } { { "../Source/Decoder.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_demanchester decoder:decoder\|MAE_demanchester:demanchester A:arch_mae_demanchester " "Elaborating entity \"MAE_demanchester\" using architecture \"A:arch_mae_demanchester\" for hierarchy \"decoder:decoder\|MAE_demanchester:demanchester\"" {  } { { "../Source/Decoder.vhd" "demanchester" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779732 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tick MAE_Demanchester.vhd(23) " "VHDL Process Statement warning at MAE_Demanchester.vhd(23): signal \"Tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518792779733 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Is_Valid MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Is_Valid\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518792779733 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Signal_Demanchester MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Signal_Demanchester\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518792779733 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Signal_Demanchester MAE_Demanchester.vhd(70) " "Inferred latch for \"Signal_Demanchester\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518792779733 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Is_Valid MAE_Demanchester.vhd(70) " "Inferred latch for \"Is_Valid\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518792779733 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_deburst decoder:decoder\|MAE_deburst:deburst A:desc_mae_deburst " "Elaborating entity \"MAE_deburst\" using architecture \"A:desc_mae_deburst\" for hierarchy \"decoder:decoder\|MAE_deburst:deburst\"" {  } { { "../Source/Decoder.vhd" "deburst" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518792779734 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1518792780474 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1518792780474 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[15\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[15\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[13\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[13\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[11\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[11\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[10\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[10\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[8\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[8\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[7\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[7\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[5\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[5\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stbit\[1\] High " "Register decoder:decoder\|tickgen:tick_gen\|stbit\[1\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] High " "Register Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[14\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[14\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[12\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[12\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[10\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[10\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[9\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[9\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[7\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[7\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[6\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[6\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[4\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[4\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stmanch\[0\] High " "Register decoder:decoder\|tickgen:tick_gen\|stmanch\[0\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[8\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[8\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[6\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[6\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[4\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[4\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[3\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[3\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[1\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[1\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder:decoder\|tickgen:tick_gen\|stburst\[0\] High " "Register decoder:decoder\|tickgen:tick_gen\|stburst\[0\] will power up to High" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1518792780594 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1518792780594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518792780698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518792781152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518792781152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518792781291 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518792781291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "663 " "Implemented 663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518792781291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518792781291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518792781318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 15:53:01 2018 " "Processing ended: Fri Feb 16 15:53:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518792781318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518792781318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518792781318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518792781318 ""}
