# MIPS-Lab VHDL

A collection of didactic VHDL projects:
- **MIPS-like 5-stage core** (visualizable, with tracing, forwarding, and hazards).
- **Microcoded** MIPS-like variant (control via microcode ROM).
- **Minimal FPU** (IEEE-754 single precision).
- **SIMD Coprocessor** (8/16-bit).
- **Tiny-GPU** (scalar ALU + simple scheduler).
- **Caches** (I/D) and cache controller.
- **SoC** with MMIO (UART, Timer, GPIO).
