INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/rom_1port_mlab/rom_1port_mlab.srcs/sources_1/new/rom_1port_mlab.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_1port_mlab
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/rom_1port_mlab/rom_1port_mlab.srcs/sources_1/new/rom_1port_mlab_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_1port_mlab_tb
