# PLCT开源进展·第44期·2023年04月01日

## 卷首语


## 本期亮点


## V8 for RISC-V

## OpenJDK for RV32GC（史宁宁）


## OpenJDK upstream (Mostly RV64-related)

## OpenJDK upstream（张定立）
- Merged & New JDK-mainline PRs:
  - https://github.com/openjdk/jdk/pull/12778 | (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry) (as co-authur)
  - https://github.com/openjdk/jdk/pull/13202 | (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/2 | (8290496: riscv: Fix build warnings-as-errors with GCC 11)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/3 | (8290164: compiler/runtime/TestConstantsInError.java fails on riscv)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/5 | (8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops*)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/7 | (8287552: riscv: Fix comment typo in li64)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/10 | (8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic) 
  - https://github.com/openjdk/riscv-port-jdk17u/pull/12 | (8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/13 | (8291893: riscv: remove fence.i used in user space)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/17 | (8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/18 | (8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes) 
  - https://github.com/openjdk/riscv-port-jdk17u/pull/25 | (8300109: RISC-V: Improve code generation for MinI/MaxI nodes)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/26 | (8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension)

## OpenJDK upstream（曹贵）
- Merged & New JDK-mainline PRs:
  - https://github.com/openjdk/jdk/pull/12778 | (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry)(as co-authur)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/4 | (8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/6 | (8294083: RISC-V: Minimal build failed with --disable-precompiled-headers)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/8 | (8296771: RISC-V: C2: assert(false) failed: bad AD file)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/11 | (8287970: riscv: jdk/incubator/vector/*VectorTests failing)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/15 | (8291947: riscv: fail to build after JDK-8290840)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/19 | (8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/22 | (8297644: RISC-V: Compilation error when shenandoah is disabled)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/27 | (8305006: Use correct register in riscv_enc_fast_unlock())

## OpenJDK8 backporting （章翔）
代码提交 
-[Fix some errors about include]https://github.com/zhangxiang-plct/jdk8u/pull/304
-[Fix a type error for c1_LIRAssembler_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/305
-[Rebuild directory structure]https://github.com/zhangxiang-plct/jdk8u/pull/307
-[Fix SignatureHandlerGenerator]https://github.com/zhangxiang-plct/jdk8u/pull/308
-[Fix a typo about icache_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/309
-[Fix lbu in g1_post_barrier_slow_id by adding tempregister]https://github.com/zhangxiang-plct/jdk8u/pull/310
-[Fix include by replacing intrinsicnode.hpp with memnode.hpp]https://github.com/zhangxiang-plct/jdk8u/pull/311
-[Fix methodHandles_riscv64.cpp & gen_write_ref_array_post_barrier]https://github.com/zhangxiang-plct/jdk8u/pull/312
-[Fix is_imm_in_range about #pr191]https://github.com/zhangxiang-plct/jdk8u/pull/313
-[Fix the ARCH and SRCARCH]https://github.com/zhangxiang-plct/jdk8u/pull/314
-[Add riscv64 for sys_clock_getres]https://github.com/zhangxiang-plct/jdk8u/pull/315
-[Fix vmIntrinsics::_linkToVirtual]https://github.com/zhangxiang-plct/jdk8u/pull/316
-[Revert #pr307 and fix branch]https://github.com/zhangxiang-plct/jdk8u/pull/317
-[Fix bs->try_resolve_jobject_in_native for release javac]https://github.com/zhangxiang-plct/jdk8u/pull/318
-[Fix resolve_jobject]https://github.com/zhangxiang-plct/jdk8u/pull/319
-[Add riscv64 for test]https://github.com/zhangxiang-plct/jdk8u/pull/320
-[Fix const static int InterpreterCodeSize = 208 * 1024;]https://github.com/zhangxiang-plct/jdk8u/pull/322
-[Fix RangeCheckStub::emit_code]https://github.com/zhangxiang-plct/jdk8u/pull/323
-[Add riscv64 for test]https://github.com/zhangxiang-plct/jdk8u/pull/324
-[Fix codeCahe in oerv]https://github.com/zhangxiang-plct/jdk8u/pull/326
-[Fix templateTable:branch]https://github.com/zhangxiang-plct/jdk8u/pull/327
-[Fix dacapo-eclipse&tomcat]https://github.com/zhangxiang-plct/jdk8u/pull/328
-[Fix stack_guard_state_offset]https://github.com/zhangxiang-plct/jdk8u/pull/329
-[Fix set_mdp_flag_at]https://github.com/zhangxiang-plct/jdk8u/pull/330
-[Fix lbu in g1_write_barrier_post]https://github.com/zhangxiang-plct/jdk8u/pull/331
-[Fix lwu for form_address in c1]https://github.com/zhangxiang-plct/jdk8u/pull/332
-[Fix ExternalAddress in branch]https://github.com/zhangxiang-plct/jdk8u/pull/333
-[Fix WARNINGS_ARE_ERRORS for oerv]https://github.com/zhangxiang-plct/jdk8u/pull/334
-[Fix LIR_Assembler::typecheck_lir_store]https://github.com/zhangxiang-plct/jdk8u/pull/335
-[Fix profile_return_type due to intrinsic_id_offset_in_bytes]https://github.com/zhangxiang-plct/jdk8u/pull/336
-[Add tlab_refill]https://github.com/zhangxiang-plct/jdk8u/pull/337
-[Fix Matcher::float_in_double/is_CAS]https://github.com/zhangxiang-plct/jdk8u/pull/338
-[Add dtrace_object_alloc_id]https://github.com/zhangxiang-plct/jdk8u/pull/340

测试集情况：
[dacapo]:https://github.com/zhangxiang-plct/jdk8u/issues/253#issuecomment-1378447521
[Spcejvm]:https://github.com/zhangxiang-plct/jdk8u/issues/261
[jtreg]:https://github.com/zhangxiang-plct/jdk8u/issues/321
## Clang/LLVM for RISC-V 相关工作
- 已经提交到主线的patch:
  - [SimplifyCFG] Handle MD_noundef when hoisting common codes https://reviews.llvm.org/D144939 
  - [InstCombine] Combine binary operator of two phi node https://reviews.llvm.org/D145223 
  - [Local] Preserve !nonnull only when K dominate J and K has a !noundef https://reviews.llvm.org/D146799   
  - [Local] Use most generic range if K does not dominate J or K doesn't have a !noundef https://reviews.llvm.org/D142687 
  - [Local] Preserve !align if K dominates J and K has a !noundef https://reviews.llvm.org/D147122
  - [Flang] add space between number and character in print https://reviews.llvm.org/D145768
  - [Flang] Allow compile *.f03, *.f08 file https://reviews.llvm.org/D145845
  - [flang][nfc] Avoid generating external-hello-world by default https://reviews.llvm.org/D145877
  - [Flang][RISCV] Emit target features for RISC-V https://reviews.llvm.org/D145883
  - [flang][nfc] Remove unused codes in idioms.h https://reviews.llvm.org/D146709
  - [LegalizeTypes][RISCV] Add a special case for (add X, -1) to ExpandIntRes_ADDSUB https://reviews.llvm.org/D146635
  - [RISCV]Optimize (riscvisd::select_cc x, 0, ne, x, 1) https://reviews.llvm.org/D146117
  - [RISCV] Return false from shouldFormOverflowOp when type is i8 and i16 https://reviews.llvm.org/D143646

## gollvm 相关工作
- 等待大佬凑空帮忙review

## mold 相关工作

本期没有新的进展

## GNU Toolchain for RISC-V 相关工作

## Arch Linux for RISC-V

## Gentoo for RISC-V

## Nixpkgs for RISC-V
- roc-toolkit: fix cross compilation by using scons from buildPackages https://github.com/NixOS/nixpkgs/pull/223840
- pptp: rework packaging, fix cross compilation https://github.com/NixOS/nixpkgs/pull/223842
- appstream: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/223906
- firefox-unwrapped: disable lto, crashreporter and webrtc support on RISC-V as they are not supported yet https://github.com/NixOS/nixpkgs/pull/223921
- tcsh: fix cross compilation https://github.com/NixOS/nixpkgs/pull/224001
- libjxl: add patch to fix build with gcc for RISC-V https://github.com/NixOS/nixpkgs/pull/222282
- libomxil-bellagio: Fix -Wstringop-truncation error https://github.com/NixOS/nixpkgs/pull/218627
- gupnp_1_6: support cross compilation https://github.com/NixOS/nixpkgs/pull/221308
- perlPackages.ModuleBuild: fix cross-compilation https://github.com/NixOS/nixpkgs/pull/222427
- browserpass: support cross compilation by only conditionally running tests https://github.com/NixOS/nixpkgs/pull/221310
- [PATCH] purgatory: fix disabling debug info https://lore.kernel.org/all/20230326153412.63128-1-hi@alyssa.is/

## Guix for RISC-V

- https://issues.guix.gnu.org/61994 fix m17n libs cross-compile.
- https://issues.guix.gnu.org/61995 graphene: fix cross-compile.
- https://issues.guix.gnu.org/62094 gamin: fix riscv64 cross-compile.
- https://issues.guix.gnu.org/62431 libjxr: fix cross-build.
- https://issues.guix.gnu.org/62432 libicns: fix riscv64 cross-build.
- https://issues.guix.gnu.org/62433 jpegoptim: fix riscv64 cross-build.
- https://issues.guix.gnu.org/62438 llvm: fix riscv64 cross-compile.
- https://issues.guix.gnu.org/62544 tcsh: fix riscv64 cross-build.

## Firefox (Spidermonkey) on RV64GCV

## Enable DynamoRIO running on RV64GC

- https://github.com/DynamoRIO/dynamorio/pull/5929 Port tests to RISC-V  64

## OpenCV for RV64GCV

LLVM 16 和 GCC 13 将支持新的 RVV Intrinsic v0.11, 其涉及到 Intrinsic 函数的重命名和部分接口变动，我们已经着手同步更新 OpenCV 内部的相关实现。

- [Issue 22608](https://github.com/opencv/opencv/issues/22608) Incompatible change for RVV intrinsics
- [PR 23383](https://github.com/opencv/opencv/pull/23383) Allow building scalable RVV support with GCC, LLVM 16 support
- [PR 23310](https://github.com/opencv/opencv/pull/23310) Fix HAL compatibility layer

我们还在招募 RISC-V P 扩展移植实习生，欢迎感兴趣的同学加入我们！

- [BJ76 OpenCV RISC-V P 扩展移植实习生](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md#bj76-opencv-risc-v-p-%E6%89%A9%E5%B1%95%E7%A7%BB%E6%A4%8D%E5%AE%9E%E4%B9%A0%E7%94%9F)

## Experimental/simd in LIBCXX

- 上游提交进展：
	- 一个patch已合并进入LLVM上游：
		- [D145652：[libcxx] Add status paper for Parallelism-TS](https://reviews.llvm.org/D145652)
	- 两个patch正在被review，欢迎围观：
		- [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
		- [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)

- 使用libcxx上游的type_algorithms.h优化了整体测试架构
- 拆分ABI tag测试框架，减少代码冗余
- 对上游主分支进行一次rebase并修正rebase error

## LuaJIT RV64G porting

## gem5

## Spike

## QEMU

## box64

3 月份开始给 box64 增加 RISC-V JIT backend，以下是相关的已合并 PR：

### xctan

- [Added DF F0+i FCOMIP and DF /0 FILD opcodes](https://github.com/ptitSeb/box64/pull/649) 
- [Added more D8 opcodes](https://github.com/ptitSeb/box64/pull/646) 
- [Added D8 /0 FADD opcode](https://github.com/ptitSeb/box64/pull/642) 
- [Added more opcodes and optimize printer output](https://github.com/ptitSeb/box64/pull/630) 
- [Fixed register name of float load/store in printer](https://github.com/ptitSeb/box64/pull/621) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/617) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/614) 
- [Added some opcodes](https://github.com/ptitSeb/box64/pull/608) 
- [Added B0 MOV opcode and small optim](https://github.com/ptitSeb/box64/pull/607) 
- [Fixed lr.d and sc.d instruction name in printer](https://github.com/ptitSeb/box64/pull/606) 
- [Added 6B IMUL opcode](https://github.com/ptitSeb/box64/pull/603) 
- [Added {21,23} AND opcode](https://github.com/ptitSeb/box64/pull/602) 
- [Added C0 /{4,5,6,7} opcode](https://github.com/ptitSeb/box64/pull/601) 
- [Added FF /0 INC opcode](https://github.com/ptitSeb/box64/pull/592) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 03 ADD opcode](https://github.com/ptitSeb/box64/pull/582) 
- [Added 2B SUB opcode](https://github.com/ptitSeb/box64/pull/580) 
- [Added 3B CMP opcode](https://github.com/ptitSeb/box64/pull/578) 
- [Added 68 PUSH opcode](https://github.com/ptitSeb/box64/pull/575) 
- [Added 98 CWDE opcode](https://github.com/ptitSeb/box64/pull/574) 
- [Added 01 ADD opcode](https://github.com/ptitSeb/box64/pull/573) 
- [Added {C1,D1} /{5,7} opcode and some fixes](https://github.com/ptitSeb/box64/pull/569) 
- [Added {81,83} /0 ADD opcode](https://github.com/ptitSeb/box64/pull/564) 
- [Added C1 /7 SAR opcode](https://github.com/ptitSeb/box64/pull/559) 
- [Added 8B MOV opcode](https://github.com/ptitSeb/box64/pull/555) 

### ksco

- [Added more opcodes](https://github.com/ptitSeb/box64/pull/656) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/655) 
- [Added more SS opcodes](https://github.com/ptitSeb/box64/pull/654) 
- [Added 0F 2E,2F opcode & some fixes in printer](https://github.com/ptitSeb/box64/pull/653) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/651)
- [Added some 66 0F Pxxx opcodes](https://github.com/ptitSeb/box64/pull/650) 
- [Fixed more issues caught by cosim](https://github.com/ptitSeb/box64/pull/647) 
- [Fixed issues caught by newly added cosim framework](https://github.com/ptitSeb/box64/pull/645) 
- [Fixes and some optims](https://github.com/ptitSeb/box64/pull/638) 
- [Fixed minor issues](https://github.com/ptitSeb/box64/pull/636) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/633) 
- [Added more opcodes & some fixes & some optimizations](https://github.com/ptitSeb/box64/pull/632) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/631) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/629) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/628) 
- [Update README](https://github.com/ptitSeb/box64/pull/626)
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/625) 
- [Fixed F7 /6 DIV opcode](https://github.com/ptitSeb/box64/pull/624) 
- [Fixed UFLAG_OP12 helper macro](https://github.com/ptitSeb/box64/pull/623) 
- [Added A5 REP MOVSD opcode](https://github.com/ptitSeb/box64/pull/622) 
- [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/619) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/618) 
- [Fixed 88 MOV opcode](https://github.com/ptitSeb/box64/pull/613) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/612) 
- [Added AB STOSD opcode](https://github.com/ptitSeb/box64/pull/611) 
- [Added 19 SBB opcode](https://github.com/ptitSeb/box64/pull/605) 
- [Added F0 0F C1 LOCK XADD opcode](https://github.com/ptitSeb/box64/pull/604) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/600) 
- [Added 66 89 MOV opcode](https://github.com/ptitSeb/box64/pull/599) 
- [Added 66 3D CMP opcode](https://github.com/ptitSeb/box64/pull/598) 
- [Added 80 /3 SBB opcode](https://github.com/ptitSeb/box64/pull/597) 
- [Added 80 /4 AND opcode](https://github.com/ptitSeb/box64/pull/594) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/591) 
- [Fixed BF MOVSX opcode](https://github.com/ptitSeb/box64/pull/590) 
- [Fixed 63 MOVSXD opcode](https://github.com/ptitSeb/box64/pull/589) 
- [Fixed B6 MOVZX opcode](https://github.com/ptitSeb/box64/pull/588) 
- [Added 33 XOR opcode](https://github.com/ptitSeb/box64/pull/587) 
- [A8 TEST opcode](https://github.com/ptitSeb/box64/pull/586) 
- [Avoid copying files](https://github.com/ptitSeb/box64/pull/584) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 0F AF IMUL opcode](https://github.com/ptitSeb/box64/pull/579) 
- [Added C1 /(4/6) SHL opcode](https://github.com/ptitSeb/box64/pull/577) 
- [Optimize MOV64 emitter](https://github.com/ptitSeb/box64/pull/572) 
- [Added (81/83) /7 CMP opcode](https://github.com/ptitSeb/box64/pull/571) 
- [Added F3 0F 1E NOP opcode](https://github.com/ptitSeb/box64/pull/570) 
- [Added 80 /7 CMP opcode](https://github.com/ptitSeb/box64/pull/567) 
- [Added C6 MOV opcode](https://github.com/ptitSeb/box64/pull/566) 
- [Added 39 CMP opcode and some fixes](https://github.com/ptitSeb/box64/pull/565) 
- [Added 85 TEST opcode](https://github.com/ptitSeb/box64/pull/563) 
- [Small optimization for 31 XOR opcode](https://github.com/ptitSeb/box64/pull/561) 
- [Added 31 XOR opcode](https://github.com/ptitSeb/box64/pull/560) 
- [Fixed scratch register conflict for SUB](https://github.com/ptitSeb/box64/pull/556) 
- [Added (81/83) SUB opcode](https://github.com/ptitSeb/box64/pull/554) 
- [Added 29 SUB opcode](https://github.com/ptitSeb/box64/pull/553) 
- [Added POP reg opcode](https://github.com/ptitSeb/box64/pull/552) 
- [Add a disassembler for RV64 instructions](https://github.com/ptitSeb/box64/pull/551) 
- [Rv64 dynarec](https://github.com/ptitSeb/box64/pull/550) (co-author)
- [Add initial support for atomic functions](https://github.com/ptitSeb/box64/pull/549) 
- [Simplify arm64 lock file](https://github.com/ptitSeb/box64/pull/544) 
- [Fixed a typo in arm64_lock_incif0](https://github.com/ptitSeb/box64/pull/543) 
- [Get pc from ucontext_t for RV64](https://github.com/ptitSeb/box64/pull/536) 

### 其他（issue）

- [Introducing differential testing to box64 JIT](https://github.com/ptitSeb/box64/issues/634)
- [JIT of vector instructions](https://github.com/ptitSeb/box64/issues/595)
- [Problematic handling of overflow flag with ORI instruction](https://github.com/ptitSeb/box64/issues/568)
- [Running Stardew Valley on VisionFive 2](https://github.com/ptitSeb/box64/issues/635)


## Other Support for RISC-V International

### SAIL/ACT

## 在方舟开源编译器社区的工作

## MLIR

### Upstream RVV Dialect Proposal


### Buddy Compiler


## Chisel / FIRRTL （CAAT小队）

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## RISCV平台测试测评工作

## 测试开发相关工作
1. 编写通过api和爬虫方式操作obs以及获取obs数据的相关自动化脚本，包括：

   - 通过api方式分别从 rpm 包名和 spec 文件获取指定工程下指定包版本信息的自动化脚本 https://gitee.com/jean9823/automatic-tool/tree/master/obs_pkgver

   - 通过api获取obs指定工程中所有软件包service文件以及通过爬虫方式获取spec文件并下载到本地的自动化脚本 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadfile

   - 通过api将obs中指定工程指定包的Build Flag disable的自动化脚本 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_set_tag

   - 通过api将obs中指定工程指定包在指定仓库中的log文件下载到本地 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadlog

2. 调研openEuler社区QA SIG测试策略中用到的性能测试工具，在D1 openEuler riscv64中编译、安装和执行测试，并将内容整理成文档，包括有：

   - unixbench：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8Unixbench%E6%B5%8B%E8%AF%95.md

   - stream：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8stream%E8%BF%9B%E8%A1%8C%E5%86%85%E5%AD%98%E5%B8%A6%E5%AE%BD%E7%9A%84%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - fio：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8fio%E8%BF%9B%E8%A1%8C%E7%A3%81%E7%9B%98IO%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - netperf：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8netperf%E8%BF%9B%E8%A1%8C%E7%BD%91%E7%BB%9C%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - lmbench：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8lmbench%E8%BF%9B%E8%A1%8C%E7%BB%BC%E5%90%88%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

3. 调研openEuler社区QA SIG测试策略里的测试内容在openEuler riscv的支持状况 https://docs.qq.com/sheet/DSm93aWhQVUlpT0VJ?tab=BB08J2

## 参考链接

- PLCT2022年开源路线图 https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- PLCT实验室的开放职位(社招) https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- PLCT实验室的开放职位(实习生) https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly https://github.com/isrc-cas/PLCT-Weekly
- PLCT公开报告的Slides（部分） https://github.com/isrc-cas/PLCT-Open-Reports
