Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System.qsys --block-symbol-file --output-directory=/local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lite_avalon/Computer_System.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 16.1]
Progress: Parameterizing module ADC
Progress: Adding ARM_A9_HPS [altera_hps 16.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Expansion_JP1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System.qsys --synthesis=VERILOG --output-directory=/local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lite_avalon/Computer_System.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 16.1]
Progress: Parameterizing module ADC
Progress: Adding ARM_A9_HPS [altera_hps 16.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Expansion_JP1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec /opt/intelFPGA_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.0/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.0/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=/tmp/alt7255_504877037180741035.dir/0001_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/16.0/quartus --verilog --config=/tmp/alt7255_504877037180741035.dir/0001_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: Video_In_Subsystem: "Computer_System" instantiated Video_In_Subsystem "Video_In_Subsystem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Top: "Video_In_Subsystem" instantiated Top "Top"
Info: SysID_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SysID_control_slave_translator"
Info: ARM_A9_HPS_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_lw_axi_master_agent"
Info: SysID_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SysID_control_slave_agent"
Info: SysID_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SysID_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SysID_control_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SysID_control_slave_burst_adapter"
Info: Reusing file /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /local/ssd/home/tianzhao/sp_comp/lite_avalon/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 29 modules, 87 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
